vendor_name = ModelSim
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/de1_arm_nios.qip
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/de1_arm_nios.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/de1_arm_nios_rst_controller.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/de1_arm_nios_rst_controller_001.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/de1_arm_nios_rst_controller_002.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/de1_arm_nios_rst_controller_003.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_irq_mapper.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_avalon_st_adapter_003.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_rsp_demux_004.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_rsp_demux_002.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_demux_004.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_010.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_009.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_007.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_006.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_004.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_002.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router_001.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_mm_interconnect_0_router.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_sysid.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_sdram_controller_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_pll_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_pll_0.qip
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_onchip_memory2_0.hex
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_onchip_memory2_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu.sdc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_leds.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_jtag_uart_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_hps_0.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_hps_0_hps_io.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_hps_0_hps_io_border.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_hps_0_hps_io_border.sdc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/qsys/de1_arm_nios/synthesis/submodules/de1_arm_nios_hps_0_fpga_interfaces.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/top_level.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ddio_out_uqe.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/scfifo_3291.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/a_dpfifo_5771.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/a_fefifo_7cf.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/cntr_vg7.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/altsyncram_7pu1.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/cntr_jgb.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/altsyncram_msi1.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/altsyncram_qid1.tdf
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/altsyncram_9tn1.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/decode_5la.tdf
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/mux_2hb.tdf
source_file = 1, de1_arm_nios_onchip_memory2_0.hex
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ip/sld637230a3/alt_sld_fab.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ip/sld637230a3/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ip/sld637230a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ip/sld637230a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ip/sld637230a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/ip/sld637230a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/estape/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/estape/Documents/AII-EDJ/ProyectoI/ARM_NIOS/db/altsyncram_40n1.tdf
design_name = top_level
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, top_level, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, top_level, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, top_level, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, top_level, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, top_level, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, top_level, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, top_level, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, top_level, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, top_level, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, top_level, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, top_level, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, top_level, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, top_level, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, top_level, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, top_level, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, top_level, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, top_level, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, top_level, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, top_level, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, top_level, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, top_level, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, top_level, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, top_level, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, top_level, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, top_level, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, top_level, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, top_level, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, top_level, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, top_level, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, top_level, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, top_level, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, top_level, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, top_level, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, top_level, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, top_level, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, top_level, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, top_level, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, top_level, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, top_level, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, top_level, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, top_level, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, top_level, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, top_level, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, top_level, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, top_level, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, top_level, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, top_level, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, top_level, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, top_level, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, top_level, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, top_level, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, top_level, 1
instance = comp, \HPS_FLASH_DCLK~output , HPS_FLASH_DCLK~output, top_level, 1
instance = comp, \HPS_FLASH_NCSO~output , HPS_FLASH_NCSO~output, top_level, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, top_level, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, top_level, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, top_level, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, top_level, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, top_level, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, top_level, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, top_level, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, top_level, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, top_level, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, top_level, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, top_level, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, top_level, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, top_level, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, top_level, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, top_level, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, top_level, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, top_level, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, top_level, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, top_level, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, top_level, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, top_level, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, top_level, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, top_level, 1
instance = comp, \KEY_N[0]~input , KEY_N[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG , de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , de1_arm_nios_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 , de1_arm_nios_inst|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~13 , de1_arm_nios_inst|sdram_controller_0|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, top_level, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, top_level, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, top_level, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , de1_arm_nios_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 , de1_arm_nios_inst|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , de1_arm_nios_inst|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|read~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|read , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|read, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][125] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][125] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_002|src0_valid~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_002|src0_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_008|always0~0 , de1_arm_nios_inst|mm_interconnect_0|router_008|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_002|src1_valid~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_002|src1_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|always2~0 , de1_arm_nios_inst|rst_controller_002|rst_controller_002|always2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_early_rst , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_early_rst, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_logic_op[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_logic_op[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|always4~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|always4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][9] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][17] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][16] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~21, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[37], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[36], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~35 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~35, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~37, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|de1_arm_nios_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~56, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[35], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~101 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~101, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~97 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~97, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_jmp_direct , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_jmp_direct, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_logic~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_logic~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_logic~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_logic~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_logic , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_logic, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_wr_dst_reg~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_wr_dst_reg~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_use_imm~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_use_imm~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_use_imm~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_use_imm~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_use_imm , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_use_imm, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_hi_imm16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[22]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[5]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem8~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem8~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem8~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem8~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_br_cmp~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_br_cmp~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br_cmp , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br_cmp, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_op_rdctl , de1_arm_nios_inst|nios2_gen2_0|cpu|D_op_rdctl, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_ld~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_ld~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_ld , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_ld, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_shift_logical , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_shift_logical, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_rot_right , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_rot_right, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[6]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[5]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[5]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[3]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[3]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[2]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[2]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|saved_grant[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|saved_grant[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][78]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][78]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][48] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_valid~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][105] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|m0_read~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|m0_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_valid~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add1~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.010~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|i_state.010~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector17~0 , de1_arm_nios_inst|sdram_controller_0|Selector17~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_next.101 , de1_arm_nios_inst|sdram_controller_0|i_next.101, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.101~0 , de1_arm_nios_inst|sdram_controller_0|i_state.101~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.101 , de1_arm_nios_inst|sdram_controller_0|i_state.101, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|WideOr6 , de1_arm_nios_inst|sdram_controller_0|WideOr6, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.000~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|i_state.000~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector6~0 , de1_arm_nios_inst|sdram_controller_0|Selector6~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_refs[0] , de1_arm_nios_inst|sdram_controller_0|i_refs[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector5~0 , de1_arm_nios_inst|sdram_controller_0|Selector5~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_refs[1] , de1_arm_nios_inst|sdram_controller_0|i_refs[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector4~0 , de1_arm_nios_inst|sdram_controller_0|Selector4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_refs[2] , de1_arm_nios_inst|sdram_controller_0|i_refs[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector18~0 , de1_arm_nios_inst|sdram_controller_0|Selector18~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector18~1 , de1_arm_nios_inst|sdram_controller_0|Selector18~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_next.111 , de1_arm_nios_inst|sdram_controller_0|i_next.111, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector12~0 , de1_arm_nios_inst|sdram_controller_0|Selector12~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.111 , de1_arm_nios_inst|sdram_controller_0|i_state.111, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector8~0 , de1_arm_nios_inst|sdram_controller_0|Selector8~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.001 , de1_arm_nios_inst|sdram_controller_0|i_state.001, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector10~0 , de1_arm_nios_inst|sdram_controller_0|Selector10~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.011 , de1_arm_nios_inst|sdram_controller_0|i_state.011, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector16~0 , de1_arm_nios_inst|sdram_controller_0|Selector16~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_next.010 , de1_arm_nios_inst|sdram_controller_0|i_next.010, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector9~0 , de1_arm_nios_inst|sdram_controller_0|Selector9~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.010 , de1_arm_nios_inst|sdram_controller_0|i_state.010, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.101~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|i_state.101~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_count[0]~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|i_count[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector15~0 , de1_arm_nios_inst|sdram_controller_0|Selector15~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector15~1 , de1_arm_nios_inst|sdram_controller_0|Selector15~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_count[0] , de1_arm_nios_inst|sdram_controller_0|i_count[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector13~0 , de1_arm_nios_inst|sdram_controller_0|Selector13~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector13~1 , de1_arm_nios_inst|sdram_controller_0|Selector13~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_count[2] , de1_arm_nios_inst|sdram_controller_0|i_count[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector14~0 , de1_arm_nios_inst|sdram_controller_0|Selector14~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_count[1] , de1_arm_nios_inst|sdram_controller_0|i_count[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|LessThan0~0 , de1_arm_nios_inst|sdram_controller_0|LessThan0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_next.000~0 , de1_arm_nios_inst|sdram_controller_0|i_next.000~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_next.000 , de1_arm_nios_inst|sdram_controller_0|i_next.000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector7~0 , de1_arm_nios_inst|sdram_controller_0|Selector7~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_state.000 , de1_arm_nios_inst|sdram_controller_0|i_state.000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector1~0 , de1_arm_nios_inst|sdram_controller_0|Selector1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_cmd[2] , de1_arm_nios_inst|sdram_controller_0|i_cmd[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.100000000~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|m_state.100000000~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector35~0 , de1_arm_nios_inst|sdram_controller_0|Selector35~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector26~0 , de1_arm_nios_inst|sdram_controller_0|Selector26~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.000000100 , de1_arm_nios_inst|sdram_controller_0|m_state.000000100, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~0 , de1_arm_nios_inst|sdram_controller_0|Selector28~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_address~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_address~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_address , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_address, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~1, top_level, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[0] , de1_arm_nios_inst|sdram_controller_0|za_data[0], top_level, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[1] , de1_arm_nios_inst|sdram_controller_0|za_data[1], top_level, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[2] , de1_arm_nios_inst|sdram_controller_0|za_data[2], top_level, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[3] , de1_arm_nios_inst|sdram_controller_0|za_data[3], top_level, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[4] , de1_arm_nios_inst|sdram_controller_0|za_data[4], top_level, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[5] , de1_arm_nios_inst|sdram_controller_0|za_data[5], top_level, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[6] , de1_arm_nios_inst|sdram_controller_0|za_data[6], top_level, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[7] , de1_arm_nios_inst|sdram_controller_0|za_data[7], top_level, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[8] , de1_arm_nios_inst|sdram_controller_0|za_data[8], top_level, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[9] , de1_arm_nios_inst|sdram_controller_0|za_data[9], top_level, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[10] , de1_arm_nios_inst|sdram_controller_0|za_data[10], top_level, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[11] , de1_arm_nios_inst|sdram_controller_0|za_data[11], top_level, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[12] , de1_arm_nios_inst|sdram_controller_0|za_data[12], top_level, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[13] , de1_arm_nios_inst|sdram_controller_0|za_data[13], top_level, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[14] , de1_arm_nios_inst|sdram_controller_0|za_data[14], top_level, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_data[15] , de1_arm_nios_inst|sdram_controller_0|za_data[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always9~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always9~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[5]~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[6]~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[6]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[7]~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[7]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[8]~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[8]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[9]~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[9]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[10]~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[10]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[11]~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[11]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[12]~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[12]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[13]~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[13]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[14]~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[14]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[15]~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[15]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~15, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|hps2fpga , de1_arm_nios_inst|hps_0|fpga_interfaces|hps2fpga, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][21] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[7]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~93 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~93, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~49 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~49, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~85 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~85, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~81 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~81, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[3]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[3]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[3]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[3]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~77 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~77, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~65 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~65, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|saved_grant[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|saved_grant[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[32] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[32], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[1]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[4]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~5 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~15 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~21 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~5 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[38] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[39] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[39], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[40] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[40], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[41] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[41], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[42] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[42], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[20]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][6] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~13 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][6] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~5 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~13 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[8]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_002|src0_valid~1 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_002|src0_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_005|src0_valid~1 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_005|src0_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[125]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[125]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en[3]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en[3]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|WideOr0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|WideOr0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|av_waitrequest , de1_arm_nios_inst|jtag_uart_0|av_waitrequest, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_rd~2 , de1_arm_nios_inst|jtag_uart_0|fifo_rd~2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|av_waitrequest~0 , de1_arm_nios_inst|jtag_uart_0|av_waitrequest~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|av_waitrequest~DUPLICATE , de1_arm_nios_inst|jtag_uart_0|av_waitrequest~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][125] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125]~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125]~2 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][125]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|take_in_data , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|take_in_data, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|sink2_ready , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|sink2_ready, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|clocks_resets , de1_arm_nios_inst|hps_0|fpga_interfaces|clocks_resets, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , de1_arm_nios_inst|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|merged_reset~0 , de1_arm_nios_inst|rst_controller_001|rst_controller_001|merged_reset~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , de1_arm_nios_inst|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[69] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|waitrequest_reset_override~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|waitrequest_reset_override~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|waitrequest_reset_override~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|waitrequest_reset_override~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|m0_read~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|m0_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][101] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][101], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][102] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][102], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][103] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][103], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][104] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][106] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][107] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][108] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][109] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][109], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][110] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][110], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][111] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][111], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][112] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][112], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[68] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[68] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|WideOr0~2 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|WideOr0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[82] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[82], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[3]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[3]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][9] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][9], top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|hps2fpga_light_weight , de1_arm_nios_inst|hps_0|fpga_interfaces|hps2fpga_light_weight, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[9]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem32~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem32~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src0_valid~1 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src0_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_valid , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|WideOr1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|WideOr1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[125]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[125]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[125]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[125]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|src_payload[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|src_payload[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|update_grant~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|update_grant~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[32]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[32]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[34]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[34]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[33]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[33]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[35]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[35]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|WideOr0~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|WideOr0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|WideOr0~2 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|WideOr0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|local_read~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|local_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|always1~0 , de1_arm_nios_inst|mm_interconnect_0|router_001|always1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|sink_ready~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|sink_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|sink_ready~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|sink_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[12]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_valid , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|ien_AE~0 , de1_arm_nios_inst|jtag_uart_0|ien_AE~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|ien_AE , de1_arm_nios_inst|jtag_uart_0|ien_AE, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rst2 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rst2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|state~1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|state~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|state , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|state, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[2] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[3] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[4] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[5] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[6] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[6], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[7] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[7], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[8] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[8], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[9] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[9], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[0] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[1] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|count[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read2 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|r_ena1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|r_ena1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|r_val~0 , de1_arm_nios_inst|jtag_uart_0|r_val~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|r_val , de1_arm_nios_inst|jtag_uart_0|r_val, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~4 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write~1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write2 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|always2~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|always2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_valid , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_ena~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_ena~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|wr_rfifo , de1_arm_nios_inst|jtag_uart_0|wr_rfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_rd~0 , de1_arm_nios_inst|jtag_uart_0|fifo_rd~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_rd~1 , de1_arm_nios_inst|jtag_uart_0|fifo_rd~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|t_dav~feeder , de1_arm_nios_inst|jtag_uart_0|t_dav~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|t_dav , de1_arm_nios_inst|jtag_uart_0|t_dav, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|write_stalled, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|state~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|state~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read_req , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|read_req, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_wr~0 , de1_arm_nios_inst|jtag_uart_0|fifo_wr~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_wr , de1_arm_nios_inst|jtag_uart_0|fifo_wr, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|LessThan0~0 , de1_arm_nios_inst|jtag_uart_0|LessThan0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|LessThan0~1 , de1_arm_nios_inst|jtag_uart_0|LessThan0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_AE , de1_arm_nios_inst|jtag_uart_0|fifo_AE, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|av_readdata[9] , de1_arm_nios_inst|jtag_uart_0|av_readdata[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|take_in_data , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|take_in_data, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~28 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[45] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[45], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~1 , de1_arm_nios_inst|jtag_uart_0|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~9 , de1_arm_nios_inst|jtag_uart_0|Add1~9, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~21 , de1_arm_nios_inst|jtag_uart_0|Add1~21, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_rd~3 , de1_arm_nios_inst|jtag_uart_0|fifo_rd~3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|read_0 , de1_arm_nios_inst|jtag_uart_0|read_0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[16]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[11]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[11]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~29 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~25 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~9 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~41, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[13]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~11 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[15]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][31] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~23 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~20 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[17]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[18]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[18]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~25 , de1_arm_nios_inst|jtag_uart_0|Add1~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[19]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[4]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[4]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_logic~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_logic~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[3]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[3]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~19 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~22 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~18 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~16 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[35] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[35], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|de1_arm_nios_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|de1_arm_nios_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][30] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~17 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][30] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[30]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[30]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[30]~34 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[30]~34, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[30]~35 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[30]~35, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_ld_signed , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_ld_signed, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_fill_bit~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_fill_bit~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[0]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[0]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[0]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[0]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_rshift8~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_rshift8~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][22] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~27 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~27, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][22] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[22]~2 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[22]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~17 , de1_arm_nios_inst|jtag_uart_0|Add1~17, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~13 , de1_arm_nios_inst|jtag_uart_0|Add1~13, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add1~5 , de1_arm_nios_inst|jtag_uart_0|Add1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|LessThan0~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|LessThan0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~41 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~41, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[6]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[6]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[6]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[6]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[15]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[13]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[9]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~85 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~85, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~81 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~81, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~77 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~77, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~65 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~65, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~69 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~69, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~73 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~73, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~89 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~89, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~57 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~57, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~69 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~69, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~73 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~73, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~89 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~89, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~57 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~57, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][25] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~22 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][25] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[25]~9 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[25]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[25]~17 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[25]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[25]~18 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[25]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][26] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~19 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][26] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[26]~32 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[26]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[26]~13 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[26]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[26]~14 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[26]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[11]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[11]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[10]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[10]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[12]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[12]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][29] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~21 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][29] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[29]~8 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[29]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[29]~36 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[29]~36, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[29]~37 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[29]~37, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[13]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[13]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[14]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[14]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_invert_arith_src_msb , de1_arm_nios_inst|nios2_gen2_0|cpu|E_invert_arith_src_msb, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[15]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[15]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|de1_arm_nios_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , de1_arm_nios_inst|nios2_gen2_0|cpu|de1_arm_nios_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[31]~32 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[31]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~129 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~129, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~133 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~133, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~125 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~125, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~121 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~121, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[31]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[31]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[31]~32 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[31]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[31]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[31]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[30]~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[30]~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[30]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[30]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[30]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[30]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[30]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[30]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[29]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[29]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[29]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[29]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[29]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[29]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[29]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[29]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[28]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[28]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[28]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[28]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[28]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[28]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][28] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~18 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][28] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[28]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[28]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[28]~40 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[28]~40, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[28]~41 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[28]~41, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[28]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[28]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|de1_arm_nios_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , de1_arm_nios_inst|nios2_gen2_0|cpu|de1_arm_nios_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[9]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[9]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[8]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[8]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[23]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[23]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[27]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[27]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[27]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[27]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~23 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[47] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[47], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[48] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[49] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[49], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[14]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[14]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[14]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[14]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[50] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[35] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[35], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|local_read~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|local_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][125] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][125] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][27] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~23 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][27] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[27]~23 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[27]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[27]~11 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[27]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[27]~12 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[27]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[27]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[27]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[26]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[26]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[26]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[26]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[26]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[26]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[26]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[26]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[26]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[26]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[25]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[25]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[25]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[25]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[25]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[25]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[25]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[25]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[24]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[24]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[24]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[24]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[24]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[24]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[24]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[24]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[7]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[7]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[23]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[23]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[23]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[23]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[23]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[23]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[13]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[13]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~61 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~61, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~53 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~53, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~61 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~61, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~53 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~53, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[15]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[15]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[17]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[17]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~41 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~41, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~45 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~45, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~37 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~37, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[21]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[21]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~37 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~37, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[22]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[22]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[18]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[18]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[22]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[22]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[22]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[22]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[22]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[22]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[5]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[5]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[21]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[21]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[21]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[21]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[21]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[23]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[23]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~14 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[34] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[34], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][21] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][21], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~14 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][21] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[21]~14 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[21]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[21]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[21]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[2]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[2]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~41 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~41, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~45 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~45, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[19]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[19]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[20]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[20]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[20]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[20]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[20]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[20]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][20] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~12 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][20] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[20]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[20]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~30 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~30, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][19] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][19], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~30 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][19] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[19]~30 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[19]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][19] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~30 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][19] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[19]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[19]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[19]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[19]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[19]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[19]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~16 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~16, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][17] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][17], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~16 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][17] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[17]~16 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[17]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~37 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~37, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[17]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[17]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[24]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[24]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~25 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~25, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][24] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][24], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~25 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][24] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[24]~25 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[24]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[24]~15 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[24]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[24]~16 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[24]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~11 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~11, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][16] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][16], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~11 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][16] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[16]~11 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[16]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~45 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~45, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[16]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[16]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[27]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[27]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~24 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~26 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[31], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~15 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][31] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][31], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[31]~6 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[31]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[31]~38 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[31]~38, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[31]~39 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[31]~39, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte3_data[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][23] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~29 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][23] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[23]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[23]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~29 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~29, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][23] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][23], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~29 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][23] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[23]~29 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[23]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][15] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~10 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][15] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|rvalid~0 , de1_arm_nios_inst|jtag_uart_0|rvalid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|rvalid , de1_arm_nios_inst|jtag_uart_0|rvalid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~10 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[33] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[33], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][15] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][15], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~10 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][15] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[15]~10 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[15]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~47 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~47, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[2]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[2]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[15]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[15]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~12 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][14] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~9 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][14] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|woverflow~0 , de1_arm_nios_inst|jtag_uart_0|woverflow~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|woverflow , de1_arm_nios_inst|jtag_uart_0|woverflow, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~39 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~39, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[14]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[14]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~10 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~46, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~52, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~48, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~49, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~55 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~55, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~50, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~8 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~8 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~8, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][13] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][13], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~8 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][13] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[13]~8 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[13]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~43 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~43, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[13]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[13]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[12]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[12]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[12]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[12]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[12]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[12]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][12] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~7 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][12] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[12]~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[12]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[12]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[12]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[11]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[11]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[11]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[11]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[11]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[11]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][11] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~6 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][11] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[11]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[11]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~13 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~17 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[18]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~32 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~32, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~31 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~14 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~6 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~28 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~30 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[34] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[34], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|de1_arm_nios_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|de1_arm_nios_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][18] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~31 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][18] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate2 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|jupdate2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|always2~1 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|always2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|ac~0 , de1_arm_nios_inst|jtag_uart_0|ac~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|ac , de1_arm_nios_inst|jtag_uart_0|ac, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][10] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~24 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][10] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[10]~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[10]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[10]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[10]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[10]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[10]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[10]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[10]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[10]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[10]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[46] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[46], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][9] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][9], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~28 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][9] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[9]~28 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[9]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~35 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~35, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[9]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[9]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~0 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~2 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~3 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|WideOr0 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|WideOr0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|saved_grant[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|saved_grant[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][125] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][125]~feeder , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][125]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][125] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|comb~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|comb~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][125]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][125]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|rp_valid , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|rp_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|take_in_data , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|take_in_data, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_valid , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|WideOr1~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|WideOr1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_aligning_data , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_aligning_data, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~21 , de1_arm_nios_inst|jtag_uart_0|Add0~21, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~25 , de1_arm_nios_inst|jtag_uart_0|Add0~25, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~17 , de1_arm_nios_inst|jtag_uart_0|Add0~17, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~1 , de1_arm_nios_inst|jtag_uart_0|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~5 , de1_arm_nios_inst|jtag_uart_0|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~9 , de1_arm_nios_inst|jtag_uart_0|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|Add0~13 , de1_arm_nios_inst|jtag_uart_0|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|LessThan1~0 , de1_arm_nios_inst|jtag_uart_0|LessThan1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|LessThan1~1 , de1_arm_nios_inst|jtag_uart_0|LessThan1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|fifo_AF , de1_arm_nios_inst|jtag_uart_0|fifo_AF, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|pause_irq~0 , de1_arm_nios_inst|jtag_uart_0|pause_irq~0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|pause_irq , de1_arm_nios_inst|jtag_uart_0|pause_irq, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|ien_AF , de1_arm_nios_inst|jtag_uart_0|ien_AF, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|av_readdata[8]~0 , de1_arm_nios_inst|jtag_uart_0|av_readdata[8]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~26 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~26, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][8] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][8], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~26 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][8] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[8]~26 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[8]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][8] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~26 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][8] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte1_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[8]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[8]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~11 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[9]~feeder , de1_arm_nios_inst|leds|data_out[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|m0_write , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|m0_write, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|always0~0 , de1_arm_nios_inst|leds|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|leds|always0~1 , de1_arm_nios_inst|leds|always0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[9] , de1_arm_nios_inst|leds|data_out[9], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[9] , de1_arm_nios_inst|leds|readdata[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[9] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~9 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|WideOr0~1 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|WideOr0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][9] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[9]~9 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[9]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~10 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[8] , de1_arm_nios_inst|leds|data_out[8], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[8] , de1_arm_nios_inst|leds|readdata[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[8] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][8] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~8 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][8] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[8]~8 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[8]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~9 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[7] , de1_arm_nios_inst|leds|data_out[7], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[7] , de1_arm_nios_inst|leds|readdata[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[7]~7 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[7]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~8 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[6]~feeder , de1_arm_nios_inst|leds|data_out[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[6] , de1_arm_nios_inst|leds|data_out[6], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[6] , de1_arm_nios_inst|leds|readdata[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[6]~6 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[6]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~7 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[5]~feeder , de1_arm_nios_inst|leds|data_out[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[5] , de1_arm_nios_inst|leds|data_out[5], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[5] , de1_arm_nios_inst|leds|readdata[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[5]~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~6 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[4] , de1_arm_nios_inst|leds|data_out[4], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[4] , de1_arm_nios_inst|leds|readdata[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[4]~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[4]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~5 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[3]~feeder , de1_arm_nios_inst|leds|data_out[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[3] , de1_arm_nios_inst|leds|data_out[3], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[3] , de1_arm_nios_inst|leds|readdata[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[3]~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[3]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector26~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector26~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~9 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~8 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~10 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~3 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[82]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , de1_arm_nios_inst|rst_controller_004|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~14 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~15 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector28~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector28~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector27~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector27~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector26~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector26~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[87]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[87] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[87] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[87] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[88] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[86] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~14 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~18 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~15 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~17 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[80]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[80]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[80] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[80], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[80] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[80], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~19 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~16 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[80]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~23 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~21 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~22 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[79]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[79]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[79] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[79], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[79] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[79], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~24 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~20 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~25 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[79]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~10 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~11 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~4 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[2]~feeder , de1_arm_nios_inst|leds|data_out[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[2] , de1_arm_nios_inst|leds|data_out[2], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[2] , de1_arm_nios_inst|leds|readdata[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[2]~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[2]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~5 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~6 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[81]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[81]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[81] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[81], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[81] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[81], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~7 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~4 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~12 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~11 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~13 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[81]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~3 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[1] , de1_arm_nios_inst|leds|data_out[1], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[1] , de1_arm_nios_inst|leds|readdata[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[1]~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[32] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[32], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[33] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[33], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[34] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[34], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[35] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[35], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|data_out[0] , de1_arm_nios_inst|leds|data_out[0], top_level, 1
instance = comp, \de1_arm_nios_inst|leds|readdata[0] , de1_arm_nios_inst|leds|readdata[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[0]~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[112] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[112], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~23 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[111] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[111], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~22 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][111] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][111], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[110] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[110], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~21 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][110]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][110]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][110] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][110], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[109] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[109], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][109] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][109], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[108] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][108] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[107] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[106] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[105] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][105] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][105]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][105]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][105] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[104] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][104] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[103] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[103], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][103] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][103], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[102] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[102], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][102] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][102], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[101] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[101], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][101]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][101]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][101] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][101], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~12 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~16 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~13 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~11 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~18 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~15 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|waitrequest_reset_override , de1_arm_nios_inst|mm_interconnect_0|leds_s1_translator|waitrequest_reset_override, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|cp_ready~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|cp_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|cp_ready~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|cp_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|WideOr1~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|WideOr1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~17 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][78] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][78] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][75] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][75], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][75] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][75], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|always0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|always0~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|always0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][77] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][77], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][77] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][77], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][76] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][76], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][76] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][76], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][74] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][74] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|read~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|rp_valid , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|rp_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|src2_valid , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|src2_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[125]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[125]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[125]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[125]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[125] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~12 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|nonposted_write_endofpacket~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|nonposted_write_endofpacket~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|nonposted_write_endofpacket~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|nonposted_write_endofpacket~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][125] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][125] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][125], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][126] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][126], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][126] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][126], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|source_endofpacket , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|uncompressor|source_endofpacket, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|update_grant~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|update_grant~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|packet_in_progress , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|packet_in_progress, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[2] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|saved_grant[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|saved_grant[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_valid~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|WideOr1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|WideOr1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|rp_data[69] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|rp_data[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|src1_valid , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_004|src1_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|grant[2]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|grant[2]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|saved_grant[2] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|saved_grant[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[74]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[74]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[74]~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[74]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[75]~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[75]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[76]~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[76]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[77]~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[77]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[78]~4 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[78]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|take_in_data , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|take_in_data, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_valid , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|adder|full_adder.cout[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|adder|full_adder.cout[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|grant[0]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|arb|grant[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|saved_grant[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|saved_grant[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|cp_ready~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|cp_ready~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|local_write , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent|local_write, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][96] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[96]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[96]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[96] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[96]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[96]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[96] , de1_arm_nios_inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~13 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_payload~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][96] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[95] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_004|src_data[95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][95] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][95] , de1_arm_nios_inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_010|Equal1~0 , de1_arm_nios_inst|mm_interconnect_0|router_010|Equal1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7], top_level, 1
instance = comp, \~GND , ~GND, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[0] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[1] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[1], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[2] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[2], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[3] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[3], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[4] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[4], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[5] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[5], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[6] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[6], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[7] , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|wdata[7], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , de1_arm_nios_inst|jtag_uart_0|the_de1_arm_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~22 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][7] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~20 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][7] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~7 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~23 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~24 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[7]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[7]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[7]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[8]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[8]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[8]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[8]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[44] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[44], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[32] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[32], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~13 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~13 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~25 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~26 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~27 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[6]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[6]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[6]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~12 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~12, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][20] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][20], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~12 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][20] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[20]~12 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[20]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[20] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[20] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[20]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[20]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[20]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[20]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[14]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[14]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[14]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[7]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[7]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[7]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[7]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[43] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[43], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~19 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~20 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~21 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[5]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[5]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[31]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[31]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[31], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~15 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~15, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][31] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][31], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~15 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][31] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][31], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[31]~15 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[31]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[31]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[31]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[0]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[0]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~114 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~114, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~101 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~101, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en[1]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[33] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[33], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|byteenable[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~53, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~54, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~51, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~7 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~3 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[20], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~42, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~4 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][4] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][4] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~28 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~29 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~30 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[4]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[4]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[4]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[30]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[30]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~17 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~17, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][30] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][30], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~17 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][30] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[30]~17 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[30]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[30] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[30] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[30]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[30]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[30]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[30]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[9]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[9]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[9]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[9]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[9]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[9]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[45] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[45], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[43] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[43], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal1~0 , de1_arm_nios_inst|mm_interconnect_0|router|Equal1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal3~0 , de1_arm_nios_inst|mm_interconnect_0|router|Equal3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_valid~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|debugaccess , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|debugaccess, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][3] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][3] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~3 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~31 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~32 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~33 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[3]~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[3]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[3]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[29]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[29]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~21 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~21, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][29] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~21 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][29] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][29], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[29]~21 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[29]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[29]~36 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[29]~36, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[7]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[7]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[8]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[8]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[44] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[44], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~34, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~14 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][21] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[21]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[21]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[21]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[21]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[1]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_hi[1]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[17]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[17]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[17]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[17]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[53]~13 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[53]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , de1_arm_nios_inst|rst_controller_003|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~17 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~15 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~9 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~69 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~69, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~6 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~16 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~73 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~73, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~7 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~77 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~77, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~8 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~81 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~81, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~18 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~85 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~85, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~19 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~89 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~89, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~20 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~93 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~93, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~21 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~97 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~97, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~22 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~101 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~101, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~23 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[12]~7 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[12]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[13]~8 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[13]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[14]~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[14]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[14] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[15]~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[15]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~49 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~49, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[16]~10 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[16]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~53 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~53, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[17]~11 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[17]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~28 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[53] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[53], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[52]~12 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[52]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[52] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[52], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[51]~11 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[51]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[51] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[50]~7 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[50]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[50] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[49]~10 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[49]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[49] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[49], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[48]~9 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[48]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[48] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[48], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[47]~8 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[47]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[47] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[47], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[46]~34 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[46]~34, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[46] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[46], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[45]~33 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[45]~33, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[45] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[45], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[44]~32 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[44]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[44] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[44], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[43]~31 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[43]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[43] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[43], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[42]~30 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[42]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[42] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[42], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[41] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[41], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[40] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[40], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[39] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[39], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[38] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|LessThan3~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|LessThan3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Decoder0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[18]~20 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[18]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~47 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~47, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[18]~21 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[18]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|int_output_sel[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~111 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~111, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~115 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~115, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~119 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~119, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~123 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~123, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~127 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~127, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~131 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~131, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~135 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~135, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~139 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~139, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~143 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~143, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~71 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~71, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~79 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~79, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~83 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~83, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~51 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~51, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~87 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~87, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~91 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~91, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~95 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~95, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~27 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~27, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~38 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~38, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~39 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~39, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~40 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~40, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[74]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[74]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[74] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[55]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[55]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~3 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~4 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[56]~86 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[56]~86, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[76] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[76], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[75]~50 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[75]~50, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[77] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[77], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[57]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[57]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~5 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~4 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ShiftLeft0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[60]~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[60]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add2~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[60]~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[60]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~6 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~5 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[85]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~18 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~19 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~40 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~40, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~41 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~41, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~18 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~16 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~16 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~28 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~26 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~27 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[41]~29 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[41]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~44 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[84]~44, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~24 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[82]~46 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[82]~46, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[82]~20 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[82]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[39]~21 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[39]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[82]~42 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[82]~42, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~32 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~16 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~17 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~18 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[38]~19 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[38]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~41 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[81]~41, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~36 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~36, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[79]~36 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[79]~36, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[79]~35 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[79]~35, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[79]~45 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[79]~45, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~20 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~24 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~22 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~23 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~43 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[83]~43, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[40]~25 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[40]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~28 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~37 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~37, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~38 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~38, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~39 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~39, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~42 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~42, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~44 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~44, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~43 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~43, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~19 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~45 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~45, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~16 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~20 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~22 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~21 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~23 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~24 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~25 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~26 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~29 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|Equal0~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|Equal0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[17]~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[17]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[17]~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[17]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[17]~16 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[17]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|wr_address~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|wr_address~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|wr_address , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|wr_address, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[43]~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[43]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[34] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[34], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[34]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[34]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[43]~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[43]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[34] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[34], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[34]~24 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[34]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|init_done~0 , de1_arm_nios_inst|sdram_controller_0|init_done~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|init_done , de1_arm_nios_inst|sdram_controller_0|init_done, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_rnw~0 , de1_arm_nios_inst|sdram_controller_0|active_rnw~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_rnw~1 , de1_arm_nios_inst|sdram_controller_0|active_rnw~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector31~0 , de1_arm_nios_inst|sdram_controller_0|Selector31~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_next~17 , de1_arm_nios_inst|sdram_controller_0|m_next~17, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector29~0 , de1_arm_nios_inst|sdram_controller_0|Selector29~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.000100000 , de1_arm_nios_inst|sdram_controller_0|m_state.000100000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[0]~1 , de1_arm_nios_inst|sdram_controller_0|m_addr[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector25~0 , de1_arm_nios_inst|sdram_controller_0|Selector25~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector37~0 , de1_arm_nios_inst|sdram_controller_0|Selector37~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector37~1 , de1_arm_nios_inst|sdram_controller_0|Selector37~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector36~0 , de1_arm_nios_inst|sdram_controller_0|Selector36~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_next.010000000 , de1_arm_nios_inst|sdram_controller_0|m_next.010000000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector31~2 , de1_arm_nios_inst|sdram_controller_0|Selector31~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector31~1 , de1_arm_nios_inst|sdram_controller_0|Selector31~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector31~3 , de1_arm_nios_inst|sdram_controller_0|Selector31~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector31~4 , de1_arm_nios_inst|sdram_controller_0|Selector31~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.010000000 , de1_arm_nios_inst|sdram_controller_0|m_state.010000000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector33~0 , de1_arm_nios_inst|sdram_controller_0|Selector33~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector33~1 , de1_arm_nios_inst|sdram_controller_0|Selector33~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector33~2 , de1_arm_nios_inst|sdram_controller_0|Selector33~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector38~0 , de1_arm_nios_inst|sdram_controller_0|Selector38~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector39~0 , de1_arm_nios_inst|sdram_controller_0|Selector39~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector33~3 , de1_arm_nios_inst|sdram_controller_0|Selector33~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_next.000000001 , de1_arm_nios_inst|sdram_controller_0|m_next.000000001, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector24~0 , de1_arm_nios_inst|sdram_controller_0|Selector24~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.000000001 , de1_arm_nios_inst|sdram_controller_0|m_state.000000001, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_rnw~2 , de1_arm_nios_inst|sdram_controller_0|active_rnw~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[16] , de1_arm_nios_inst|sdram_controller_0|active_addr[16], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~7 , de1_arm_nios_inst|sdram_controller_0|Equal3~7, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[32]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[32]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[32] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[32], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[32] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[32], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[32]~22 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[32]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[14] , de1_arm_nios_inst|sdram_controller_0|active_addr[14], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~5 , de1_arm_nios_inst|sdram_controller_0|Equal3~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~57 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~57, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[18]~12 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[18]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[54]~14 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[54]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~31 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[54] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~99 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~99, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~30 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~32 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[35] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[35], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[35] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[35], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[35]~25 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[35]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[17] , de1_arm_nios_inst|sdram_controller_0|active_addr[17], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~8 , de1_arm_nios_inst|sdram_controller_0|Equal3~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[55]~15 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[55]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~61 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~61, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[19] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[19]~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[19]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[55] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~103 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~103, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~33 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~33, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~34 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~34, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~35 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~35, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[36]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[36]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[36] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[36], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[36] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[36], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[36]~26 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[36]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[18] , de1_arm_nios_inst|sdram_controller_0|active_addr[18], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~9 , de1_arm_nios_inst|sdram_controller_0|Equal3~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~65 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~65, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[20] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[20]~14 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[20]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[56] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~107 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~107, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~36 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~36, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[37] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[37], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[37] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[37], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[37]~27 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[37]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[19] , de1_arm_nios_inst|sdram_controller_0|active_addr[19], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~10 , de1_arm_nios_inst|sdram_controller_0|Equal3~10, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[33]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[33]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[33] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[33], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[33] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[33], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[33]~23 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[33]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[15] , de1_arm_nios_inst|sdram_controller_0|active_addr[15], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~6 , de1_arm_nios_inst|sdram_controller_0|Equal3~6, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|pending~3 , de1_arm_nios_inst|sdram_controller_0|pending~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[31] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[31], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[31] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[31], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[31]~18 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[31]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[13] , de1_arm_nios_inst|sdram_controller_0|active_addr[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~0 , de1_arm_nios_inst|sdram_controller_0|Equal3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[21] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[21]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[21]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[21]~1 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[21]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[57] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~55 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~55, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[38]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[38]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[38] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[38], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[38]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[38]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[38] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[38], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[38]~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[38]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[20] , de1_arm_nios_inst|sdram_controller_0|active_addr[20], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[22]~2 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[22]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[22] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[23] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[23]~3 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[23]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[23]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[23]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[24] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[24]~4 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[24]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[60] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[59] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[58] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~59 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~59, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~63 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~63, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~67 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~67, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[41] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[41], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[41] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[41], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[41]~20 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[41]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[23] , de1_arm_nios_inst|sdram_controller_0|active_addr[23], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~2 , de1_arm_nios_inst|sdram_controller_0|Equal3~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[40] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[40], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[40] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[40], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[40]~19 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[40]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[22] , de1_arm_nios_inst|sdram_controller_0|active_addr[22], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~1 , de1_arm_nios_inst|sdram_controller_0|Equal3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[39]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[39]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[39] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[39], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[39] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[39], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[39]~1 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[39]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[21] , de1_arm_nios_inst|sdram_controller_0|active_addr[21], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|pending~0 , de1_arm_nios_inst|sdram_controller_0|pending~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[28] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[28], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[28]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[28]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[28] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[28], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[28]~2 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[28]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[10] , de1_arm_nios_inst|sdram_controller_0|active_addr[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[29] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[29], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[29] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[29], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[29]~16 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[29]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[11] , de1_arm_nios_inst|sdram_controller_0|active_addr[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~3 , de1_arm_nios_inst|sdram_controller_0|Equal3~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[25] , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[25]~6 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[25]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[61] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~75 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~75, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[42] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[42], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[42] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[42], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[42]~13 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[42]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[24] , de1_arm_nios_inst|sdram_controller_0|active_addr[24], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal2~0 , de1_arm_nios_inst|sdram_controller_0|Equal2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[43]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[43]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[43] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[43], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_cs_n , de1_arm_nios_inst|sdram_controller_0|active_cs_n, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_cs_n~0 , de1_arm_nios_inst|sdram_controller_0|active_cs_n~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_cs_n~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|active_cs_n~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[43] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[43], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[43]~17 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[43]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_rnw , de1_arm_nios_inst|sdram_controller_0|active_rnw, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|pending~1 , de1_arm_nios_inst|sdram_controller_0|pending~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[30] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[30], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[30] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[30], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[30]~21 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[30]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[12] , de1_arm_nios_inst|sdram_controller_0|active_addr[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal3~4 , de1_arm_nios_inst|sdram_controller_0|Equal3~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|pending~2 , de1_arm_nios_inst|sdram_controller_0|pending~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|pending~4 , de1_arm_nios_inst|sdram_controller_0|pending~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~1 , de1_arm_nios_inst|sdram_controller_0|Selector28~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_request , de1_arm_nios_inst|sdram_controller_0|refresh_request, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~3 , de1_arm_nios_inst|sdram_controller_0|Selector28~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~4 , de1_arm_nios_inst|sdram_controller_0|Selector28~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~5 , de1_arm_nios_inst|sdram_controller_0|Selector28~5, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector35~2 , de1_arm_nios_inst|sdram_controller_0|Selector35~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector34~0 , de1_arm_nios_inst|sdram_controller_0|Selector34~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_next.000001000 , de1_arm_nios_inst|sdram_controller_0|m_next.000001000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~2 , de1_arm_nios_inst|sdram_controller_0|Selector28~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector27~0 , de1_arm_nios_inst|sdram_controller_0|Selector27~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.000001000 , de1_arm_nios_inst|sdram_controller_0|m_state.000001000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector35~1 , de1_arm_nios_inst|sdram_controller_0|Selector35~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_next.000010000 , de1_arm_nios_inst|sdram_controller_0|m_next.000010000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector28~6 , de1_arm_nios_inst|sdram_controller_0|Selector28~6, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.000010000 , de1_arm_nios_inst|sdram_controller_0|m_state.000010000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|WideOr9~0 , de1_arm_nios_inst|sdram_controller_0|WideOr9~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector41~1 , de1_arm_nios_inst|sdram_controller_0|Selector41~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|f_pop , de1_arm_nios_inst|sdram_controller_0|f_pop, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[1]~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[1] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|Equal1~0 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|Equal1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector41~0 , de1_arm_nios_inst|sdram_controller_0|Selector41~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector32~0 , de1_arm_nios_inst|sdram_controller_0|Selector32~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.100000000 , de1_arm_nios_inst|sdram_controller_0|m_state.100000000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector19~1 , de1_arm_nios_inst|sdram_controller_0|Selector19~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector39~1 , de1_arm_nios_inst|sdram_controller_0|Selector39~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector39~3 , de1_arm_nios_inst|sdram_controller_0|Selector39~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector39~2 , de1_arm_nios_inst|sdram_controller_0|Selector39~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector39~4 , de1_arm_nios_inst|sdram_controller_0|Selector39~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_count[0] , de1_arm_nios_inst|sdram_controller_0|m_count[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector37~2 , de1_arm_nios_inst|sdram_controller_0|Selector37~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector37~3 , de1_arm_nios_inst|sdram_controller_0|Selector37~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_count[2] , de1_arm_nios_inst|sdram_controller_0|m_count[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector38~1 , de1_arm_nios_inst|sdram_controller_0|Selector38~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector38~2 , de1_arm_nios_inst|sdram_controller_0|Selector38~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector38~3 , de1_arm_nios_inst|sdram_controller_0|Selector38~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector38~4 , de1_arm_nios_inst|sdram_controller_0|Selector38~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_count[1] , de1_arm_nios_inst|sdram_controller_0|m_count[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|LessThan1~0 , de1_arm_nios_inst|sdram_controller_0|LessThan1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector30~0 , de1_arm_nios_inst|sdram_controller_0|Selector30~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.001000000 , de1_arm_nios_inst|sdram_controller_0|m_state.001000000, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|WideOr8~0 , de1_arm_nios_inst|sdram_controller_0|WideOr8~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector20~0 , de1_arm_nios_inst|sdram_controller_0|Selector20~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[2]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_cmd[2]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector3~0 , de1_arm_nios_inst|sdram_controller_0|Selector3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_cmd[0] , de1_arm_nios_inst|sdram_controller_0|i_cmd[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|always5~0 , de1_arm_nios_inst|sdram_controller_0|always5~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector22~0 , de1_arm_nios_inst|sdram_controller_0|Selector22~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[0]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_cmd[0]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector2~0 , de1_arm_nios_inst|sdram_controller_0|Selector2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_cmd[1] , de1_arm_nios_inst|sdram_controller_0|i_cmd[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector21~0 , de1_arm_nios_inst|sdram_controller_0|Selector21~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[1]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_cmd[1]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal4~0 , de1_arm_nios_inst|sdram_controller_0|Equal4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|rd_valid[0] , de1_arm_nios_inst|sdram_controller_0|rd_valid[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|rd_valid[1] , de1_arm_nios_inst|sdram_controller_0|rd_valid[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|rd_valid[2] , de1_arm_nios_inst|sdram_controller_0|rd_valid[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|za_valid , de1_arm_nios_inst|sdram_controller_0|za_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[4]~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[4]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[16]~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[16]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[16]~18 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[16]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[16]~19 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[16]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][107]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][107]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][107] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[3]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[3]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~4 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~37 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~37, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[2]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[2]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~3 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[80]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~40 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~40, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[1]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[88] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][106]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][106]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][106] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][104]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][104]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][104]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][104]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|LessThan13~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|LessThan13~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[112] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[112], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[111] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[111], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][93]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][93]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][93] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][93], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[110] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[110], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][92]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][92]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][92]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][92]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][92]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][92]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][92]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][92]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][92]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][92]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][92]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][92]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][92] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][92], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[109] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[109], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[108] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][90]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][90]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[107] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[107], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][89] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][89], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[106] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[106], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[105] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[105], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[104] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][86]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][86]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[103] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[103], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][85] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][85], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[102] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[102], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][84] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][84], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[101] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[101], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][83] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][83], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|rp_data[51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|rp_data[51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src2_valid , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src2_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|WideOr1~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|WideOr1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~16 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~12 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~17 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~18 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][108]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][108]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][108]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][108]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][108]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][108]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][108]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][108]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][108]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][108]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][108]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][108]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][108] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][108], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src1_valid~1 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src1_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|sink_ready~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|sink_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[54]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[54]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][54] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][54], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_endofpacket , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_endofpacket, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[87] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[87], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|WideOr1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|WideOr1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~43 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~43, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~47 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~47, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~51 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~51, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~55 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~55, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~31 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~35 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~35, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|next_state~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|next_state~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|next_state~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|next_state~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|next_state~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|next_state~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~19 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[55]~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[55]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~8 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src1_valid~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src1_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src1_valid , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src1_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[86]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[86]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[68]~13 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[68]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][104] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][104], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][2] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][2] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[2]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[2]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~3 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~3, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~3 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[2]~48 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[2]~48, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[2]~49 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[2]~49, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[2]~50 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[2]~50, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[2]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[2]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[28]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[28]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~18 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~18, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][28] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][28], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~18 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][28] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[28]~18 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[28]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[28] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[28], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[28] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[28]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[28]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[28]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[28]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[1]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[1]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[2]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[2]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|src_data[38] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|src_data[38], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[1][30] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[1][30], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10]~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|out_data[2]~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|out_data[2]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[8]~44 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[8]~44, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[8]~45 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[8]~45, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[2]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[2]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[1]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[1]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~105 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~105, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~109 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~109, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~97 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~97, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~93 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~93, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~49 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~49, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[6]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[6]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[6]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[6]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[6]~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[6]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[42] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[42], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][27] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~23 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~23, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][27] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[27]~38 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[27]~38, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[27] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[27], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[27] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[27]~39 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[27]~39, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[27]~40 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[27]~40, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[27]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[27]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[1]~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[1]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[1]~27 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[1]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][1] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][1] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~2 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~45 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~45, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~46 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~46, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~47 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[1]~47, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[1]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[1]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[26]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[26]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~19 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~19, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][26] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][26], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~19 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][26] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[26]~19 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[26]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[26] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[26], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[26] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[26]~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[26]~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[26]~34 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[26]~34, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[8]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~27 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[8]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][24] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~25 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][24] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][24], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[24]~10 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[24]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[24]~43 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[24]~43, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[5]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[5]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[41] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[41], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[23]~48 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[23]~48, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[23] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[23], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[23] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[23]~49 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[23]~49, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~27 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~27, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][22] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][22], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~27 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~27, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][22] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][22], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[22]~27 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[22]~27, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[22]~46 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[22]~46, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[25]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_data[25]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~22 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~22, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][25] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][25], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~22 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][25] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][25], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[25]~22 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[25]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[25]~37 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[25]~37, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[3]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[3]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[3]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[3]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[10]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~24 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~24, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][10] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][10], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~24 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][10] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[10]~24 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[10]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[10]~41 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[10]~41, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[10]~42 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[10]~42, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[4]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[4]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~19 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~19, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[4]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[4]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[4]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[4]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[4]~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[4]~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[40] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[40], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[19] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[19], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[19] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[19]~50 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[19]~50, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[19]~51 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[19]~51, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[19] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[19], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[2]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[2]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[2]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[2]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[16]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[16]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[16]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[16]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[16]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[16]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|src_channel[3]~0 , de1_arm_nios_inst|mm_interconnect_0|router|src_channel[3]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux|sink_ready~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux|sink_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux|WideOr0~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux|WideOr0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal3~1 , de1_arm_nios_inst|mm_interconnect_0|router|Equal3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux|sink_ready~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux|sink_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_stall , de1_arm_nios_inst|nios2_gen2_0|cpu|E_st_stall, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_write , de1_arm_nios_inst|nios2_gen2_0|cpu|d_write, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_payload~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|nonposted_write_endofpacket~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|nonposted_write_endofpacket~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|src_channel[3]~4 , de1_arm_nios_inst|mm_interconnect_0|router|src_channel[3]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0] , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~31 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~31, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][18] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][18], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~31 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~31, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][18] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[18]~31 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[18]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[18]~52 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[18]~52, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[18]~53 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[18]~53, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[18], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~20 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~20, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~20 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~20, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~20 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~20, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[7]~35 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[7]~35, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[3]~26 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[3]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[39] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[39], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~22, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~28, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[34], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~40, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[33], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~39, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[32], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~36, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~38, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~33, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[29], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~32, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~47, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~45, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~43, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~44, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[7], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~30, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[6], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~24, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~11 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][16] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[16]~17 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[16]~17, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[16]~18 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[16]~18, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[16], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[10]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[10] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[10], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[8], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[46] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[46], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[8] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[8], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~16 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][17] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[17]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[17]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[17] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[17], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[0]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[0]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[0]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[0]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_dst_regnum[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[12]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~7 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~7, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][12] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][12], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][12] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[12]~7 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[12]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[12] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[12]~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[12]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[12]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[12]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[12] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[12], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_retaddr , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_retaddr, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[2]~29 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[2]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~25 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~25, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[38] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_data[38], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|address[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~28 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~28, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][9] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][9], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[9]~3 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|out_data[9]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[9]~47 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[9]~47, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[9] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[9], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[5]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src1[5]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src1[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[5]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[5]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~117 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add2~117, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[18]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[18]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_compare_op[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_compare_op[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_compare_op[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_compare_op[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[15]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[15]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal127~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_cmp_result~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_cmp_result~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_cmp_result , de1_arm_nios_inst|nios2_gen2_0|cpu|W_cmp_result, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19 , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]~feeder , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0] , de1_arm_nios_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~42 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~42, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~1, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~1 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][0] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][0] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~1 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~43 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~43, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~44 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[0]~44, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_byte0_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal133~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal133~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_estatus_reg , de1_arm_nios_inst|nios2_gen2_0|cpu|W_estatus_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_op_wrctl , de1_arm_nios_inst|nios2_gen2_0|cpu|D_op_wrctl, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_estatus_reg~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|W_estatus_reg~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal132~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal132~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal134~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal134~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_bstatus_reg , de1_arm_nios_inst|nios2_gen2_0|cpu|W_bstatus_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie , de1_arm_nios_inst|nios2_gen2_0|cpu|W_status_reg_pie, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_control_rd_data[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_control_rd_data[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_control_rd_data[0]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_control_rd_data[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_control_rd_data[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_control_rd_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wr_data[0]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[11]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[11]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~6 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~6, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][11] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][11], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][11] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][11], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[11]~6 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[11]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[11]~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[11]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[11] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[11], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[4]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_dst_regnum[4]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_wr_dst_reg~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_wr_dst_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_wr_dst_reg , de1_arm_nios_inst|nios2_gen2_0|cpu|D_wr_dst_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_wr_dst_reg , de1_arm_nios_inst|nios2_gen2_0|cpu|R_wr_dst_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wren , de1_arm_nios_inst|nios2_gen2_0|cpu|W_rf_wren, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[14]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~9 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~9, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][14] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][14], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~9 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][14] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[14]~9 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[14]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[14] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[14]~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[14]~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[14]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[14]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[14] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[14], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_break~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_break~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_break~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_break~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_break , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_break, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_enabled~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_enabled~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_enabled , de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_enabled, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|cp_ready~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|cp_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|update_grant~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|update_grant~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|saved_grant[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|saved_grant[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|readdata[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][5] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~5 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][5] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][5], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~4 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|src_data[5]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[5]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[5]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[5] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[5], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~8 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~8, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_retaddr~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~9 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~9, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[0]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|R_src2_lo[0]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_src2[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_stall~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_stall~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Add3~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_cnt[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_stall~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_stall~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_waiting_for_data , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_waiting_for_data, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_stall~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_stall~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_valid~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_valid , de1_arm_nios_inst|nios2_gen2_0|cpu|W_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_pending_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_pending , de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_pending, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , de1_arm_nios_inst|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_req~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|hbreak_req~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[16]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[16]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[15]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[15]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[15]~16 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[15]~16, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[15], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op[1]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_logic_op[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_logic_op[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|R_logic_op[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[13]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_logic_result[13]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[13]~15 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[13]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal1~2 , de1_arm_nios_inst|mm_interconnect_0|router|Equal1~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal1~3 , de1_arm_nios_inst|mm_interconnect_0|router|Equal1~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal4~0 , de1_arm_nios_inst|mm_interconnect_0|router|Equal4~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal4~1 , de1_arm_nios_inst|mm_interconnect_0|router|Equal4~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|src_channel[5]~2 , de1_arm_nios_inst|mm_interconnect_0|router|src_channel[5]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|src_channel[5]~3 , de1_arm_nios_inst|mm_interconnect_0|router|src_channel[5]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~0, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[4]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[4]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[4] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[4], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_sub~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_sub~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_sub , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_sub, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|update_grant~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|update_grant~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|update_grant~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|update_grant~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|packet_in_progress , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|packet_in_progress, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|saved_grant[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|saved_grant[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_011|always0~0 , de1_arm_nios_inst|mm_interconnect_0|router_011|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_005|src1_valid~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_005|src1_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[0]~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_exception~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_exception~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_exception~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_exception~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_exception , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_exception, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~21 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~21, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[7] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[7], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal2~1 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal2~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal2~0 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal2~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal2~2 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal2~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_valid~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1] , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~2, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~2 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[1]~2 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[1]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[1] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem16~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem16~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem16~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_mem16~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en[2]~3 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_byteenable[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|WideOr0~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]~1 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][13] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~8 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem~8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][13] , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[13]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[13]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[13]~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[13]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[13] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[13], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_shift_rot , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_shift_rot, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[15]~14 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[15]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[15] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[15], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[51] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_data[51], top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|d_writedata[3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~4 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|src_payload~4, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3, top_level, 1
instance = comp, \de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 , de1_arm_nios_inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~4 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[3]~6 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[3]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[3] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[3], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~10 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE , de1_arm_nios_inst|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[18]~11 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_alu_result[18]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[18] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_alu_result[18], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal1~1 , de1_arm_nios_inst|mm_interconnect_0|router|Equal1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal1~4 , de1_arm_nios_inst|mm_interconnect_0|router|Equal1~4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|Equal1~5 , de1_arm_nios_inst|mm_interconnect_0|router|Equal1~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|src_channel[5]~5 , de1_arm_nios_inst|mm_interconnect_0|router|src_channel[5]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|WideOr1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|WideOr1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0 , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_005|src0_valid~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_005|src0_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux_001|WideOr1~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux_001|WideOr1~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|i_read_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|i_read_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|i_read , de1_arm_nios_inst|nios2_gen2_0|cpu|i_read, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|src2_valid~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|src2_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|saved_grant[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_005|saved_grant[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux|WideOr0~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux|WideOr0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router|src_channel[3]~1 , de1_arm_nios_inst|mm_interconnect_0|router|src_channel[3]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_valid~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|comb~0 , de1_arm_nios_inst|sdram_controller_0|comb~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[0]~1 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[0] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entries[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|sink2_ready , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|sink2_ready, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_addr_data_both_valid~0 , de1_arm_nios_inst|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_addr_data_both_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux|src3_valid , de1_arm_nios_inst|mm_interconnect_0|cmd_demux|src3_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|grant[2]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|grant[2]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|saved_grant[2] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|saved_grant[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|in_ready~0 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|in_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|update_grant~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|update_grant~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[2] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~2 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|saved_grant[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|saved_grant[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[69] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_003|src_data[69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]~feeder , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][51] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][51], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src0_valid~0 , de1_arm_nios_inst|mm_interconnect_0|rsp_demux_003|src0_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|rsp_mux|WideOr1 , de1_arm_nios_inst|mm_interconnect_0|rsp_mux|WideOr1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_read_nxt , de1_arm_nios_inst|nios2_gen2_0|cpu|d_read_nxt, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_read , de1_arm_nios_inst|nios2_gen2_0|cpu|d_read, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , de1_arm_nios_inst|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|take_in_data , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|take_in_data, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_valid , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|nonposted_write_endofpacket~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent|nonposted_write_endofpacket~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|read~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|read~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~0 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[95]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[95]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[95] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[95] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][95] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][95], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][69] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~3 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][69] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][69], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[96]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[96]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[96] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[96] , de1_arm_nios_inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][96] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[96]~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[96]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[96] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[96] , de1_arm_nios_inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~1 , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][96] , de1_arm_nios_inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][96], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_007|always0~0 , de1_arm_nios_inst|mm_interconnect_0|router_007|always0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|take_in_data , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|take_in_data, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0 , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1 , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~feeder , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_valid , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_valid~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_valid~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|D_valid~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_valid , de1_arm_nios_inst|nios2_gen2_0|cpu|D_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_valid , de1_arm_nios_inst|nios2_gen2_0|cpu|R_valid, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_new_inst , de1_arm_nios_inst|nios2_gen2_0|cpu|E_new_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_st~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_st~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_st , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_st, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|d_write_nxt~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|d_write_nxt~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_valid_from_R~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|E_valid_from_R~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|E_valid_from_R , de1_arm_nios_inst|nios2_gen2_0|cpu|E_valid_from_R, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_ienable_reg[0]~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|W_ienable_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_ienable_reg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_ienable_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|av_irq , de1_arm_nios_inst|jtag_uart_0|av_irq, top_level, 1
instance = comp, \de1_arm_nios_inst|irq_synchronizer|sync|sync[0].u|din_s1 , de1_arm_nios_inst|irq_synchronizer|sync|sync[0].u|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|irq_synchronizer|sync|sync[0].u|dreg[0] , de1_arm_nios_inst|irq_synchronizer|sync|sync[0].u|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|irq_synchronizer|sync|sync[0].u|dreg[1] , de1_arm_nios_inst|irq_synchronizer|sync|sync[0].u|dreg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_ipending_reg_nxt[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_ipending_reg_nxt[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|W_ipending_reg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|W_ipending_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|intr_req , de1_arm_nios_inst|nios2_gen2_0|cpu|intr_req, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2] , de1_arm_nios_inst|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[2]~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[2]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[2]~5 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_iw[2]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[2] , de1_arm_nios_inst|nios2_gen2_0|cpu|D_iw[2], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~4 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal0~4, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br_uncond , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_br_uncond, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~12 , de1_arm_nios_inst|nios2_gen2_0|cpu|Equal62~12, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , de1_arm_nios_inst|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , de1_arm_nios_inst|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~7 , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[16] , de1_arm_nios_inst|nios2_gen2_0|cpu|F_pc[16], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~1 , de1_arm_nios_inst|mm_interconnect_0|router_001|Equal1~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|src1_valid~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_demux_001|src1_valid~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~0 , de1_arm_nios_inst|mm_interconnect_0|cmd_mux_002|src_payload~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|writedata[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , de1_arm_nios_inst|jtag_uart_0|de1_arm_nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~13 , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr~13, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~feeder , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_tck|sr[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_wrapper|the_de1_arm_nios_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], top_level, 1
instance = comp, \de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , de1_arm_nios_inst|nios2_gen2_0|cpu|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci|the_de1_arm_nios_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller|rst_controller|merged_reset~0 , de1_arm_nios_inst|rst_controller|rst_controller|merged_reset~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , de1_arm_nios_inst|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[0] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[0], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[1]~feeder , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[1] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[2]~feeder , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[2] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[2], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain[3] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain[3], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain~1 , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain~1, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain[2] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain[2], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain~0 , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain[1] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst_chain[1], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[3] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[3], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[4]~0 , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[4]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[4] , de1_arm_nios_inst|rst_controller_002|rst_controller_002|altera_reset_synchronizer_int_chain[4], top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|WideOr0~0 , de1_arm_nios_inst|rst_controller_002|rst_controller_002|WideOr0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst , de1_arm_nios_inst|rst_controller_002|rst_controller_002|r_sync_rst, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[0] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~9 , de1_arm_nios_inst|sdram_controller_0|Add0~9, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~0 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[1] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~5 , de1_arm_nios_inst|sdram_controller_0|Add0~5, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[2] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~53 , de1_arm_nios_inst|sdram_controller_0|Add0~53, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[3] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~49 , de1_arm_nios_inst|sdram_controller_0|Add0~49, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~8 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~8, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[4] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~45 , de1_arm_nios_inst|sdram_controller_0|Add0~45, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~7 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~7, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[5] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~41 , de1_arm_nios_inst|sdram_controller_0|Add0~41, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~6 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~6, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[6] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~37 , de1_arm_nios_inst|sdram_controller_0|Add0~37, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~5 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~5, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[7] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal0~1 , de1_arm_nios_inst|sdram_controller_0|Equal0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~1 , de1_arm_nios_inst|sdram_controller_0|Add0~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[8]~9 , de1_arm_nios_inst|sdram_controller_0|refresh_counter[8]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[8] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~33 , de1_arm_nios_inst|sdram_controller_0|Add0~33, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[9]~12 , de1_arm_nios_inst|sdram_controller_0|refresh_counter[9]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[9] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~29 , de1_arm_nios_inst|sdram_controller_0|Add0~29, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~4 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[10] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~25 , de1_arm_nios_inst|sdram_controller_0|Add0~25, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~3 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[11] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~21 , de1_arm_nios_inst|sdram_controller_0|Add0~21, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~2 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[12] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Add0~17 , de1_arm_nios_inst|sdram_controller_0|Add0~17, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter~1 , de1_arm_nios_inst|sdram_controller_0|refresh_counter~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_counter[13] , de1_arm_nios_inst|sdram_controller_0|refresh_counter[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal0~0 , de1_arm_nios_inst|sdram_controller_0|Equal0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Equal0~2 , de1_arm_nios_inst|sdram_controller_0|Equal0~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector23~0 , de1_arm_nios_inst|sdram_controller_0|Selector23~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|ack_refresh_request , de1_arm_nios_inst|sdram_controller_0|ack_refresh_request, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_request~0 , de1_arm_nios_inst|sdram_controller_0|refresh_request~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|refresh_request~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|refresh_request~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector25~1 , de1_arm_nios_inst|sdram_controller_0|Selector25~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_state.000000010 , de1_arm_nios_inst|sdram_controller_0|m_state.000000010, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|WideOr17~0 , de1_arm_nios_inst|sdram_controller_0|WideOr17~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[5]~0 , de1_arm_nios_inst|sdram_controller_0|m_data[5]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~82 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~82, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[0]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[0]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[0] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[0] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[0]~28 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[0]~28, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[0]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[0]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[0] , de1_arm_nios_inst|sdram_controller_0|active_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector116~0 , de1_arm_nios_inst|sdram_controller_0|Selector116~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[0] , de1_arm_nios_inst|sdram_controller_0|m_data[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe , de1_arm_nios_inst|sdram_controller_0|oe, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~78 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~78, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[1] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[1]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[1]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[1] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[1]~29 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[1]~29, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[1] , de1_arm_nios_inst|sdram_controller_0|active_data[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[1]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[1]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector115~0 , de1_arm_nios_inst|sdram_controller_0|Selector115~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[1] , de1_arm_nios_inst|sdram_controller_0|m_data[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~74 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~74, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[2] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[2]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[2]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[2] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[2]~30 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[2]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[2] , de1_arm_nios_inst|sdram_controller_0|active_data[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[2]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[2]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector114~0 , de1_arm_nios_inst|sdram_controller_0|Selector114~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[2] , de1_arm_nios_inst|sdram_controller_0|m_data[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_2 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_2, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~70 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~70, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[3]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[3] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[3]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[3]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[3] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[3]~31 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[3]~31, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[3]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[3]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[3] , de1_arm_nios_inst|sdram_controller_0|active_data[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector113~0 , de1_arm_nios_inst|sdram_controller_0|Selector113~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[3] , de1_arm_nios_inst|sdram_controller_0|m_data[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_3 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_3, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~66 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~66, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[4] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[4]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[4] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[4]~32 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[4]~32, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[4]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[4]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[4] , de1_arm_nios_inst|sdram_controller_0|active_data[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector112~0 , de1_arm_nios_inst|sdram_controller_0|Selector112~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[4] , de1_arm_nios_inst|sdram_controller_0|m_data[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_4 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_4, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~62 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~62, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[5] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[5] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[5]~33 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[5]~33, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[5] , de1_arm_nios_inst|sdram_controller_0|active_data[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[5]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[5]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector111~0 , de1_arm_nios_inst|sdram_controller_0|Selector111~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[5] , de1_arm_nios_inst|sdram_controller_0|m_data[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_5 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_5, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~58 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~58, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[6] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[6]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[6]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[6] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[6]~34 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[6]~34, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[6] , de1_arm_nios_inst|sdram_controller_0|active_data[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[6]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[6]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector110~0 , de1_arm_nios_inst|sdram_controller_0|Selector110~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[6] , de1_arm_nios_inst|sdram_controller_0|m_data[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_6 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_6, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~54 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~54, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[7] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[7]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[7]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[7] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[7]~35 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[7]~35, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[7] , de1_arm_nios_inst|sdram_controller_0|active_data[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[7]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[7]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector109~0 , de1_arm_nios_inst|sdram_controller_0|Selector109~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[7] , de1_arm_nios_inst|sdram_controller_0|m_data[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_7 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_7, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~50 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~50, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[8]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[8] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[8]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[8]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[8] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[8]~36 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[8]~36, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[8]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[8]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[8] , de1_arm_nios_inst|sdram_controller_0|active_data[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector108~0 , de1_arm_nios_inst|sdram_controller_0|Selector108~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[8] , de1_arm_nios_inst|sdram_controller_0|m_data[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_8 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_8, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~46 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~46, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[9] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[9] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[9]~37 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[9]~37, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[9] , de1_arm_nios_inst|sdram_controller_0|active_data[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[9]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[9]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector107~0 , de1_arm_nios_inst|sdram_controller_0|Selector107~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[9] , de1_arm_nios_inst|sdram_controller_0|m_data[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_9 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_9, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~42 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~42, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[10]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[10] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[10]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[10]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[10] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[10]~38 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[10]~38, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[10] , de1_arm_nios_inst|sdram_controller_0|active_data[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[10]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[10]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector106~0 , de1_arm_nios_inst|sdram_controller_0|Selector106~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[10] , de1_arm_nios_inst|sdram_controller_0|m_data[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_10 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_10, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~38 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~38, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[11] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[11] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[11]~39 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[11]~39, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[11] , de1_arm_nios_inst|sdram_controller_0|active_data[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[11]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[11]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector105~0 , de1_arm_nios_inst|sdram_controller_0|Selector105~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[11] , de1_arm_nios_inst|sdram_controller_0|m_data[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_11 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_11, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[12] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[12]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[12]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[12] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[12]~40 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[12]~40, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[12] , de1_arm_nios_inst|sdram_controller_0|active_data[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[12]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[12]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector104~0 , de1_arm_nios_inst|sdram_controller_0|Selector104~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[12] , de1_arm_nios_inst|sdram_controller_0|m_data[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_12 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_12, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~30 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~30, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[13]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[13] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[13]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[13]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[13] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[13]~41 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[13]~41, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[13]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[13]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[13] , de1_arm_nios_inst|sdram_controller_0|active_data[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector103~0 , de1_arm_nios_inst|sdram_controller_0|Selector103~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[13] , de1_arm_nios_inst|sdram_controller_0|m_data[13], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_13 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_13, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~26 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~26, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[14] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[14], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[14]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[14]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[14] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[14], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[14]~42 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[14]~42, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[14] , de1_arm_nios_inst|sdram_controller_0|active_data[14], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[14]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[14]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector102~0 , de1_arm_nios_inst|sdram_controller_0|Selector102~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[14] , de1_arm_nios_inst|sdram_controller_0|m_data[14], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_14 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_14, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~22 , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~22, top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[15] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[15], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[15] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[15], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[15]~43 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[15]~43, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_data[15] , de1_arm_nios_inst|sdram_controller_0|active_data[15], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[15]~_Duplicate_1 , de1_arm_nios_inst|sdram_controller_0|m_data[15]~_Duplicate_1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector101~0 , de1_arm_nios_inst|sdram_controller_0|Selector101~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_data[15] , de1_arm_nios_inst|sdram_controller_0|m_data[15], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_15 , de1_arm_nios_inst|sdram_controller_0|oe~_Duplicate_15, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, top_level, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, top_level, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, top_level, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, top_level, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|spim1_inst , de1_arm_nios_inst|hps_0|hps_io|border|spim1_inst, top_level, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, top_level, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, top_level, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, top_level, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, top_level, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, top_level, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|emac1_inst , de1_arm_nios_inst|hps_0|hps_io|border|emac1_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|qspi_inst , de1_arm_nios_inst|hps_0|hps_io|border|qspi_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|sdio_inst , de1_arm_nios_inst|hps_0|hps_io|border|sdio_inst, top_level, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, top_level, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, top_level, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|usb1_inst , de1_arm_nios_inst|hps_0|hps_io|border|usb1_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|i2c0_inst , de1_arm_nios_inst|hps_0|hps_io|border|i2c0_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|i2c1_inst , de1_arm_nios_inst|hps_0|hps_io|border|i2c1_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input , de1_arm_nios_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|gpio_inst , de1_arm_nios_inst|hps_0|hps_io|border|gpio_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_addr[12] , de1_arm_nios_inst|sdram_controller_0|i_addr[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[18] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[18], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[18] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[18], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[18]~3 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[18]~3, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[0] , de1_arm_nios_inst|sdram_controller_0|active_addr[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[0]~0 , de1_arm_nios_inst|sdram_controller_0|m_addr[0]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector98~0 , de1_arm_nios_inst|sdram_controller_0|Selector98~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[0]~2 , de1_arm_nios_inst|sdram_controller_0|m_addr[0]~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[0] , de1_arm_nios_inst|sdram_controller_0|m_addr[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[19]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[19] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[19], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[19]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[19]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[19] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[19], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[19]~4 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[19]~4, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[1] , de1_arm_nios_inst|sdram_controller_0|active_addr[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector97~0 , de1_arm_nios_inst|sdram_controller_0|Selector97~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[1] , de1_arm_nios_inst|sdram_controller_0|m_addr[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[20] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[20], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[20] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[20], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[20]~5 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[20]~5, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[2] , de1_arm_nios_inst|sdram_controller_0|active_addr[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector96~0 , de1_arm_nios_inst|sdram_controller_0|Selector96~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[2] , de1_arm_nios_inst|sdram_controller_0|m_addr[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[21] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[21], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[21] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[21], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[21]~6 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[21]~6, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[3] , de1_arm_nios_inst|sdram_controller_0|active_addr[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector95~0 , de1_arm_nios_inst|sdram_controller_0|Selector95~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[3] , de1_arm_nios_inst|sdram_controller_0|m_addr[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[22]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[22]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[22] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[22], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[22] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[22], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[22]~7 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[22]~7, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[4] , de1_arm_nios_inst|sdram_controller_0|active_addr[4], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector94~0 , de1_arm_nios_inst|sdram_controller_0|Selector94~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector94~1 , de1_arm_nios_inst|sdram_controller_0|Selector94~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[4] , de1_arm_nios_inst|sdram_controller_0|m_addr[4], top_level, 1
instance = comp, \de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE , de1_arm_nios_inst|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[23]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[23]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[23] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[23], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[23] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[23], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[23]~8 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[23]~8, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[5] , de1_arm_nios_inst|sdram_controller_0|active_addr[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector93~0 , de1_arm_nios_inst|sdram_controller_0|Selector93~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[5] , de1_arm_nios_inst|sdram_controller_0|m_addr[5], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[24]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[24]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[24] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[24], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[24] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[24], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[24]~9 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[24]~9, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[6] , de1_arm_nios_inst|sdram_controller_0|active_addr[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector92~0 , de1_arm_nios_inst|sdram_controller_0|Selector92~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[6] , de1_arm_nios_inst|sdram_controller_0|m_addr[6], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[25] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[25], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[25] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[25], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[25]~10 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[25]~10, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[7] , de1_arm_nios_inst|sdram_controller_0|active_addr[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector91~0 , de1_arm_nios_inst|sdram_controller_0|Selector91~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[7] , de1_arm_nios_inst|sdram_controller_0|m_addr[7], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[19]~DUPLICATE , de1_arm_nios_inst|sdram_controller_0|active_addr[19]~DUPLICATE, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[26] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[26], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[26] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[26], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[26]~11 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[26]~11, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[8] , de1_arm_nios_inst|sdram_controller_0|active_addr[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector90~0 , de1_arm_nios_inst|sdram_controller_0|Selector90~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[8] , de1_arm_nios_inst|sdram_controller_0|m_addr[8], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[27]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[27] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[27], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[27]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[27]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[27] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[27], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[27]~12 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[27]~12, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_addr[9] , de1_arm_nios_inst|sdram_controller_0|active_addr[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector89~0 , de1_arm_nios_inst|sdram_controller_0|Selector89~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[9] , de1_arm_nios_inst|sdram_controller_0|m_addr[9], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector88~0 , de1_arm_nios_inst|sdram_controller_0|Selector88~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[10] , de1_arm_nios_inst|sdram_controller_0|m_addr[10], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector87~0 , de1_arm_nios_inst|sdram_controller_0|Selector87~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[11] , de1_arm_nios_inst|sdram_controller_0|m_addr[11], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector86~0 , de1_arm_nios_inst|sdram_controller_0|Selector86~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_addr[12] , de1_arm_nios_inst|sdram_controller_0|m_addr[12], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_dqm[1]~0 , de1_arm_nios_inst|sdram_controller_0|m_dqm[1]~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector100~0 , de1_arm_nios_inst|sdram_controller_0|Selector100~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|WideOr16~0 , de1_arm_nios_inst|sdram_controller_0|WideOr16~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_bank[0] , de1_arm_nios_inst|sdram_controller_0|m_bank[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector99~0 , de1_arm_nios_inst|sdram_controller_0|Selector99~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_bank[1] , de1_arm_nios_inst|sdram_controller_0|m_bank[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[1] , de1_arm_nios_inst|sdram_controller_0|m_cmd[1], top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER , de1_arm_nios_inst|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, top_level, 1
instance = comp, \de1_arm_nios_inst|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0 , de1_arm_nios_inst|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector0~0 , de1_arm_nios_inst|sdram_controller_0|Selector0~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|i_cmd[3] , de1_arm_nios_inst|sdram_controller_0|i_cmd[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector19~0 , de1_arm_nios_inst|sdram_controller_0|Selector19~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector19~2 , de1_arm_nios_inst|sdram_controller_0|Selector19~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[3] , de1_arm_nios_inst|sdram_controller_0|m_cmd[3], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|comb~1 , de1_arm_nios_inst|sdram_controller_0|comb~1, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[16] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[16], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[16] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[16], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[16]~14 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[16]~14, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_dqm[0] , de1_arm_nios_inst|sdram_controller_0|active_dqm[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector118~0 , de1_arm_nios_inst|sdram_controller_0|Selector118~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_dqm[0] , de1_arm_nios_inst|sdram_controller_0|m_dqm[0], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[2] , de1_arm_nios_inst|sdram_controller_0|m_cmd[2], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|comb~2 , de1_arm_nios_inst|sdram_controller_0|comb~2, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[17] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_0[17], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[17]~feeder , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[17]~feeder, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[17] , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|entry_1[17], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[17]~15 , de1_arm_nios_inst|sdram_controller_0|the_de1_arm_nios_sdram_controller_0_input_efifo_module|rd_data[17]~15, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|active_dqm[1] , de1_arm_nios_inst|sdram_controller_0|active_dqm[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|Selector117~0 , de1_arm_nios_inst|sdram_controller_0|Selector117~0, top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_dqm[1] , de1_arm_nios_inst|sdram_controller_0|m_dqm[1], top_level, 1
instance = comp, \de1_arm_nios_inst|sdram_controller_0|m_cmd[0] , de1_arm_nios_inst|sdram_controller_0|m_cmd[0], top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , de1_arm_nios_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, top_level, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|hps_io|border|uart0_inst , de1_arm_nios_inst|hps_0|hps_io|border|uart0_inst, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|debug_apb , de1_arm_nios_inst|hps_0|fpga_interfaces|debug_apb, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|tpiu , de1_arm_nios_inst|hps_0|fpga_interfaces|tpiu, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|boot_from_fpga , de1_arm_nios_inst|hps_0|fpga_interfaces|boot_from_fpga, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|fpga2hps , de1_arm_nios_inst|hps_0|fpga_interfaces|fpga2hps, top_level, 1
instance = comp, \de1_arm_nios_inst|hps_0|fpga_interfaces|f2sdram , de1_arm_nios_inst|hps_0|fpga_interfaces|f2sdram, top_level, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, top_level, 1
instance = comp, \KEY_N[1]~input , KEY_N[1]~input, top_level, 1
instance = comp, \KEY_N[2]~input , KEY_N[2]~input, top_level, 1
instance = comp, \KEY_N[3]~input , KEY_N[3]~input, top_level, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, top_level, 1
