<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2'" level="0">
<item name = "Date">Mon Aug 12 18:54:36 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">gramSchmidt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 6.312 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2087, 2087, 13.173 us, 13.173 us, 2087, 2087, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_69_1_VITIS_LOOP_70_2">2085, 2085, 40, 2, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 123, -</column>
<column name="Register">-, -, 263, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="uitofp_32ns_32_7_no_dsp_1_U2">uitofp_32ns_32_7_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_1_fu_381_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln69_fu_185_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln70_fu_413_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln71_fu_407_p2">+, 0, 0, 13, 10, 10</column>
<column name="icmp_ln69_fu_179_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="icmp_ln70_fu_367_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="select_ln69_1_fu_387_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln69_fu_373_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln16_1_fu_238_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_2_fu_244_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_3_fu_274_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_4_fu_280_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_5_fu_286_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_6_fu_310_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_7_fu_316_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_8_fu_322_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln16_fu_232_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_conv11_i6574_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 11, 22</column>
<column name="conv11_i6574_fu_76">9, 2, 16, 32</column>
<column name="grp_fu_140_p0">14, 3, 32, 96</column>
<column name="grp_fu_145_p0">14, 3, 32, 96</column>
<column name="i_fu_80">9, 2, 6, 12</column>
<column name="indvar_flatten_fu_84">9, 2, 11, 22</column>
<column name="j_fu_72">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln69_1_reg_532">6, 0, 6, 0</column>
<column name="add_ln71_reg_537">10, 0, 10, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="conv11_i6574_fu_76">16, 0, 16, 0</column>
<column name="conv1_reg_511">32, 0, 32, 0</column>
<column name="conv_reg_506">32, 0, 32, 0</column>
<column name="i_fu_80">6, 0, 6, 0</column>
<column name="i_load_reg_516">6, 0, 6, 0</column>
<column name="icmp_ln69_reg_461">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_521">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_84">11, 0, 11, 0</column>
<column name="j_fu_72">6, 0, 6, 0</column>
<column name="lshr_ln16_3_reg_465">15, 0, 15, 0</column>
<column name="or_ln16_2_reg_496">16, 0, 16, 0</column>
<column name="reg_148">32, 0, 32, 0</column>
<column name="select_ln69_reg_526">6, 0, 6, 0</column>
<column name="tmp_2_reg_481">13, 0, 13, 0</column>
<column name="xor_ln16_2_reg_470">1, 0, 1, 0</column>
<column name="xor_ln16_5_reg_476">1, 0, 1, 0</column>
<column name="xor_ln16_8_reg_486">1, 0, 1, 0</column>
<column name="zext_ln71_reg_542">10, 0, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="grp_fu_435_p_din0">out, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="grp_fu_435_p_din1">out, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="grp_fu_435_p_dout0">in, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="grp_fu_435_p_ce">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2, return value</column>
<column name="a_address0">out, 10, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 32, ap_memory, a, array</column>
<column name="a_s_address0">out, 10, ap_memory, a_s, array</column>
<column name="a_s_ce0">out, 1, ap_memory, a_s, array</column>
<column name="a_s_we0">out, 1, ap_memory, a_s, array</column>
<column name="a_s_d0">out, 32, ap_memory, a_s, array</column>
<column name="q_address0">out, 10, ap_memory, q, array</column>
<column name="q_ce0">out, 1, ap_memory, q, array</column>
<column name="q_we0">out, 1, ap_memory, q, array</column>
<column name="q_d0">out, 32, ap_memory, q, array</column>
<column name="q_s_address0">out, 10, ap_memory, q_s, array</column>
<column name="q_s_ce0">out, 1, ap_memory, q_s, array</column>
<column name="q_s_we0">out, 1, ap_memory, q_s, array</column>
<column name="q_s_d0">out, 32, ap_memory, q_s, array</column>
</table>
</item>
</section>
</profile>
