{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642771341459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642771341466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 05:22:21 2022 " "Processing started: Fri Jan 21 05:22:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642771341466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771341466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771341466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1642771341766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642771341766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parkinglotsensors.sv 2 2 " "Found 2 design units, including 2 entities, in source file parkinglotsensors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parkingLotSensors " "Found entity 1: parkingLotSensors" {  } { { "parkingLotSensors.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/parkingLotSensors.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347354 ""} { "Info" "ISGN_ENTITY_NAME" "2 parkingLotSensor_testbench " "Found entity 2: parkingLotSensor_testbench" {  } { { "parkingLotSensors.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/parkingLotSensors.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347356 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/counter.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "hexDisplay.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/hexDisplay.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347357 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay_testbench " "Found entity 2: hexDisplay_testbench" {  } { { "hexDisplay.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/hexDisplay.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userInput " "Found entity 1: userInput" {  } { { "userInput.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/userInput.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/DE1_SoC.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347359 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/DE1_SoC.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 DE1_SoC.sv(53) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(53): created implicit net for \"CLOCK_50\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/DE1_SoC.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771347359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "occupancycounter.sv 2 2 " "Using design file occupancycounter.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 occupancyCounter " "Found entity 1: occupancyCounter" {  } { { "occupancycounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancycounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347425 ""} { "Info" "ISGN_ENTITY_NAME" "2 occupancyCounter_testbench " "Found entity 2: occupancyCounter_testbench" {  } { { "occupancycounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancycounter.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1642771347425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "occupancyCounter " "Elaborating entity \"occupancyCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642771347429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userInput userInput:inA " "Elaborating entity \"userInput\" for hierarchy \"userInput:inA\"" {  } { { "occupancyCounter.sv" "inA" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771347439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parkingLotSensors parkingLotSensors:myfsm " "Elaborating entity \"parkingLotSensors\" for hierarchy \"parkingLotSensors:myfsm\"" {  } { { "occupancyCounter.sv" "myfsm" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771347448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:mycounter " "Elaborating entity \"counter\" for hierarchy \"counter:mycounter\"" {  } { { "occupancyCounter.sv" "mycounter" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771347454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:mydisplay " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:mydisplay\"" {  } { { "occupancyCounter.sv" "mydisplay" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771347460 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hexDisplay.sv(49) " "Verilog HDL Case Statement warning at hexDisplay.sv(49): incomplete case statement has no default case item" {  } { { "hexDisplay.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/hexDisplay.sv" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1642771347465 "|hexDisplay"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parkingLotSensors:myfsm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parkingLotSensors:myfsm\|Mod0\"" {  } { { "parkingLotSensors.sv" "Mod0" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/parkingLotSensors.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642771347752 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642771347752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parkingLotSensors:myfsm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"parkingLotSensors:myfsm\|lpm_divide:Mod0\"" {  } { { "parkingLotSensors.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/parkingLotSensors.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771347836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parkingLotSensors:myfsm\|lpm_divide:Mod0 " "Instantiated megafunction \"parkingLotSensors:myfsm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 1 " "Parameter \"LPM_WIDTHN\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771347836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 1 " "Parameter \"LPM_WIDTHD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771347836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771347836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771347836 ""}  } { { "parkingLotSensors.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/parkingLotSensors.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771347836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u1m " "Found entity 1: lpm_divide_u1m" {  } { { "db/lpm_divide_u1m.tdf" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/db/lpm_divide_u1m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1kh " "Found entity 1: sign_div_unsign_1kh" {  } { { "db/sign_div_unsign_1kh.tdf" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/db/sign_div_unsign_1kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8se " "Found entity 1: alt_u_div_8se" {  } { { "db/alt_u_div_8se.tdf" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/db/alt_u_div_8se.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771347908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771347908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "occupancyCounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642771348043 "|occupancyCounter|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "occupancyCounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642771348043 "|occupancyCounter|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "occupancyCounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642771348043 "|occupancyCounter|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "occupancyCounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642771348043 "|occupancyCounter|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "occupancyCounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642771348043 "|occupancyCounter|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "occupancyCounter.sv" "" { Text "C:/Users/alanl/Documents/UW/EE 371/lab1/occupancyCounter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642771348043 "|occupancyCounter|HEX3[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642771348043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642771348098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alanl/Documents/UW/EE 371/lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/alanl/Documents/UW/EE 371/lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771348398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642771348527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771348527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642771348630 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642771348630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642771348630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642771348630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642771348642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 21 05:22:28 2022 " "Processing ended: Fri Jan 21 05:22:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642771348642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642771348642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642771348642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771348642 ""}
