Name, Description 
PAPI\_L1\_DCM ,  Level 1 data cache misses                          
PAPI\_L1\_ICM ,  Level 1 instruction cache misses                          
PAPI\_L2\_DCM , Level 2 data cache misses                           
PAPI\_L2\_ICM ,  Level 2 instruction cache misses                          
PAPI_L1\_TCM , Level 1 cache misses                            
PAPI\_L2\_TCM ,  Level 2 cache misses                           
PAPI\_L3\_TCM ,  Level 3 cache misses                           
PAPI\_TLB\_DM , Data translation lookaside buffer misses                           
PAPI\_TLB\_IM ,  Instruction translation lookaside buffer misses                          
PAPI\_L1\_LDM ,  Level 1 load misses                           
PAPI\_L1\_STM ,  Level 1 store misses                           
PAPI\_L2\_STM ,  Level 2 store misses                           
PAPI\_STL\_ICY , Cycles with no instruction issue                           
PAPI\_BR\_UCN , Unconditional branch instructions                             
PAPI\_BR\_CN  ,  Conditional branch instructions                           
PAPI\_BR\_TKN , Conditional branch instructions taken                            
PAPI\_BR\_NTK ,  Conditional branch instructions not taken                          
PAPI\_BR\_MSP ,  Conditional branch instructions mispredicted                           
PAPI\_BR\_PRC , Conditional branch instructions correctly predicted                           
PAPI\_TOT\_INS , Instructions completed                              
PAPI\_FP\_INS , Floating point instructions                             
PAPI\_LD\_INS ,  Load instructions                             
PAPI\_SR\_INS  , Store instructions                             
PAPI\_BR\_INS ,  Branch instructions                             
PAPI\_TOT\_CYC , Total cycles                              
PAPI\_L2\_DCH , Level 2 data cache hits                           
PAPI\_L2\_DCA ,  Level 2 data cache accesses                          
PAPI\_L3\_DCA , Level 3 data cache accesses                           
PAPI\_L2\_DCR  , Level 2 data cache reads                          
PAPI\_L3\_DCR ,  Level 3 data cache reads                          
PAPI\_L2\_DCW ,  Level 2 data cache writes                          
PAPI\_L3\_DCW ,  Level 3 data cache writes                          
PAPI\_L2\_ICH ,  Level 2 instruction cache hits                          
PAPI\_L2\_ICA ,  Level 2 instruction cache accesses                          
PAPI\_L3\_ICA ,  Level 3 instruction cache accesses                          
PAPI\_L2\_ICR ,  Level 2 instruction cache reads                          
PAPI\_L3\_ICR ,  Level 3 instruction cache reads                          
PAPI\_L2\_TCA , Level 2 total cache accesses                           
PAPI\_L3\_TCA ,  Level 3 total cache accesses                          
PAPI\_L2\_TCR , Level 2 total cache reads                           
PAPI\_L3\_TCR , Level 3 total cache reads                           
PAPI\_L2\_TCW ,  Level 2 total cache writes                          
PAPI\_L3\_TCW  , Level 3 total cache writes                          
PAPI\_FDV\_INS , Floating point divide instructions                            
PAPI\_FP\_OPS , Floating point operations                             
PAPI\_SP\_OPS , Floating point operations  optimized to count scaled single precision vector operations                    
PAPI\_DP\_OPS , Floating point operations  optimized to count scaled double precision vector operations                    
PAPI\_VEC\_SP , Single precision vector/SIMD instructions                            
PAPI\_VEC\_DP , Double precision vector/SIMD instructions                            
PAPI\_REF\_CYC , Reference clock cycles                             
