(pcb "C:\Users\gfgonzalez\OneDrive - Servicio Nacional de Aprendizaje\Documentos\Arduino\Proyectos\GitHub\DispenM\DispenM\Balanza\Balanza.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.12)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  85000 -99950  -2650 -100000  -2650 6050  85150 6150  85000 -99950)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 500)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-28_W7.62mm"
      (place U1 62602.4 -40809.5 front 270 (PN MCP23017_SP))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R4 27400 -62650 front 90 (PN 10k))
      (place R3 23350 -62650 front 90 (PN 10k))
      (place R2 19300 -62650 front 90 (PN 10k))
      (place R1 33431.5 2311.4 front 0 (PN R))
    )
    (component Custom_Footprints:Slide_Switch_SPDT_ThroughHole
      (place SW2 72900 -51000 front 90 (PN SW_SPDT))
    )
    (component MODULOS:Esp32wroverD
      (place U2 25369.5 -81930.2 front 0 (PN "ESP32-DEVKITC-32D"))
    )
    (component Button_Switch_THT:SW_DIP_SPSTx03_Slide_9.78x9.8mm_W7.62mm_P2.54mm
      (place SW1 14650 -42200 front 0 (PN SW_DIP_x03))
    )
    (component "Potentiometer_THT:Potentiometer_ACP_CA9-V10_Vertical"
      (place RV1 7813 -49697.6 front 90 (PN R_POT))
    )
    (component MODULOS:ModuloHX711
      (place J5 72689.7 -70782.2 front 270 (PN BALANZA))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J4 80450 -40800 front 0 (PN POWER))
      (place J3 39676.4 -59369.3 front 90 (PN INTA/INTB))
      (place J2 80550 -58350 front 0 (PN I2C))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical
      (place J1 44870.7 -54032.8 front 90 (PN GPA/B0))
    )
    (component Display:WC1602A
      (place DS1 8275 -3060 front 0 (PN WC1602A))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place D1 77741.8 -77652.9 front 0 (PN NeoPixel_THT))
    )
  )
  (library
    (image "Package_DIP:DIP-28_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -34290))
      (outline (path signal 100  6985 -34290  635 -34290))
      (outline (path signal 100  635 -34290  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  6460 -34350))
      (outline (path signal 120  6460 -34350  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -34550))
      (outline (path signal 50  -1100 -34550  8700 -34550))
      (outline (path signal 50  8700 -34550  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Custom_Footprints:Slide_Switch_SPDT_ThroughHole
      (outline (path signal 150  -3100 -1600  -3100 1600))
      (outline (path signal 150  3100 -1600  3100 1600))
      (outline (path signal 150  -3100 -1600  3100 -1600))
      (outline (path signal 150  -3100 1600  3100 1600))
      (outline (path signal 150  -5250 -2750  5250 -2750))
      (outline (path signal 150  5750 -2250  8800 -2250))
      (outline (path signal 150  5750 2250  8800 2250))
      (outline (path signal 150  9800 1250  9800 -1250))
      (outline (path signal 150  -8800 -2250  -5750 -2250))
      (outline (path signal 150  -9800 1250  -9800 -1250))
      (outline (path signal 150  -5250 2750  5250 2750))
      (outline (path signal 150  -8800 2250  -5750 2250))
      (outline (path signal 150  -6400 0  -6483.73 -420.952  -6722.18 -777.817  -7079.05 -1016.27
            -7500 -1100  -7920.95 -1016.27  -8277.82 -777.817  -8516.27 -420.952
            -8600 0  -8516.27 420.952  -8277.82 777.817  -7920.95 1016.27
            -7500 1100  -7079.05 1016.27  -6722.18 777.817  -6483.73 420.952
            -6400 0))
      (outline (path signal 150  8600 0  8516.27 -420.952  8277.82 -777.817  7920.95 -1016.27
            7500 -1100  7079.05 -1016.27  6722.18 -777.817  6483.73 -420.952
            6400 0  6483.73 420.952  6722.18 777.817  7079.05 1016.27  7500 1100
            7920.95 1016.27  8277.82 777.817  8516.27 420.952  8600 0))
      (pin Oval[A]Pad_2200x1800_um 2 0 0)
      (pin Oval[A]Pad_2200x1800_um 1 -3000 0)
      (pin Oval[A]Pad_2200x1800_um 3 3000 0)
    )
    (image MODULOS:Esp32wroverD
      (outline (path signal 120  23900 -12000  29200 -12000))
      (outline (path signal 120  23900 12000  23900 -12000))
      (outline (path signal 120  29200 12000  23900 12000))
      (outline (path signal 200  -25190 14500  29200 14500))
      (outline (path signal 200  29200 14500  29200 -14500))
      (outline (path signal 200  29200 -14500  -25190 -14500))
      (outline (path signal 200  -25190 -14500  -25190 14500))
      (outline (path signal 100  -25190 14500  29210 14500))
      (outline (path signal 100  29210 14500  29210 -14500))
      (outline (path signal 100  29210 -14500  -25190 -14500))
      (outline (path signal 100  -25190 -14500  -25190 14500))
      (outline (path signal 100  -26190 15500  30200 15500))
      (outline (path signal 100  30200 15500  30200 -15500))
      (outline (path signal 100  30200 -15500  -26190 -15500))
      (outline (path signal 100  -26190 -15500  -26190 15500))
      (outline (path signal 200  22600 9000  4820 9000))
      (outline (path signal 200  4820 9000  4820 -9000))
      (outline (path signal 200  4820 -9000  22600 -9000))
      (outline (path signal 200  22600 -9000  22600 9000))
      (outline (path signal 200  -25500 -3199  -21178 -3199))
      (outline (path signal 200  -21178 -3199  -21178 -9005))
      (outline (path signal 200  -21178 -9005  -25500 -9005))
      (outline (path signal 200  -25500 -3199  -25500 -9005))
      (outline (path signal 200  4820 9000  4820 -9000))
      (outline (path signal 200  4820 -9000  22600 -9000))
      (outline (path signal 200  22600 -9000  22600 9000))
      (outline (path signal 200  22600 9000  4820 9000))
      (outline (path signal 200  -25500 -3199  -25500 -9005))
      (outline (path signal 200  -25500 -9005  -21178 -9005))
      (outline (path signal 200  -21178 -9005  -21178 -3199))
      (outline (path signal 200  -21178 -3199  -25500 -3199))
      (pin Round[A]Pad_1665_um 37 -20780 -12700)
      (pin Round[A]Pad_1665_um 36 -18240 -12700)
      (pin Round[A]Pad_1665_um 35 -15700 -12700)
      (pin Round[A]Pad_1665_um 34 -13160 -12700)
      (pin Round[A]Pad_1665_um 33 -10620 -12700)
      (pin Round[A]Pad_1665_um 32 -8080 -12700)
      (pin Round[A]Pad_1665_um 31 -5540 -12700)
      (pin Round[A]Pad_1665_um 30 -3000 -12700)
      (pin Round[A]Pad_1665_um 29 -460 -12700)
      (pin Round[A]Pad_1665_um 28 2080 -12700)
      (pin Round[A]Pad_1665_um 27 4620 -12700)
      (pin Round[A]Pad_1665_um 26 7160 -12700)
      (pin Round[A]Pad_1665_um 25 9700 -12700)
      (pin Round[A]Pad_1665_um 24 12240 -12700)
      (pin Round[A]Pad_1665_um 23 14780 -12700)
      (pin Round[A]Pad_1665_um 22 17320 -12700)
      (pin Round[A]Pad_1665_um 21 19860 -12700)
      (pin Rect[A]Pad_1665x1665_um 20 22400 -12700)
      (pin Round[A]Pad_1665_um 18 -20780 12700)
      (pin Round[A]Pad_1665_um 17 -18240 12700)
      (pin Round[A]Pad_1665_um 16 -15700 12700)
      (pin Round[A]Pad_1665_um 15 -13160 12700)
      (pin Round[A]Pad_1665_um 14 -10620 12700)
      (pin Round[A]Pad_1665_um 13 -8080 12700)
      (pin Round[A]Pad_1665_um 12 -5540 12700)
      (pin Round[A]Pad_1665_um 11 -3000 12700)
      (pin Round[A]Pad_1665_um 10 -460 12700)
      (pin Round[A]Pad_1665_um 9 2080 12700)
      (pin Round[A]Pad_1665_um 8 4620 12700)
      (pin Round[A]Pad_1665_um 7 7160 12700)
      (pin Round[A]Pad_1665_um 6 9700 12700)
      (pin Round[A]Pad_1665_um 5 12240 12700)
      (pin Round[A]Pad_1665_um 4 14780 12700)
      (pin Round[A]Pad_1665_um 3 17320 12700)
      (pin Round[A]Pad_1665_um 2 19860 12700)
      (pin Rect[A]Pad_1665x1665_um 1 22400 12700)
      (pin Round[A]Pad_1665_um 19 -23400 12700)
      (pin Round[A]Pad_1665_um 38 -23380 -12700)
    )
    (image Button_Switch_THT:SW_DIP_SPSTx03_Slide_9.78x9.8mm_W7.62mm_P2.54mm
      (outline (path signal 100  -80 2360  8700 2360))
      (outline (path signal 100  8700 2360  8700 -7440))
      (outline (path signal 100  8700 -7440  -1080 -7440))
      (outline (path signal 100  -1080 -7440  -1080 1360))
      (outline (path signal 100  -1080 1360  -80 2360))
      (outline (path signal 100  1780 635  1780 -635))
      (outline (path signal 100  1780 -635  5840 -635))
      (outline (path signal 100  5840 -635  5840 635))
      (outline (path signal 100  5840 635  1780 635))
      (outline (path signal 100  1780 535  3133.33 535))
      (outline (path signal 100  1780 435  3133.33 435))
      (outline (path signal 100  1780 335  3133.33 335))
      (outline (path signal 100  1780 235  3133.33 235))
      (outline (path signal 100  1780 135  3133.33 135))
      (outline (path signal 100  1780 35  3133.33 35))
      (outline (path signal 100  1780 -65  3133.33 -65))
      (outline (path signal 100  1780 -165  3133.33 -165))
      (outline (path signal 100  1780 -265  3133.33 -265))
      (outline (path signal 100  1780 -365  3133.33 -365))
      (outline (path signal 100  1780 -465  3133.33 -465))
      (outline (path signal 100  1780 -565  3133.33 -565))
      (outline (path signal 100  3133.33 635  3133.33 -635))
      (outline (path signal 100  1780 -1905  1780 -3175))
      (outline (path signal 100  1780 -3175  5840 -3175))
      (outline (path signal 100  5840 -3175  5840 -1905))
      (outline (path signal 100  5840 -1905  1780 -1905))
      (outline (path signal 100  1780 -2005  3133.33 -2005))
      (outline (path signal 100  1780 -2105  3133.33 -2105))
      (outline (path signal 100  1780 -2205  3133.33 -2205))
      (outline (path signal 100  1780 -2305  3133.33 -2305))
      (outline (path signal 100  1780 -2405  3133.33 -2405))
      (outline (path signal 100  1780 -2505  3133.33 -2505))
      (outline (path signal 100  1780 -2605  3133.33 -2605))
      (outline (path signal 100  1780 -2705  3133.33 -2705))
      (outline (path signal 100  1780 -2805  3133.33 -2805))
      (outline (path signal 100  1780 -2905  3133.33 -2905))
      (outline (path signal 100  1780 -3005  3133.33 -3005))
      (outline (path signal 100  1780 -3105  3133.33 -3105))
      (outline (path signal 100  3133.33 -1905  3133.33 -3175))
      (outline (path signal 100  1780 -4445  1780 -5715))
      (outline (path signal 100  1780 -5715  5840 -5715))
      (outline (path signal 100  5840 -5715  5840 -4445))
      (outline (path signal 100  5840 -4445  1780 -4445))
      (outline (path signal 100  1780 -4545  3133.33 -4545))
      (outline (path signal 100  1780 -4645  3133.33 -4645))
      (outline (path signal 100  1780 -4745  3133.33 -4745))
      (outline (path signal 100  1780 -4845  3133.33 -4845))
      (outline (path signal 100  1780 -4945  3133.33 -4945))
      (outline (path signal 100  1780 -5045  3133.33 -5045))
      (outline (path signal 100  1780 -5145  3133.33 -5145))
      (outline (path signal 100  1780 -5245  3133.33 -5245))
      (outline (path signal 100  1780 -5345  3133.33 -5345))
      (outline (path signal 100  1780 -5445  3133.33 -5445))
      (outline (path signal 100  1780 -5545  3133.33 -5545))
      (outline (path signal 100  1780 -5645  3133.33 -5645))
      (outline (path signal 100  3133.33 -4445  3133.33 -5715))
      (outline (path signal 120  -1140 2420  8760 2420))
      (outline (path signal 120  -1140 -7500  8760 -7500))
      (outline (path signal 120  -1140 2420  -1140 -7500))
      (outline (path signal 120  8760 2420  8760 -7500))
      (outline (path signal 120  -1380 2660  4 2660))
      (outline (path signal 120  -1380 2660  -1380 1277))
      (outline (path signal 120  1780 635  1780 -635))
      (outline (path signal 120  1780 -635  5840 -635))
      (outline (path signal 120  5840 -635  5840 635))
      (outline (path signal 120  5840 635  1780 635))
      (outline (path signal 120  1780 515  3133.33 515))
      (outline (path signal 120  1780 395  3133.33 395))
      (outline (path signal 120  1780 275  3133.33 275))
      (outline (path signal 120  1780 155  3133.33 155))
      (outline (path signal 120  1780 35  3133.33 35))
      (outline (path signal 120  1780 -85  3133.33 -85))
      (outline (path signal 120  1780 -205  3133.33 -205))
      (outline (path signal 120  1780 -325  3133.33 -325))
      (outline (path signal 120  1780 -445  3133.33 -445))
      (outline (path signal 120  1780 -565  3133.33 -565))
      (outline (path signal 120  3133.33 635  3133.33 -635))
      (outline (path signal 120  1780 -1905  1780 -3175))
      (outline (path signal 120  1780 -3175  5840 -3175))
      (outline (path signal 120  5840 -3175  5840 -1905))
      (outline (path signal 120  5840 -1905  1780 -1905))
      (outline (path signal 120  1780 -2025  3133.33 -2025))
      (outline (path signal 120  1780 -2145  3133.33 -2145))
      (outline (path signal 120  1780 -2265  3133.33 -2265))
      (outline (path signal 120  1780 -2385  3133.33 -2385))
      (outline (path signal 120  1780 -2505  3133.33 -2505))
      (outline (path signal 120  1780 -2625  3133.33 -2625))
      (outline (path signal 120  1780 -2745  3133.33 -2745))
      (outline (path signal 120  1780 -2865  3133.33 -2865))
      (outline (path signal 120  1780 -2985  3133.33 -2985))
      (outline (path signal 120  1780 -3105  3133.33 -3105))
      (outline (path signal 120  3133.33 -1905  3133.33 -3175))
      (outline (path signal 120  1780 -4445  1780 -5715))
      (outline (path signal 120  1780 -5715  5840 -5715))
      (outline (path signal 120  5840 -5715  5840 -4445))
      (outline (path signal 120  5840 -4445  1780 -4445))
      (outline (path signal 120  1780 -4565  3133.33 -4565))
      (outline (path signal 120  1780 -4685  3133.33 -4685))
      (outline (path signal 120  1780 -4805  3133.33 -4805))
      (outline (path signal 120  1780 -4925  3133.33 -4925))
      (outline (path signal 120  1780 -5045  3133.33 -5045))
      (outline (path signal 120  1780 -5165  3133.33 -5165))
      (outline (path signal 120  1780 -5285  3133.33 -5285))
      (outline (path signal 120  1780 -5405  3133.33 -5405))
      (outline (path signal 120  1780 -5525  3133.33 -5525))
      (outline (path signal 120  1780 -5645  3133.33 -5645))
      (outline (path signal 120  3133.33 -4445  3133.33 -5715))
      (outline (path signal 50  -1350 2700  -1350 -7750))
      (outline (path signal 50  -1350 -7750  8950 -7750))
      (outline (path signal 50  8950 -7750  8950 2700))
      (outline (path signal 50  8950 2700  -1350 2700))
      (pin Oval[A]Pad_1600x1600_um 6 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 7620 -5080)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Potentiometer_THT:Potentiometer_ACP_CA9-V10_Vertical"
      (outline (path signal 100  6050 2500  5970.07 2098.18  5742.46 1757.54  5401.82 1529.93
            5000 1450  4598.18 1529.93  4257.54 1757.54  4029.93 2098.18
            3950 2500  4029.93 2901.82  4257.54 3242.46  4598.18 3470.07
            5000 3550  5401.82 3470.07  5742.46 3242.46  5970.07 2901.82
            6050 2500))
      (outline (path signal 100  0 7400  0 -2400))
      (outline (path signal 100  0 -2400  10000 -2400))
      (outline (path signal 100  10000 -2400  10000 7400))
      (outline (path signal 100  10000 7400  0 7400))
      (outline (path signal 120  -120 7521  10120 7521))
      (outline (path signal 120  -120 -2520  10120 -2520))
      (outline (path signal 120  -120 7521  -120 6426))
      (outline (path signal 120  -120 3574  -120 1425))
      (outline (path signal 120  -120 -1425  -120 -2520))
      (outline (path signal 120  10120 7521  10120 3925))
      (outline (path signal 120  10120 1075  10120 -2520))
      (outline (path signal 50  -1450 7650  -1450 -2700))
      (outline (path signal 50  -1450 -2700  11450 -2700))
      (outline (path signal 50  11450 -2700  11450 7650))
      (outline (path signal 50  11450 7650  -1450 7650))
      (pin Round[A]Pad_2340_um 1 0 0)
      (pin Round[A]Pad_2340_um 2 10000 2500)
      (pin Round[A]Pad_2340_um 3 0 5000)
    )
    (image MODULOS:ModuloHX711
      (outline (path signal 50  27300 1800  -4430 1800))
      (outline (path signal 50  27300 -14500  27300 1800))
      (outline (path signal 50  -4430 -14500  27300 -14500))
      (outline (path signal 50  -4430 1800  -4430 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 120  22370 -11300  25030 -11300))
      (outline (path signal 100  22430 -11300  22430 -1800))
      (outline (path signal 100  24970 -1200  24970 -11300))
      (outline (path signal 100  23065 -1200  24970 -1200))
      (outline (path signal 100  24970 -11300  22430 -11300))
      (outline (path signal 120  22370 -1270  25030 -1270))
      (outline (path signal 120  25030 -1270  25030 -11300))
      (outline (path signal 120  22370 -1270  22370 -11300))
      (outline (path signal 100  22430 -1800  23065 -1165))
      (pin Oval[A]Pad_2000x2000_um 10 23700 -10180)
      (pin Round[A]Pad_1700_um @1 23700 300)
      (pin Round[A]Pad_1700_um @2 23700 -12700)
      (pin Oval[A]Pad_2000x2000_um 7 23700 -2540)
      (pin Oval[A]Pad_2000x2000_um 8 23700 -5080)
      (pin Oval[A]Pad_2000x2000_um 9 23700 -7620)
      (pin Oval[A]Pad_2000x2000_um 6 0 -12700)
      (pin Oval[A]Pad_2000x2000_um 5 0 -10160)
      (pin Oval[A]Pad_2000x2000_um 4 0 -7620)
      (pin Oval[A]Pad_2000x2000_um 3 0 -5080)
      (pin Oval[A]Pad_2000x2000_um 2 0 -2540)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -21590))
      (outline (path signal 100  1270 -21590  -1270 -21590))
      (outline (path signal 100  -1270 -21590  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -21650  1330 -21650))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  1330 -1270  1330 -21650))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 50  -1800 -22100  1800 -22100))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Display:WC1602A
      (outline (path signal 120  -8140 -33640  72140 -33640))
      (outline (path signal 120  72140 -33640  72140 2640))
      (outline (path signal 120  72140 2640  -7340 2640))
      (outline (path signal 120  -8140 2640  -8140 -33640))
      (outline (path signal 120  -8130 2640  -7340 2640))
      (outline (path signal 50  -8250 2750  -8250 -33750))
      (outline (path signal 50  -8250 -33750  72250 -33750))
      (outline (path signal 50  72250 2750  72250 -33750))
      (outline (path signal 120  -1500 3000  1500 3000))
      (outline (path signal 50  -8250 2750  72250 2750))
      (outline (path signal 100  1000 2500  0 1500))
      (outline (path signal 100  0 1500  -1000 2500))
      (outline (path signal 100  -1000 2500  -8000 2500))
      (outline (path signal 120  200 -8000  63700 -8000))
      (outline (path signal 120  -299.72 -22499.3  -299.72 -8500))
      (outline (path signal 120  63700.7 -23000  200 -23000))
      (outline (path signal 120  64200 -8500  64200 -22500))
      (outline (path signal 120  -5000 -3000  68000 -3000))
      (outline (path signal 120  68000 -3000  68000 -28000))
      (outline (path signal 120  68000 -28000  -5000 -28000))
      (outline (path signal 120  -5000 -28000  -5000 -3000))
      (outline (path signal 100  1000 2500  72000 2500))
      (outline (path signal 100  72000 2500  72000 -33500))
      (outline (path signal 100  72000 -33500  -8000 -33500))
      (outline (path signal 100  -8000 -33500  -8000 2500))
      (pin Round[A]Pad_3000_um @1 69500 0)
      (pin Round[A]Pad_3000_um @2 69499.5 -31000.7)
      (pin Round[A]Pad_3000_um @3 -5499.1 -31000.7)
      (pin Round[A]Pad_3000_um @4 -5499.1 0)
      (pin Oval[A]Pad_1800x2600_um 16 38100 0)
      (pin Oval[A]Pad_1800x2600_um 15 35560 0)
      (pin Oval[A]Pad_1800x2600_um 14 33020 0)
      (pin Oval[A]Pad_1800x2600_um 13 30480 0)
      (pin Oval[A]Pad_1800x2600_um 12 27940 0)
      (pin Oval[A]Pad_1800x2600_um 11 25400 0)
      (pin Oval[A]Pad_1800x2600_um 10 22860 0)
      (pin Oval[A]Pad_1800x2600_um 9 20320 0)
      (pin Oval[A]Pad_1800x2600_um 8 17780 0)
      (pin Oval[A]Pad_1800x2600_um 7 15240 0)
      (pin Oval[A]Pad_1800x2600_um 6 12700 0)
      (pin Oval[A]Pad_1800x2600_um 5 10160 0)
      (pin Oval[A]Pad_1800x2600_um 4 7620 0)
      (pin Oval[A]Pad_1800x2600_um 3 5080 0)
      (pin Oval[A]Pad_1800x2600_um 2 2540 0)
      (pin Rect[A]Pad_1800x2600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1665_um
      (shape (circle F.Cu 1665))
      (shape (circle B.Cu 1665))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle F.Cu 2340))
      (shape (circle B.Cu 2340))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x1800_um
      (shape (path F.Cu 1800  -200 0  200 0))
      (shape (path B.Cu 1800  -200 0  200 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x2600_um
      (shape (path F.Cu 1800  0 -400  0 400))
      (shape (path B.Cu 1800  0 -400  0 400))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1665x1665_um
      (shape (rect F.Cu -832.5 -832.5 832.5 832.5))
      (shape (rect B.Cu -832.5 -832.5 832.5 832.5))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x2600_um
      (shape (rect F.Cu -900 -1300 900 1300))
      (shape (rect B.Cu -900 -1300 900 1300))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad4)"
      (pins U2-7 D1-4)
    )
    (net +5
      (pins U1-18 R4-1 R3-1 R2-1 SW2-2 RV1-1 J5-4 J4-2 DS1-2 D1-3)
    )
    (net GND
      (pins U1-10 SW2-3 U2-14 SW1-3 SW1-2 SW1-1 RV1-3 R1-1 J5-1 J4-1 DS1-1 D1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1)
    )
    (net "Net-(DS1-Pad16)"
      (pins DS1-16)
    )
    (net "Net-(DS1-Pad15)"
      (pins R1-2 DS1-15)
    )
    (net D7
      (pins U1-2 DS1-14)
    )
    (net D6
      (pins U1-3 DS1-13)
    )
    (net D5
      (pins U1-4 DS1-12)
    )
    (net D4
      (pins U1-5 DS1-11)
    )
    (net "Net-(DS1-Pad10)"
      (pins DS1-10)
    )
    (net "Net-(DS1-Pad9)"
      (pins DS1-9)
    )
    (net "Net-(DS1-Pad8)"
      (pins DS1-8)
    )
    (net "Net-(DS1-Pad7)"
      (pins DS1-7)
    )
    (net E
      (pins U1-6 DS1-6)
    )
    (net RW
      (pins U1-7 DS1-5)
    )
    (net RS
      (pins U1-8 DS1-4)
    )
    (net "Net-(DS1-Pad3)"
      (pins RV1-2 DS1-3)
    )
    (net D0
      (pins U1-1 J1-9)
    )
    (net GPA7
      (pins U1-28 J1-8)
    )
    (net GPA6
      (pins U1-27 J1-7)
    )
    (net GPA5
      (pins U1-26 J1-6)
    )
    (net GPA4
      (pins U1-25 J1-5)
    )
    (net GPA3
      (pins U1-24 J1-4)
    )
    (net GPA2
      (pins U1-23 J1-3)
    )
    (net GPA1
      (pins U1-22 J1-2)
    )
    (net GPA0
      (pins U1-21 J1-1)
    )
    (net SCL
      (pins U2-22 J2-2)
    )
    (net SDA
      (pins U1-13 U2-25 J2-1)
    )
    (net INTA
      (pins U1-20 J3-2)
    )
    (net INTB
      (pins U1-19 J3-1)
    )
    (net IO18
      (pins U2-28 J5-3)
    )
    (net IO19
      (pins U2-27 J5-2)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net SCK
      (pins U1-12)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U2-Pad37)"
      (pins U2-37)
    )
    (net "Net-(U2-Pad36)"
      (pins U2-36)
    )
    (net "Net-(U2-Pad35)"
      (pins U2-35)
    )
    (net "Net-(U2-Pad34)"
      (pins U2-34)
    )
    (net "Net-(U2-Pad33)"
      (pins U2-33)
    )
    (net "Net-(U2-Pad32)"
      (pins U2-32)
    )
    (net "Net-(U2-Pad31)"
      (pins U2-31)
    )
    (net "Net-(U2-Pad30)"
      (pins U2-30)
    )
    (net "Net-(U2-Pad29)"
      (pins U2-29)
    )
    (net "Net-(U2-Pad26)"
      (pins U2-26)
    )
    (net "Net-(U2-Pad24)"
      (pins U2-24)
    )
    (net "Net-(U2-Pad23)"
      (pins U2-23)
    )
    (net "Net-(U2-Pad21)"
      (pins U2-21)
    )
    (net "Net-(U2-Pad20)"
      (pins U2-20)
    )
    (net "Net-(U2-Pad18)"
      (pins U2-18)
    )
    (net "Net-(U2-Pad17)"
      (pins U2-17)
    )
    (net "Net-(U2-Pad16)"
      (pins U2-16)
    )
    (net "Net-(U2-Pad15)"
      (pins U2-15)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-13)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad4)"
      (pins U2-4)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2)
    )
    (net +3V3
      (pins U2-1)
    )
    (net "Net-(U2-Pad19)"
      (pins U2-19)
    )
    (net "Net-(U2-Pad38)"
      (pins U2-38)
    )
    (net "Net-(SW2-Pad1)"
      (pins U1-9 SW2-1)
    )
    (net "Net-(R2-Pad2)"
      (pins U1-15 R2-2 SW1-4)
    )
    (net "Net-(R3-Pad2)"
      (pins U1-16 R3-2 SW1-5)
    )
    (net "Net-(R4-Pad2)"
      (pins U1-17 R4-2 SW1-6)
    )
    (class kicad_default "" +3V3 +5 D0 D4 D5 D6 D7 E GND GPA0 GPA1 GPA2 GPA3
      GPA4 GPA5 GPA6 GPA7 INTA INTB IO18 IO19 "Net-(D1-Pad1)" "Net-(D1-Pad4)"
      "Net-(DS1-Pad10)" "Net-(DS1-Pad15)" "Net-(DS1-Pad16)" "Net-(DS1-Pad3)"
      "Net-(DS1-Pad7)" "Net-(DS1-Pad8)" "Net-(DS1-Pad9)" "Net-(R2-Pad2)" "Net-(R3-Pad2)"
      "Net-(R4-Pad2)" "Net-(SW1-Pad4)" "Net-(SW1-Pad5)" "Net-(SW1-Pad6)" "Net-(SW2-Pad1)"
      "Net-(SW2-Pad2)" "Net-(SW2-Pad3)" "Net-(U1-Pad11)" "Net-(U1-Pad14)"
      "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)" "Net-(U2-Pad13)"
      "Net-(U2-Pad15)" "Net-(U2-Pad16)" "Net-(U2-Pad17)" "Net-(U2-Pad18)"
      "Net-(U2-Pad19)" "Net-(U2-Pad2)" "Net-(U2-Pad20)" "Net-(U2-Pad21)" "Net-(U2-Pad23)"
      "Net-(U2-Pad24)" "Net-(U2-Pad26)" "Net-(U2-Pad29)" "Net-(U2-Pad3)" "Net-(U2-Pad30)"
      "Net-(U2-Pad31)" "Net-(U2-Pad32)" "Net-(U2-Pad33)" "Net-(U2-Pad34)"
      "Net-(U2-Pad35)" "Net-(U2-Pad36)" "Net-(U2-Pad37)" "Net-(U2-Pad38)"
      "Net-(U2-Pad4)" "Net-(U2-Pad5)" "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U2-Pad9)"
      RS RW SCK SCL SDA
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
    (class Def2
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
