Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 19 10:31:21 2022
| Host         : DESKTOP-CQEO6G8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.260        0.000                      0                   65        0.166        0.000                      0                   65        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.260        0.000                      0                   65        0.166        0.000                      0                   65        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 1.999ns (72.700%)  route 0.751ns (27.300%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.961 r  myCounter/M_counter_q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.961    myCounter/M_counter_q_reg[28]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.921    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[29]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    15.221    myCounter/M_counter_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.904ns (71.723%)  route 0.751ns (28.277%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  myCounter/M_counter_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.866    myCounter/M_counter_q_reg[28]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.921    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    15.221    myCounter/M_counter_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.199%)  route 1.695ns (78.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.214    reset_cond/clk
    SLICE_X1Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.456     5.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          1.695     7.365    myCounter/Q[0]
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.921    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[28]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.730    myCounter/M_counter_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.199%)  route 1.695ns (78.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.214    reset_cond/clk
    SLICE_X1Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.456     5.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          1.695     7.365    myCounter/Q[0]
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.921    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[29]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.730    myCounter/M_counter_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.199%)  route 1.695ns (78.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.214    reset_cond/clk
    SLICE_X1Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.456     5.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          1.695     7.365    myCounter/Q[0]
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.921    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.730    myCounter/M_counter_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.888ns (71.551%)  route 0.751ns (28.449%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  myCounter/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    myCounter/M_counter_q_reg[24]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.850 r  myCounter/M_counter_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.850    myCounter/M_counter_q_reg[28]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.921    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[28]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    15.221    myCounter/M_counter_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.885ns (71.519%)  route 0.751ns (28.481%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.847 r  myCounter/M_counter_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.847    myCounter/M_counter_q_reg[24]_i_1_n_6
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.920    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[25]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)        0.062    15.220    myCounter/M_counter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 1.864ns (71.290%)  route 0.751ns (28.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.826 r  myCounter/M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.826    myCounter/M_counter_q_reg[24]_i_1_n_4
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.920    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[27]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)        0.062    15.220    myCounter/M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.790ns (70.454%)  route 0.751ns (29.546%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 r  myCounter/M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.752    myCounter/M_counter_q_reg[24]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.920    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[26]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)        0.062    15.220    myCounter/M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 myCounter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.774ns (70.267%)  route 0.751ns (29.733%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.211    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  myCounter/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.751     6.418    myCounter/M_counter_q_reg_n_0_[3]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  myCounter/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    myCounter/M_counter_q_reg[0]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  myCounter/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    myCounter/M_counter_q_reg[4]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  myCounter/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    myCounter/M_counter_q_reg[8]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  myCounter/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    myCounter/M_counter_q_reg[12]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  myCounter/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    myCounter/M_counter_q_reg[16]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  myCounter/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    myCounter/M_counter_q_reg[20]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.736 r  myCounter/M_counter_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.736    myCounter/M_counter_q_reg[24]_i_1_n_7
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.920    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[24]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)        0.062    15.220    myCounter/M_counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.531    reset_cond/clk
    SLICE_X1Y30          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.110     1.782    reset_cond/M_stage_d[2]
    SLICE_X1Y31          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     2.047    reset_cond/clk
    SLICE_X1Y31          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X1Y31          FDSE (Hold_fdse_C_D)         0.070     1.616    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.532    reset_cond/clk
    SLICE_X1Y31          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.116     1.789    reset_cond/M_stage_d[3]
    SLICE_X1Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     2.049    reset_cond/clk
    SLICE_X1Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X1Y33          FDSE (Hold_fdse_C_D)         0.070     1.618    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.533    myCounter/CLK
    SLICE_X0Y32          FDRE                                         r  myCounter/M_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  myCounter/M_counter_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.795    myCounter/M_counter_q_reg_n_0_[6]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  myCounter/M_counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    myCounter/M_counter_q_reg[4]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  myCounter/M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     2.048    myCounter/CLK
    SLICE_X0Y32          FDRE                                         r  myCounter/M_counter_q_reg[6]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.638    myCounter/M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.534    myCounter/CLK
    SLICE_X0Y33          FDRE                                         r  myCounter/M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  myCounter/M_counter_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.796    myCounter/M_counter_q_reg_n_0_[10]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  myCounter/M_counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    myCounter/M_counter_q_reg[8]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  myCounter/M_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     2.049    myCounter/CLK
    SLICE_X0Y33          FDRE                                         r  myCounter/M_counter_q_reg[10]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.639    myCounter/M_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.535    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  myCounter/M_counter_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.797    myCounter/M_counter_q_reg_n_0_[14]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  myCounter/M_counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    myCounter/M_counter_q_reg[12]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.860     2.050    myCounter/CLK
    SLICE_X0Y34          FDRE                                         r  myCounter/M_counter_q_reg[14]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.640    myCounter/M_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.536    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  myCounter/M_counter_q_reg[26]/Q
                         net (fo=1, routed)           0.121     1.798    myCounter/M_counter_q_reg_n_0_[26]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  myCounter/M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    myCounter/M_counter_q_reg[24]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.052    myCounter/CLK
    SLICE_X0Y37          FDRE                                         r  myCounter/M_counter_q_reg[26]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.641    myCounter/M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.532    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  myCounter/M_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.794    myCounter/M_counter_q_reg_n_0_[2]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  myCounter/M_counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    myCounter/M_counter_q_reg[0]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     2.047    myCounter/CLK
    SLICE_X0Y31          FDRE                                         r  myCounter/M_counter_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.637    myCounter/M_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.535    myCounter/CLK
    SLICE_X0Y35          FDRE                                         r  myCounter/M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  myCounter/M_counter_q_reg[18]/Q
                         net (fo=1, routed)           0.121     1.797    myCounter/M_counter_q_reg_n_0_[18]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  myCounter/M_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    myCounter/M_counter_q_reg[16]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  myCounter/M_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.051    myCounter/CLK
    SLICE_X0Y35          FDRE                                         r  myCounter/M_counter_q_reg[18]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.640    myCounter/M_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.535    myCounter/CLK
    SLICE_X0Y36          FDRE                                         r  myCounter/M_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  myCounter/M_counter_q_reg[22]/Q
                         net (fo=1, routed)           0.121     1.797    myCounter/M_counter_q_reg_n_0_[22]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  myCounter/M_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    myCounter/M_counter_q_reg[20]_i_1_n_5
    SLICE_X0Y36          FDRE                                         r  myCounter/M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.051    myCounter/CLK
    SLICE_X0Y36          FDRE                                         r  myCounter/M_counter_q_reg[22]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.105     1.640    myCounter/M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 myCounter/M_counter_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myCounter/M_counter_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.537    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  myCounter/M_counter_q_reg[30]/Q
                         net (fo=5, routed)           0.146     1.823    myCounter/led[3]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.934 r  myCounter/M_counter_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    myCounter/M_counter_q_reg[28]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.054    myCounter/CLK
    SLICE_X0Y38          FDRE                                         r  myCounter/M_counter_q_reg[30]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    myCounter/M_counter_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    myCounter/M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    myCounter/M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    myCounter/M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    myCounter/M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    myCounter/M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    myCounter/M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    myCounter/M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    myCounter/M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    myCounter/M_counter_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    myCounter/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    myCounter/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    myCounter/M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    myCounter/M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    myCounter/M_counter_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    myCounter/M_counter_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    myCounter/M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    myCounter/M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    myCounter/M_counter_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    myCounter/M_counter_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    myCounter/M_counter_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    myCounter/M_counter_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    myCounter/M_counter_q_reg[7]/C



