#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a95a8c4b50 .scope module, "TX2RX_tb" "TX2RX_tb" 2 29;
 .timescale -9 -9;
v000001a95a949620_0 .var "CKP", 0 0;
v000001a95a94a520_0 .var "CLK", 0 0;
v000001a95a94a840_0 .var "CPH", 0 0;
v000001a95a94a8e0_0 .var "ENB", 0 0;
v000001a95a949120_0 .var "RESET", 0 0;
S_000001a95a8e3dd0 .scope module, "TX2RX_inst" "TX2RX" 2 32, 2 4 0, S_000001a95a8c4b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CKP";
    .port_info 1 /INPUT 1 "CPH";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "ENB";
    .port_info 4 /INPUT 1 "RESET";
v000001a95a94aca0_0 .net "CKP", 0 0, v000001a95a949620_0;  1 drivers
v000001a95a949c60_0 .net "CLK", 0 0, v000001a95a94a520_0;  1 drivers
v000001a95a94a980_0 .net "CPH", 0 0, v000001a95a94a840_0;  1 drivers
v000001a95a949300_0 .net "CS", 0 0, L_000001a95a94dc80;  1 drivers
v000001a95a949940_0 .net "ENB", 0 0, v000001a95a94a8e0_0;  1 drivers
v000001a95a9493a0_0 .net "MISO", 0 0, L_000001a95a94df00;  1 drivers
v000001a95a94a5c0_0 .net "MOSI", 0 0, L_000001a95a94d640;  1 drivers
v000001a95a94ad40_0 .net "RESET", 0 0, v000001a95a949120_0;  1 drivers
v000001a95a949440_0 .net "SCK", 0 0, L_000001a95a8e3a50;  1 drivers
S_000001a95a8e3f60 .scope module, "Receptor" "RX" 2 18, 3 1 0, S_000001a95a8e3dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CKP";
    .port_info 1 /INPUT 1 "CPH";
    .port_info 2 /INPUT 1 "SCK";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "MOSI";
    .port_info 5 /OUTPUT 1 "MISO";
P_000001a95a8be600 .param/l "ESPERA" 0 3 12, C4<000>;
P_000001a95a8be638 .param/l "MODO0" 0 3 13, C4<001>;
P_000001a95a8be670 .param/l "MODO1" 0 3 14, C4<011>;
P_000001a95a8be6a8 .param/l "MODO2" 0 3 15, C4<110>;
P_000001a95a8be6e0 .param/l "MODO3" 0 3 16, C4<100>;
v000001a95a8eaa50_0 .net "CKP", 0 0, v000001a95a949620_0;  alias, 1 drivers
v000001a95a8eab90_0 .var "CONTADOR", 1 0;
v000001a95a8eac30_0 .net "CPH", 0 0, v000001a95a94a840_0;  alias, 1 drivers
v000001a95a8eb130_0 .var "ESTADO", 2 0;
v000001a95a8eacd0_0 .net "MISO", 0 0, L_000001a95a94df00;  alias, 1 drivers
v000001a95a8ead70_0 .net "MOSI", 0 0, L_000001a95a94d640;  alias, 1 drivers
v000001a95a8eb1d0_0 .var "PROX_ESTADO", 2 0;
v000001a95a8eb4f0_0 .var "REGISTRO", 15 0;
v000001a95a8eaeb0_0 .net "SCK", 0 0, L_000001a95a8e3a50;  alias, 1 drivers
v000001a95a8eb590_0 .net "SS", 0 0, L_000001a95a94dc80;  alias, 1 drivers
E_000001a95a8ec0d0 .event posedge, v000001a95a8eaeb0_0;
E_000001a95a8ed690 .event negedge, v000001a95a8eaeb0_0;
E_000001a95a8ed6d0 .event anyedge, v000001a95a8eb130_0, v000001a95a8eaa50_0, v000001a95a8eac30_0, v000001a95a8eb590_0;
E_000001a95a8ecbd0/0 .event negedge, v000001a95a8eaeb0_0;
E_000001a95a8ecbd0/1 .event posedge, v000001a95a8eaeb0_0;
E_000001a95a8ecbd0 .event/or E_000001a95a8ecbd0/0, E_000001a95a8ecbd0/1;
L_000001a95a94df00 .part v000001a95a8eb4f0_0, 15, 1;
S_000001a95a8dbb60 .scope module, "Transmisor" "TX" 2 6, 4 1 0, S_000001a95a8e3dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CKP";
    .port_info 1 /INPUT 1 "CPH";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "ENB";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "MISO";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "CS";
    .port_info 8 /OUTPUT 1 "MOSI";
P_000001a95a8bcf80 .param/l "ESPERA" 0 4 13, C4<000>;
P_000001a95a8bcfb8 .param/l "MODO0" 0 4 14, C4<001>;
P_000001a95a8bcff0 .param/l "MODO1" 0 4 15, C4<011>;
P_000001a95a8bd028 .param/l "MODO2" 0 4 16, C4<110>;
P_000001a95a8bd060 .param/l "MODO3" 0 4 17, C4<100>;
L_000001a95a8e3a50 .functor BUFZ 1, v000001a95a949080_0, C4<0>, C4<0>, C4<0>;
v000001a95a8eaff0_0 .net "CKP", 0 0, v000001a95a949620_0;  alias, 1 drivers
v000001a95a8eb090_0 .net "CLK", 0 0, v000001a95a94a520_0;  alias, 1 drivers
v000001a95a8eb310_0 .var "CONTADOR", 1 0;
v000001a95a8eb3b0_0 .net "CPH", 0 0, v000001a95a94a840_0;  alias, 1 drivers
v000001a95a8eb630_0 .net "CS", 0 0, L_000001a95a94dc80;  alias, 1 drivers
v000001a95a94a480_0 .net "ENB", 0 0, v000001a95a94a8e0_0;  alias, 1 drivers
v000001a95a949580_0 .var "ESTADO", 2 0;
v000001a95a949da0_0 .net "MISO", 0 0, L_000001a95a94df00;  alias, 1 drivers
v000001a95a9496c0_0 .net "MOSI", 0 0, L_000001a95a94d640;  alias, 1 drivers
v000001a95a94ac00_0 .var "PROX_ESTADO", 2 0;
v000001a95a949bc0_0 .var "REGISTRO", 15 0;
v000001a95a9498a0_0 .net "RESET", 0 0, v000001a95a949120_0;  alias, 1 drivers
v000001a95a94aa20_0 .net "SCK", 0 0, L_000001a95a8e3a50;  alias, 1 drivers
v000001a95a949080_0 .var "SCKL", 0 0;
E_000001a95a8eba90 .event anyedge, v000001a95a949580_0, v000001a95a8eaa50_0, v000001a95a8eac30_0, v000001a95a94a480_0;
E_000001a95a8eced0 .event posedge, v000001a95a8eb090_0;
L_000001a95a94dc80 .reduce/nor v000001a95a94a8e0_0;
L_000001a95a94d640 .part v000001a95a949bc0_0, 15, 1;
S_000001a95a8f3ca0 .scope module, "testbench" "testbench" 5 5;
 .timescale -9 -9;
v000001a95a94e180_0 .net "CKP", 0 0, v000001a95a94e400_0;  1 drivers
v000001a95a94d960_0 .net "CLK", 0 0, v000001a95a94d8c0_0;  1 drivers
v000001a95a94e0e0_0 .net "CPH", 0 0, v000001a95a94ef40_0;  1 drivers
v000001a95a94d320_0 .net "ENB", 0 0, v000001a95a94d5a0_0;  1 drivers
v000001a95a94dbe0_0 .net "RESET", 0 0, v000001a95a94e4a0_0;  1 drivers
S_000001a95a8dbcf0 .scope module, "DUT" "TX2RX" 5 16, 2 4 0, S_000001a95a8f3ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CKP";
    .port_info 1 /INPUT 1 "CPH";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "ENB";
    .port_info 4 /INPUT 1 "RESET";
v000001a95a94a2a0_0 .net "CKP", 0 0, v000001a95a94e400_0;  alias, 1 drivers
v000001a95a94a340_0 .net "CLK", 0 0, v000001a95a94d8c0_0;  alias, 1 drivers
v000001a95a94e7c0_0 .net "CPH", 0 0, v000001a95a94ef40_0;  alias, 1 drivers
v000001a95a94d140_0 .net "CS", 0 0, L_000001a95a94d0a0;  1 drivers
v000001a95a94e040_0 .net "ENB", 0 0, v000001a95a94d5a0_0;  alias, 1 drivers
v000001a95a94e220_0 .net "MISO", 0 0, L_000001a95a94dfa0;  1 drivers
v000001a95a94d460_0 .net "MOSI", 0 0, L_000001a95a94d820;  1 drivers
v000001a95a94e900_0 .net "RESET", 0 0, v000001a95a94e4a0_0;  alias, 1 drivers
v000001a95a94eae0_0 .net "SCK", 0 0, L_000001a95a8e3820;  1 drivers
S_000001a95a8d9c00 .scope module, "Receptor" "RX" 2 18, 3 1 0, S_000001a95a8dbcf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CKP";
    .port_info 1 /INPUT 1 "CPH";
    .port_info 2 /INPUT 1 "SCK";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "MOSI";
    .port_info 5 /OUTPUT 1 "MISO";
P_000001a95a8bd0a0 .param/l "ESPERA" 0 3 12, C4<000>;
P_000001a95a8bd0d8 .param/l "MODO0" 0 3 13, C4<001>;
P_000001a95a8bd110 .param/l "MODO1" 0 3 14, C4<011>;
P_000001a95a8bd148 .param/l "MODO2" 0 3 15, C4<110>;
P_000001a95a8bd180 .param/l "MODO3" 0 3 16, C4<100>;
v000001a95a9494e0_0 .net "CKP", 0 0, v000001a95a94e400_0;  alias, 1 drivers
v000001a95a94a660_0 .var "CONTADOR", 1 0;
v000001a95a949760_0 .net "CPH", 0 0, v000001a95a94ef40_0;  alias, 1 drivers
v000001a95a949800_0 .var "ESTADO", 2 0;
v000001a95a9491c0_0 .net "MISO", 0 0, L_000001a95a94dfa0;  alias, 1 drivers
v000001a95a94a0c0_0 .net "MOSI", 0 0, L_000001a95a94d820;  alias, 1 drivers
v000001a95a94a700_0 .var "PROX_ESTADO", 2 0;
v000001a95a949b20_0 .var "REGISTRO", 15 0;
v000001a95a94a7a0_0 .net "SCK", 0 0, L_000001a95a8e3820;  alias, 1 drivers
v000001a95a94aac0_0 .net "SS", 0 0, L_000001a95a94d0a0;  alias, 1 drivers
E_000001a95a8ed050 .event posedge, v000001a95a94a7a0_0;
E_000001a95a8ed710 .event negedge, v000001a95a94a7a0_0;
E_000001a95a8ecad0 .event anyedge, v000001a95a949800_0, v000001a95a9494e0_0, v000001a95a949760_0, v000001a95a94aac0_0;
E_000001a95a8ecc50/0 .event negedge, v000001a95a94a7a0_0;
E_000001a95a8ecc50/1 .event posedge, v000001a95a94a7a0_0;
E_000001a95a8ecc50 .event/or E_000001a95a8ecc50/0, E_000001a95a8ecc50/1;
L_000001a95a94dfa0 .part v000001a95a949b20_0, 15, 1;
S_000001a95a8d9d90 .scope module, "Transmisor" "TX" 2 6, 4 1 0, S_000001a95a8dbcf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CKP";
    .port_info 1 /INPUT 1 "CPH";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "ENB";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "MISO";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "CS";
    .port_info 8 /OUTPUT 1 "MOSI";
P_000001a95a8bd1c0 .param/l "ESPERA" 0 4 13, C4<000>;
P_000001a95a8bd1f8 .param/l "MODO0" 0 4 14, C4<001>;
P_000001a95a8bd230 .param/l "MODO1" 0 4 15, C4<011>;
P_000001a95a8bd268 .param/l "MODO2" 0 4 16, C4<110>;
P_000001a95a8bd2a0 .param/l "MODO3" 0 4 17, C4<100>;
L_000001a95a8e3820 .functor BUFZ 1, v000001a95a94a200_0, C4<0>, C4<0>, C4<0>;
v000001a95a949d00_0 .net "CKP", 0 0, v000001a95a94e400_0;  alias, 1 drivers
v000001a95a949e40_0 .net "CLK", 0 0, v000001a95a94d8c0_0;  alias, 1 drivers
v000001a95a9499e0_0 .var "CONTADOR", 1 0;
v000001a95a949ee0_0 .net "CPH", 0 0, v000001a95a94ef40_0;  alias, 1 drivers
v000001a95a94ab60_0 .net "CS", 0 0, L_000001a95a94d0a0;  alias, 1 drivers
v000001a95a949260_0 .net "ENB", 0 0, v000001a95a94d5a0_0;  alias, 1 drivers
v000001a95a94ade0_0 .var "ESTADO", 2 0;
v000001a95a949a80_0 .net "MISO", 0 0, L_000001a95a94dfa0;  alias, 1 drivers
v000001a95a949f80_0 .net "MOSI", 0 0, L_000001a95a94d820;  alias, 1 drivers
v000001a95a94a020_0 .var "PROX_ESTADO", 2 0;
v000001a95a94a160_0 .var "REGISTRO", 15 0;
v000001a95a94ae80_0 .net "RESET", 0 0, v000001a95a94e4a0_0;  alias, 1 drivers
v000001a95a94af20_0 .net "SCK", 0 0, L_000001a95a8e3820;  alias, 1 drivers
v000001a95a94a200_0 .var "SCKL", 0 0;
E_000001a95a8ecc90 .event anyedge, v000001a95a94ade0_0, v000001a95a9494e0_0, v000001a95a949760_0, v000001a95a949260_0;
E_000001a95a8ed750 .event posedge, v000001a95a949e40_0;
L_000001a95a94d0a0 .reduce/nor v000001a95a94d5a0_0;
L_000001a95a94d820 .part v000001a95a94a160_0, 15, 1;
S_000001a95a892b80 .scope module, "PO" "probador" 5 24, 6 1 0, S_000001a95a8f3ca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "CKP";
    .port_info 1 /OUTPUT 1 "CPH";
    .port_info 2 /OUTPUT 1 "CLK";
    .port_info 3 /OUTPUT 1 "ENB";
    .port_info 4 /OUTPUT 1 "RESET";
v000001a95a94e400_0 .var "CKP", 0 0;
v000001a95a94d8c0_0 .var "CLK", 0 0;
v000001a95a94ef40_0 .var "CPH", 0 0;
v000001a95a94d5a0_0 .var "ENB", 0 0;
v000001a95a94e4a0_0 .var "RESET", 0 0;
    .scope S_000001a95a8dbb60;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a95a8eb310_0, 0, 2;
    %pushi/vec4 1541, 0, 16;
    %store/vec4 v000001a95a949bc0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a949580_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_000001a95a8dbb60;
T_1 ;
    %wait E_000001a95a8ecbd0;
    %load/vec4 v000001a95a9498a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a95a949580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a95a94ac00_0;
    %assign/vec4 v000001a95a949580_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a95a8dbb60;
T_2 ;
    %wait E_000001a95a8eced0;
    %load/vec4 v000001a95a8eb630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001a95a8eb3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000001a95a8eb310_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001a95a8eb310_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v000001a95a949080_0, 0, 1;
    %load/vec4 v000001a95a8eb310_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a95a8eb310_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001a95a8eb310_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001a95a8eb310_0, 0;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a95a8eaff0_0;
    %store/vec4 v000001a95a949080_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a95a8dbb60;
T_3 ;
    %wait E_000001a95a8eba90;
    %load/vec4 v000001a95a949580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000001a95a8eaff0_0;
    %load/vec4 v000001a95a8eb3b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000001a95a94a480_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001a95a94a480_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001a95a94a480_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001a95a94a480_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v000001a95a94ac00_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a95a8dbb60;
T_4 ;
    %wait E_000001a95a8ed690;
    %load/vec4 v000001a95a949580_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a949580_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a95a949bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a95a949bc0_0, 0;
    %load/vec4 v000001a95a949da0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a949bc0_0, 4, 5;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a95a8dbb60;
T_5 ;
    %wait E_000001a95a8ec0d0;
    %load/vec4 v000001a95a949580_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a949580_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a95a949bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a95a949bc0_0, 0;
    %load/vec4 v000001a95a949da0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a949bc0_0, 4, 5;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a95a8e3f60;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a95a8eab90_0, 0, 2;
    %pushi/vec4 1797, 0, 16;
    %store/vec4 v000001a95a8eb4f0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a8eb130_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_000001a95a8e3f60;
T_7 ;
    %wait E_000001a95a8ecbd0;
    %load/vec4 v000001a95a8eb1d0_0;
    %assign/vec4 v000001a95a8eb130_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a95a8e3f60;
T_8 ;
    %wait E_000001a95a8ed6d0;
    %load/vec4 v000001a95a8eb130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000001a95a8eaa50_0;
    %load/vec4 v000001a95a8eac30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000001a95a8eb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000001a95a8eb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000001a95a8eb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000001a95a8eb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %store/vec4 v000001a95a8eb1d0_0, 0, 3;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001a95a8e3f60;
T_9 ;
    %wait E_000001a95a8ed690;
    %load/vec4 v000001a95a8eb130_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a8eb130_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001a95a8eb4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a95a8eb4f0_0, 0, 16;
    %load/vec4 v000001a95a8ead70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a8eb4f0_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a95a8e3f60;
T_10 ;
    %wait E_000001a95a8ec0d0;
    %load/vec4 v000001a95a8eb130_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a8eb130_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001a95a8eb4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a95a8eb4f0_0, 0, 16;
    %load/vec4 v000001a95a8ead70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a8eb4f0_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a95a8c4b50;
T_11 ;
    %vpi_call 2 41 "$dumpfile", "resultados.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001a95a8c4b50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a95a94a8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a95a94a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a95a94a840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a95a949620_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a95a94a8e0_0, 0, 1;
    %delay 200, 0;
    %delay 200, 0;
    %delay 200, 0;
    %delay 200, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001a95a8c4b50;
T_12 ;
    %delay 5, 0;
    %load/vec4 v000001a95a94a520_0;
    %nor/r;
    %store/vec4 v000001a95a94a520_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a95a8d9d90;
T_13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a95a9499e0_0, 0, 2;
    %pushi/vec4 1541, 0, 16;
    %store/vec4 v000001a95a94a160_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a94ade0_0, 0, 3;
    %end;
    .thread T_13;
    .scope S_000001a95a8d9d90;
T_14 ;
    %wait E_000001a95a8ecc50;
    %load/vec4 v000001a95a94ae80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a95a94ade0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001a95a94a020_0;
    %assign/vec4 v000001a95a94ade0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001a95a8d9d90;
T_15 ;
    %wait E_000001a95a8ed750;
    %load/vec4 v000001a95a94ab60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001a95a949ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v000001a95a9499e0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v000001a95a9499e0_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v000001a95a94a200_0, 0, 1;
    %load/vec4 v000001a95a9499e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a95a9499e0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000001a95a9499e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001a95a9499e0_0, 0;
T_15.5 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001a95a949d00_0;
    %store/vec4 v000001a95a94a200_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a95a8d9d90;
T_16 ;
    %wait E_000001a95a8ecc90;
    %load/vec4 v000001a95a94ade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v000001a95a949d00_0;
    %load/vec4 v000001a95a949ee0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.11;
T_16.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v000001a95a949260_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.12, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_16.13, 8;
T_16.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.13, 8;
 ; End of false expr.
    %blend;
T_16.13;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v000001a95a949260_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_16.15, 8;
T_16.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.15, 8;
 ; End of false expr.
    %blend;
T_16.15;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v000001a95a949260_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.16, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_16.17, 8;
T_16.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.17, 8;
 ; End of false expr.
    %blend;
T_16.17;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v000001a95a949260_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_16.19, 8;
T_16.18 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.19, 8;
 ; End of false expr.
    %blend;
T_16.19;
    %store/vec4 v000001a95a94a020_0, 0, 3;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001a95a8d9d90;
T_17 ;
    %wait E_000001a95a8ed710;
    %load/vec4 v000001a95a94ade0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a94ade0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001a95a94a160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a95a94a160_0, 0;
    %load/vec4 v000001a95a949a80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a94a160_0, 4, 5;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a95a8d9d90;
T_18 ;
    %wait E_000001a95a8ed050;
    %load/vec4 v000001a95a94ade0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a94ade0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001a95a94a160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a95a94a160_0, 0;
    %load/vec4 v000001a95a949a80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a94a160_0, 4, 5;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001a95a8d9c00;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a95a94a660_0, 0, 2;
    %pushi/vec4 1797, 0, 16;
    %store/vec4 v000001a95a949b20_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a949800_0, 0, 3;
    %end;
    .thread T_19;
    .scope S_000001a95a8d9c00;
T_20 ;
    %wait E_000001a95a8ecc50;
    %load/vec4 v000001a95a94a700_0;
    %assign/vec4 v000001a95a949800_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000001a95a8d9c00;
T_21 ;
    %wait E_000001a95a8ecad0;
    %load/vec4 v000001a95a949800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v000001a95a9494e0_0;
    %load/vec4 v000001a95a949760_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %jmp T_21.11;
T_21.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.11;
T_21.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.11;
T_21.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v000001a95a94aac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.12, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_21.13, 8;
T_21.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_21.13, 8;
 ; End of false expr.
    %blend;
T_21.13;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v000001a95a94aac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_21.15, 8;
T_21.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_21.15, 8;
 ; End of false expr.
    %blend;
T_21.15;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v000001a95a94aac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.16, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_21.17, 8;
T_21.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_21.17, 8;
 ; End of false expr.
    %blend;
T_21.17;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v000001a95a94aac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.19, 8;
T_21.18 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_21.19, 8;
 ; End of false expr.
    %blend;
T_21.19;
    %store/vec4 v000001a95a94a700_0, 0, 3;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001a95a8d9c00;
T_22 ;
    %wait E_000001a95a8ed710;
    %load/vec4 v000001a95a949800_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a949800_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001a95a949b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a95a949b20_0, 0, 16;
    %load/vec4 v000001a95a94a0c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a949b20_0, 4, 5;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001a95a8d9c00;
T_23 ;
    %wait E_000001a95a8ed050;
    %load/vec4 v000001a95a949800_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a95a949800_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001a95a949b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a95a949b20_0, 0, 16;
    %load/vec4 v000001a95a94a0c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a95a949b20_0, 4, 5;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a95a892b80;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a95a94d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a95a94d8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a95a94ef40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a95a94e400_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a95a94d5a0_0, 0, 1;
    %delay 200, 0;
    %delay 200, 0;
    %delay 200, 0;
    %delay 200, 0;
    %delay 100, 0;
    %vpi_call 6 16 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001a95a892b80;
T_25 ;
    %delay 5, 0;
    %load/vec4 v000001a95a94d8c0_0;
    %inv;
    %store/vec4 v000001a95a94d8c0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_000001a95a8f3ca0;
T_26 ;
    %vpi_call 5 11 "$dumpfile", "resultados.vcd" {0 0 0};
    %vpi_call 5 12 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001a95a8f3ca0 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./TX2RX.v";
    "./RX.v";
    "./TX.v";
    "testbench.v";
    "./probador.v";
