// Seed: 1425340428
module module_0 ();
  reg id_1;
  reg id_2;
  assign id_2 = id_1;
  always id_2 = id_1;
  supply0 id_3 = 1'b0;
  assign id_2 = 1'b0 !== id_1;
  always_comb begin
    id_2 = 1;
    id_1 <= 1;
  end
  wire id_4;
endmodule
module module_1 (
    output tri   id_0,
    input  logic id_1,
    output logic id_2,
    output logic id_3
);
  assign id_0 = 1;
  module_0();
  assign id_2 = id_1;
  if (id_1) begin
    always begin
      id_3 <= id_1;
      assume #1  (1)
      else;
    end
  end else begin
    wire id_5;
  end
endmodule
