INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.srcs/sim_1/new/fourbitsub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitsub_tb
