

================================================================
== Vitis HLS Report for 'forward_Pipeline_5'
================================================================
* Date:           Tue Jan  4 08:07:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.131 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2594|     2594|  8.646 us|  8.646 us|  2594|  2594|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2592|     2592|         2|          1|          1|  2592|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    33|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    40|    -|
|Register         |        -|   -|     27|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     27|    73|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next109_fu_52_p2  |         +|   0|  0|  19|          12|           1|
    |exitcond_flatten110_fu_46_p2     |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  33|          25|          15|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten108_load  |  13|          3|   12|         36|
    |indvar_flatten108_fu_26                  |   9|          2|   12|         24|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  40|          9|   26|         64|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |indvar_flatten108_fu_26        |  12|   0|   12|          0|
    |indvar_flatten_next109_reg_72  |  12|   0|   12|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  27|   0|   27|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  forward_Pipeline_5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_5|  return value|
|arg_3         |  out|    8|      ap_vld|               arg_3|       pointer|
|arg_3_ap_vld  |  out|    1|      ap_vld|               arg_3|       pointer|
+--------------+-----+-----+------------+--------------------+--------------+

