[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16747       tick       3422523       1085617       1047572       3422523 
      2  16747       tick       7458357       2436124       2396203       7458357 
      3  16747       tick       7487577       2441872       2424215       7487577 
      4  16747       tick       7495393       2445411       2423248       7495393 
      5  16747       tick       7467019       2434382       2416154       7467019 
      6  16747       tick       7487005       2439955       2418854       7487005 
      7  16747       tick       7498764       2443652       2427521       7498764 
      8  16747       tick       7486028       2442922       2423805       7486028 
      9  16747       tick       7478732       2439207       2418742       7478732 
     10  16747       tick       7497168       2444710       2428745       7497168 
     11  16747       tick       7507871       2446382       2426034       7507871 
     12  16747       tick       7488235       2441941       2422059       7488235 
     13  16747       tick       7487665       2441470       2422399       7487665 
     14  16747       tick       7499194       2444491       2424709       7499194 
     15  16747       tick       7496210       2444758       2428912       7496210 
     16  16747       tick       7486724       2442005       2424647       7486724 
     17  16747       tick       7511638       2447067       2427084       7511638 
     18  16747       tick       7493095       2441471       2420783       7493095 
     19  16747       tick       7497254       2442185       2419326       7497254 
     20  16747       tick       7502089       2444395       2428478       7502089 
     21  16747       tick       7489815       2441537       2423411       7489815 
     22  16747       exit       4989130       1625924       1612637       4989130 
