Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 15:04:02 2024
| Host         : LAPTOP-59TOG2H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file serialadder_timing_summary_routed.rpt -pb serialadder_timing_summary_routed.pb -rpx serialadder_timing_summary_routed.rpx -warn_on_violation
| Design       : serialadder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: count_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            regB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.240ns  (logic 4.229ns (34.547%)  route 8.012ns (65.453%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE                         0.000     0.000 r  regB_reg[2]_lopt_replica/C
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  regB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           8.012     8.490    regB_reg[2]_lopt_replica_1
    U8                   OBUF (Prop_obuf_I_O)         3.751    12.240 r  regB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.240    regB[2]
    U8                                                                r  regB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            regB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 4.178ns (34.402%)  route 7.966ns (65.598%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE                         0.000     0.000 r  regB_reg[3]_lopt_replica/C
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  regB_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.966     8.444    regB_reg[3]_lopt_replica_1
    W6                   OBUF (Prop_obuf_I_O)         3.700    12.143 r  regB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.143    regB[3]
    W6                                                                r  regB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            regB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.648ns  (logic 4.140ns (38.880%)  route 6.508ns (61.120%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE                         0.000     0.000 r  regB_reg[1]_lopt_replica/C
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  regB_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           6.508     7.026    regB_reg[1]_lopt_replica_1
    W8                   OBUF (Prop_obuf_I_O)         3.622    10.648 r  regB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.648    regB[1]
    W8                                                                r  regB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            cin_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.562ns  (logic 1.946ns (18.421%)  route 8.616ns (81.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.732     9.197    loadA_IBUF
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.153     9.350 r  cin_i_2/O
                         net (fo=1, routed)           0.885    10.235    cin_i_2_n_0
    SLICE_X113Y109       LUT5 (Prop_lut5_I1_O)        0.327    10.562 r  cin_i_1/O
                         net (fo=1, routed)           0.000    10.562    cin_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  cin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            regA_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 1.590ns (15.414%)  route 8.723ns (84.586%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.899     9.364    loadA_IBUF
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.124     9.488 r  regA[0]_i_1/O
                         net (fo=2, routed)           0.824    10.312    regA[0]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  regA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            regB_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.590ns (15.829%)  route 8.452ns (84.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.912     9.377    loadA_IBUF
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.124     9.501 r  regB[3]_i_1/O
                         net (fo=8, routed)           0.540    10.042    regB[3]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  regB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            regB_reg[0]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.590ns (15.829%)  route 8.452ns (84.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.912     9.377    loadA_IBUF
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.124     9.501 r  regB[3]_i_1/O
                         net (fo=8, routed)           0.540    10.042    regB[3]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  regB_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            regB_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.590ns (15.829%)  route 8.452ns (84.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.912     9.377    loadA_IBUF
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.124     9.501 r  regB[3]_i_1/O
                         net (fo=8, routed)           0.540    10.042    regB[3]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  regB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            regB_reg[1]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.590ns (15.829%)  route 8.452ns (84.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.912     9.377    loadA_IBUF
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.124     9.501 r  regB[3]_i_1/O
                         net (fo=8, routed)           0.540    10.042    regB[3]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  regB_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadA
                            (input port)
  Destination:            regB_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.590ns (15.829%)  route 8.452ns (84.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  loadA (IN)
                         net (fo=0)                   0.000     0.000    loadA
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  loadA_IBUF_inst/O
                         net (fo=8, routed)           7.912     9.377    loadA_IBUF
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.124     9.501 r  regB[3]_i_1/O
                         net (fo=8, routed)           0.540    10.042    regB[3]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  regB_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE                         0.000     0.000 r  regB_reg[0]/C
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  regB_reg[0]/Q
                         net (fo=3, routed)           0.105     0.269    regB_OBUF[0]
    SLICE_X113Y109       LUT5 (Prop_lut5_I2_O)        0.045     0.314 r  cin_i_1/O
                         net (fo=1, routed)           0.000     0.314    cin_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  cin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cout_f_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE                         0.000     0.000 r  cin_reg/C
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cin_reg/Q
                         net (fo=3, routed)           0.159     0.300    cin_reg_n_0
    SLICE_X113Y108       LUT3 (Prop_lut3_I1_O)        0.045     0.345 r  cout_f_i_2/O
                         net (fo=1, routed)           0.000     0.345    cout
    SLICE_X113Y108       FDRE                                         r  cout_f_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE                         0.000     0.000 r  count_reg[10]/C
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[10]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[8]_i_1_n_5
    SLICE_X112Y103       FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[14]
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[12]_i_1_n_5
    SLICE_X112Y104       FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[18]
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[16]_i_1_n_5
    SLICE_X112Y105       FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE                         0.000     0.000 r  count_reg[22]/C
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[22]
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[20]_i_1_n_5
    SLICE_X112Y106       FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE                         0.000     0.000 r  count_reg[26]/C
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[26]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[26]
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[24]_i_1_n_5
    SLICE_X112Y107       FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[2]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[0]_i_1_n_5
    SLICE_X112Y101       FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[6]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    count_reg[4]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE                         0.000     0.000 r  count_reg[10]/C
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    count_reg_n_0_[10]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    count_reg[8]_i_1_n_4
    SLICE_X112Y103       FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------





