<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Feb 06 23:55:14 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets lo_pll_out]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out +)
   Destination:    FD1S3AX    D              \clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path \clock_phase_shifter_inst/o_clk_q_10 to \clock_phase_shifter_inst/o_clk_q_10 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: \clock_phase_shifter_inst/o_clk_q_10 to \clock_phase_shifter_inst/o_clk_q_10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \clock_phase_shifter_inst/o_clk_q_10 (from lo_pll_out)
Route         2   e 1.002                                  q_clk_p_c
LUT4        ---     0.448              A to Z              o_clk_q_I_0_1_lut
Route         2   e 0.954                                  q_clk_n_c
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FD1S3AX    D              \clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path \clock_phase_shifter_inst/o_clk_i_9 to \clock_phase_shifter_inst/o_clk_i_9 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: \clock_phase_shifter_inst/o_clk_i_9 to \clock_phase_shifter_inst/o_clk_i_9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \clock_phase_shifter_inst/o_clk_i_9 (from lo_pll_out)
Route         2   e 1.002                                  i_clk_p_c
LUT4        ---     0.448              A to Z              o_clk_i_I_0_1_lut
Route         2   e 0.954                                  i_clk_n_c
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.

Report: 2.953 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets dac_clk_p_c]
            2924 items scored, 2924 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_598__i29  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_598__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_598__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_stb
LUT4        ---     0.448              B to Z              \genbus/packxi/i1_2_lut_rep_758
Route         2   e 0.954                                  \genbus/n27423
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15908_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17753
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_598_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17999
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n18000
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n18001
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n18002
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n18003
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n18004
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n18005
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n18006
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n18007
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n18008
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n18009
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n18010
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n18011
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n18012
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_598_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_598__i28  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_598__i28 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_598__i28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_stb
LUT4        ---     0.448              B to Z              \genbus/packxi/i1_2_lut_rep_758
Route         2   e 0.954                                  \genbus/n27423
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15908_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17753
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_598_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17999
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n18000
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n18001
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n18002
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n18003
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n18004
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n18005
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n18006
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n18007
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n18008
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n18009
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n18010
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n18011
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n18012
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_598_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n127
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \genbus/packxi/o_pck_word__i33  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_598__i29  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_598__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_598__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_word__i33 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_word[33]
LUT4        ---     0.448              A to Z              \genbus/packxi/i1_2_lut_rep_758
Route         2   e 0.954                                  \genbus/n27423
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15908_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17753
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_598_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17999
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n18000
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n18001
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n18002
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n18003
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n18004
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n18005
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n18006
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n18007
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n18008
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n18009
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n18010
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n18011
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_598_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n18012
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_598_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.

Warning: 10.859 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets lo_pll_out]              |     5.000 ns|     2.953 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets dac_clk_p_c]             |     5.000 ns|    10.859 ns|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\o_dac_a_9__I_0/n14676                  |      31|    1552|     53.08%
                                        |        |        |
\o_dac_a_9__I_0/n17918                  |       1|    1264|     43.23%
                                        |        |        |
\o_dac_a_9__I_0/n17919                  |       1|    1256|     42.95%
                                        |        |        |
\o_dac_a_9__I_0/n21008                  |       1|    1252|     42.82%
                                        |        |        |
\o_dac_a_9__I_0/n17917                  |       1|    1240|     42.41%
                                        |        |        |
\o_dac_a_9__I_0/n17920                  |       1|    1216|     41.59%
                                        |        |        |
\o_dac_a_9__I_0/n17916                  |       1|    1184|     40.49%
                                        |        |        |
\o_dac_a_9__I_0/n17921                  |       1|    1144|     39.12%
                                        |        |        |
\o_dac_a_9__I_0/n17915                  |       1|    1096|     37.48%
                                        |        |        |
\o_dac_a_9__I_0/n17922                  |       1|    1024|     35.02%
                                        |        |        |
\o_dac_a_9__I_0/n17914                  |       1|     944|     32.28%
                                        |        |        |
\genbus/wbexec/n3                       |      29|     904|     30.92%
                                        |        |        |
\o_dac_a_9__I_0/n17923                  |       1|     840|     28.73%
                                        |        |        |
\o_dac_a_9__I_0/n17913                  |       1|     736|     25.17%
                                        |        |        |
\genbus/n27423                          |       2|     676|     23.12%
                                        |        |        |
\genbus/wbexec/n18006                   |       1|     642|     21.96%
                                        |        |        |
\genbus/wbexec/n18005                   |       1|     638|     21.82%
                                        |        |        |
\genbus/wbexec/n18007                   |       1|     626|     21.41%
                                        |        |        |
\genbus/wbexec/n18004                   |       1|     610|     20.86%
                                        |        |        |
\o_dac_a_9__I_0/n17924                  |       1|     608|     20.79%
                                        |        |        |
\genbus/wbexec/n18008                   |       1|     586|     20.04%
                                        |        |        |
\o_dac_a_9__I_0/n20992                  |       1|     576|     19.70%
                                        |        |        |
\o_dac_a_9__I_0/n20996                  |       1|     576|     19.70%
                                        |        |        |
\genbus/wbexec/n18003                   |       1|     558|     19.08%
                                        |        |        |
\genbus/wbexec/n18009                   |       1|     522|     17.85%
                                        |        |        |
\genbus/wbexec/n18002                   |       1|     482|     16.48%
                                        |        |        |
\o_dac_a_9__I_0/n17912                  |       1|     480|     16.42%
                                        |        |        |
\genbus/wbexec/n18010                   |       1|     432|     14.77%
                                        |        |        |
\genbus/wbexec/n18001                   |       1|     378|     12.93%
                                        |        |        |
\genbus/packxi/iw_stb                   |       7|     338|     11.56%
                                        |        |        |
\genbus/packxi/iw_word[33]              |       7|     338|     11.56%
                                        |        |        |
\o_dac_a_9__I_0/n17925                  |       1|     328|     11.22%
                                        |        |        |
\genbus/wbexec/n18011                   |       1|     314|     10.74%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2924  Score: 12783121

Constraints cover  41095 paths, 6058 nets, and 17243 connections (90.4% coverage)


Peak memory: 183201792 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
