Signal Name;I/O;Alternate function;Voltage Standards;Differential Pair;DQS Group;Prefered FPGA pin
JTAG_TCK;I;;LVCMOS33;;TCK
JTAG_TDI;I;;LVCMOS33;;TDI
JTAG_TDO;O;;LVCMOS33;;TDO
JTAG_TMS;I;;LVCMOS33;;TMS
RS[0-64]P;I;SE[0-130];;RS[0-64]N;;
RS[0-64]N;I;SE[0-130];;RS[0-64]P;;
RTS[0-64]P;I;SE[0-130];;RTS[0-64]N;;
RTS[0-64]N;I;SE[0-130];;RTS[0-64]P;;
HSRX_D[0-1]C[0-1]P;I;;;HSRX_D[0-1]C[0-1]N;;HDRXP_D[0-1]CH[0-1]
HSRX_D[0-1]C[0-1]N;I;;;HSRX_D[0-1]C[0-1]P;;HDRXN_D[0-1]CH[0-1]
HSTX_D[0-1]C[0-1]P;O;;;HSTX_D[0-1]C[0-1]N;;HDTXP_D[0-1]CH[0-1]
HSTX_D[0-1]C[0-1]N;O;;;HSTX_D[0-1]C[0-1]P;;HDTXN_D[0-1]CH[0-1]
HS_REFCLK[0-1]P;I;;;HS_REFCLKN;;REFCLKP_D[0-1]
HS_REFCLK[0-1]N;I;;;HS_REFCLKP;;REFCLKN_D[0-1]
RESET_I;I;;LVCMOS33;;
