# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build --trace --trace-structs --trace-max-array 1024 --trace-depth 99 --timing --hierarchical --error-limit 0 --Wno-TIMESCALEMOD --Wno-WIDTHEXPAND --Wno-WIDTHTRUNC --Wno-CASEINCOMPLETE --top-module tb_top -CFLAGS -std=c++17 /Users/keelanreilly/Desktop/low_latency_market_parser/hdl/eth_rx.sv /Users/keelanreilly/Desktop/low_latency_market_parser/hdl/parser.sv /Users/keelanreilly/Desktop/low_latency_market_parser/hdl/pipeline_regs.sv /Users/keelanreilly/Desktop/low_latency_market_parser/hdl/trading_logic.sv /Users/keelanreilly/Desktop/low_latency_market_parser/hdl/uart_tx.sv /Users/keelanreilly/Desktop/low_latency_market_parser/hdl/tb_top.sv /Users/keelanreilly/Desktop/low_latency_market_parser/tb/main.cpp -o sim_vlt"
S     15132 136004112  1756020985           0  1756020985           0 "/Users/keelanreilly/Desktop/low_latency_market_parser/hdl/eth_rx.sv"
S      7391 136004114  1756021638           0  1756021638           0 "/Users/keelanreilly/Desktop/low_latency_market_parser/hdl/parser.sv"
S      7821 136004115  1756022121           0  1756022121           0 "/Users/keelanreilly/Desktop/low_latency_market_parser/hdl/pipeline_regs.sv"
S      7411 136004165  1756021328           0  1756020985           0 "/Users/keelanreilly/Desktop/low_latency_market_parser/hdl/tb_top.sv"
S      1532 136004116  1756020985           0  1756020985           0 "/Users/keelanreilly/Desktop/low_latency_market_parser/hdl/trading_logic.sv"
S      5402 136004117  1756020985           0  1756020985           0 "/Users/keelanreilly/Desktop/low_latency_market_parser/hdl/uart_tx.sv"
S  11034320 131521437  1754311868           0  1752030146           0 "/opt/homebrew/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 131521556  1754311868           0  1752030146           0 "/opt/homebrew/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 131521557  1754311868           0  1752030146           0 "/opt/homebrew/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
T      6651 137008365  1756424227           0  1756424227           0 "obj_dir/Vtb_top.cpp"
T      4619 137008364  1756424227           0  1756424227           0 "obj_dir/Vtb_top.h"
T      2048 137008377  1756424227           0  1756424227           0 "obj_dir/Vtb_top.mk"
T       823 137008362  1756424227           0  1756424227           0 "obj_dir/Vtb_top__Syms.cpp"
T      1119 137008363  1756424227           0  1756424227           0 "obj_dir/Vtb_top__Syms.h"
T       299 137008374  1756424227           0  1756424227           0 "obj_dir/Vtb_top__TraceDecls__0__Slow.cpp"
T     10815 137008375  1756424227           0  1756424227           0 "obj_dir/Vtb_top__Trace__0.cpp"
T     56015 137008373  1756424227           0  1756424227           0 "obj_dir/Vtb_top__Trace__0__Slow.cpp"
T      5673 137008367  1756424227           0  1756424227           0 "obj_dir/Vtb_top___024root.h"
T      7735 137008372  1756424227           0  1756424227           0 "obj_dir/Vtb_top___024root__DepSet_h8143e072__0.cpp"
T     25480 137008370  1756424227           0  1756424227           0 "obj_dir/Vtb_top___024root__DepSet_h8143e072__0__Slow.cpp"
T     55026 137008371  1756424227           0  1756424227           0 "obj_dir/Vtb_top___024root__DepSet_hf139a6cf__0.cpp"
T       878 137008369  1756424227           0  1756424227           0 "obj_dir/Vtb_top___024root__DepSet_hf139a6cf__0__Slow.cpp"
T       659 137008368  1756424227           0  1756424227           0 "obj_dir/Vtb_top___024root__Slow.cpp"
T       761 137008366  1756424227           0  1756424227           0 "obj_dir/Vtb_top__pch.h"
T      1268 137008378  1756424227           0  1756424227           0 "obj_dir/Vtb_top__ver.d"
T         0        0  1756424227           0  1756424227           0 "obj_dir/Vtb_top__verFiles.dat"
T      1858 137008376  1756424227           0  1756424227           0 "obj_dir/Vtb_top_classes.mk"
