I 000052 55 1040          1726807266586 estructural
(_unit VHDL(jk_flipflop 0 4(estructural 0 14))
	(_version vf5)
	(_time 1726807266587 2024.09.19 22:41:06)
	(_source(\../src/test_preparation.vhd\))
	(_parameters tan)
	(_code c99ccc9c929dcbdfcdcc8a9391cec9cfcfcf9acf9f)
	(_ent
		(_time 1726807237631)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int K -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_port(_int Qn -1 0 10(_ent(_out))))
		(_sig(_int c1 -1 0 16(_int(_uni))))
		(_sig(_int c2 -1 0 16(_int(_uni))))
		(_sig(_int Q_int -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int Qn_int -1 0 17(_int(_uni((i 2))))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(7)(0)(1)(2)))))
			(line__33(_arch 1 0 33(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__34(_arch 2 0 34(_assignment(_trgt(4))(_sens(7)(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . estructural 3 -1)
)
V 000057 55 1054          1726807215838 test_preparation
(_unit VHDL(test_preparation 0 4(test_preparation 0 16))
	(_version vf5)
	(_time 1726807215839 2024.09.19 22:40:15)
	(_source(\../src/test_preparation.vhd\))
	(_parameters tan)
	(_code 8b8c8885dcdddc9c8d8fcdd0da8c898d8e8c8b8d8a)
	(_ent
		(_time 1726805979437)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int J -1 0 6(_ent(_in))))
		(_port(_int K -1 0 7(_ent(_in))))
		(_port(_int Q -1 0 8(_ent(_out))))
		(_port(_int Qn -1 0 9(_ent(_out))))
		(_sig(_int c1 -1 0 17(_int(_uni))))
		(_sig(_int c2 -1 0 17(_int(_uni))))
		(_sig(_int Q_int -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Qn_int -1 0 18(_int(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(7))(_sens(0)(1)(2)(7)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(4))(_sens(0)(2)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_preparation 3 -1)
)
V 000052 55 1040          1726842161269 estructural
(_unit VHDL(jk_flipflop 0 4(estructural 0 14))
	(_version vf5)
	(_time 1726842161270 2024.09.20 08:22:41)
	(_source(\../src/test_preparation.vhd\))
	(_parameters tan)
	(_code 21722325727523372524627b792621272727722777)
	(_ent
		(_time 1726807237631)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int K -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_port(_int Qn -1 0 10(_ent(_out))))
		(_sig(_int c1 -1 0 16(_int(_uni))))
		(_sig(_int c2 -1 0 16(_int(_uni))))
		(_sig(_int Q_int -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int Qn_int -1 0 17(_int(_uni((i 2))))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(7)(0)(1)(2)))))
			(line__33(_arch 1 0 33(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__34(_arch 2 0 34(_assignment(_trgt(4))(_sens(7)(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . estructural 3 -1)
)
