Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:10:00 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 120 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.718        0.000                      0                40910        0.058        0.000                      0                40910        4.020        0.000                       0                 17685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.718        0.000                      0                40910        0.058        0.000                      0                40910        4.020        0.000                       0                 17685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 0.580ns (6.286%)  route 8.647ns (93.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.200 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.200    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[0]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 0.580ns (6.291%)  route 8.639ns (93.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.639    10.068    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.192 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[12]_i_1__5/O
                         net (fo=1, routed)           0.000    10.192    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[12]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 0.608ns (6.570%)  route 8.647ns (93.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.152    10.228 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[1]_i_1__5/O
                         net (fo=1, routed)           0.000    10.228    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[1]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 0.608ns (6.575%)  route 8.639ns (93.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.639    10.068    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.152    10.220 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[13]_i_1__5/O
                         net (fo=1, routed)           0.000    10.220    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[13]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.580ns (6.567%)  route 8.252ns (93.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.252     9.681    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124     9.805 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[20]_i_1__5/O
                         net (fo=1, routed)           0.000     9.805    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[20]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.580ns (6.581%)  route 8.233ns (93.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.233     9.662    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X107Y26        LUT3 (Prop_lut3_I2_O)        0.124     9.786 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[22]_i_1__5/O
                         net (fo=1, routed)           0.000     9.786    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[22]
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X107Y26        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 0.576ns (6.525%)  route 8.252ns (93.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.252     9.681    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.120     9.801 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[21]_i_1__5/O
                         net (fo=1, routed)           0.000     9.801    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[21]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.076ns (13.159%)  route 7.101ns (86.841%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X15Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/Q
                         net (fo=122, routed)         1.917     3.346    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm_reg[11]
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.470 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[14]_i_2/O
                         net (fo=8, routed)           1.331     4.801    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/exitcond_flatten_reg_317_reg[0]_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.124     4.925 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[12]_i_2/O
                         net (fo=2, routed)           0.304     5.229    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/exitcond_flatten_reg_317_pp0_iter3_reg_reg[0]
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.353 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[15]_i_2/O
                         net (fo=21, routed)          1.570     6.923    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163_n_3
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/dout_buf[31]_i_1__7/O
                         net (fo=44, routed)          1.169     8.216    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/pop
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.340 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg_i_2__15/O
                         net (fo=2, routed)           0.810     9.150    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/rnext[5]
    RAMB18_X2Y17         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/ap_clk
    RAMB18_X2Y17         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.574ns (6.517%)  route 8.233ns (93.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.233     9.662    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X107Y26        LUT3 (Prop_lut3_I2_O)        0.118     9.780 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[23]_i_1__5/O
                         net (fo=1, routed)           0.000     9.780    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[23]
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X107Y26        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.181     9.610    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124     9.734 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[26]_i_1__5/O
                         net (fo=1, routed)           0.000     9.734    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[26]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/aclk
    SLICE_X101Y57        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/Q[12]
    SLICE_X100Y57        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X100Y57        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X100Y57        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter13_reg_reg[23]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X98Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_reg[23]/Q
                         net (fo=2, routed)           0.121     0.695    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338[23]
    SLICE_X98Y37         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter13_reg_reg[23]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X98Y37         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter13_reg_reg[23]_srl9/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X98Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter13_reg_reg[23]_srl9
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_pp0_iter14_reg_reg[31]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X63Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_reg[31]/Q
                         net (fo=1, routed)           0.144     0.695    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362[31]
    SLICE_X62Y54         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_pp0_iter14_reg_reg[31]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X62Y54         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_pp0_iter14_reg_reg[31]_srl9/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X62Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_pp0_iter14_reg_reg[31]_srl9
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_reg_806_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_0_U/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.717%)  route 0.117ns (45.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X55Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_reg_806_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_reg_806_reg[1]/Q
                         net (fo=2, routed)           0.117     0.668    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_0_U/Q[1]
    RAMB18_X3Y34         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_0_U/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_0_U/ap_clk
    RAMB18_X3Y34         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_0_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_0_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.400%)  route 0.118ns (45.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X55Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816_reg[1]/Q
                         net (fo=2, routed)           0.118     0.669    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/Q[1]
    RAMB18_X3Y36         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/tmp_reg_158_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/ap_clk
    SLICE_X55Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/tmp_reg_158_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/tmp_reg_158_reg[21]/Q
                         net (fo=2, routed)           0.118     0.669    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/Q[21]
    RAMB18_X3Y14         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X55Y92         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816_reg[14]/Q
                         net (fo=2, routed)           0.119     0.670    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/Q[14]
    RAMB18_X3Y36         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/F_acc_V_data_1_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_811_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X55Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_811_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_811_reg[24]/Q
                         net (fo=2, routed)           0.120     0.671    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/Q[24]
    RAMB18_X3Y35         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/ap_clk
    RAMB18_X3Y35         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_2_4_reg_831_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_2_U/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X33Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_2_4_reg_831_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_2_4_reg_831_reg[4]/Q
                         net (fo=2, routed)           0.120     0.671    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_2_U/Q[4]
    RAMB18_X2Y35         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_2_U/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_2_U/ap_clk
    RAMB18_X2Y35         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_2_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_2_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_811_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.984%)  route 0.120ns (46.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X55Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_811_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_811_reg[27]/Q
                         net (fo=2, routed)           0.120     0.671    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/Q[27]
    RAMB18_X3Y35         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/ap_clk
    RAMB18_X3Y35         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_acc_V_data_0_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y51   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X4Y43   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y57   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y49   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y53   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y45   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y55   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y47   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11   bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11   bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg__2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y35  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y34  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[13]_srl3/CLK



