

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Nov 29 11:30:23 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.99|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  8690861572|  8690861572|  8690861573|  8690861573|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+------------+------------+------------+------------+---------+
        |                        |             |         Latency         |         Interval        | Pipeline|
        |        Instance        |    Module   |     min    |     max    |     min    |     max    |   Type  |
        +------------------------+-------------+------------+------------+------------+------------+---------+
        |grp_dut_svd_alt_fu_213  |dut_svd_alt  |  8684710304|  8684710304|  8684710304|  8684710304|   none  |
        +------------------------+-------------+------------+------------+------------+------------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1230880|  1230880|      1570|          -|          -|   784|    no    |
        | + Loop 1.1  |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 2     |  2460192|  2460192|      3138|          -|          -|   784|    no    |
        | + Loop 2.1  |     3136|     3136|         4|          -|          -|   784|    no    |
        |- Loop 3     |  2460192|  2460192|      3138|          -|          -|   784|    no    |
        | + Loop 3.1  |     3136|     3136|         4|          -|          -|   784|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    205|
|FIFO             |        -|      -|       -|      -|
|Instance         |     8228|    241|   22848|  40289|
|Memory           |     8192|      -|     256|      0|
|Multiplexer      |        -|      -|       -|    229|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |    16420|    241|   23360|  40723|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |     5864|    109|      21|     76|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_dut_svd_alt_fu_213  |dut_svd_alt  |     8228|    241|  22848|  40289|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |     8228|    241|  22848|  40289|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------+---------+----+----+--------+-----+------+-------------+
    | Memory|  Module | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+----+----+--------+-----+------+-------------+
    |S_U    |dut_S    |     2048|  64|   0|  614656|   32|     1|     19668992|
    |U_U    |dut_S    |     2048|  64|   0|  614656|   32|     1|     19668992|
    |V_U    |dut_S    |     2048|  64|   0|  614656|   32|     1|     19668992|
    |XXT_U  |dut_XXT  |     2048|  64|   0|  614656|   32|     1|     19668992|
    +-------+---------+---------+----+----+--------+-----+------+-------------+
    |Total  |         |     8192| 256|   0| 2458624|  128|     4|     78675968|
    +-------+---------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_233_p2         |     +    |      0|  0|  10|          10|           1|
    |i_7_fu_278_p2         |     +    |      0|  0|  10|          10|           1|
    |i_8_fu_323_p2         |     +    |      0|  0|  10|          10|           1|
    |j_2_fu_245_p2         |     +    |      0|  0|  10|          10|           1|
    |j_3_fu_290_p2         |     +    |      0|  0|  10|          10|           1|
    |j_4_fu_335_p2         |     +    |      0|  0|  10|          10|           1|
    |next_mul2_fu_266_p2   |     +    |      0|  0|  20|          20|          10|
    |next_mul4_fu_311_p2   |     +    |      0|  0|  20|          20|          10|
    |next_mul_fu_221_p2    |     +    |      0|  0|  20|          20|          10|
    |tmp_118_fu_300_p2     |     +    |      0|  0|  20|          20|          20|
    |tmp_119_fu_345_p2     |     +    |      0|  0|  20|          20|          20|
    |tmp_s_fu_255_p2       |     +    |      0|  0|  20|          20|          20|
    |ap_sig_88             |    and   |      0|  0|   1|           1|           1|
    |exitcond10_fu_239_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond11_fu_227_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond7_fu_317_p2   |   icmp   |      0|  0|   4|          10|           9|
    |exitcond8_fu_284_p2   |   icmp   |      0|  0|   4|          10|           9|
    |exitcond9_fu_272_p2   |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_fu_329_p2    |   icmp   |      0|  0|   4|          10|           9|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 205|         241|         151|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |S_address0        |  20|          3|   20|         60|
    |S_ce0             |   1|          3|    1|          3|
    |S_ce1             |   1|          2|    1|          2|
    |U_address0        |  20|          3|   20|         60|
    |U_ce0             |   1|          3|    1|          3|
    |U_ce1             |   1|          2|    1|          2|
    |XXT_address0      |  20|          3|   20|         60|
    |XXT_ce0           |   1|          3|    1|          3|
    |ap_NS_fsm         |  10|         16|    1|         16|
    |i1_reg_145        |  10|          2|   10|         20|
    |i3_reg_179        |  10|          2|   10|         20|
    |i_reg_111         |  10|          2|   10|         20|
    |j2_reg_168        |  10|          2|   10|         20|
    |j4_reg_202        |  10|          2|   10|         20|
    |j_reg_134         |  10|          2|   10|         20|
    |phi_mul1_reg_156  |  20|          2|   20|         40|
    |phi_mul3_reg_190  |  20|          2|   20|         40|
    |phi_mul_reg_122   |  20|          2|   20|         40|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_blk_n  |   1|          2|    1|          2|
    |strm_out_V_din    |  32|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 229|         63|  220|        549|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  15|   0|   15|          0|
    |ap_reg_grp_dut_svd_alt_fu_213_ap_start  |   1|   0|    1|          0|
    |i1_reg_145                              |  10|   0|   10|          0|
    |i3_reg_179                              |  10|   0|   10|          0|
    |i_6_reg_364                             |  10|   0|   10|          0|
    |i_7_reg_395                             |  10|   0|   10|          0|
    |i_8_reg_421                             |  10|   0|   10|          0|
    |i_reg_111                               |  10|   0|   10|          0|
    |j2_reg_168                              |  10|   0|   10|          0|
    |j4_reg_202                              |  10|   0|   10|          0|
    |j_2_reg_372                             |  10|   0|   10|          0|
    |j_3_reg_403                             |  10|   0|   10|          0|
    |j_4_reg_429                             |  10|   0|   10|          0|
    |j_reg_134                               |  10|   0|   10|          0|
    |next_mul2_reg_387                       |  20|   0|   20|          0|
    |next_mul4_reg_413                       |  20|   0|   20|          0|
    |next_mul_reg_356                        |  20|   0|   20|          0|
    |phi_mul1_reg_156                        |  20|   0|   20|          0|
    |phi_mul3_reg_190                        |  20|   0|   20|          0|
    |phi_mul_reg_122                         |  20|   0|   20|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 256|   0|  256|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

