
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.6;
0.6
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part3_mac";
part3_mac
set SRC_FILE "q3.sv";
q3.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./q3.sv
Compiling source file ./q3.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part3_mac line 8 in file
		'./q3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       l2_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       l1_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac line 18 in file
		'./q3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac line 24 in file
		'./q3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       pp_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3_mac'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'part3_mac_DW02_mult_3_stage_0'
  Mapping 'part3_mac_DW_mult_tc_0'
  Processing 'part3_mac_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Checking pipeline property of cell multinstance (design part3_mac_DW02_mult_3_stage_0). (RTDC-137)
Information: cell multinstance (design part3_mac_DW02_mult_3_stage_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming part3_mac_DW02_mult_3_stage_0 (multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.64
  Critical path length = 0.64
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     966.4      0.15       0.6       0.0                          
    0:00:01     966.4      0.15       0.6       0.0                          
    0:00:01     966.4      0.15       0.6       0.0                          
    0:00:01     963.7      0.15       0.6       0.0                          
    0:00:01     963.7      0.15       0.6       0.0                          
    0:00:01     906.8      0.15       0.6       0.0                          
    0:00:01     910.0      0.14       0.5       0.0                          
    0:00:01     925.9      0.10       0.3       0.0                          
    0:00:01     930.5      0.09       0.3       0.0                          
    0:00:01     937.6      0.06       0.2       0.0                          
    0:00:01     941.9      0.05       0.1       0.0                          
    0:00:02     944.0      0.05       0.1       0.0                          
    0:00:02     950.2      0.04       0.1       0.0                          
    0:00:02     951.2      0.02       0.0       0.0                          
    0:00:02     951.2      0.02       0.0       0.0                          
    0:00:02     951.2      0.02       0.0       0.0                          
    0:00:02     951.2      0.02       0.0       0.0                          
    0:00:02     951.2      0.02       0.0       0.0                          
    0:00:02     951.2      0.02       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     951.2      0.02       0.0       0.0                          
    0:00:02     954.7      0.01       0.0       0.0 pp_reg[14]/D             
    0:00:02     954.7      0.00       0.0       0.0 f_reg[15]/D              
    0:00:02     954.7      0.00       0.0       0.0                          
    0:00:02     954.7      0.00       0.0       0.0                          
    0:00:02     955.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     955.7      0.00       0.0       0.0                          
    0:00:02     955.7      0.00       0.0       0.0                          
    0:00:02     951.5      0.00       0.0       0.0                          
    0:00:02     951.5      0.00       0.0       0.0                          
    0:00:02     951.5      0.00       0.0       0.0                          
    0:00:02     951.5      0.00       0.0       0.0                          
    0:00:02     953.6      0.00       0.0       0.0                          
    0:00:02     951.2      0.00       0.0       0.0                          
    0:00:02     951.2      0.00       0.0       0.0                          
    0:00:02     951.2      0.00       0.0       0.0                          
    0:00:02     951.2      0.00       0.0       0.0                          
    0:00:02     951.2      0.00       0.0       0.0                          
    0:00:02     951.2      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
    0:00:02     949.6      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area
 
****************************************
Report : area
Design : part3_mac
Version: J-2014.09-SP5-2
Date   : Mon Sep 28 11:26:00 2015
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           34
Number of nets:                           155
Number of cells:                          104
Number of combinational cells:             54
Number of sequential cells:                48
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       8

Combinational area:                468.159998
Buf/Inv area:                       35.910000
Noncombinational area:             481.459983
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   949.619981
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : part3_mac
Version: J-2014.09-SP5-2
Date   : Mon Sep 28 11:26:01 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.2903 mW   (84%)
  Net Switching Power  = 244.0726 uW   (16%)
                         ---------
Total Dynamic Power    =   1.5343 mW  (100%)

Cell Leakage Power     =  19.6508 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0906e+03           74.7807        8.3656e+03        1.1737e+03  (  75.53%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    199.7004          169.2918        1.1285e+04          380.2776  (  24.47%)
--------------------------------------------------------------------------------------------------
Total          1.2903e+03 uW       244.0725 uW     1.9651e+04 nW     1.5540e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3_mac
Version: J-2014.09-SP5-2
Date   : Mon Sep 28 11:26:01 2015
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: f_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f_reg[3]/CK (DFF_X1)                                    0.00       0.00 r
  f_reg[3]/Q (DFF_X1)                                     0.09       0.09 f
  add_33/B[3] (part3_mac_DW01_add_1)                      0.00       0.09 f
  add_33/U231/ZN (NAND2_X1)                               0.04       0.12 r
  add_33/U206/ZN (OAI21_X1)                               0.03       0.16 f
  add_33/U228/ZN (AOI21_X1)                               0.06       0.22 r
  add_33/U211/ZN (OAI21_X1)                               0.04       0.25 f
  add_33/U249/ZN (AOI21_X1)                               0.05       0.30 r
  add_33/U250/ZN (OAI21_X1)                               0.04       0.33 f
  add_33/U245/ZN (AOI21_X1)                               0.05       0.38 r
  add_33/U238/ZN (OAI21_X1)                               0.04       0.42 f
  add_33/U237/ZN (AOI21_X1)                               0.04       0.46 r
  add_33/U128/ZN (XNOR2_X1)                               0.06       0.52 r
  add_33/SUM[15] (part3_mac_DW01_add_1)                   0.00       0.52 r
  U54/ZN (AND2_X1)                                        0.04       0.56 r
  f_reg[15]/D (DFF_X2)                                    0.01       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.60       0.60
  clock network delay (ideal)                             0.00       0.60
  f_reg[15]/CK (DFF_X2)                                   0.00       0.60 r
  library setup time                                     -0.03       0.57
  data required time                                                 0.57
  --------------------------------------------------------------------------
  data required time                                                 0.57
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/gshriv/myEse507work/proj1/gates.v'.
Warning: Verilog writer has added 2 nets to module part3_mac_DW02_mult_3_stage_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
