0.7
2020.2
May 22 2024
19:03:11
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1740462107,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v,,blk_mem_gen_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1740468599,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_1,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v,1740469183,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v,,blk_mem_gen_10,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_11/sim/blk_mem_gen_11.v,1740469214,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v,,blk_mem_gen_11,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_12/sim/blk_mem_gen_12.v,1740469264,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_11/sim/blk_mem_gen_11.v,,blk_mem_gen_12,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_13/sim/blk_mem_gen_13.v,1740469377,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_12/sim/blk_mem_gen_12.v,,blk_mem_gen_13,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_14/sim/blk_mem_gen_14.v,1740469390,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_13/sim/blk_mem_gen_13.v,,blk_mem_gen_14,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_15/sim/blk_mem_gen_15.v,1740469406,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_14/sim/blk_mem_gen_14.v,,blk_mem_gen_15,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v,1740469577,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_15/sim/blk_mem_gen_15.v,,blk_mem_gen_16,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_17/sim/blk_mem_gen_17.v,1740462107,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_17,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1740468624,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_2,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,1740468644,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,,blk_mem_gen_3,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,1740468666,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,,blk_mem_gen_4,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,1740468724,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,,blk_mem_gen_5,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,1740468745,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,,blk_mem_gen_6,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,1740468786,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,,blk_mem_gen_7,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v,1740468816,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,,blk_mem_gen_8,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v,1740468985,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v,,blk_mem_gen_9,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1740462107,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/adder5bit16way.v,,clk_wiz_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1740462107,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1740461834,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,,fifo_generator_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,1740556979,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_17/sim/blk_mem_gen_17.v,,fifo_generator_1,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,1740461835,verilog,,,,testbench_top_level,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/adder5bit16way.v,1740462108,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic.v,,adder5bit16way,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic.v,1740553855,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/core.v,,cic,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/core.v,1740557297,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ddr_to_sdr.v,,core,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ddr_to_sdr.v,1740461835,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/differentiator.v,,ddr_to_sdr,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/differentiator.v,1740462108,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator.v,,differentiator,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator.v,1740462108,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v,,integrator,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v,1740461835,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ram.v,,multi_ddr_to_sdr,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ram.v,1740462108,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/rom.v,,ram,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/rom.v,1740461835,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v,,rom,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v,1740821027,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/state_machine.v,,simple_io,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/state_machine.v,1740557217,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_fifo_tx.v,,state_machine,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_fifo_tx.v,1740559531,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_tx.v,,uart_fifo_tx,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_tx.v,1740462108,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,,uart_tx,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
