module Part5(SW, KEY, HEX0, HEX1, HEX2, 
				HEX3, HEX4, HEX5, HEX6, HEX7);
	input [0:0] SW;
	input [0:0] KEY;
	output [0:6] HEX0, HEX1, HEX2, HEX3,
					HEX4, HEX5, HEX6, HEX7;
	wire Clock = KEY[0];
	reg [3:0] currState, nextState;
	reg [3:0] A = 4'b0000, B = 4'b0001,
				C = 4'b0010, D = 4'b0011,
				E = 4'b0100, F = 4'b0101,
				G = 4'b0111, H = 4'b1000;
	reg [3:0] H = 
	
	always @(currState)
	begin : state_table
		case(currState)
			A : 
endmodule
