@InProceedings{CBGP08,
author={F. Ciesinski and C. Baier and M. Groesser and D. Parker},
title={Generating compact {MTBDD}-representations from {Probmela} 
specifications},
booktitle={Proc. 15th International SPIN Workshop on 
Model Checking of Software (SPIN'08)},
year={2008},
}

@article{DBLP:journals/fmsd/FujitaMY97,
  author    = {Masahiro Fujita and
               Patrick C. McGeer and
               Jerry Chih-Yuan Yang},
  title     = {Multi-Terminal Binary Decision Diagrams: An Efficient Data
               Structure for Matrix Representation},
  journal   = {Formal Methods in System Design},
  volume    = {10},
  number    = {2/3},
  year      = {1997},
  pages     = {149-169},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{baker_cmos,
 author = {R. Jacob Baker},
 title = {{CMOS Circuit Design, Layout and Simulation}},
 year = {2008},
 isbn = {978-0-470-22941-5},
 publisher = {John Wiley and Sons},
 address = {Hoboken, NJ, USA},
 }

@misc{ drechsler-using,
  author = "Rolf Drechsler",
  title = {{Using Synthesis Techniques in SAT Solvers}},
  note = "citeseer.ist.psu.edu/drechsler04using.html" }
  
@inproceedings{DBLP:conf/glvlsi/GrosseCDD07,
  author    = {Daniel Gro{\ss}e and
               Xiaobo Chen and
               Gerhard W. Dueck and
               Rolf Drechsler},
  title     = {Exact SAT-based toffoli network synthesis},
  booktitle = {ACM Great Lakes Symposium on VLSI},
  year      = {2007},
  pages     = {96-101},
  ee        = {http://doi.acm.org/10.1145/1228784.1228812},
  crossref  = {DBLP:conf/glvlsi/2007},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/glvlsi/2007,
  editor    = {Hai Zhou and
               Enrico Macii and
               Zhiyuan Yan and
               Yehia Massoud},
  title     = {Proceedings of the 17th ACM Great Lakes Symposium on VLSI
               2007, Stresa, Lago Maggiore, Italy, March 11-13, 2007},
  booktitle = {ACM Great Lakes Symposium on VLSI},
  publisher = {ACM},
  year      = {2007},
  isbn      = {978-1-59593-605-9},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/evoW/Sekanina05,
  author    = {Luk{\'a}s Sekanina},
  title     = {Evolutionary Design of Gate-Level Polymorphic Digital Circuits},
  booktitle = {EvoWorkshops},
  year      = {2005},
  pages     = {185-194},
  ee        = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=3449{\&}spage=185},
  crossref  = {DBLP:conf/evoW/2005},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/evoW/2005,
  editor    = {Franz Rothlauf and
               J{\"u}rgen Branke and
               Stefano Cagnoni and
               David W. Corne and
               Rolf Drechsler and
               Yaochu Jin and
               Penousal Machado and
               Elena Marchiori and
               Juan Romero and
               George D. Smith and
               Giovanni Squillero},
  title     = {Applications of Evolutionary Computing, EvoWorkshops 2005:
               EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoMUSART, and EvoSTOC,
               Lausanne, Switzerland, March 30 - April 1, 2005, Proceedings},
  booktitle = {EvoWorkshops},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {3449},
  year      = {2005},
  isbn      = {3-540-25396-3},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/ahs/SekaninaSGK06,
  author    = {Luk{\'a}s Sekanina and
               Luk{\'a}s Starecek and
               Zbysek Gajda and
               Zdenek Kot{\'a}sek},
  title     = {Evolution of Multifunctional Combinational Modules Controlled
               by the Power Supply Voltage},
  booktitle = {AHS},
  year      = {2006},
  pages     = {186-193},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/AHS.2006.35},
  crossref  = {DBLP:conf/ahs/2006},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/ahs/2006,
  editor    = {Adrian Stoica and
               Tughrul Arslan and
               Martin Suess and
               Senay Yal\c{c}in and
               Didier Keymeulen and
               Tetsuya Higuchi and
               Ricardo Salem Zebulum and
               Nizamettin Aydin},
  title     = {First NASA/ESA Conference on Adaptive Hardware and Systems
               (AHS 2006), 15-18 June 2006, Istanbul, Turkey},
  booktitle = {AHS},
  publisher = {IEEE Computer Society},
  year      = {2006},
  isbn      = {0-7695-2614-4},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/ahs/Sekanina06,
  author    = {Luk{\'a}s Sekanina},
  title     = {Evolutionary Design of Digital Circuits: Where Are Current
               Limits?},
  booktitle = {AHS},
  year      = {2006},
  pages     = {171-178},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/AHS.2006.36},
  crossref  = {DBLP:conf/ahs/2006},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/ahs/2006,
  editor    = {Adrian Stoica and
               Tughrul Arslan and
               Martin Suess and
               Senay Yal\c{c}in and
               Didier Keymeulen and
               Tetsuya Higuchi and
               Ricardo Salem Zebulum and
               Nizamettin Aydin},
  title     = {First NASA/ESA Conference on Adaptive Hardware and Systems
               (AHS 2006), 15-18 June 2006, Istanbul, Turkey},
  booktitle = {AHS},
  publisher = {IEEE Computer Society},
  year      = {2006},
  isbn      = {0-7695-2614-4},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/jetc/Sekanina07,
  author    = {Luk{\'a}s Sekanina},
  title     = {Evolutionary functional recovery in virtual reconfigurable
               circuits},
  journal   = {JETC},
  volume    = {3},
  number    = {2},
  year      = {2007},
  ee        = {http://doi.acm.org/10.1145/1265949.1265954},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/ahs/StoicaZKRNK06,
  author    = {Adrian Stoica and
               Ricardo Salem Zebulum and
               Didier Keymeulen and
               Rajeshuni Ramesham and
               Joseph Neff and
               Srinivas Katkoori},
  title     = {Temperature-Adaptive Circuits on Reconfigurable Analog Arrays},
  booktitle = {AHS},
  year      = {2006},
  pages     = {28-31},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/AHS.2006.71},
  crossref  = {DBLP:conf/ahs/2006},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/ahs/2006,
  editor    = {Adrian Stoica and
               Tughrul Arslan and
               Martin Suess and
               Senay Yal\c{c}in and
               Didier Keymeulen and
               Tetsuya Higuchi and
               Ricardo Salem Zebulum and
               Nizamettin Aydin},
  title     = {First NASA/ESA Conference on Adaptive Hardware and Systems
               (AHS 2006), 15-18 June 2006, Istanbul, Turkey},
  booktitle = {AHS},
  publisher = {IEEE Computer Society},
  year      = {2006},
  isbn      = {0-7695-2614-4},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/iwinac/StoicaZKD05,
  author    = {Adrian Stoica and
               Ricardo Salem Zebulum and
               Didier Keymeulen and
               Taher Daud},
  title     = {Transistor-Level Circuit Experiments Using Evolvable Hardware},
  booktitle = {IWINAC (2)},
  year      = {2005},
  pages     = {366-375},
  ee        = {http://dx.doi.org/10.1007/11499305_38},
  crossref  = {DBLP:conf/iwinac/2005-2},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/iwinac/2005-2,
  editor    = {Jos{\'e} Mira and
               Jos{\'e} R. {\'A}lvarez},
  title     = {Artificial Intelligence and Knowledge Engineering Applications:
               A Bioinspired Approach: First International Work-Conference
               on the Interplay Between Natural and Artificial Computation,
               IWINAC 2005, Las Palmas, Canary Islands, Spain, June 15-18,
               2005, Proceedings, Part II},
  booktitle = {IWINAC (2)},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {3562},
  year      = {2005},
  isbn      = {3-540-26319-5},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/slp/BushCMD87,
  author    = {William R. Bush and
               Gino Cheng and
               Patrick C. McGeer and
               Alvin M. Despain},
  title     = {{Experience with Prolog as a Hardware Specification Language}},
  booktitle = {SLP},
  year      = {1987},
  pages     = {490-498},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tvlsi/MaslovDM05,
  author    = {Dmitri Maslov and
               Gerhard W. Dueck and
               D. Michael Miller},
  title     = {{Synthesis of Fredkin-Toffoli reversible networks}},
  journal   = {IEEE Trans. VLSI Syst.},
  volume    = {13},
  number    = {6},
  year      = {2005},
  pages     = {765-769},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844284},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/todaes/MaslovDM07,
  author    = {Dmitri Maslov and
               Gerhard W. Dueck and
               D. Michael Miller},
  title     = {{Techniques for the synthesis of reversible Toffoli networks}},
  journal   = {ACM Trans. Design Autom. Electr. Syst.},
  volume    = {12},
  number    = {4},
  year      = {2007},
  ee        = {http://doi.acm.org/10.1145/1278349.1278355},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tvlsi/MaslovDM05,
  author    = {Dmitri Maslov and
               Gerhard W. Dueck and
               D. Michael Miller},
  title     = {{Synthesis of Fredkin-Toffoli reversible networks}},
  journal   = {IEEE Trans. VLSI Syst.},
  volume    = {13},
  number    = {6},
  year      = {2005},
  pages     = {765-769},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844284},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tc/LaiM87,
  author    = {Hung Chi Lai and
               Saburo Muroga},
  title     = {{Logic Networks with a Minimum Number of NOR(NAND) Gates
               for Parity Functions of {\it } Variables}},
  journal   = {IEEE Trans. Computers},
  volume    = {36},
  number    = {2},
  year      = {1987},
  pages     = {157-166},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tc/MurogaL76,
  author    = {Saburo Muroga and
               Hung Chi Lai},
  title     = {{Minimization of Logic Networks Under a Generalized Cost
               Function}},
  journal   = {IEEE Trans. Computers},
  volume    = {25},
  number    = {9},
  year      = {1976},
  pages     = {893-907},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tc/YoungM85,
  author    = {Ming Huei Young and
               Saburo Muroga},
  title     = {{Symmetric Minimal Covering Problem and Minimal PLA's with
               Symmetric Variables}},
  journal   = {IEEE Trans. Computers},
  volume    = {34},
  number    = {6},
  year      = {1985},
  pages     = {523-541},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tvlsi/MeyerK07,
  author    = {Jason Meyer and
               Fatih Kocan},
  title     = {{Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based
               FPGAs}},
  journal   = {IEEE Trans. VLSI Syst.},
  volume    = {15},
  number    = {2},
  year      = {2007},
  pages     = {182-195},
  ee        = {http://dx.doi.org/10.1109/TVLSI.2007.893581},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{320995,
 author = {Douglas B. Netherwood},
 title = {{Logic Matrices and the Truth Function Problem}},
 journal = {Journal of ACM},
 volume = {6},
 number = {3},
 year = {1959},
 issn = {0004-5411},
 pages = {405--414},
 doi = {http://doi.acm.org/10.1145/320986.320995},
 publisher = {ACM},
 address = {New York, NY, USA},
 }
 
@article{3vars,
 author = {D. W. Davies},
 title = {{Switching functions of three variables.}},
 journal = {Trans. Inst. Radio Engineers},
 volume={6},
 number={4},
 year = {1957},
 pages = {265--275},
 }
 
  
@book{shannon_all,
 author = {Claude E. Shannon},
 editor = {Neil J. A. Sloane and Aaron D. Wyner},
 title = {{Claude Elwood Shannon: collected papers}},
 year = {1993},
 isbn = {0-7803-0434-9},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 }
 
@article{DBLP:journals/cacm/OettingerA62,
  author    = {Anthony G. Oettinger and
               Howard H. Aiken},
  title     = {{Retiring computer pioneer}},
  journal   = {Commun. ACM},
  volume    = {5},
  number    = {6},
  year      = {1962},
  pages     = {298-299},
  ee        = {http://doi.acm.org/10.1145/367766.367776},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tc/CullineyYNM79,
  author    = {Jay Niel Culliney and
               Ming Huei Young and
               T. Nakagawa and
               Saburo Muroga},
  title     = {{Results of the Synthesis of Optimal Networks of AND and
               OR Gates for Four-Variable Switching Functions}},
  journal   = {IEEE Trans. Computers},
  volume    = {28},
  number    = {1},
  year      = {1979},
  pages     = {76-85},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tc/HongM91,
  author    = {Sung Je Hong and
               Saburo Muroga},
  title     = {{Absolute Minimization of Completely Specified Switching
               Functions}},
  journal   = {IEEE Trans. Computers},
  volume    = {40},
  number    = {1},
  year      = {1991},
  pages     = {53-65},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tc/MurogaL76,
  author    = {Saburo Muroga and
               Hung Chi Lai},
  title     = {{Minimization of Logic Networks Under a Generalized Cost
               Function}},
  journal   = {IEEE Trans. Computers},
  volume    = {25},
  number    = {9},
  year      = {1976},
  pages     = {893-907},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/jacm/HooverKP84,
  author    = {H. James Hoover and
               Maria M. Klawe and
               Nicholas Pippenger},
  title     = {{Bounding Fan-out in Logical Networks}},
  journal   = {J. ACM},
  volume    = {31},
  number    = {1},
  year      = {1984},
  pages     = {13-18},
  ee        = {http://doi.acm.org/10.1145/2422.322412},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{clocksin:programming:87,
     author = "W.F. Clocksin and C.S. Mellish",
     title =  {Programming in {Prolog}},
     publisher = "Springer-Verlag",
     year = 1987,
     note = "3rd edition",
}

@book{dietmeyer71,
 author="D. L. Dietmeyer",
 title={{Logic Design of Digital Systems}},
 publisher="Allyn and Bacon",
 year=1971,
}


@article{symbool05,
    author = "Canteaut, Anne and Videau, Marion",
    title = {{Symmetric Boolean Functions}},
    journal = "{IEEE} Transactions on Information Theory",
    volume = "51",
    number = "8",
    pages = "2791--2811",
    year = "2005"
}

@inproceedings{gupta2003man,
  author = "P. Gupta, P. and Kahng, A. B.",
  title = {{Manufacturing-Aware Physical Design}},
  booktitle = "Proc. IEEE/ACM Intl Conference on Computer-Aided Design",
  year = "2003" 
}

@misc{abc,
  author = "Berkeley Logic Synthesis and Verification Group",
  title = {{ABC: A System for Sequential Synthesis and Verification, Release 61218}},
  year = "2006",
  ee = "http://www.eecs.berkeley.edu/$\sim$alanmi/abc/" }
  
@article{ bryant86graphbased,
    author = "Randal E. Bryant",
    title = "Graph-Based Algorithms for Boolean Function Manipulation",
    journal = "{IEEE} Transactions on Computers",
    volume = "35",
    number = "8",
    pages = "677--691",
    year = "1986",
    ee = "citeseer.ist.psu.edu/ bryant86graphbased.html" }

@inproceedings{DBLP:conf/padl/HawkinsS06,
  author    = {Peter Hawkins and
               Peter J. Stuckey},
  title     = {A Hybrid BDD and SAT Finite Domain Constraint Solver},
  booktitle = {PADL},
  year      = {2006},
  pages     = {103-117},
  ee        = {http://dx.doi.org/10.1007/11603023_8},
  crossref  = {DBLP:conf/padl/2006},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/padl/2006,
  editor    = {Pascal Van Hentenryck},
  title     = {Practical Aspects of Declarative Languages, 8th International
               Symposium, PADL 2006, Charleston, SC, USA, January 9-10,
               2006, Proceedings},
  booktitle = {PADL},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {3819},
  year      = {2006},
  isbn      = {3-540-30947-0},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/jcsc/MeinelT99,
  author    = {Christoph Meinel and
               Thorsten Theobald},
  title     = {Ordered Binary Decision Diagrams and their Significance
               in Computer-Aided Design of VLSI Circuits},
  journal   = {Journal of Circuits, Systems, and Computers},
  volume    = {9},
  number    = {3-4},
  year      = {1999},
  pages     = {181-198},
  ee        = {http://dx.doi.org/10.1142/S0218126699000165},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/evoW/KuhneD06,
  author    = {Ulrich K{\"u}hne and
               Nicole Drechsler},
  title     = {Finding Compact BDDs Using Genetic Programming},
  booktitle = {EvoWorkshops},
  year      = {2006},
  pages     = {308-319},
  ee        = {http://dx.doi.org/10.1007/11732242_28},
  crossref  = {DBLP:conf/evoW/2006},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/heuristics/ChenLHW04,
  author    = {Shan-Tai Chen and
               Shun-Shii Lin and
               Li-Te Huang and
               Chun-Jen Wei},
  title     = {Towards the Exact Minimization of BDDs-An Elitism-Based
               Distributed Evolutionary Algorithm},
  journal   = {J. Heuristics},
  volume    = {10},
  number    = {3},
  year      = {2004},
  pages     = {337-355},
  ee        = {http://dx.doi.org/10.1023/B:HEUR.0000026899.63797.f9},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/ices/SakanashiHIK96,
  author    = {Hidenori Sakanashi and
               Tetsuya Higuchi and
               Hitoshi Iba and
               Yukinori Kakazu},
  title     = {Evolution of Binary Decision Diagrams for Digital Circuit
               Design Using Genetic Programming},
  booktitle = {ICES},
  year      = {1996},
  pages     = {470-481},
  crossref  = {DBLP:conf/ices/1996},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/ices/1996,
  editor    = {Tetsuya Higuchi and
               Masaya Iwata and
               Weixin Liu},
  title     = {Evolvable Systems: From Biology to Hardware, First International
               Conference, ICES 96, Tsukuba, Japan, October 7-8, 1996,
               Proceedings},
  booktitle = {ICES},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {1259},
  year      = {1996},
  isbn      = {3-540-63173-9},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/evoW/2006,
  editor    = {Franz Rothlauf and
               J{\"u}rgen Branke and
               Stefano Cagnoni and
               Ernesto Costa and
               Carlos Cotta and
               Rolf Drechsler and
               Evelyne Lutton and
               Penousal Machado and
               Jason H. Moore and
               Juan Romero and
               George D. Smith and
               Giovanni Squillero and
               Hideyuki Takagi},
  title     = {Applications of Evolutionary Computing, EvoWorkshops 2006:
               EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoINTERACTION, EvoMUSART,
               and EvoSTOC, Budapest, Hungary, April 10-12, 2006, Proceedings},
  booktitle = {EvoWorkshops},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {3907},
  year      = {2006},
  isbn      = {3-540-33237-5},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{DBLP:journals/tcad/DrechslerSF04,
  author    = {Rolf Drechsler and
               Junhao Shi and
               G{\"o}rschwin Fey},
  title     = {Synthesis of fully testable circuits from BDDs},
  journal   = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  volume    = {23},
  number    = {3},
  year      = {2004},
  pages     = {440-443},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823342},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
  
@inproceedings{ drechsler98exact,
  author = "R. Drechsler and W. Gunther",
  title = {{Exact Circuit Synthesis}},
  booktitle = "International Workshop on Logic Synthesis",
  year = "1998",
  ee = "citeseer.ist.psu.edu/ drechsler98exact.html" }
    
@misc{knuth06draft,
   author={Donald Knuth},
   title = {{The Art of Computer Programming, Volume 4, draft}},
   institution = {Stanford University},
   note = "http://www-cs-faculty.stanford.edu/$\sim$knuth/taocp.html",
   year = 2006
}

@inproceedings{ mishchenko02boolean,
  author = "A. Mishchenko and R. Brayton",
  title = "A Boolean paradigm for multivalued logic synthesis",
  booktitle="Proc. IgVLS'02, June, 2002, pp. 173-177.",
  year = "2002",
  ee = "citeseer.ist.psu.edu/ article/mishchenko02boolean.html" }

@inproceedings{ mishchenko02encoding,
  author = "A. Mishchenko and T. Sasao",
  title = {{Encoding of Boolean functions and its application to LUT cascade synthesis}},
  booktitle = "International Workshop on Logic Synthesis",
  year = "2002",
  ee = "citeseer.ist.psu.edu/ mishchenko02encoding.html" }

@Article{mishchenko_nondet,
  title =	"A theory of nondeterministic networks",
  author =	"Alan Mishchenko and Robert K. Brayton",
  journal =	"IEEE Trans. on CAD of Integrated Circuits and
		 Systems",
  year = 	"2006",
  number =	"6",
  volume =	"25",
  bibdate =	"2006-11-16",
  bibsource =	"DBLP,
		 http://dblp.uni-trier.de/db/journals/tcad/tcad25.html#MishchenkoB06",
  pages =	"977--999",
  URL =  	"http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855978",
}
    
@inproceedings{perkowski-fundamental,
  author = "M. Perkowski",
  title = {{A Fundamental Theorem for Exor Circuits}},
  booktitle = "Proc. Reed-Muller93, pp. 52-60.",
  ee = "citeseer.ist.psu.edu/ 14351.html" }
  
@inproceedings{riedel04cyclic,
  author = "M. Riedel",
  title = {{Cyclic Combinational Circuits}},
  booktitle = "Ph.D. Dissertation, Caltech.",
  year = "2004",
  ee = "citeseer.ist.psu.edu/ riedel04cyclic.html" }

@inproceedings{shende03synthesis,
  author = "V. Shende and A. Prasad and I. Markov and J. Hayes",
  title = {{Synthesis of reversible logic circuits}},
  booktitle = "IEEE Trans. on CAD 22, pp. 710--722",
  month=jun,
  year = "2003",
  ee = "citeseer.ist.psu.edu/ article/shende03synthesis.html" }
  
@article{EIScatalan,
  author="Sloane, N. J. A.",
  title={{A000108, The On-Line Encyclopedia of Integer Sequences}},
  note="published electronically at www.research.att.com/$\sim$njas/sequences",
  year=2006
}

@article{reintjes92,
  author="Reintjes, Peter",
  title={{Elegant technologies}},
  year=1992,
  month=apr,
  note="published electronically at http://z.zhurnal.net/ElegantTechnologies.pdf"
}

@article{chr94,
  author = "Thom Fruhwirth",
  title = "Theory and Practice of Constraint Handling Rules",
  note = "J. LOGIC PROGRAMMING 1994:19,20.},
  ee={citeseer.ist.psu.edu/641466.html" }


@misc{schrijvers05automatic,
  author = "T. Schrijvers and B. Demoen and G. Duck and P. Stuckey and T. Fruhwirth",
  title = "Automatic Implication Checking for CHR Constraint Solvers",
  note = "Tom Schrijvers, Bart Demoen, Gregory Duck, Peter Stuckey, and Thom Fruhwirth.
    Automatic Implication Checking for CHR Constraint Solvers. Report CW 402,
    K.U.Leuven, Department of Computer Science, Leuven, Belgium, January 2005.",
  year = "2005" }

@misc{odonnell, 
   author="John O'Donnell",
   title= {{Hardware description with recursion equations}},
   note="In Proceedings of the IFIP 8th International Symposium on Computer Hardware Description Languages and their Applications, pages 363--382. NorthHolland, April 1987"
}     

@book{rabaey,
  author="Rabaey, J and Chandrakasan, A. and Nikolic, B.",
  title={{Digital Integrated Circuits: A Design Perspective}},
  publisher="Prentice Hall",
  year=2003,
}
