Analysis & Synthesis report for VGA-FRAMEBUFFER
Thu Aug 18 16:47:10 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|memsyncreset:memsyncreset|stp
 11. State Machine - |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state
 12. State Machine - |top|brush:Painting_Brush|writestate
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated
 20. Source assignments for RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated
 21. Source assignments for RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated
 22. Source assignments for RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated
 23. Source assignments for FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_o9c1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |top
 25. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: vga:i_vga
 27. Parameter Settings for User Entity Instance: button_debouncer:Debouncer
 28. Parameter Settings for User Entity Instance: brush:Painting_Brush
 29. Parameter Settings for User Entity Instance: FIFO_top:FIFO
 30. Parameter Settings for User Entity Instance: FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO
 31. Parameter Settings for User Entity Instance: FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO
 32. Parameter Settings for User Entity Instance: FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO
 33. Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer
 34. Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC
 35. Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY
 36. Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY
 37. Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY
 38. Parameter Settings for User Entity Instance: memsyncreset:memsyncreset
 39. Parameter Settings for Inferred Entity Instance: FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0
 40. Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0
 41. Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0
 42. Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0
 43. Parameter Settings for Inferred Entity Instance: FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0
 44. Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "RGBMemory_top:FrameBuffer"
 49. Port Connectivity Checks: "button_debouncer:Debouncer"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 18 16:47:10 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; VGA-FRAMEBUFFER                             ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 729                                         ;
;     Total combinational functions  ; 675                                         ;
;     Dedicated logic registers      ; 289                                         ;
; Total registers                    ; 289                                         ;
; Total pins                         ; 28                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 14,834                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; top                ; VGA-FRAMEBUFFER    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+---------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+---------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; ../SourceFiles/FIFO/FIFO_top.v              ; yes             ; User SystemVerilog HDL File  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/FIFO_top.v              ;         ;
; ../SourceFiles/MEM/RGBMemory_top.v          ; yes             ; User Verilog HDL File        ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v          ;         ;
; ../SourceFiles/MEM/RGBmemcodec2.v           ; yes             ; User Verilog HDL File        ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v           ;         ;
; ../SourceFiles/PLL/pll.v                    ; yes             ; User Wizard-Generated File   ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/PLL/pll.v                    ;         ;
; ../SourceFiles/TOP/vga.v                    ; yes             ; User Verilog HDL File        ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/vga.v                    ;         ;
; ../SourceFiles/TOP/top.v                    ; yes             ; User Verilog HDL File        ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v                    ;         ;
; ../SourceFiles/TOP/memsyncreset.v           ; yes             ; User SystemVerilog HDL File  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/memsyncreset.v           ;         ;
; ../SourceFiles/FIFO/fifo.v                  ; yes             ; User SystemVerilog HDL File  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v                  ;         ;
; ../SourceFiles/MEM/RAM.v                    ; yes             ; User SystemVerilog HDL File  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RAM.v                    ;         ;
; ../SourceFiles/BRUSH/brush.v                ; yes             ; User Verilog HDL File        ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v                ;         ;
; ../SourceFiles/DEBOUNCER/button_debouncer.v ; yes             ; User Verilog HDL File        ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/DEBOUNCER/button_debouncer.v ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; aglobal201.inc                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/pll_altpll.v                             ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/pll_altpll.v                  ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_ccc1.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_ccc1.tdf           ;         ;
; db/altsyncram_1of1.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_1of1.tdf           ;         ;
; db/altsyncram_o9c1.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_o9c1.tdf           ;         ;
; lpm_divide.tdf                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                    ;         ;
; abs_divider.inc                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                   ;         ;
; sign_div_unsign.inc                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc               ;         ;
; db/lpm_divide_uim.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/lpm_divide_uim.tdf            ;         ;
; db/sign_div_unsign_mlh.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/sign_div_unsign_mlh.tdf       ;         ;
; db/alt_u_div_07f.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/alt_u_div_07f.tdf             ;         ;
; db/add_sub_7pc.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/add_sub_7pc.tdf               ;         ;
; db/add_sub_8pc.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/add_sub_8pc.tdf               ;         ;
; db/lpm_divide_k9m.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/lpm_divide_k9m.tdf            ;         ;
; db/sign_div_unsign_9kh.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/sign_div_unsign_9kh.tdf       ;         ;
; db/alt_u_div_64f.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/alt_u_div_64f.tdf             ;         ;
+---------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 729                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 675                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 253                                                                        ;
;     -- 3 input functions                    ; 169                                                                        ;
;     -- <=2 input functions                  ; 253                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 430                                                                        ;
;     -- arithmetic mode                      ; 245                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 289                                                                        ;
;     -- Dedicated logic registers            ; 289                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 28                                                                         ;
; Total memory bits                           ; 14834                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 322                                                                        ;
; Total fan-out                               ; 3373                                                                       ;
; Average fan-out                             ; 3.20                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top                                         ; 675 (17)            ; 289 (0)                   ; 14834       ; 0            ; 0       ; 0         ; 28   ; 0            ; |top                                                                                                                                                        ; top                  ; work         ;
;    |FIFO_top:FIFO|                           ; 49 (4)              ; 55 (4)                    ; 434         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO                                                                                                                                          ; FIFO_top             ; work         ;
;       |flip_flop_fifo:HPOS_FIFO|             ; 40 (40)             ; 33 (33)                   ; 217         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO                                                                                                                 ; flip_flop_fifo       ; work         ;
;          |altsyncram:data_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 217         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_o9c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 217         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_o9c1:auto_generated                                                            ; altsyncram_o9c1      ; work         ;
;       |flip_flop_fifo:RGB_FIFO|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO                                                                                                                  ; flip_flop_fifo       ; work         ;
;       |flip_flop_fifo:VPOS_FIFO|             ; 3 (3)               ; 18 (18)                   ; 217         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO                                                                                                                 ; flip_flop_fifo       ; work         ;
;          |altsyncram:data_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 217         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_ccc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 217         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated                                                            ; altsyncram_ccc1      ; work         ;
;    |RGBMemory_top:FrameBuffer|               ; 241 (0)             ; 71 (0)                    ; 14400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer                                                                                                                              ; RGBMemory_top        ; work         ;
;       |RGBmemcoderdecoderv2:FBCODEC|         ; 202 (105)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC                                                                                                 ; RGBmemcoderdecoderv2 ; work         ;
;          |lpm_divide:Div0|                   ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_uim:auto_generated|  ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                   ; lpm_divide_uim       ; work         ;
;                |sign_div_unsign_mlh:divider| ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh  ; work         ;
;                   |alt_u_div_07f:divider|    ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ; alt_u_div_07f        ; work         ;
;          |lpm_divide:Mod0|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_k9m:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m       ; work         ;
;                |sign_div_unsign_9kh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh  ; work         ;
;                   |alt_u_div_64f:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f        ; work         ;
;       |single_port_ram:B_MEMORY|             ; 27 (27)             ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY                                                                                                     ; single_port_ram      ; work         ;
;          |altsyncram:ramblock_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0                                                                           ; altsyncram           ; work         ;
;             |altsyncram_1of1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated                                            ; altsyncram_1of1      ; work         ;
;       |single_port_ram:G_MEMORY|             ; 6 (6)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY                                                                                                     ; single_port_ram      ; work         ;
;          |altsyncram:ramblock_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0                                                                           ; altsyncram           ; work         ;
;             |altsyncram_1of1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated                                            ; altsyncram_1of1      ; work         ;
;       |single_port_ram:R_MEMORY|             ; 6 (6)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY                                                                                                     ; single_port_ram      ; work         ;
;          |altsyncram:ramblock_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0                                                                           ; altsyncram           ; work         ;
;             |altsyncram_1of1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated                                            ; altsyncram_1of1      ; work         ;
;    |brush:Painting_Brush|                    ; 222 (222)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|brush:Painting_Brush                                                                                                                                   ; brush                ; work         ;
;    |button_debouncer:Debouncer|              ; 68 (68)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|button_debouncer:Debouncer                                                                                                                             ; button_debouncer     ; work         ;
;    |memsyncreset:memsyncreset|               ; 29 (29)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memsyncreset:memsyncreset                                                                                                                              ; memsyncreset         ; work         ;
;    |pll:pll|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll                                                                                                                                                ; pll                  ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll|altpll:altpll_component                                                                                                                        ; altpll               ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                              ; pll_altpll           ; work         ;
;    |vga:i_vga|                               ; 49 (49)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga:i_vga                                                                                                                                              ; vga                  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_o9c1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 31           ; 7            ; 31           ; 7            ; 217  ; None ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 31           ; 10           ; 31           ; 10           ; 310  ; None ;
; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 800          ; 6            ; 800          ; 6            ; 4800 ; None ;
; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 800          ; 6            ; 800          ; 6            ; 4800 ; None ;
; RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 800          ; 6            ; 800          ; 6            ; 4800 ; None ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|pll:pll    ; ../SourceFiles/PLL/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |top|memsyncreset:memsyncreset|stp ;
+--------+--------+--------+-------------------------+
; Name   ; stp.00 ; stp.10 ; stp.01                  ;
+--------+--------+--------+-------------------------+
; stp.00 ; 0      ; 0      ; 0                       ;
; stp.01 ; 1      ; 0      ; 1                       ;
; stp.10 ; 1      ; 1      ; 0                       ;
+--------+--------+--------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state ;
+-------------+-------------+-------------+-------------+-------------+---------------+
; Name        ; w_state.011 ; w_state.010 ; w_state.001 ; w_state.000 ; w_state.100   ;
+-------------+-------------+-------------+-------------+-------------+---------------+
; w_state.000 ; 0           ; 0           ; 0           ; 0           ; 0             ;
; w_state.001 ; 0           ; 0           ; 1           ; 1           ; 0             ;
; w_state.010 ; 0           ; 1           ; 0           ; 1           ; 0             ;
; w_state.011 ; 1           ; 0           ; 0           ; 1           ; 0             ;
; w_state.100 ; 0           ; 0           ; 0           ; 1           ; 1             ;
+-------------+-------------+-------------+-------------+-------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|brush:Painting_Brush|writestate                               ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; writestate.011 ; writestate.010 ; writestate.001 ; writestate.000 ;
+----------------+----------------+----------------+----------------+----------------+
; writestate.000 ; 0              ; 0              ; 0              ; 0              ;
; writestate.001 ; 0              ; 0              ; 1              ; 1              ;
; writestate.010 ; 0              ; 1              ; 0              ; 1              ;
; writestate.011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                           ;
+------------------------------------------------------------------+--------------------------------------------------------------+
; brush:Painting_Brush|brush_size[0]                               ; Stuck at GND due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|cnt[4]                     ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]    ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|cnt[4]                    ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]    ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|cnt[3]                     ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]    ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|cnt[3]                    ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]    ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|cnt[2]                     ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]    ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|cnt[2]                    ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]    ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|cnt[1]                     ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]    ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|cnt[1]                    ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]    ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|cnt[0]                     ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]    ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|cnt[0]                    ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]    ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|wr_ptr[0]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|wr_ptr[0]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|wr_ptr[1]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|wr_ptr[1]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|wr_ptr[2]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[2] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|wr_ptr[2]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[2] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|wr_ptr[3]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|wr_ptr[3]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|wr_ptr[4]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[4] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|wr_ptr[4]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[4] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|rd_ptr[0]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|rd_ptr[0]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|rd_ptr[1]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|rd_ptr[1]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|rd_ptr[2]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|rd_ptr[2]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|rd_ptr[3]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|rd_ptr[3]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3] ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|rd_ptr[4]                  ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[4] ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|rd_ptr[4]                 ; Merged with FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[4] ;
; memsyncreset:memsyncreset|stp.00                                 ; Lost fanout                                                  ;
; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state~7 ; Lost fanout                                                  ;
; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state~8 ; Lost fanout                                                  ;
; brush:Painting_Brush|writestate~6                                ; Lost fanout                                                  ;
; brush:Painting_Brush|writestate~7                                ; Lost fanout                                                  ;
; brush:Painting_Brush|writestate~8                                ; Lost fanout                                                  ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~30                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~44                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~52                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~36                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~60                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~50                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~42                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~34                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~58                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~40                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~48                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~32                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~56                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~38                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~46                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~54                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                     ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~31                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~51                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~43                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~35                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~59                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~45                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~53                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~37                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~61                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~41                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~49                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~33                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~57                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~39                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~47                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~55                    ; Stuck at VCC due to stuck port data_in                       ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[11..13] ; Lost fanout                                                  ;
; Total Number of Removed Registers = 102                          ;                                                              ;
+------------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 289   ;
; Number of registers using Synchronous Clear  ; 87    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 67    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 160   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; brush:Painting_Brush|cursor_ypos[7]    ; 5       ;
; brush:Painting_Brush|cursor_ypos[6]    ; 5       ;
; brush:Painting_Brush|cursor_ypos[5]    ; 5       ;
; brush:Painting_Brush|cursor_ypos[4]    ; 5       ;
; brush:Painting_Brush|cursor_xpos[8]    ; 4       ;
; brush:Painting_Brush|cursor_xpos[6]    ; 5       ;
; brush:Painting_Brush|brush_size[3]     ; 12      ;
; brush:Painting_Brush|brush_size[1]     ; 14      ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]  ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[11] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[12] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[13] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[14] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[15] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[16] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[17] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[18] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[19] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[20] ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[0]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[1]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[2]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[3]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[4]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[5]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[6]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[7]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[8]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[9]  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[10] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[11] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[12] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[13] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[14] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[15] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[16] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[17] ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0 ;
+--------------------------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                          ;
+------------------------------------------------------------+-------------------------------------------------------------------+------+
; Register Name                                              ; Megafunction                                                      ; Type ;
+------------------------------------------------------------+-------------------------------------------------------------------+------+
; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|q[0..5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|ramblock_rtl_0 ; RAM  ;
; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|q[0..5] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|ramblock_rtl_0 ; RAM  ;
; RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|q[0..5] ; RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|ramblock_rtl_0 ; RAM  ;
+------------------------------------------------------------+-------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_r[6]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|brush:Painting_Brush|cursor_xpos[9]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[1]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|button_debouncer:Debouncer|counter[3][0]                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|button_debouncer:Debouncer|counter[2][7]                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|button_debouncer:Debouncer|counter[0][3]                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|button_debouncer:Debouncer|counter[1][2]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[4]                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|brush:Painting_Brush|cursor_ypos[0]                                    ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[1]   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|brush:Painting_Brush|writecounter_y[9]                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|brush:Painting_Brush|rgb[2]                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|brush:Painting_Brush|writecounter_x[0]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|brush:Painting_Brush|cursor_xpos[8]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|brush:Painting_Brush|cursor_ypos[5]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|ramblock.raddr_a[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|brush:Painting_Brush|writestate                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|vga:i_vga|d_vpos[9]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|vpos_to_fb[8]                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|hpos_to_fb[7]                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top|brush:Painting_Brush|writestate                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_o9c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+------------------+--------+-----------------------------------------+
; Parameter Name   ; Value  ; Type                                    ;
+------------------+--------+-----------------------------------------+
; clk_mhz          ; 50     ; Signed Integer                          ;
; INITIAL          ; 111111 ; Unsigned Binary                         ;
; RAM_RESOLUTION_H ; 80     ; Signed Integer                          ;
; RESOLUTION_H     ; 640    ; Signed Integer                          ;
; RESOLUTION_V     ; 480    ; Signed Integer                          ;
; V_TOP            ; 10     ; Signed Integer                          ;
; V_SYNC           ; 2      ; Signed Integer                          ;
; V_BOTTOM         ; 33     ; Signed Integer                          ;
; H_FRONT          ; 16     ; Signed Integer                          ;
; H_SYNC           ; 96     ; Signed Integer                          ;
; H_BACK           ; 48     ; Signed Integer                          ;
; DATA_WIDTH       ; 6      ; Signed Integer                          ;
; RAMLENGTH        ; 800    ; Signed Integer                          ;
; CURSOR_SIZE      ; 4      ; Signed Integer                          ;
+------------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:i_vga ;
+---------------------+-------+--------------------------+
; Parameter Name      ; Value ; Type                     ;
+---------------------+-------+--------------------------+
; N_MIXER_PIPE_STAGES ; 0     ; Signed Integer           ;
; HPOS_WIDTH          ; 10    ; Signed Integer           ;
; VPOS_WIDTH          ; 10    ; Signed Integer           ;
; H_DISPLAY           ; 640   ; Signed Integer           ;
; H_FRONT             ; 16    ; Signed Integer           ;
; H_SYNC              ; 96    ; Signed Integer           ;
; H_BACK              ; 48    ; Signed Integer           ;
; V_DISPLAY           ; 480   ; Signed Integer           ;
; V_BOTTOM            ; 33    ; Signed Integer           ;
; V_SYNC              ; 2     ; Signed Integer           ;
; V_TOP               ; 10    ; Signed Integer           ;
; H_SYNC_START        ; 656   ; Signed Integer           ;
; H_SYNC_END          ; 751   ; Signed Integer           ;
; H_MAX               ; 799   ; Signed Integer           ;
; V_SYNC_START        ; 513   ; Signed Integer           ;
; V_SYNC_END          ; 514   ; Signed Integer           ;
; V_MAX               ; 524   ; Signed Integer           ;
+---------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:Debouncer ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DEBOUNCE_TIMER ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: brush:Painting_Brush ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; SLOWNESS        ; 16    ; Signed Integer                          ;
; RESOLUTION_H    ; 640   ; Signed Integer                          ;
; RESOLUTION_V    ; 480   ; Signed Integer                          ;
; HPOS_WIDTH      ; 10    ; Signed Integer                          ;
; VPOS_WIDTH      ; 10    ; Signed Integer                          ;
; BRUSH_COLOR     ; 101   ; Unsigned Binary                         ;
; BRUSH_BASE_SIZE ; 10    ; Signed Integer                          ;
; BRUSH_MAX_SIZE  ; 30    ; Signed Integer                          ;
; INIT_XPOS       ; 320   ; Signed Integer                          ;
; INIT_YPOS       ; 240   ; Signed Integer                          ;
; SIZE_WIDTH      ; 5     ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_top:FIFO ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; RESOLUTION_H   ; 1280  ; Signed Integer                    ;
; RESOLUTION_V   ; 960   ; Signed Integer                    ;
; V_BOTTOM       ; 1     ; Signed Integer                    ;
; V_SYNC         ; 3     ; Signed Integer                    ;
; V_TOP          ; 30    ; Signed Integer                    ;
; H_FRONT        ; 80    ; Signed Integer                    ;
; H_SYNC         ; 136   ; Signed Integer                    ;
; H_BACK         ; 216   ; Signed Integer                    ;
; HPOS_WIDTH     ; 10    ; Signed Integer                    ;
; VPOS_WIDTH     ; 10    ; Signed Integer                    ;
; FIFODEPTH      ; 31    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                             ;
; depth          ; 31    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                             ;
; depth          ; 31    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 3     ; Signed Integer                                            ;
; depth          ; 31    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; RAMLENGTH      ; 800   ; Signed Integer                                ;
; DATA_WIDTH     ; 6     ; Signed Integer                                ;
; V_BOTTOM       ; 1     ; Signed Integer                                ;
; V_SYNC         ; 3     ; Signed Integer                                ;
; V_TOP          ; 30    ; Signed Integer                                ;
; H_FRONT        ; 80    ; Signed Integer                                ;
; H_SYNC         ; 136   ; Signed Integer                                ;
; H_BACK         ; 216   ; Signed Integer                                ;
; RESOLUTION_H   ; 640   ; Signed Integer                                ;
; RESOLUTION_V   ; 480   ; Signed Integer                                ;
; X_WIRE_WIDTH   ; 10    ; Signed Integer                                ;
; Y_WIRE_WIDTH   ; 10    ; Signed Integer                                ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; RESOLUTION_H   ; 640   ; Signed Integer                                                             ;
; MEMORY_H       ; 80    ; Signed Integer                                                             ;
; DATA_WIDTH     ; 6     ; Signed Integer                                                             ;
; X_WIDTH        ; 10    ; Signed Integer                                                             ;
; Y_WIDTH        ; 10    ; Signed Integer                                                             ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; RAMLENGTH      ; 800   ; Signed Integer                                                         ;
; DATA_WIDTH     ; 6     ; Signed Integer                                                         ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; RAMLENGTH      ; 800   ; Signed Integer                                                         ;
; DATA_WIDTH     ; 6     ; Signed Integer                                                         ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; RAMLENGTH      ; 800   ; Signed Integer                                                         ;
; DATA_WIDTH     ; 6     ; Signed Integer                                                         ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memsyncreset:memsyncreset ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                ;
; RAMLENGTH      ; 800   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 10                   ; Untyped                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                           ;
; NUMWORDS_A                         ; 31                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 10                   ; Untyped                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                           ;
; NUMWORDS_B                         ; 31                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ccc1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 6                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 800                  ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 6                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 800                  ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1of1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 6                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 800                  ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 6                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 800                  ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1of1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 6                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 800                  ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 6                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 800                  ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1of1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 7                    ; Untyped                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                           ;
; NUMWORDS_A                         ; 31                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 7                    ; Untyped                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                           ;
; NUMWORDS_B                         ; 31                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_o9c1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                            ;
; Entity Instance                           ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 10                                                                           ;
;     -- NUMWORDS_A                         ; 31                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 10                                                                           ;
;     -- NUMWORDS_B                         ; 31                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 6                                                                            ;
;     -- NUMWORDS_A                         ; 800                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 6                                                                            ;
;     -- NUMWORDS_B                         ; 800                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 6                                                                            ;
;     -- NUMWORDS_A                         ; 800                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 6                                                                            ;
;     -- NUMWORDS_B                         ; 800                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|altsyncram:ramblock_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 6                                                                            ;
;     -- NUMWORDS_A                         ; 800                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 6                                                                            ;
;     -- NUMWORDS_B                         ; 800                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 7                                                                            ;
;     -- NUMWORDS_A                         ; 31                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 7                                                                            ;
;     -- NUMWORDS_B                         ; 31                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBMemory_top:FrameBuffer"                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetcnt ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:Debouncer"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; BTN_NEGEDGE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 289                         ;
;     CLR               ; 5                           ;
;     ENA               ; 62                          ;
;     ENA CLR           ; 62                          ;
;     ENA SCLR          ; 14                          ;
;     ENA SCLR SLD      ; 22                          ;
;     SCLR              ; 51                          ;
;     plain             ; 73                          ;
; cycloneiii_lcell_comb ; 676                         ;
;     arith             ; 245                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 103                         ;
;     normal            ; 431                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 253                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 17.70                       ;
; Average LUT depth     ; 5.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Aug 18 16:47:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA-FRAMEBUFFER -c VGA-FRAMEBUFFER
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/fifo/fifo_top.v
    Info (12023): Found entity 1: FIFO_top File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/FIFO_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/mem/rgbmemory_top.v
    Info (12023): Found entity 1: RGBMemory_top File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/mem/rgbmemcodec2.v
    Info (12023): Found entity 1: RGBmemcoderdecoderv2 File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/pll/pll.v
    Info (12023): Found entity 1: pll File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/PLL/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/rom/rom_top.v
    Info (12023): Found entity 1: ROM_top File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/ROM/ROM_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/top/vga.v
    Info (12023): Found entity 1: vga File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/top/top.v
    Info (12023): Found entity 1: top File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/top/memsyncreset.v
    Info (12023): Found entity 1: memsyncreset File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/memsyncreset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/fifo/fifo.v
    Info (12023): Found entity 1: flip_flop_fifo File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/mem/ram.v
    Info (12023): Found entity 1: single_port_ram File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/brush/brush.v
    Info (12023): Found entity 1: brush File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/callo/documents/github/vga-framebuffer/sourcefiles/debouncer/button_debouncer.v
    Info (12023): Found entity 1: button_debouncer File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/DEBOUNCER/button_debouncer.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(50): object "ROMready" assigned a value but never read File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 50
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 65
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/PLL/pll.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/PLL/pll.v Line: 100
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/PLL/pll.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga" for hierarchy "vga:i_vga" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 93
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:Debouncer" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 103
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(33): truncated value with size 32 to match size of target (11) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/DEBOUNCER/button_debouncer.v Line: 33
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(36): truncated value with size 32 to match size of target (11) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/DEBOUNCER/button_debouncer.v Line: 36
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(39): truncated value with size 32 to match size of target (11) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/DEBOUNCER/button_debouncer.v Line: 39
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(42): truncated value with size 32 to match size of target (11) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/DEBOUNCER/button_debouncer.v Line: 42
Info (12128): Elaborating entity "brush" for hierarchy "brush:Painting_Brush" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 129
Warning (10230): Verilog HDL assignment warning at brush.v(45): truncated value with size 32 to match size of target (17) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 45
Warning (10230): Verilog HDL assignment warning at brush.v(51): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 51
Warning (10230): Verilog HDL assignment warning at brush.v(52): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 52
Warning (10230): Verilog HDL assignment warning at brush.v(55): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 55
Warning (10230): Verilog HDL assignment warning at brush.v(56): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 56
Warning (10230): Verilog HDL assignment warning at brush.v(58): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 58
Warning (10230): Verilog HDL assignment warning at brush.v(59): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 59
Warning (10230): Verilog HDL assignment warning at brush.v(67): truncated value with size 32 to match size of target (5) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 67
Warning (10230): Verilog HDL assignment warning at brush.v(69): truncated value with size 32 to match size of target (5) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 69
Warning (10230): Verilog HDL assignment warning at brush.v(70): truncated value with size 32 to match size of target (5) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 70
Warning (10230): Verilog HDL assignment warning at brush.v(125): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 125
Warning (10230): Verilog HDL assignment warning at brush.v(130): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 130
Info (12128): Elaborating entity "FIFO_top" for hierarchy "FIFO_top:FIFO" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 191
Warning (10230): Verilog HDL assignment warning at FIFO_top.v(86): truncated value with size 32 to match size of target (3) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/FIFO_top.v Line: 86
Info (12128): Elaborating entity "flip_flop_fifo" for hierarchy "FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/FIFO_top.v Line: 48
Warning (10230): Verilog HDL assignment warning at fifo.v(47): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 47
Warning (10230): Verilog HDL assignment warning at fifo.v(61): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 61
Warning (10230): Verilog HDL assignment warning at fifo.v(63): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 63
Info (12128): Elaborating entity "flip_flop_fifo" for hierarchy "FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/FIFO_top.v Line: 82
Warning (10230): Verilog HDL assignment warning at fifo.v(47): truncated value with size 32 to match size of target (3) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 47
Warning (10230): Verilog HDL assignment warning at fifo.v(61): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 61
Warning (10230): Verilog HDL assignment warning at fifo.v(63): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 63
Info (12128): Elaborating entity "RGBMemory_top" for hierarchy "RGBMemory_top:FrameBuffer" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 216
Info (12128): Elaborating entity "RGBmemcoderdecoderv2" for hierarchy "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v Line: 60
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(63): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 63
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(65): truncated value with size 32 to match size of target (3) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 65
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(70): truncated value with size 32 to match size of target (10) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 70
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(85): truncated value with size 32 to match size of target (3) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 85
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(146): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 146
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(147): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 147
Warning (10230): Verilog HDL assignment warning at RGBmemcodec2.v(148): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 148
Info (12128): Elaborating entity "single_port_ram" for hierarchy "RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at RAM.v(29): truncated value with size 32 to match size of target (1) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RAM.v Line: 29
Info (12128): Elaborating entity "memsyncreset" for hierarchy "memsyncreset:memsyncreset" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 229
Warning (10230): Verilog HDL assignment warning at memsyncreset.v(27): truncated value with size 32 to match size of target (11) File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/memsyncreset.v Line: 27
Warning (276020): Inferred RAM node "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|ramblock_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|ramblock_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|ramblock_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data" is uninferred due to inappropriate RAM size File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/FIFO/fifo.v Line: 25
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 31
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 31
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|ramblock_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|ramblock_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY|ramblock_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 31
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 31
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Div0" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Mod0" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 85
Info (12130): Elaborated megafunction instantiation "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "31"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "31"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccc1.tdf
    Info (12023): Found entity 1: altsyncram_ccc1 File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_ccc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0"
Info (12133): Instantiated megafunction "RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "800"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1of1.tdf
    Info (12023): Found entity 1: altsyncram_1of1 File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_1of1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "31"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "31"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9c1.tdf
    Info (12023): Found entity 1: altsyncram_o9c1 File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_o9c1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 70
Info (12133): Instantiated megafunction "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Div0" with the following parameter: File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/alt_u_div_07f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 85
Info (12133): Instantiated megafunction "RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|lpm_divide:Mod0" with the following parameter: File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBmemcodec2.v Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/alt_u_div_64f.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_ccc1.tdf Line: 38
        Warning (14320): Synthesized away node "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a1" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_ccc1.tdf Line: 66
        Warning (14320): Synthesized away node "FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a2" File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/Project/db/altsyncram_ccc1.tdf Line: 94
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/BRUSH/brush.v Line: 69
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "abcdefgh[0]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[1]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[2]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[3]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[4]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[5]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[6]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "abcdefgh[7]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 28
    Warning (13410): Pin "digit[0]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 29
    Warning (13410): Pin "digit[1]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 29
    Warning (13410): Pin "digit[2]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 29
    Warning (13410): Pin "digit[3]" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 29
    Warning (13410): Pin "buzzer" is stuck at VCC File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 827 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 766 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Thu Aug 18 16:47:10 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


