// Seed: 1382987662
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  wor id_7;
  assign id_4 = id_4;
  id_8 :
  assert property (@(posedge 1) 1 !== 1 < id_3) for (id_8 = id_1; 1; id_4 = 1);
  assign id_4 = 1;
  assign id_4 = id_7 && id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3
);
  assign id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
  always_ff @(id_5);
endmodule
