\hypertarget{group___f_l_e_x_i_o___peripheral___access___layer}{}\section{F\+L\+E\+X\+IO Peripheral Access Layer}
\label{group___f_l_e_x_i_o___peripheral___access___layer}\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_l_e_x_i_o___register___masks}{F\+L\+E\+X\+I\+O Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_f_l_e_x_i_o___type}{F\+L\+E\+X\+I\+O\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+SE}}~(0x4005\+F000u)
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}{F\+L\+E\+X\+IO}}~((\mbox{\hyperlink{struct_f_l_e_x_i_o___type}{F\+L\+E\+X\+I\+O\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga094d4c6da7bfc87ccf5ce63b4fa7e9ab}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga8dc3fff3fb50fd2fd9d2e879ead9c59d}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}{F\+L\+E\+X\+IO}} \}
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gad1413d220005bcc97717e98dd6dbb518}{F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f}{U\+A\+R\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO@{FLEXIO}}
\index{FLEXIO@{FLEXIO}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\subsubsection{\texorpdfstring{FLEXIO}{FLEXIO}}
{\footnotesize\ttfamily \#define F\+L\+E\+X\+IO~((\mbox{\hyperlink{struct_f_l_e_x_i_o___type}{F\+L\+E\+X\+I\+O\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+SE}})}

Peripheral F\+L\+E\+X\+IO base pointer \mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_BASE@{FLEXIO\_BASE}}
\index{FLEXIO\_BASE@{FLEXIO\_BASE}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\subsubsection{\texorpdfstring{FLEXIO\_BASE}{FLEXIO\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+SE~(0x4005\+F000u)}

Peripheral F\+L\+E\+X\+IO base address \mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga094d4c6da7bfc87ccf5ce63b4fa7e9ab}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga094d4c6da7bfc87ccf5ce63b4fa7e9ab}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_BASE\_ADDRS@{FLEXIO\_BASE\_ADDRS}}
\index{FLEXIO\_BASE\_ADDRS@{FLEXIO\_BASE\_ADDRS}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\subsubsection{\texorpdfstring{FLEXIO\_BASE\_ADDRS}{FLEXIO\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+SE}} \}}

Array initializer of F\+L\+E\+X\+IO peripheral base addresses \mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga8dc3fff3fb50fd2fd9d2e879ead9c59d}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga8dc3fff3fb50fd2fd9d2e879ead9c59d}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_BASE\_PTRS@{FLEXIO\_BASE\_PTRS}}
\index{FLEXIO\_BASE\_PTRS@{FLEXIO\_BASE\_PTRS}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\subsubsection{\texorpdfstring{FLEXIO\_BASE\_PTRS}{FLEXIO\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define F\+L\+E\+X\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}{F\+L\+E\+X\+IO}} \}}

Array initializer of F\+L\+E\+X\+IO peripheral base pointers \mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_gad1413d220005bcc97717e98dd6dbb518}\label{group___f_l_e_x_i_o___peripheral___access___layer_gad1413d220005bcc97717e98dd6dbb518}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_IRQS@{FLEXIO\_IRQS}}
\index{FLEXIO\_IRQS@{FLEXIO\_IRQS}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\subsubsection{\texorpdfstring{FLEXIO\_IRQS}{FLEXIO\_IRQS}}
{\footnotesize\ttfamily \#define F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f}{U\+A\+R\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the F\+L\+E\+X\+IO peripheral type 