<!-- vim: set ai sw=1 ts=1 sta et: -->
<models xmlns:xi="http://www.w3.org/2001/XInclude">
 <model name="NO_DRAM">
  <input_ports>
   <port                name="A" />
  </input_ports>
  <output_ports/>
 </model>
 <model name="DPRAM128">
  <input_ports>
   <port is_clock="1"   name="CLK"  />
   <port clock="CLK"    name="WE"  combinational_sink_ports="O6" />
   <port clock="CLK"    name="DI1" combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA"  combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA7" combinational_sink_ports="O6" />

   <port                name="A"   combinational_sink_ports="O6" />
  </input_ports>
  <output_ports>
   <port                name="O6" />
  </output_ports>
 </model>
 <model name="SPRAM128">
  <input_ports>
   <port is_clock="1"   name="CLK"  />
   <port clock="CLK"    name="WE"  combinational_sink_ports="O6" />
   <port clock="CLK"    name="DI1" combinational_sink_ports="O6" />
   <port clock="CLK"    name="A"   combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA7" combinational_sink_ports="O6" />
  </input_ports>
  <output_ports>
   <port                name="O6" />
  </output_ports>
 </model>
 <model name="DPRAM64">
  <input_ports>
   <port is_clock="1"   name="CLK"  />
   <port clock="CLK"    name="WE"  combinational_sink_ports="O6" />
   <port clock="CLK"    name="DI1" combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA"  combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA7" combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA8" combinational_sink_ports="O6" />

   <port                name="A"   combinational_sink_ports="O6" />
  </input_ports>
  <output_ports>
   <port                name="O6" />
  </output_ports>
 </model>
 <model name="SPRAM64">
  <input_ports>
   <port is_clock="1"   name="CLK"  />
   <port clock="CLK"    name="WE"  combinational_sink_ports="O6" />
   <port clock="CLK"    name="DI1" combinational_sink_ports="O6" />
   <port clock="CLK"    name="A"   combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA7" combinational_sink_ports="O6" />
   <port clock="CLK"    name="WA8" combinational_sink_ports="O6" />
  </input_ports>
  <output_ports>
   <port                name="O6" />
  </output_ports>
 </model>
 <model name="DPRAM32">
  <input_ports>
   <port is_clock="1"   name="CLK"  />
   <port clock="CLK"    name="WE"  combinational_sink_ports="O6 O5" />
   <port clock="CLK"    name="DI1" combinational_sink_ports="O6" />
   <port clock="CLK"    name="DI2" combinational_sink_ports="O5" />
   <port clock="CLK"    name="WA"  combinational_sink_ports="O6 O5" />

   <port                name="A"   combinational_sink_ports="O6 O5" />
  </input_ports>
  <output_ports>
   <port                name="O6" />
   <port                name="O5" />
  </output_ports>
 </model>
 <model name="SPRAM32">
  <input_ports>
   <port is_clock="1"   name="CLK"  />
   <port clock="CLK"    name="WE"  combinational_sink_ports="O6 O5" />
   <port clock="CLK"    name="DI1" combinational_sink_ports="O6" />
   <port clock="CLK"    name="DI2" combinational_sink_ports="O5" />
   <port clock="CLK"    name="A"   combinational_sink_ports="O6 O5" />
  </input_ports>
  <output_ports>
   <port                name="O6" />
   <port                name="O5" />
  </output_ports>
 </model>
</models>
