{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:00:29 2020 " "Info: Processing started: Fri Nov 27 15:00:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dot_matrix4 -c dot_matrix4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dot_matrix4 -c dot_matrix4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dot_matrix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix4 " "Info: Found entity 1: dot_matrix4" {  } { { "dot_matrix4.v" "" { Text "D:/zsy/dot_ma4/dot_matrix4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_1hz " "Info: Found entity 1: divi_1hz" {  } { { "divi_hz.v" "" { Text "D:/zsy/dot_ma4/divi_hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_ma4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dot_ma4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dot_ma4 " "Info: Found entity 1: dot_ma4" {  } { { "dot_ma4.bdf" "" { Schematic "D:/zsy/dot_ma4/dot_ma4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_500hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_500hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_500hz " "Info: Found entity 1: divi_500hz" {  } { { "divi_500hz.v" "" { Text "D:/zsy/dot_ma4/divi_500hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dot_ma4 " "Info: Elaborating entity \"dot_ma4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_matrix4 dot_matrix4:inst2 " "Info: Elaborating entity \"dot_matrix4\" for hierarchy \"dot_matrix4:inst2\"" {  } { { "dot_ma4.bdf" "inst2" { Schematic "D:/zsy/dot_ma4/dot_ma4.bdf" { { 24 352 480 120 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dot_matrix4.v(19) " "Warning (10230): Verilog HDL assignment warning at dot_matrix4.v(19): truncated value with size 32 to match size of target (4)" {  } { { "dot_matrix4.v" "" { Text "D:/zsy/dot_ma4/dot_matrix4.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi_500hz divi_500hz:inst1 " "Info: Elaborating entity \"divi_500hz\" for hierarchy \"divi_500hz:inst1\"" {  } { { "dot_ma4.bdf" "inst1" { Schematic "D:/zsy/dot_ma4/dot_ma4.bdf" { { -64 184 304 32 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi_1hz divi_1hz:inst " "Info: Elaborating entity \"divi_1hz\" for hierarchy \"divi_1hz:inst\"" {  } { { "dot_ma4.bdf" "inst" { Schematic "D:/zsy/dot_ma4/dot_ma4.bdf" { { 40 192 288 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dot_matrix4:inst2\|next_state~5 " "Info: Register \"dot_matrix4:inst2\|next_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dot_matrix4:inst2\|next_state~6 " "Info: Register \"dot_matrix4:inst2\|next_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dot_matrix4:inst2\|next_state~7 " "Info: Register \"dot_matrix4:inst2\|next_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dot_matrix4:inst2\|current_state~10 " "Info: Register \"dot_matrix4:inst2\|current_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dot_matrix4:inst2\|current_state~11 " "Info: Register \"dot_matrix4:inst2\|current_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dot_matrix4:inst2\|current_state~12 " "Info: Register \"dot_matrix4:inst2\|current_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Info: Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Info: Implemented 194 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:00:30 2020 " "Info: Processing ended: Fri Nov 27 15:00:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
