$date
	Mon Jul 24 21:38:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! D $end
$var wire 1 " B $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 1 " B $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ' t3 $end
$var wire 1 ( t2 $end
$var wire 1 ) t1 $end
$var wire 1 ! D $end
$scope module c1 $end
$var wire 1 ( B $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ) d $end
$upscope $end
$scope module c2 $end
$var wire 1 ' B $end
$var wire 1 ) a $end
$var wire 1 % b $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1&
#10
1"
1!
1'
0&
1%
#15
1&
#20
0'
1)
1(
0&
0%
1$
#25
1&
#30
0!
0&
1%
#35
1&
#40
0"
1!
0(
0&
0%
0$
1#
#45
1&
#50
0!
0&
1%
#55
1&
#60
0)
0&
0%
1$
#65
1&
#70
1"
1!
1'
0&
1%
#75
1&
#80
0&
