

================================================================
== Vivado HLS Report for 'sinGen'
================================================================
* Date:           Mon Sep 03 14:23:43 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        SineGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16921|  17433|  16922|  17434|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  12288|  12800| 96 ~ 100 |          -|          -|   128|    no    |
        |- Loop 2  |   3840|   3840|        30|          -|          -|   128|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 72
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond)
	38  / (exitcond)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	19  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / (!exitcond_i)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	43  / true
* FSM state operations: 

 <State 1>: 7.28ns
ST_1: binOffset_read [1/1] 1.00ns
:6  %binOffset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %binOffset) nounwind

ST_1: amp_read [1/1] 1.00ns
:7  %amp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %amp) nounwind

ST_1: cycle_read [1/1] 1.00ns
:8  %cycle_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cycle) nounwind

ST_1: rawI [1/1] 0.00ns
:9  %rawI = alloca [128 x float], align 16

ST_1: rawQ [1/1] 0.00ns
:10  %rawQ = alloca [128 x float], align 16

ST_1: cycle5 [1/1] 0.00ns
:18  %cycle5 = zext i32 %cycle_read to i64

ST_1: tmp [6/6] 6.28ns
:19  %tmp = sitofp i64 %cycle5 to double


 <State 2>: 6.28ns
ST_2: tmp [5/6] 6.28ns
:19  %tmp = sitofp i64 %cycle5 to double


 <State 3>: 6.28ns
ST_3: tmp [4/6] 6.28ns
:19  %tmp = sitofp i64 %cycle5 to double


 <State 4>: 6.28ns
ST_4: tmp [3/6] 6.28ns
:19  %tmp = sitofp i64 %cycle5 to double


 <State 5>: 6.28ns
ST_5: tmp [2/6] 6.28ns
:19  %tmp = sitofp i64 %cycle5 to double


 <State 6>: 6.28ns
ST_6: tmp [1/6] 6.28ns
:19  %tmp = sitofp i64 %cycle5 to double


 <State 7>: 7.79ns
ST_7: tmp_1 [6/6] 7.79ns
:20  %tmp_1 = fmul double %tmp, 3.140000e+00


 <State 8>: 7.79ns
ST_8: tmp_1 [5/6] 7.79ns
:20  %tmp_1 = fmul double %tmp, 3.140000e+00


 <State 9>: 7.79ns
ST_9: tmp_1 [4/6] 7.79ns
:20  %tmp_1 = fmul double %tmp, 3.140000e+00


 <State 10>: 7.79ns
ST_10: tmp_1 [3/6] 7.79ns
:20  %tmp_1 = fmul double %tmp, 3.140000e+00


 <State 11>: 7.79ns
ST_11: tmp_1 [2/6] 7.79ns
:20  %tmp_1 = fmul double %tmp, 3.140000e+00


 <State 12>: 7.79ns
ST_12: tmp_1 [1/6] 7.79ns
:20  %tmp_1 = fmul double %tmp, 3.140000e+00


 <State 13>: 7.79ns
ST_13: tmp_2 [6/6] 7.79ns
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03


 <State 14>: 7.79ns
ST_14: tmp_2 [5/6] 7.79ns
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03


 <State 15>: 7.79ns
ST_15: tmp_2 [4/6] 7.79ns
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03


 <State 16>: 7.79ns
ST_16: tmp_2 [3/6] 7.79ns
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03


 <State 17>: 7.79ns
ST_17: tmp_2 [2/6] 7.79ns
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03


 <State 18>: 7.79ns
ST_18: stg_96 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Fs) nounwind, !map !7

ST_18: stg_97 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cycle) nounwind, !map !13

ST_18: stg_98 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %amp) nounwind, !map !17

ST_18: stg_99 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %binOffset) nounwind, !map !21

ST_18: stg_100 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outIQ) nounwind, !map !25

ST_18: stg_101 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @sinGen_str) nounwind

ST_18: stg_102 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_18: stg_103 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %outIQ, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_18: stg_104 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %outIQ, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_18: stg_105 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %amp, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_18: stg_106 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %binOffset, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_18: stg_107 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %cycle, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_18: stg_108 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %Fs, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_18: tmp_2 [1/6] 7.79ns
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

ST_18: stg_110 [1/1] 1.57ns
:22  br label %1


 <State 19>: 6.41ns
ST_19: idx [1/1] 0.00ns
:0  %idx = phi i8 [ 0, %0 ], [ %idx_1, %2 ]

ST_19: idx_cast4 [1/1] 0.00ns
:1  %idx_cast4 = zext i8 %idx to i32

ST_19: exitcond [1/1] 2.00ns
:2  %exitcond = icmp eq i8 %idx, -128

ST_19: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_19: idx_1 [1/1] 1.72ns
:4  %idx_1 = add i8 %idx, 1

ST_19: stg_116 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_19: tmp_3 [6/6] 6.28ns
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

ST_19: amp6 [1/1] 0.00ns
:2  %amp6 = zext i32 %amp_read to i64

ST_19: tmp_i [6/6] 6.41ns
:3  %tmp_i = sitofp i64 %amp6 to float

ST_19: binOffset7 [1/1] 0.00ns
:4  %binOffset7 = zext i32 %binOffset_read to i64

ST_19: tmp_i_41 [6/6] 6.41ns
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float


 <State 20>: 6.28ns
ST_20: tmp_3 [5/6] 6.28ns
:0  %tmp_3 = sitofp i32 %idx_cast4 to double


 <State 21>: 6.28ns
ST_21: tmp_3 [4/6] 6.28ns
:0  %tmp_3 = sitofp i32 %idx_cast4 to double


 <State 22>: 6.28ns
ST_22: tmp_3 [3/6] 6.28ns
:0  %tmp_3 = sitofp i32 %idx_cast4 to double


 <State 23>: 6.28ns
ST_23: tmp_3 [2/6] 6.28ns
:0  %tmp_3 = sitofp i32 %idx_cast4 to double


 <State 24>: 6.28ns
ST_24: tmp_3 [1/6] 6.28ns
:0  %tmp_3 = sitofp i32 %idx_cast4 to double


 <State 25>: 7.79ns
ST_25: tmp_4 [6/6] 7.79ns
:1  %tmp_4 = fmul double %tmp_2, %tmp_3


 <State 26>: 7.79ns
ST_26: tmp_4 [5/6] 7.79ns
:1  %tmp_4 = fmul double %tmp_2, %tmp_3


 <State 27>: 7.79ns
ST_27: tmp_4 [4/6] 7.79ns
:1  %tmp_4 = fmul double %tmp_2, %tmp_3


 <State 28>: 7.79ns
ST_28: tmp_4 [3/6] 7.79ns
:1  %tmp_4 = fmul double %tmp_2, %tmp_3


 <State 29>: 7.79ns
ST_29: tmp_4 [2/6] 7.79ns
:1  %tmp_4 = fmul double %tmp_2, %tmp_3


 <State 30>: 7.79ns
ST_30: tmp_4 [1/6] 7.79ns
:1  %tmp_4 = fmul double %tmp_2, %tmp_3


 <State 31>: 6.50ns
ST_31: t_in_assign [1/1] 6.50ns
:2  %t_in_assign = fptrunc double %tmp_4 to float


 <State 32>: 4.40ns
ST_32: tmp_i_i [2/2] 4.40ns
:3  %tmp_i_i = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext false) nounwind

ST_32: tmp_i_i1 [2/2] 4.40ns
:8  %tmp_i_i1 = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext true) nounwind


 <State 33>: 4.11ns
ST_33: tmp_i_i [1/2] 4.11ns
:3  %tmp_i_i = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext false) nounwind

ST_33: tmp_i_i1 [1/2] 4.11ns
:8  %tmp_i_i1 = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext true) nounwind


 <State 34>: 5.70ns
ST_34: tmp_7 [4/4] 5.70ns
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

ST_34: tmp_s [4/4] 5.70ns
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00


 <State 35>: 5.70ns
ST_35: tmp_7 [3/4] 5.70ns
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

ST_35: tmp_s [3/4] 5.70ns
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00


 <State 36>: 5.70ns
ST_36: tmp_7 [2/4] 5.70ns
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

ST_36: tmp_s [2/4] 5.70ns
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00


 <State 37>: 8.41ns
ST_37: tmp_7 [1/4] 5.70ns
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

ST_37: tmp_8 [1/1] 0.00ns
:5  %tmp_8 = zext i8 %idx to i64

ST_37: rawI_addr [1/1] 0.00ns
:6  %rawI_addr = getelementptr inbounds [128 x float]* %rawI, i64 0, i64 %tmp_8

ST_37: stg_147 [1/1] 2.71ns
:7  store float %tmp_7, float* %rawI_addr, align 4

ST_37: tmp_s [1/4] 5.70ns
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00

ST_37: rawQ_addr [1/1] 0.00ns
:10  %rawQ_addr = getelementptr inbounds [128 x float]* %rawQ, i64 0, i64 %tmp_8

ST_37: stg_150 [1/1] 2.71ns
:11  store float %tmp_s, float* %rawQ_addr, align 4

ST_37: stg_151 [1/1] 0.00ns
:12  br label %1


 <State 38>: 6.41ns
ST_38: tmp_i [5/6] 6.41ns
:3  %tmp_i = sitofp i64 %amp6 to float

ST_38: tmp_i_41 [5/6] 6.41ns
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float


 <State 39>: 6.41ns
ST_39: tmp_i [4/6] 6.41ns
:3  %tmp_i = sitofp i64 %amp6 to float

ST_39: tmp_i_41 [4/6] 6.41ns
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float


 <State 40>: 6.41ns
ST_40: tmp_i [3/6] 6.41ns
:3  %tmp_i = sitofp i64 %amp6 to float

ST_40: tmp_i_41 [3/6] 6.41ns
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float


 <State 41>: 6.41ns
ST_41: maxI [2/2] 0.00ns
:0  %maxI = call fastcc float @sinGen_max([128 x float]* %rawI) nounwind

ST_41: maxQ [2/2] 0.00ns
:1  %maxQ = call fastcc float @sinGen_max([128 x float]* %rawQ) nounwind

ST_41: tmp_i [2/6] 6.41ns
:3  %tmp_i = sitofp i64 %amp6 to float

ST_41: tmp_i_41 [2/6] 6.41ns
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float


 <State 42>: 6.41ns
ST_42: maxI [1/2] 0.00ns
:0  %maxI = call fastcc float @sinGen_max([128 x float]* %rawI) nounwind

ST_42: maxQ [1/2] 0.00ns
:1  %maxQ = call fastcc float @sinGen_max([128 x float]* %rawQ) nounwind

ST_42: tmp_i [1/6] 6.41ns
:3  %tmp_i = sitofp i64 %amp6 to float

ST_42: tmp_i_41 [1/6] 6.41ns
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

ST_42: stg_166 [1/1] 1.57ns
:6  br label %4


 <State 43>: 2.71ns
ST_43: i_i [1/1] 0.00ns
:0  %i_i = phi i8 [ 0, %3 ], [ %i, %_ifconv.i ]

ST_43: exitcond_i [1/1] 2.00ns
:1  %exitcond_i = icmp eq i8 %i_i, -128

ST_43: empty_42 [1/1] 0.00ns
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_43: i [1/1] 1.72ns
:3  %i = add i8 %i_i, 1

ST_43: stg_171 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %IQGen.exit, label %_ifconv.i

ST_43: tmp_59_i [1/1] 0.00ns
_ifconv.i:0  %tmp_59_i = zext i8 %i_i to i64

ST_43: rawI_addr_1 [1/1] 0.00ns
_ifconv.i:1  %rawI_addr_1 = getelementptr [128 x float]* %rawI, i64 0, i64 %tmp_59_i

ST_43: rawI_load [2/2] 2.71ns
_ifconv.i:2  %rawI_load = load float* %rawI_addr_1, align 4

ST_43: rawQ_addr_1 [1/1] 0.00ns
_ifconv.i:30  %rawQ_addr_1 = getelementptr [128 x float]* %rawQ, i64 0, i64 %tmp_59_i

ST_43: rawQ_load [2/2] 2.71ns
_ifconv.i:31  %rawQ_load = load float* %rawQ_addr_1, align 4

ST_43: stg_177 [1/1] 0.00ns
IQGen.exit:0  ret void


 <State 44>: 2.71ns
ST_44: rawI_load [1/2] 2.71ns
_ifconv.i:2  %rawI_load = load float* %rawI_addr_1, align 4

ST_44: rawQ_load [1/2] 2.71ns
_ifconv.i:31  %rawQ_load = load float* %rawQ_addr_1, align 4


 <State 45>: 6.08ns
ST_45: tmp_60_i [16/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_45: tmp_65_i [16/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 46>: 6.08ns
ST_46: tmp_60_i [15/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_46: tmp_65_i [15/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 47>: 6.08ns
ST_47: tmp_60_i [14/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_47: tmp_65_i [14/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 48>: 6.08ns
ST_48: tmp_60_i [13/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_48: tmp_65_i [13/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 49>: 6.08ns
ST_49: tmp_60_i [12/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_49: tmp_65_i [12/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 50>: 6.08ns
ST_50: tmp_60_i [11/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_50: tmp_65_i [11/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 51>: 6.08ns
ST_51: tmp_60_i [10/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_51: tmp_65_i [10/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 52>: 6.08ns
ST_52: tmp_60_i [9/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_52: tmp_65_i [9/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 53>: 6.08ns
ST_53: tmp_60_i [8/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_53: tmp_65_i [8/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 54>: 6.08ns
ST_54: tmp_60_i [7/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_54: tmp_65_i [7/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 55>: 6.08ns
ST_55: tmp_60_i [6/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_55: tmp_65_i [6/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 56>: 6.08ns
ST_56: tmp_60_i [5/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_56: tmp_65_i [5/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 57>: 6.08ns
ST_57: tmp_60_i [4/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_57: tmp_65_i [4/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 58>: 6.08ns
ST_58: tmp_60_i [3/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_58: tmp_65_i [3/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 59>: 6.08ns
ST_59: tmp_60_i [2/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_59: tmp_65_i [2/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 60>: 6.08ns
ST_60: tmp_60_i [1/16] 6.08ns
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

ST_60: tmp_65_i [1/16] 6.08ns
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ


 <State 61>: 5.70ns
ST_61: tmp_61_i [4/4] 5.70ns
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

ST_61: tmp_66_i [4/4] 5.70ns
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i


 <State 62>: 5.70ns
ST_62: tmp_61_i [3/4] 5.70ns
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

ST_62: tmp_66_i [3/4] 5.70ns
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i


 <State 63>: 5.70ns
ST_63: tmp_61_i [2/4] 5.70ns
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

ST_63: tmp_66_i [2/4] 5.70ns
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i


 <State 64>: 5.70ns
ST_64: tmp_61_i [1/4] 5.70ns
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

ST_64: tmp_66_i [1/4] 5.70ns
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i


 <State 65>: 7.26ns
ST_65: x_assign [5/5] 7.26ns
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

ST_65: x_assign_1 [5/5] 7.26ns
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41


 <State 66>: 7.26ns
ST_66: x_assign [4/5] 7.26ns
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

ST_66: x_assign_1 [4/5] 7.26ns
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41


 <State 67>: 7.26ns
ST_67: x_assign [3/5] 7.26ns
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

ST_67: x_assign_1 [3/5] 7.26ns
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41


 <State 68>: 7.26ns
ST_68: x_assign [2/5] 7.26ns
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

ST_68: x_assign_1 [2/5] 7.26ns
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41


 <State 69>: 7.26ns
ST_69: x_assign [1/5] 7.26ns
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

ST_69: p_Val2_s [1/1] 0.00ns
_ifconv.i:6  %p_Val2_s = bitcast float %x_assign to i32

ST_69: loc_V [1/1] 0.00ns
_ifconv.i:7  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_69: loc_V_2 [1/1] 0.00ns
_ifconv.i:8  %loc_V_2 = trunc i32 %p_Val2_s to i23

ST_69: x_assign_1 [1/5] 7.26ns
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41

ST_69: p_Val2_36 [1/1] 0.00ns
_ifconv.i:35  %p_Val2_36 = bitcast float %x_assign_1 to i32

ST_69: loc_V_3 [1/1] 0.00ns
_ifconv.i:36  %loc_V_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_36, i32 23, i32 30) nounwind

ST_69: loc_V_4 [1/1] 0.00ns
_ifconv.i:37  %loc_V_4 = trunc i32 %p_Val2_36 to i23


 <State 70>: 3.09ns
ST_70: tmp_i_i_i_i_cast2 [1/1] 0.00ns
_ifconv.i:11  %tmp_i_i_i_i_cast2 = zext i8 %loc_V to i9

ST_70: sh_assign [1/1] 1.72ns
_ifconv.i:12  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast2

ST_70: isNeg [1/1] 0.00ns
_ifconv.i:13  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_70: tmp_56_i_i_i [1/1] 1.72ns
_ifconv.i:14  %tmp_56_i_i_i = sub i8 127, %loc_V

ST_70: tmp_56_i_i_i_cast [1/1] 0.00ns
_ifconv.i:15  %tmp_56_i_i_i_cast = sext i8 %tmp_56_i_i_i to i9

ST_70: sh_assign_1 [1/1] 1.37ns
_ifconv.i:16  %sh_assign_1 = select i1 %isNeg, i9 %tmp_56_i_i_i_cast, i9 %sh_assign


 <State 71>: 6.54ns
ST_71: p_Result_s [1/1] 0.00ns
_ifconv.i:9  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_2) nounwind

ST_71: tmp_i_i_i [1/1] 0.00ns
_ifconv.i:10  %tmp_i_i_i = zext i24 %p_Result_s to i78

ST_71: sh_assign_3_i_cast [1/1] 0.00ns
_ifconv.i:17  %sh_assign_3_i_cast = sext i9 %sh_assign_1 to i32

ST_71: sh_assign_3_i_cast_cast [1/1] 0.00ns
_ifconv.i:18  %sh_assign_3_i_cast_cast = sext i9 %sh_assign_1 to i24

ST_71: tmp_57_i_i_i [1/1] 0.00ns
_ifconv.i:19  %tmp_57_i_i_i = zext i32 %sh_assign_3_i_cast to i78

ST_71: tmp_58_i_i_i [1/1] 2.78ns
_ifconv.i:20  %tmp_58_i_i_i = lshr i24 %p_Result_s, %sh_assign_3_i_cast_cast

ST_71: tmp_60_i_i_i [1/1] 2.78ns
_ifconv.i:21  %tmp_60_i_i_i = shl i78 %tmp_i_i_i, %tmp_57_i_i_i

ST_71: tmp_28 [1/1] 0.00ns
_ifconv.i:22  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_58_i_i_i, i32 23)

ST_71: tmp_6 [1/1] 0.00ns
_ifconv.i:23  %tmp_6 = zext i1 %tmp_28 to i32

ST_71: tmp_9 [1/1] 0.00ns
_ifconv.i:24  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_60_i_i_i, i32 23, i32 54)

ST_71: result_V [1/1] 1.37ns
_ifconv.i:25  %result_V = select i1 %isNeg, i32 %tmp_6, i32 %tmp_9

ST_71: tmp_29 [1/1] 0.00ns
_ifconv.i:26  %tmp_29 = shl i8 %i_i, 1

ST_71: tmp_64_i [1/1] 0.00ns
_ifconv.i:27  %tmp_64_i = zext i8 %tmp_29 to i64

ST_71: outIQ_addr [1/1] 0.00ns
_ifconv.i:28  %outIQ_addr = getelementptr [256 x i32]* %outIQ, i64 0, i64 %tmp_64_i

ST_71: stg_256 [1/1] 2.39ns
_ifconv.i:29  store i32 %result_V, i32* %outIQ_addr, align 4

ST_71: tmp_i_i_i1_i_cast1 [1/1] 0.00ns
_ifconv.i:40  %tmp_i_i_i1_i_cast1 = zext i8 %loc_V_3 to i9

ST_71: sh_assign_2 [1/1] 1.72ns
_ifconv.i:41  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_i_cast1

ST_71: isNeg_1 [1/1] 0.00ns
_ifconv.i:42  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_71: tmp_56_i_i1_i [1/1] 1.72ns
_ifconv.i:43  %tmp_56_i_i1_i = sub i8 127, %loc_V_3

ST_71: tmp_56_i_i1_i_cast [1/1] 0.00ns
_ifconv.i:44  %tmp_56_i_i1_i_cast = sext i8 %tmp_56_i_i1_i to i9

ST_71: sh_assign_3 [1/1] 1.37ns
_ifconv.i:45  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_56_i_i1_i_cast, i9 %sh_assign_2


 <State 72>: 6.54ns
ST_72: p_Result_25 [1/1] 0.00ns
_ifconv.i:38  %p_Result_25 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_4) nounwind

ST_72: tmp_i_i1_i [1/1] 0.00ns
_ifconv.i:39  %tmp_i_i1_i = zext i24 %p_Result_25 to i78

ST_72: sh_assign_5_i_cast [1/1] 0.00ns
_ifconv.i:46  %sh_assign_5_i_cast = sext i9 %sh_assign_3 to i32

ST_72: sh_assign_5_i_cast_cast [1/1] 0.00ns
_ifconv.i:47  %sh_assign_5_i_cast_cast = sext i9 %sh_assign_3 to i24

ST_72: tmp_57_i_i1_i [1/1] 0.00ns
_ifconv.i:48  %tmp_57_i_i1_i = zext i32 %sh_assign_5_i_cast to i78

ST_72: tmp_58_i_i1_i [1/1] 2.78ns
_ifconv.i:49  %tmp_58_i_i1_i = lshr i24 %p_Result_25, %sh_assign_5_i_cast_cast

ST_72: tmp_60_i_i1_i [1/1] 2.78ns
_ifconv.i:50  %tmp_60_i_i1_i = shl i78 %tmp_i_i1_i, %tmp_57_i_i1_i

ST_72: tmp_32 [1/1] 0.00ns
_ifconv.i:51  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_58_i_i1_i, i32 23)

ST_72: tmp_13 [1/1] 0.00ns
_ifconv.i:52  %tmp_13 = zext i1 %tmp_32 to i32

ST_72: tmp_14 [1/1] 0.00ns
_ifconv.i:53  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_60_i_i1_i, i32 23, i32 54)

ST_72: result_V_1 [1/1] 1.37ns
_ifconv.i:54  %result_V_1 = select i1 %isNeg_1, i32 %tmp_13, i32 %tmp_14

ST_72: tmp_68_i [1/1] 0.00ns
_ifconv.i:55  %tmp_68_i = or i8 %tmp_29, 1

ST_72: tmp_69_i [1/1] 0.00ns
_ifconv.i:56  %tmp_69_i = zext i8 %tmp_68_i to i64

ST_72: outIQ_addr_1 [1/1] 0.00ns
_ifconv.i:57  %outIQ_addr_1 = getelementptr [256 x i32]* %outIQ, i64 0, i64 %tmp_69_i

ST_72: stg_277 [1/1] 2.39ns
_ifconv.i:58  store i32 %result_V_1, i32* %outIQ_addr_1, align 4

ST_72: stg_278 [1/1] 0.00ns
_ifconv.i:59  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
