{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633357901803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633357901803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 16:31:41 2021 " "Processing started: Mon Oct 04 16:31:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633357901803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633357901803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633357901803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633357902676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357902881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633357902881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357903464 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357903464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633357903464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/ctrl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357903504 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357903504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633357903504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shit_and_stuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shit_and_stuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shit_and_stuff-RTL " "Found design unit 1: shit_and_stuff-RTL" {  } { { "shit_and_stuff.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/shit_and_stuff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357903575 ""} { "Info" "ISGN_ENTITY_NAME" "1 shit_and_stuff " "Found entity 1: shit_and_stuff" {  } { { "shit_and_stuff.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/shit_and_stuff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357903575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633357903575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633357903784 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "hsync " "Pin \"hsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vsync " "Pin \"vsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_clk " "Pin \"vga_clk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_blank " "Pin \"vga_blank\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_sync " "Pin \"vga_sync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "mclk " "Pin \"mclk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 520 1208 1384 536 "mclk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bclk " "Pin \"bclk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 536 1208 1384 552 "bclk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "adclrc " "Pin \"adclrc\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 552 1208 1384 568 "adclrc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "daclrc " "Pin \"daclrc\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 584 1208 1384 600 "daclrc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dacdat " "Pin \"dacdat\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 600 1208 1384 616 "dacdat" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_b\[7..0\] " "Pin \"vga_b\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_g\[7..0\] " "Pin \"vga_g\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_r\[7..0\] " "Pin \"vga_r\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633357903794 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 256 56 232 272 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_DAT " "Pin \"PS2_DAT\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 272 56 232 288 "PS2_DAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "adcdat " "Pin \"adcdat\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 568 1208 1384 584 "adcdat" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 56 232 160 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 56 232 176 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 56 232 192 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW\[0..17\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633357903804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram_control.vhd 2 1 " "Using design file sram_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "sram_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/sram_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357904004 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "sram_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/sram_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357904004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633357904004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst\"" {  } { { "Proj.bdf" "inst" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 528 848 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shit_and_stuff shit_and_stuff:inst6 " "Elaborating entity \"shit_and_stuff\" for hierarchy \"shit_and_stuff:inst6\"" {  } { { "Proj.bdf" "inst6" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 304 496 704 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904168 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lrsel shit_and_stuff.vhd(7) " "VHDL Signal Declaration warning at shit_and_stuff.vhd(7): used implicit default value for signal \"lrsel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "shit_and_stuff.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/shit_and_stuff.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633357904168 "|Proj|shit_and_stuff:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst5 " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst5\"" {  } { { "Proj.bdf" "inst5" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 288 296 472 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904278 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "count ctrl.vhd(8) " "VHDL Signal Declaration warning at ctrl.vhd(8): used implicit default value for signal \"count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/ctrl.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633357904278 "|Proj|ctrl:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst2 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst2\"" {  } { { "Proj.bdf" "inst2" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 488 312 424 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357904771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904781 ""}  } { { "lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633357904781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "group_no.vhd 2 1 " "Using design file group_no.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/group_no.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357904921 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/group_no.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633357904921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633357904921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst4 " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst4\"" {  } { { "Proj.bdf" "inst4" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { -40 904 1120 40 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633357904951 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[15\] " "Inserted always-enabled tri-state buffer between \"sram_data\[15\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[14\] " "Inserted always-enabled tri-state buffer between \"sram_data\[14\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[13\] " "Inserted always-enabled tri-state buffer between \"sram_data\[13\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[12\] " "Inserted always-enabled tri-state buffer between \"sram_data\[12\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[11\] " "Inserted always-enabled tri-state buffer between \"sram_data\[11\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[10\] " "Inserted always-enabled tri-state buffer between \"sram_data\[10\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[9\] " "Inserted always-enabled tri-state buffer between \"sram_data\[9\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[8\] " "Inserted always-enabled tri-state buffer between \"sram_data\[8\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[7\] " "Inserted always-enabled tri-state buffer between \"sram_data\[7\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[6\] " "Inserted always-enabled tri-state buffer between \"sram_data\[6\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[5\] " "Inserted always-enabled tri-state buffer between \"sram_data\[5\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[4\] " "Inserted always-enabled tri-state buffer between \"sram_data\[4\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[3\] " "Inserted always-enabled tri-state buffer between \"sram_data\[3\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[2\] " "Inserted always-enabled tri-state buffer between \"sram_data\[2\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[1\] " "Inserted always-enabled tri-state buffer between \"sram_data\[1\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[0\] " "Inserted always-enabled tri-state buffer between \"sram_data\[0\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633357906202 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1633357906202 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[15\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[14\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[13\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[12\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[11\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[10\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[9\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[8\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[7\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[6\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[5\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[4\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[3\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[2\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[1\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[0\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633357906263 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1633357906263 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357906323 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1633357906323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_clk GND " "Pin \"vga_clk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 392 1208 1384 408 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 376 1208 1384 392 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 344 1208 1384 360 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 328 1208 1384 344 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "mclk GND " "Pin \"mclk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 520 1208 1384 536 "mclk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|mclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "bclk GND " "Pin \"bclk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 536 1208 1384 552 "bclk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|bclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "adclrc GND " "Pin \"adclrc\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 552 1208 1384 568 "adclrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|adclrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "daclrc GND " "Pin \"daclrc\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 584 1208 1384 600 "daclrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|daclrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "dacdat GND " "Pin \"dacdat\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 600 1208 1384 616 "dacdat" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|dacdat"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 16 1208 1384 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 16 1208 1384 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[19\] GND " "Pin \"sram_addr\[19\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[18\] GND " "Pin \"sram_addr\[18\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[17\] GND " "Pin \"sram_addr\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[16\] GND " "Pin \"sram_addr\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[15\] GND " "Pin \"sram_addr\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[14\] GND " "Pin \"sram_addr\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[13\] GND " "Pin \"sram_addr\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[12\] GND " "Pin \"sram_addr\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[11\] GND " "Pin \"sram_addr\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[10\] GND " "Pin \"sram_addr\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[9\] GND " "Pin \"sram_addr\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[8\] GND " "Pin \"sram_addr\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[7\] GND " "Pin \"sram_addr\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[6\] GND " "Pin \"sram_addr\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[5\] GND " "Pin \"sram_addr\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[4\] GND " "Pin \"sram_addr\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[3\] GND " "Pin \"sram_addr\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[2\] GND " "Pin \"sram_addr\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[1\] GND " "Pin \"sram_addr\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[0\] GND " "Pin \"sram_addr\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 408 1208 1384 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|sram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[7\] GND " "Pin \"vga_b\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[6\] GND " "Pin \"vga_b\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[5\] GND " "Pin \"vga_b\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[4\] GND " "Pin \"vga_b\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[6\] GND " "Pin \"vga_g\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[5\] GND " "Pin \"vga_g\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[4\] GND " "Pin \"vga_g\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[7\] GND " "Pin \"vga_r\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[6\] GND " "Pin \"vga_r\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[5\] GND " "Pin \"vga_r\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[4\] GND " "Pin \"vga_r\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 1200 1376 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633357906333 "|Proj|vga_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633357906333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633357906493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1633357906683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633357907974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357907974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 256 56 232 272 "PS2_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 272 56 232 288 "PS2_DAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adcdat " "No output dependent on input pin \"adcdat\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 568 1208 1384 584 "adcdat" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|adcdat"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 56 232 160 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 56 232 176 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 56 232 192 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633357908532 "|Proj|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633357908532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633357908582 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633357908582 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633357908582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633357908582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633357908582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633357908812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 16:31:48 2021 " "Processing ended: Mon Oct 04 16:31:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633357908812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633357908812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633357908812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633357908812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633357910665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633357910685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 16:31:49 2021 " "Processing started: Mon Oct 04 16:31:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633357910685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633357910685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj -c Proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633357910685 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633357910775 ""}
{ "Info" "0" "" "Project  = Proj" {  } {  } 0 0 "Project  = Proj" 0 0 "Fitter" 0 0 1633357910775 ""}
{ "Info" "0" "" "Revision = Proj" {  } {  } 0 0 "Revision = Proj" 0 0 "Fitter" 0 0 1633357910775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633357911167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proj EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633357911721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633357911771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633357911771 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633357911921 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633357912461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633357912461 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633357912470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633357912470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633357912470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633357912470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633357912470 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633357912470 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633357912480 ""}
{ "Info" "ISTA_SDC_FOUND" "Proj.sdc " "Reading SDC File: 'Proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633357915040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1633357915080 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1633357915090 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1633357915100 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1633357915100 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1633357915100 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1633357915100 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1633357915100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633357915120 ""}  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 112 56 232 128 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633357915120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633357916618 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633357916618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633357916628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633357916628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633357916638 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633357916638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633357916638 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633357916648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633357916658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633357916668 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633357916668 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1633357916748 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1633357916748 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633357916758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633357920082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633357920292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633357920312 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633357921055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633357921055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633357922542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y49 X115_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } { { "loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} 104 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633357924679 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633357924679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633357924971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633357924991 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1633357924991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633357924991 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633357925011 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633357925121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633357925974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633357926085 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633357926864 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633357928191 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1633357929282 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 256 56 232 272 "PS2_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 272 56 232 288 "PS2_DAT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adcdat 3.3-V LVTTL D2 " "Pin adcdat uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adcdat } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adcdat" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 568 1208 1384 584 "adcdat" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL M21 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 144 56 232 160 "KEY1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2 3.3-V LVTTL N21 " "Pin KEY2 uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 160 56 232 176 "KEY2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3 3.3-V LVTTL R24 " "Pin KEY3 uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 176 56 232 192 "KEY3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 464 48 224 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[15\] 3.3-V LVTTL AG3 " "Pin sram_data\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[14\] 3.3-V LVTTL AF3 " "Pin sram_data\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[13\] 3.3-V LVTTL AE4 " "Pin sram_data\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[12\] 3.3-V LVTTL AE3 " "Pin sram_data\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[11\] 3.3-V LVTTL AE1 " "Pin sram_data\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[10\] 3.3-V LVTTL AE2 " "Pin sram_data\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[9\] 3.3-V LVTTL AD2 " "Pin sram_data\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[8\] 3.3-V LVTTL AD1 " "Pin sram_data\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[7\] 3.3-V LVTTL AF7 " "Pin sram_data\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[6\] 3.3-V LVTTL AH6 " "Pin sram_data\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[5\] 3.3-V LVTTL AG6 " "Pin sram_data\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[4\] 3.3-V LVTTL AF6 " "Pin sram_data\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[3\] 3.3-V LVTTL AH4 " "Pin sram_data\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[2\] 3.3-V LVTTL AG4 " "Pin sram_data\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[1\] 3.3-V LVTTL AF4 " "Pin sram_data\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[0\] 3.3-V LVTTL AH3 " "Pin sram_data\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 112 56 232 128 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3-V LVTTL M23 " "Pin KEY0 uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 128 56 232 144 "KEY0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633357929332 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1633357929332 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[15\] a permanently enabled " "Pin sram_data\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[14\] a permanently enabled " "Pin sram_data\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[13\] a permanently enabled " "Pin sram_data\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[12\] a permanently enabled " "Pin sram_data\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[11\] a permanently enabled " "Pin sram_data\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[10\] a permanently enabled " "Pin sram_data\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[9\] a permanently enabled " "Pin sram_data\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[8\] a permanently enabled " "Pin sram_data\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[7\] a permanently enabled " "Pin sram_data\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[6\] a permanently enabled " "Pin sram_data\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[5\] a permanently enabled " "Pin sram_data\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[4\] a permanently enabled " "Pin sram_data\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[3\] a permanently enabled " "Pin sram_data\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[2\] a permanently enabled " "Pin sram_data\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[1\] a permanently enabled " "Pin sram_data\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[0\] a permanently enabled " "Pin sram_data\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633357929342 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1633357929342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/output_files/Proj.fit.smsg " "Generated suppressed messages file X:/GITHUB/TSIU03-VHDL-Gang/Code/SOUNDPROJ/output_files/Proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633357929574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5672 " "Peak virtual memory: 5672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633357931429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 16:32:11 2021 " "Processing ended: Mon Oct 04 16:32:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633357931429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633357931429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633357931429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633357931429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633357933558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633357933558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 16:32:13 2021 " "Processing started: Mon Oct 04 16:32:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633357933558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633357933558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proj -c Proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633357933558 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633357937007 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633357937127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633357939013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 16:32:19 2021 " "Processing ended: Mon Oct 04 16:32:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633357939013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633357939013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633357939013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633357939013 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633357939789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633357940665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633357940675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 16:32:19 2021 " "Processing started: Mon Oct 04 16:32:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633357940675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633357940675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proj -c Proj " "Command: quartus_sta Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633357940685 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633357940776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633357941226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633357941296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633357941296 ""}
{ "Info" "ISTA_SDC_FOUND" "Proj.sdc " "Reading SDC File: 'Proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1633357942305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1633357942335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942726 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633357942756 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1633357942858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.649 " "Worst-case setup slack is 16.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.649         0.000 clk  " "   16.649         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357942938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clk  " "    0.403         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357942958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357942958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633357942978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633357943008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.680 " "Worst-case minimum pulse width slack is 9.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357943058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357943058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680         0.000 clk  " "    9.680         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357943058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357943058 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633357943282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633357943322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633357944278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.899 " "Worst-case setup slack is 16.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.899         0.000 clk  " "   16.899         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357944464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 clk  " "    0.354         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357944494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633357944524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633357944544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.688 " "Worst-case minimum pulse width slack is 9.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688         0.000 clk  " "    9.688         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357944584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357944584 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633357944815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.252 " "Worst-case setup slack is 18.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.252         0.000 clk  " "   18.252         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357945654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk  " "    0.181         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357945704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633357945754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633357945806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.267 " "Worst-case minimum pulse width slack is 9.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267         0.000 clk  " "    9.267         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633357945836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633357945836 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633357947156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633357947156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633357947563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 16:32:27 2021 " "Processing ended: Mon Oct 04 16:32:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633357947563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633357947563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633357947563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633357947563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus II Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633357949438 ""}
