{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450269563273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450269563274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:09:23 2015 " "Processing started: Wed Dec 16 16:09:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450269563274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450269563274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450269563274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450269564284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/sevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_id_reg " "Found entity 1: fetch_id_reg" {  } { { "fetch_id_reg.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/fetch_id_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564353 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1450269564356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor_two_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor_two_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor_two_digit " "Found entity 1: convertor_two_digit" {  } { { "convertor_two_digit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/convertor_two_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/hazard_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564375 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_controller.v(104) " "Verilog HDL information at cache_controller.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450269564378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269564379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269564379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Mips.v(27) " "Verilog HDL Implicit Net warning at Mips.v(27): created implicit net for \"clk\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269564379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "forward_en Mips.v(41) " "Verilog HDL Implicit Net warning at Mips.v(41): created implicit net for \"forward_en\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269564379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips.v(59) " "Verilog HDL Instantiation warning at Mips.v(59): instance has no name" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1450269564384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450269564904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mips.v(67) " "Verilog HDL assignment warning at Mips.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564907 "|Mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mips.v(69) " "Verilog HDL assignment warning at Mips.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564907 "|Mips"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] Mips.v(11) " "Output port \"LEDG\[1\]\" at Mips.v(11) has no driver" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450269564907 "|Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:ex " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:ex\"" {  } { { "Mips.v" "ex" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_offset " "Elaborating entity \"adder\" for hierarchy \"adder:add_offset\"" {  } { { "Mips.v" "add_offset" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:pc_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:pc_mux\"" {  } { { "Mips.v" "pc_mux" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "Mips.v" "p1" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins_mem\"" {  } { { "Mips.v" "ins_mem" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_id_reg fetch_id_reg:fe_id_reg " "Elaborating entity \"fetch_id_reg\" for hierarchy \"fetch_id_reg:fe_id_reg\"" {  } { { "Mips.v" "fe_id_reg" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "Mips.v" "control" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(7) " "Verilog HDL assignment warning at controller.v(7): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(8) " "Verilog HDL assignment warning at controller.v(8): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(9) " "Verilog HDL assignment warning at controller.v(9): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(10) " "Verilog HDL assignment warning at controller.v(10): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(13) " "Verilog HDL Case Statement warning at controller.v(13): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_com controller.v(12) " "Verilog HDL Always Construct warning at controller.v(12): inferring latch(es) for variable \"alu_com\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269564926 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[0\] controller.v(12) " "Inferred latch for \"alu_com\[0\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564927 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[1\] controller.v(12) " "Inferred latch for \"alu_com\[1\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564927 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[2\] controller.v(12) " "Inferred latch for \"alu_com\[2\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564927 "|Mips|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard_detect " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard_detect\"" {  } { { "Mips.v" "hazard_detect" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazard_detection.v(6) " "Verilog HDL assignment warning at hazard_detection.v(6): truncated value with size 32 to match size of target (1)" {  } { { "hazard_detection.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/hazard_detection.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564929 "|Mips|hazard_detection:hazard_detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Mips.v" "regFile" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:id_ex " "Elaborating entity \"register\" for hierarchy \"register:id_ex\"" {  } { { "Mips.v" "id_ex" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:fw " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:fw\"" {  } { { "Mips.v" "fw" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 forwardingUnit.v(9) " "Verilog HDL assignment warning at forwardingUnit.v(9): truncated value with size 32 to match size of target (2)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564940 "|Mips|forwardingUnit:fw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 forwardingUnit.v(10) " "Verilog HDL assignment warning at forwardingUnit.v(10): truncated value with size 32 to match size of target (2)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564940 "|Mips|forwardingUnit:fw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 forwardingUnit.v(11) " "Verilog HDL assignment warning at forwardingUnit.v(11): truncated value with size 32 to match size of target (1)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564940 "|Mips|forwardingUnit:fw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:src2 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:src2\"" {  } { { "Mips.v" "src2" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Mips.v" "alu" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564947 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(5) " "Inferred latch for \"res\[0\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564948 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(5) " "Inferred latch for \"res\[1\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564948 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(5) " "Inferred latch for \"res\[2\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564948 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(5) " "Inferred latch for \"res\[3\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564948 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(5) " "Inferred latch for \"res\[4\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(5) " "Inferred latch for \"res\[5\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(5) " "Inferred latch for \"res\[6\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(5) " "Inferred latch for \"res\[7\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(5) " "Inferred latch for \"res\[8\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(5) " "Inferred latch for \"res\[9\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(5) " "Inferred latch for \"res\[10\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(5) " "Inferred latch for \"res\[11\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(5) " "Inferred latch for \"res\[12\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(5) " "Inferred latch for \"res\[13\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(5) " "Inferred latch for \"res\[14\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(5) " "Inferred latch for \"res\[15\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269564949 "|Mips|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ex_mem " "Elaborating entity \"register\" for hierarchy \"register:ex_mem\"" {  } { { "Mips.v" "ex_mem" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller cache_controller:comb_250 " "Elaborating entity \"cache_controller\" for hierarchy \"cache_controller:comb_250\"" {  } { { "Mips.v" "comb_250" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269564954 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag1 cache_controller.v(20) " "Verilog HDL warning at cache_controller.v(20): object tag1 used but never assigned" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1450269564957 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag2 cache_controller.v(20) " "Verilog HDL warning at cache_controller.v(20): object tag2 used but never assigned" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1450269564958 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 cache_controller.v(22) " "Verilog HDL or VHDL warning at cache_controller.v(22): object \"d1\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450269564959 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 cache_controller.v(22) " "Verilog HDL or VHDL warning at cache_controller.v(22): object \"d2\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450269564959 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cache_controller.v(24) " "Verilog HDL or VHDL warning at the cache_controller.v(24): index expression is not wide enough to address all of the elements in the array" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 24 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1450269564959 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(38) " "Verilog HDL assignment warning at cache_controller.v(38): truncated value with size 32 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564963 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(39) " "Verilog HDL assignment warning at cache_controller.v(39): truncated value with size 32 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564964 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cache_controller.v(45) " "Verilog HDL assignment warning at cache_controller.v(45): truncated value with size 32 to match size of target (16)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564964 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(52) " "Verilog HDL Always Construct warning at cache_controller.v(52): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564965 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(54) " "Verilog HDL Always Construct warning at cache_controller.v(54): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564965 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LRU1 cache_controller.v(50) " "Verilog HDL Always Construct warning at cache_controller.v(50): inferring latch(es) for variable \"LRU1\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269564969 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LRU2 cache_controller.v(50) " "Verilog HDL Always Construct warning at cache_controller.v(50): inferring latch(es) for variable \"LRU2\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269564969 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit_or_miss cache_controller.v(69) " "Verilog HDL Always Construct warning at cache_controller.v(69): variable \"hit_or_miss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564972 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit_or_miss cache_controller.v(73) " "Verilog HDL Always Construct warning at cache_controller.v(73): variable \"hit_or_miss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564972 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready cache_controller.v(78) " "Verilog HDL Always Construct warning at cache_controller.v(78): variable \"ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564972 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready cache_controller.v(80) " "Verilog HDL Always Construct warning at cache_controller.v(80): variable \"ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564972 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(82) " "Verilog HDL Always Construct warning at cache_controller.v(82): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564973 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(83) " "Verilog HDL Always Construct warning at cache_controller.v(83): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564973 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 cache_controller.v(83) " "Verilog HDL assignment warning at cache_controller.v(83): truncated value with size 16 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564973 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(83) " "Verilog HDL Always Construct warning at cache_controller.v(83): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564973 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(84) " "Verilog HDL Always Construct warning at cache_controller.v(84): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564973 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(88) " "Verilog HDL Always Construct warning at cache_controller.v(88): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564974 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(89) " "Verilog HDL Always Construct warning at cache_controller.v(89): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564975 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(89) " "Verilog HDL Always Construct warning at cache_controller.v(89): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564975 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(90) " "Verilog HDL Always Construct warning at cache_controller.v(90): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564982 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LRU1 cache_controller.v(94) " "Verilog HDL Always Construct warning at cache_controller.v(94): variable \"LRU1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564983 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(94) " "Verilog HDL Always Construct warning at cache_controller.v(94): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564983 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(95) " "Verilog HDL Always Construct warning at cache_controller.v(95): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564984 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 cache_controller.v(95) " "Verilog HDL assignment warning at cache_controller.v(95): truncated value with size 16 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269564984 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(95) " "Verilog HDL Always Construct warning at cache_controller.v(95): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564984 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LRU2 cache_controller.v(96) " "Verilog HDL Always Construct warning at cache_controller.v(96): variable \"LRU2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564984 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(96) " "Verilog HDL Always Construct warning at cache_controller.v(96): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564984 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(97) " "Verilog HDL Always Construct warning at cache_controller.v(97): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564985 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(97) " "Verilog HDL Always Construct warning at cache_controller.v(97): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269564985 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269565154 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid1 cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"valid1\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269565193 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid2 cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"valid2\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269565195 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_out cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"sel_out\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269565197 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tag1 0 cache_controller.v(20) " "Net \"tag1\" at cache_controller.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450269565339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_out cache_controller.v(57) " "Inferred latch for \"sel_out\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[0\] cache_controller.v(57) " "Inferred latch for \"valid2\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[1\] cache_controller.v(57) " "Inferred latch for \"valid2\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[2\] cache_controller.v(57) " "Inferred latch for \"valid2\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[3\] cache_controller.v(57) " "Inferred latch for \"valid2\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[4\] cache_controller.v(57) " "Inferred latch for \"valid2\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[5\] cache_controller.v(57) " "Inferred latch for \"valid2\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[6\] cache_controller.v(57) " "Inferred latch for \"valid2\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[7\] cache_controller.v(57) " "Inferred latch for \"valid2\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[8\] cache_controller.v(57) " "Inferred latch for \"valid2\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[9\] cache_controller.v(57) " "Inferred latch for \"valid2\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[10\] cache_controller.v(57) " "Inferred latch for \"valid2\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[11\] cache_controller.v(57) " "Inferred latch for \"valid2\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[12\] cache_controller.v(57) " "Inferred latch for \"valid2\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[13\] cache_controller.v(57) " "Inferred latch for \"valid2\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[14\] cache_controller.v(57) " "Inferred latch for \"valid2\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[15\] cache_controller.v(57) " "Inferred latch for \"valid2\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[16\] cache_controller.v(57) " "Inferred latch for \"valid2\[16\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[17\] cache_controller.v(57) " "Inferred latch for \"valid2\[17\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[18\] cache_controller.v(57) " "Inferred latch for \"valid2\[18\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[19\] cache_controller.v(57) " "Inferred latch for \"valid2\[19\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[20\] cache_controller.v(57) " "Inferred latch for \"valid2\[20\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[21\] cache_controller.v(57) " "Inferred latch for \"valid2\[21\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[22\] cache_controller.v(57) " "Inferred latch for \"valid2\[22\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[23\] cache_controller.v(57) " "Inferred latch for \"valid2\[23\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[24\] cache_controller.v(57) " "Inferred latch for \"valid2\[24\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[25\] cache_controller.v(57) " "Inferred latch for \"valid2\[25\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[26\] cache_controller.v(57) " "Inferred latch for \"valid2\[26\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[27\] cache_controller.v(57) " "Inferred latch for \"valid2\[27\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[28\] cache_controller.v(57) " "Inferred latch for \"valid2\[28\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[29\] cache_controller.v(57) " "Inferred latch for \"valid2\[29\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[30\] cache_controller.v(57) " "Inferred latch for \"valid2\[30\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[31\] cache_controller.v(57) " "Inferred latch for \"valid2\[31\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[32\] cache_controller.v(57) " "Inferred latch for \"valid2\[32\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[33\] cache_controller.v(57) " "Inferred latch for \"valid2\[33\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[34\] cache_controller.v(57) " "Inferred latch for \"valid2\[34\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[35\] cache_controller.v(57) " "Inferred latch for \"valid2\[35\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[36\] cache_controller.v(57) " "Inferred latch for \"valid2\[36\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[37\] cache_controller.v(57) " "Inferred latch for \"valid2\[37\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[38\] cache_controller.v(57) " "Inferred latch for \"valid2\[38\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[39\] cache_controller.v(57) " "Inferred latch for \"valid2\[39\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[40\] cache_controller.v(57) " "Inferred latch for \"valid2\[40\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[41\] cache_controller.v(57) " "Inferred latch for \"valid2\[41\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[42\] cache_controller.v(57) " "Inferred latch for \"valid2\[42\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[43\] cache_controller.v(57) " "Inferred latch for \"valid2\[43\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[44\] cache_controller.v(57) " "Inferred latch for \"valid2\[44\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[45\] cache_controller.v(57) " "Inferred latch for \"valid2\[45\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[46\] cache_controller.v(57) " "Inferred latch for \"valid2\[46\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[47\] cache_controller.v(57) " "Inferred latch for \"valid2\[47\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[48\] cache_controller.v(57) " "Inferred latch for \"valid2\[48\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[49\] cache_controller.v(57) " "Inferred latch for \"valid2\[49\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[50\] cache_controller.v(57) " "Inferred latch for \"valid2\[50\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[51\] cache_controller.v(57) " "Inferred latch for \"valid2\[51\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[52\] cache_controller.v(57) " "Inferred latch for \"valid2\[52\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[53\] cache_controller.v(57) " "Inferred latch for \"valid2\[53\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[54\] cache_controller.v(57) " "Inferred latch for \"valid2\[54\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[55\] cache_controller.v(57) " "Inferred latch for \"valid2\[55\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[56\] cache_controller.v(57) " "Inferred latch for \"valid2\[56\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[57\] cache_controller.v(57) " "Inferred latch for \"valid2\[57\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[58\] cache_controller.v(57) " "Inferred latch for \"valid2\[58\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[59\] cache_controller.v(57) " "Inferred latch for \"valid2\[59\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[60\] cache_controller.v(57) " "Inferred latch for \"valid2\[60\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[61\] cache_controller.v(57) " "Inferred latch for \"valid2\[61\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[62\] cache_controller.v(57) " "Inferred latch for \"valid2\[62\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[63\] cache_controller.v(57) " "Inferred latch for \"valid2\[63\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[64\] cache_controller.v(57) " "Inferred latch for \"valid2\[64\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[65\] cache_controller.v(57) " "Inferred latch for \"valid2\[65\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[66\] cache_controller.v(57) " "Inferred latch for \"valid2\[66\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[67\] cache_controller.v(57) " "Inferred latch for \"valid2\[67\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[68\] cache_controller.v(57) " "Inferred latch for \"valid2\[68\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[69\] cache_controller.v(57) " "Inferred latch for \"valid2\[69\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[70\] cache_controller.v(57) " "Inferred latch for \"valid2\[70\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[71\] cache_controller.v(57) " "Inferred latch for \"valid2\[71\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[72\] cache_controller.v(57) " "Inferred latch for \"valid2\[72\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[73\] cache_controller.v(57) " "Inferred latch for \"valid2\[73\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[74\] cache_controller.v(57) " "Inferred latch for \"valid2\[74\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[75\] cache_controller.v(57) " "Inferred latch for \"valid2\[75\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[76\] cache_controller.v(57) " "Inferred latch for \"valid2\[76\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[77\] cache_controller.v(57) " "Inferred latch for \"valid2\[77\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[78\] cache_controller.v(57) " "Inferred latch for \"valid2\[78\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[79\] cache_controller.v(57) " "Inferred latch for \"valid2\[79\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[80\] cache_controller.v(57) " "Inferred latch for \"valid2\[80\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[81\] cache_controller.v(57) " "Inferred latch for \"valid2\[81\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[82\] cache_controller.v(57) " "Inferred latch for \"valid2\[82\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[83\] cache_controller.v(57) " "Inferred latch for \"valid2\[83\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[84\] cache_controller.v(57) " "Inferred latch for \"valid2\[84\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[85\] cache_controller.v(57) " "Inferred latch for \"valid2\[85\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[86\] cache_controller.v(57) " "Inferred latch for \"valid2\[86\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[87\] cache_controller.v(57) " "Inferred latch for \"valid2\[87\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[88\] cache_controller.v(57) " "Inferred latch for \"valid2\[88\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[89\] cache_controller.v(57) " "Inferred latch for \"valid2\[89\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[90\] cache_controller.v(57) " "Inferred latch for \"valid2\[90\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[91\] cache_controller.v(57) " "Inferred latch for \"valid2\[91\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[92\] cache_controller.v(57) " "Inferred latch for \"valid2\[92\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[93\] cache_controller.v(57) " "Inferred latch for \"valid2\[93\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[94\] cache_controller.v(57) " "Inferred latch for \"valid2\[94\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[95\] cache_controller.v(57) " "Inferred latch for \"valid2\[95\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[96\] cache_controller.v(57) " "Inferred latch for \"valid2\[96\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[97\] cache_controller.v(57) " "Inferred latch for \"valid2\[97\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[98\] cache_controller.v(57) " "Inferred latch for \"valid2\[98\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[99\] cache_controller.v(57) " "Inferred latch for \"valid2\[99\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[100\] cache_controller.v(57) " "Inferred latch for \"valid2\[100\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[101\] cache_controller.v(57) " "Inferred latch for \"valid2\[101\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[102\] cache_controller.v(57) " "Inferred latch for \"valid2\[102\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[103\] cache_controller.v(57) " "Inferred latch for \"valid2\[103\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[104\] cache_controller.v(57) " "Inferred latch for \"valid2\[104\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[105\] cache_controller.v(57) " "Inferred latch for \"valid2\[105\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[106\] cache_controller.v(57) " "Inferred latch for \"valid2\[106\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[107\] cache_controller.v(57) " "Inferred latch for \"valid2\[107\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[108\] cache_controller.v(57) " "Inferred latch for \"valid2\[108\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[109\] cache_controller.v(57) " "Inferred latch for \"valid2\[109\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[110\] cache_controller.v(57) " "Inferred latch for \"valid2\[110\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[111\] cache_controller.v(57) " "Inferred latch for \"valid2\[111\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[112\] cache_controller.v(57) " "Inferred latch for \"valid2\[112\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[113\] cache_controller.v(57) " "Inferred latch for \"valid2\[113\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[114\] cache_controller.v(57) " "Inferred latch for \"valid2\[114\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[115\] cache_controller.v(57) " "Inferred latch for \"valid2\[115\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[116\] cache_controller.v(57) " "Inferred latch for \"valid2\[116\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[117\] cache_controller.v(57) " "Inferred latch for \"valid2\[117\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[118\] cache_controller.v(57) " "Inferred latch for \"valid2\[118\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[119\] cache_controller.v(57) " "Inferred latch for \"valid2\[119\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[120\] cache_controller.v(57) " "Inferred latch for \"valid2\[120\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[121\] cache_controller.v(57) " "Inferred latch for \"valid2\[121\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[122\] cache_controller.v(57) " "Inferred latch for \"valid2\[122\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[123\] cache_controller.v(57) " "Inferred latch for \"valid2\[123\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[124\] cache_controller.v(57) " "Inferred latch for \"valid2\[124\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[125\] cache_controller.v(57) " "Inferred latch for \"valid2\[125\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[126\] cache_controller.v(57) " "Inferred latch for \"valid2\[126\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[127\] cache_controller.v(57) " "Inferred latch for \"valid2\[127\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[128\] cache_controller.v(57) " "Inferred latch for \"valid2\[128\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[129\] cache_controller.v(57) " "Inferred latch for \"valid2\[129\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[130\] cache_controller.v(57) " "Inferred latch for \"valid2\[130\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[131\] cache_controller.v(57) " "Inferred latch for \"valid2\[131\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[132\] cache_controller.v(57) " "Inferred latch for \"valid2\[132\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[133\] cache_controller.v(57) " "Inferred latch for \"valid2\[133\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[134\] cache_controller.v(57) " "Inferred latch for \"valid2\[134\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[135\] cache_controller.v(57) " "Inferred latch for \"valid2\[135\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[136\] cache_controller.v(57) " "Inferred latch for \"valid2\[136\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[137\] cache_controller.v(57) " "Inferred latch for \"valid2\[137\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[138\] cache_controller.v(57) " "Inferred latch for \"valid2\[138\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[139\] cache_controller.v(57) " "Inferred latch for \"valid2\[139\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[140\] cache_controller.v(57) " "Inferred latch for \"valid2\[140\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[141\] cache_controller.v(57) " "Inferred latch for \"valid2\[141\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[142\] cache_controller.v(57) " "Inferred latch for \"valid2\[142\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[143\] cache_controller.v(57) " "Inferred latch for \"valid2\[143\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[144\] cache_controller.v(57) " "Inferred latch for \"valid2\[144\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[145\] cache_controller.v(57) " "Inferred latch for \"valid2\[145\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[146\] cache_controller.v(57) " "Inferred latch for \"valid2\[146\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[147\] cache_controller.v(57) " "Inferred latch for \"valid2\[147\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[148\] cache_controller.v(57) " "Inferred latch for \"valid2\[148\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[149\] cache_controller.v(57) " "Inferred latch for \"valid2\[149\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[150\] cache_controller.v(57) " "Inferred latch for \"valid2\[150\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[151\] cache_controller.v(57) " "Inferred latch for \"valid2\[151\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[152\] cache_controller.v(57) " "Inferred latch for \"valid2\[152\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[153\] cache_controller.v(57) " "Inferred latch for \"valid2\[153\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[154\] cache_controller.v(57) " "Inferred latch for \"valid2\[154\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[155\] cache_controller.v(57) " "Inferred latch for \"valid2\[155\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[156\] cache_controller.v(57) " "Inferred latch for \"valid2\[156\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[157\] cache_controller.v(57) " "Inferred latch for \"valid2\[157\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[158\] cache_controller.v(57) " "Inferred latch for \"valid2\[158\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[159\] cache_controller.v(57) " "Inferred latch for \"valid2\[159\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[160\] cache_controller.v(57) " "Inferred latch for \"valid2\[160\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[161\] cache_controller.v(57) " "Inferred latch for \"valid2\[161\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[162\] cache_controller.v(57) " "Inferred latch for \"valid2\[162\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[163\] cache_controller.v(57) " "Inferred latch for \"valid2\[163\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[164\] cache_controller.v(57) " "Inferred latch for \"valid2\[164\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[165\] cache_controller.v(57) " "Inferred latch for \"valid2\[165\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[166\] cache_controller.v(57) " "Inferred latch for \"valid2\[166\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[167\] cache_controller.v(57) " "Inferred latch for \"valid2\[167\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[168\] cache_controller.v(57) " "Inferred latch for \"valid2\[168\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[169\] cache_controller.v(57) " "Inferred latch for \"valid2\[169\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[170\] cache_controller.v(57) " "Inferred latch for \"valid2\[170\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[171\] cache_controller.v(57) " "Inferred latch for \"valid2\[171\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[172\] cache_controller.v(57) " "Inferred latch for \"valid2\[172\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[173\] cache_controller.v(57) " "Inferred latch for \"valid2\[173\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[174\] cache_controller.v(57) " "Inferred latch for \"valid2\[174\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[175\] cache_controller.v(57) " "Inferred latch for \"valid2\[175\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[176\] cache_controller.v(57) " "Inferred latch for \"valid2\[176\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[177\] cache_controller.v(57) " "Inferred latch for \"valid2\[177\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[178\] cache_controller.v(57) " "Inferred latch for \"valid2\[178\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[179\] cache_controller.v(57) " "Inferred latch for \"valid2\[179\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[180\] cache_controller.v(57) " "Inferred latch for \"valid2\[180\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[181\] cache_controller.v(57) " "Inferred latch for \"valid2\[181\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[182\] cache_controller.v(57) " "Inferred latch for \"valid2\[182\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[183\] cache_controller.v(57) " "Inferred latch for \"valid2\[183\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[184\] cache_controller.v(57) " "Inferred latch for \"valid2\[184\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[185\] cache_controller.v(57) " "Inferred latch for \"valid2\[185\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[186\] cache_controller.v(57) " "Inferred latch for \"valid2\[186\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[187\] cache_controller.v(57) " "Inferred latch for \"valid2\[187\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[188\] cache_controller.v(57) " "Inferred latch for \"valid2\[188\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[189\] cache_controller.v(57) " "Inferred latch for \"valid2\[189\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[190\] cache_controller.v(57) " "Inferred latch for \"valid2\[190\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[191\] cache_controller.v(57) " "Inferred latch for \"valid2\[191\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[192\] cache_controller.v(57) " "Inferred latch for \"valid2\[192\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[193\] cache_controller.v(57) " "Inferred latch for \"valid2\[193\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[194\] cache_controller.v(57) " "Inferred latch for \"valid2\[194\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[195\] cache_controller.v(57) " "Inferred latch for \"valid2\[195\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[196\] cache_controller.v(57) " "Inferred latch for \"valid2\[196\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[197\] cache_controller.v(57) " "Inferred latch for \"valid2\[197\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[198\] cache_controller.v(57) " "Inferred latch for \"valid2\[198\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[199\] cache_controller.v(57) " "Inferred latch for \"valid2\[199\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[200\] cache_controller.v(57) " "Inferred latch for \"valid2\[200\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[201\] cache_controller.v(57) " "Inferred latch for \"valid2\[201\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[202\] cache_controller.v(57) " "Inferred latch for \"valid2\[202\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[203\] cache_controller.v(57) " "Inferred latch for \"valid2\[203\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[204\] cache_controller.v(57) " "Inferred latch for \"valid2\[204\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[205\] cache_controller.v(57) " "Inferred latch for \"valid2\[205\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[206\] cache_controller.v(57) " "Inferred latch for \"valid2\[206\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[207\] cache_controller.v(57) " "Inferred latch for \"valid2\[207\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[208\] cache_controller.v(57) " "Inferred latch for \"valid2\[208\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[209\] cache_controller.v(57) " "Inferred latch for \"valid2\[209\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[210\] cache_controller.v(57) " "Inferred latch for \"valid2\[210\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[211\] cache_controller.v(57) " "Inferred latch for \"valid2\[211\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[212\] cache_controller.v(57) " "Inferred latch for \"valid2\[212\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[213\] cache_controller.v(57) " "Inferred latch for \"valid2\[213\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[214\] cache_controller.v(57) " "Inferred latch for \"valid2\[214\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[215\] cache_controller.v(57) " "Inferred latch for \"valid2\[215\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[216\] cache_controller.v(57) " "Inferred latch for \"valid2\[216\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[217\] cache_controller.v(57) " "Inferred latch for \"valid2\[217\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[218\] cache_controller.v(57) " "Inferred latch for \"valid2\[218\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[219\] cache_controller.v(57) " "Inferred latch for \"valid2\[219\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[220\] cache_controller.v(57) " "Inferred latch for \"valid2\[220\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[221\] cache_controller.v(57) " "Inferred latch for \"valid2\[221\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[222\] cache_controller.v(57) " "Inferred latch for \"valid2\[222\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[223\] cache_controller.v(57) " "Inferred latch for \"valid2\[223\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[224\] cache_controller.v(57) " "Inferred latch for \"valid2\[224\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[225\] cache_controller.v(57) " "Inferred latch for \"valid2\[225\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[226\] cache_controller.v(57) " "Inferred latch for \"valid2\[226\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[227\] cache_controller.v(57) " "Inferred latch for \"valid2\[227\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[228\] cache_controller.v(57) " "Inferred latch for \"valid2\[228\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[229\] cache_controller.v(57) " "Inferred latch for \"valid2\[229\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[230\] cache_controller.v(57) " "Inferred latch for \"valid2\[230\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[231\] cache_controller.v(57) " "Inferred latch for \"valid2\[231\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[232\] cache_controller.v(57) " "Inferred latch for \"valid2\[232\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[233\] cache_controller.v(57) " "Inferred latch for \"valid2\[233\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[234\] cache_controller.v(57) " "Inferred latch for \"valid2\[234\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[235\] cache_controller.v(57) " "Inferred latch for \"valid2\[235\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[236\] cache_controller.v(57) " "Inferred latch for \"valid2\[236\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[237\] cache_controller.v(57) " "Inferred latch for \"valid2\[237\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[238\] cache_controller.v(57) " "Inferred latch for \"valid2\[238\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[239\] cache_controller.v(57) " "Inferred latch for \"valid2\[239\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[240\] cache_controller.v(57) " "Inferred latch for \"valid2\[240\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[241\] cache_controller.v(57) " "Inferred latch for \"valid2\[241\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[242\] cache_controller.v(57) " "Inferred latch for \"valid2\[242\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[243\] cache_controller.v(57) " "Inferred latch for \"valid2\[243\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[244\] cache_controller.v(57) " "Inferred latch for \"valid2\[244\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[245\] cache_controller.v(57) " "Inferred latch for \"valid2\[245\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[246\] cache_controller.v(57) " "Inferred latch for \"valid2\[246\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[247\] cache_controller.v(57) " "Inferred latch for \"valid2\[247\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[248\] cache_controller.v(57) " "Inferred latch for \"valid2\[248\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[249\] cache_controller.v(57) " "Inferred latch for \"valid2\[249\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[250\] cache_controller.v(57) " "Inferred latch for \"valid2\[250\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[251\] cache_controller.v(57) " "Inferred latch for \"valid2\[251\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[252\] cache_controller.v(57) " "Inferred latch for \"valid2\[252\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[253\] cache_controller.v(57) " "Inferred latch for \"valid2\[253\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[254\] cache_controller.v(57) " "Inferred latch for \"valid2\[254\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[255\] cache_controller.v(57) " "Inferred latch for \"valid2\[255\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[0\] cache_controller.v(57) " "Inferred latch for \"valid1\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[1\] cache_controller.v(57) " "Inferred latch for \"valid1\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[2\] cache_controller.v(57) " "Inferred latch for \"valid1\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[3\] cache_controller.v(57) " "Inferred latch for \"valid1\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[4\] cache_controller.v(57) " "Inferred latch for \"valid1\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[5\] cache_controller.v(57) " "Inferred latch for \"valid1\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[6\] cache_controller.v(57) " "Inferred latch for \"valid1\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[7\] cache_controller.v(57) " "Inferred latch for \"valid1\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[8\] cache_controller.v(57) " "Inferred latch for \"valid1\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[9\] cache_controller.v(57) " "Inferred latch for \"valid1\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[10\] cache_controller.v(57) " "Inferred latch for \"valid1\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[11\] cache_controller.v(57) " "Inferred latch for \"valid1\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[12\] cache_controller.v(57) " "Inferred latch for \"valid1\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[13\] cache_controller.v(57) " "Inferred latch for \"valid1\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[14\] cache_controller.v(57) " "Inferred latch for \"valid1\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[15\] cache_controller.v(57) " "Inferred latch for \"valid1\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[16\] cache_controller.v(57) " "Inferred latch for \"valid1\[16\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[17\] cache_controller.v(57) " "Inferred latch for \"valid1\[17\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[18\] cache_controller.v(57) " "Inferred latch for \"valid1\[18\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[19\] cache_controller.v(57) " "Inferred latch for \"valid1\[19\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[20\] cache_controller.v(57) " "Inferred latch for \"valid1\[20\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[21\] cache_controller.v(57) " "Inferred latch for \"valid1\[21\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[22\] cache_controller.v(57) " "Inferred latch for \"valid1\[22\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[23\] cache_controller.v(57) " "Inferred latch for \"valid1\[23\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[24\] cache_controller.v(57) " "Inferred latch for \"valid1\[24\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[25\] cache_controller.v(57) " "Inferred latch for \"valid1\[25\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[26\] cache_controller.v(57) " "Inferred latch for \"valid1\[26\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[27\] cache_controller.v(57) " "Inferred latch for \"valid1\[27\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[28\] cache_controller.v(57) " "Inferred latch for \"valid1\[28\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[29\] cache_controller.v(57) " "Inferred latch for \"valid1\[29\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[30\] cache_controller.v(57) " "Inferred latch for \"valid1\[30\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[31\] cache_controller.v(57) " "Inferred latch for \"valid1\[31\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[32\] cache_controller.v(57) " "Inferred latch for \"valid1\[32\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[33\] cache_controller.v(57) " "Inferred latch for \"valid1\[33\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[34\] cache_controller.v(57) " "Inferred latch for \"valid1\[34\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[35\] cache_controller.v(57) " "Inferred latch for \"valid1\[35\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[36\] cache_controller.v(57) " "Inferred latch for \"valid1\[36\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[37\] cache_controller.v(57) " "Inferred latch for \"valid1\[37\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[38\] cache_controller.v(57) " "Inferred latch for \"valid1\[38\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[39\] cache_controller.v(57) " "Inferred latch for \"valid1\[39\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[40\] cache_controller.v(57) " "Inferred latch for \"valid1\[40\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[41\] cache_controller.v(57) " "Inferred latch for \"valid1\[41\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[42\] cache_controller.v(57) " "Inferred latch for \"valid1\[42\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[43\] cache_controller.v(57) " "Inferred latch for \"valid1\[43\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[44\] cache_controller.v(57) " "Inferred latch for \"valid1\[44\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[45\] cache_controller.v(57) " "Inferred latch for \"valid1\[45\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[46\] cache_controller.v(57) " "Inferred latch for \"valid1\[46\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[47\] cache_controller.v(57) " "Inferred latch for \"valid1\[47\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[48\] cache_controller.v(57) " "Inferred latch for \"valid1\[48\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[49\] cache_controller.v(57) " "Inferred latch for \"valid1\[49\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[50\] cache_controller.v(57) " "Inferred latch for \"valid1\[50\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[51\] cache_controller.v(57) " "Inferred latch for \"valid1\[51\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[52\] cache_controller.v(57) " "Inferred latch for \"valid1\[52\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[53\] cache_controller.v(57) " "Inferred latch for \"valid1\[53\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[54\] cache_controller.v(57) " "Inferred latch for \"valid1\[54\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[55\] cache_controller.v(57) " "Inferred latch for \"valid1\[55\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[56\] cache_controller.v(57) " "Inferred latch for \"valid1\[56\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[57\] cache_controller.v(57) " "Inferred latch for \"valid1\[57\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[58\] cache_controller.v(57) " "Inferred latch for \"valid1\[58\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[59\] cache_controller.v(57) " "Inferred latch for \"valid1\[59\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[60\] cache_controller.v(57) " "Inferred latch for \"valid1\[60\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[61\] cache_controller.v(57) " "Inferred latch for \"valid1\[61\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[62\] cache_controller.v(57) " "Inferred latch for \"valid1\[62\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[63\] cache_controller.v(57) " "Inferred latch for \"valid1\[63\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[64\] cache_controller.v(57) " "Inferred latch for \"valid1\[64\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[65\] cache_controller.v(57) " "Inferred latch for \"valid1\[65\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[66\] cache_controller.v(57) " "Inferred latch for \"valid1\[66\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[67\] cache_controller.v(57) " "Inferred latch for \"valid1\[67\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[68\] cache_controller.v(57) " "Inferred latch for \"valid1\[68\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[69\] cache_controller.v(57) " "Inferred latch for \"valid1\[69\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[70\] cache_controller.v(57) " "Inferred latch for \"valid1\[70\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[71\] cache_controller.v(57) " "Inferred latch for \"valid1\[71\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[72\] cache_controller.v(57) " "Inferred latch for \"valid1\[72\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[73\] cache_controller.v(57) " "Inferred latch for \"valid1\[73\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[74\] cache_controller.v(57) " "Inferred latch for \"valid1\[74\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[75\] cache_controller.v(57) " "Inferred latch for \"valid1\[75\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[76\] cache_controller.v(57) " "Inferred latch for \"valid1\[76\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[77\] cache_controller.v(57) " "Inferred latch for \"valid1\[77\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[78\] cache_controller.v(57) " "Inferred latch for \"valid1\[78\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[79\] cache_controller.v(57) " "Inferred latch for \"valid1\[79\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[80\] cache_controller.v(57) " "Inferred latch for \"valid1\[80\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[81\] cache_controller.v(57) " "Inferred latch for \"valid1\[81\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[82\] cache_controller.v(57) " "Inferred latch for \"valid1\[82\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[83\] cache_controller.v(57) " "Inferred latch for \"valid1\[83\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[84\] cache_controller.v(57) " "Inferred latch for \"valid1\[84\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[85\] cache_controller.v(57) " "Inferred latch for \"valid1\[85\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[86\] cache_controller.v(57) " "Inferred latch for \"valid1\[86\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[87\] cache_controller.v(57) " "Inferred latch for \"valid1\[87\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[88\] cache_controller.v(57) " "Inferred latch for \"valid1\[88\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[89\] cache_controller.v(57) " "Inferred latch for \"valid1\[89\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[90\] cache_controller.v(57) " "Inferred latch for \"valid1\[90\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[91\] cache_controller.v(57) " "Inferred latch for \"valid1\[91\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[92\] cache_controller.v(57) " "Inferred latch for \"valid1\[92\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[93\] cache_controller.v(57) " "Inferred latch for \"valid1\[93\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[94\] cache_controller.v(57) " "Inferred latch for \"valid1\[94\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[95\] cache_controller.v(57) " "Inferred latch for \"valid1\[95\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[96\] cache_controller.v(57) " "Inferred latch for \"valid1\[96\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[97\] cache_controller.v(57) " "Inferred latch for \"valid1\[97\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[98\] cache_controller.v(57) " "Inferred latch for \"valid1\[98\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[99\] cache_controller.v(57) " "Inferred latch for \"valid1\[99\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[100\] cache_controller.v(57) " "Inferred latch for \"valid1\[100\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[101\] cache_controller.v(57) " "Inferred latch for \"valid1\[101\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[102\] cache_controller.v(57) " "Inferred latch for \"valid1\[102\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[103\] cache_controller.v(57) " "Inferred latch for \"valid1\[103\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[104\] cache_controller.v(57) " "Inferred latch for \"valid1\[104\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[105\] cache_controller.v(57) " "Inferred latch for \"valid1\[105\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[106\] cache_controller.v(57) " "Inferred latch for \"valid1\[106\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[107\] cache_controller.v(57) " "Inferred latch for \"valid1\[107\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[108\] cache_controller.v(57) " "Inferred latch for \"valid1\[108\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[109\] cache_controller.v(57) " "Inferred latch for \"valid1\[109\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[110\] cache_controller.v(57) " "Inferred latch for \"valid1\[110\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[111\] cache_controller.v(57) " "Inferred latch for \"valid1\[111\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[112\] cache_controller.v(57) " "Inferred latch for \"valid1\[112\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[113\] cache_controller.v(57) " "Inferred latch for \"valid1\[113\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[114\] cache_controller.v(57) " "Inferred latch for \"valid1\[114\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[115\] cache_controller.v(57) " "Inferred latch for \"valid1\[115\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[116\] cache_controller.v(57) " "Inferred latch for \"valid1\[116\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[117\] cache_controller.v(57) " "Inferred latch for \"valid1\[117\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[118\] cache_controller.v(57) " "Inferred latch for \"valid1\[118\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[119\] cache_controller.v(57) " "Inferred latch for \"valid1\[119\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[120\] cache_controller.v(57) " "Inferred latch for \"valid1\[120\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[121\] cache_controller.v(57) " "Inferred latch for \"valid1\[121\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[122\] cache_controller.v(57) " "Inferred latch for \"valid1\[122\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[123\] cache_controller.v(57) " "Inferred latch for \"valid1\[123\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[124\] cache_controller.v(57) " "Inferred latch for \"valid1\[124\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[125\] cache_controller.v(57) " "Inferred latch for \"valid1\[125\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[126\] cache_controller.v(57) " "Inferred latch for \"valid1\[126\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[127\] cache_controller.v(57) " "Inferred latch for \"valid1\[127\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[128\] cache_controller.v(57) " "Inferred latch for \"valid1\[128\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[129\] cache_controller.v(57) " "Inferred latch for \"valid1\[129\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[130\] cache_controller.v(57) " "Inferred latch for \"valid1\[130\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[131\] cache_controller.v(57) " "Inferred latch for \"valid1\[131\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[132\] cache_controller.v(57) " "Inferred latch for \"valid1\[132\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[133\] cache_controller.v(57) " "Inferred latch for \"valid1\[133\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[134\] cache_controller.v(57) " "Inferred latch for \"valid1\[134\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[135\] cache_controller.v(57) " "Inferred latch for \"valid1\[135\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[136\] cache_controller.v(57) " "Inferred latch for \"valid1\[136\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[137\] cache_controller.v(57) " "Inferred latch for \"valid1\[137\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[138\] cache_controller.v(57) " "Inferred latch for \"valid1\[138\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[139\] cache_controller.v(57) " "Inferred latch for \"valid1\[139\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[140\] cache_controller.v(57) " "Inferred latch for \"valid1\[140\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[141\] cache_controller.v(57) " "Inferred latch for \"valid1\[141\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[142\] cache_controller.v(57) " "Inferred latch for \"valid1\[142\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[143\] cache_controller.v(57) " "Inferred latch for \"valid1\[143\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[144\] cache_controller.v(57) " "Inferred latch for \"valid1\[144\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[145\] cache_controller.v(57) " "Inferred latch for \"valid1\[145\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[146\] cache_controller.v(57) " "Inferred latch for \"valid1\[146\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[147\] cache_controller.v(57) " "Inferred latch for \"valid1\[147\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[148\] cache_controller.v(57) " "Inferred latch for \"valid1\[148\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[149\] cache_controller.v(57) " "Inferred latch for \"valid1\[149\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[150\] cache_controller.v(57) " "Inferred latch for \"valid1\[150\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[151\] cache_controller.v(57) " "Inferred latch for \"valid1\[151\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[152\] cache_controller.v(57) " "Inferred latch for \"valid1\[152\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[153\] cache_controller.v(57) " "Inferred latch for \"valid1\[153\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[154\] cache_controller.v(57) " "Inferred latch for \"valid1\[154\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[155\] cache_controller.v(57) " "Inferred latch for \"valid1\[155\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[156\] cache_controller.v(57) " "Inferred latch for \"valid1\[156\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[157\] cache_controller.v(57) " "Inferred latch for \"valid1\[157\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[158\] cache_controller.v(57) " "Inferred latch for \"valid1\[158\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[159\] cache_controller.v(57) " "Inferred latch for \"valid1\[159\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[160\] cache_controller.v(57) " "Inferred latch for \"valid1\[160\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[161\] cache_controller.v(57) " "Inferred latch for \"valid1\[161\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[162\] cache_controller.v(57) " "Inferred latch for \"valid1\[162\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[163\] cache_controller.v(57) " "Inferred latch for \"valid1\[163\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[164\] cache_controller.v(57) " "Inferred latch for \"valid1\[164\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[165\] cache_controller.v(57) " "Inferred latch for \"valid1\[165\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[166\] cache_controller.v(57) " "Inferred latch for \"valid1\[166\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[167\] cache_controller.v(57) " "Inferred latch for \"valid1\[167\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[168\] cache_controller.v(57) " "Inferred latch for \"valid1\[168\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[169\] cache_controller.v(57) " "Inferred latch for \"valid1\[169\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[170\] cache_controller.v(57) " "Inferred latch for \"valid1\[170\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[171\] cache_controller.v(57) " "Inferred latch for \"valid1\[171\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[172\] cache_controller.v(57) " "Inferred latch for \"valid1\[172\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[173\] cache_controller.v(57) " "Inferred latch for \"valid1\[173\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[174\] cache_controller.v(57) " "Inferred latch for \"valid1\[174\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[175\] cache_controller.v(57) " "Inferred latch for \"valid1\[175\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[176\] cache_controller.v(57) " "Inferred latch for \"valid1\[176\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[177\] cache_controller.v(57) " "Inferred latch for \"valid1\[177\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[178\] cache_controller.v(57) " "Inferred latch for \"valid1\[178\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[179\] cache_controller.v(57) " "Inferred latch for \"valid1\[179\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[180\] cache_controller.v(57) " "Inferred latch for \"valid1\[180\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[181\] cache_controller.v(57) " "Inferred latch for \"valid1\[181\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[182\] cache_controller.v(57) " "Inferred latch for \"valid1\[182\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[183\] cache_controller.v(57) " "Inferred latch for \"valid1\[183\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[184\] cache_controller.v(57) " "Inferred latch for \"valid1\[184\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[185\] cache_controller.v(57) " "Inferred latch for \"valid1\[185\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[186\] cache_controller.v(57) " "Inferred latch for \"valid1\[186\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[187\] cache_controller.v(57) " "Inferred latch for \"valid1\[187\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[188\] cache_controller.v(57) " "Inferred latch for \"valid1\[188\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[189\] cache_controller.v(57) " "Inferred latch for \"valid1\[189\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[190\] cache_controller.v(57) " "Inferred latch for \"valid1\[190\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[191\] cache_controller.v(57) " "Inferred latch for \"valid1\[191\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[192\] cache_controller.v(57) " "Inferred latch for \"valid1\[192\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[193\] cache_controller.v(57) " "Inferred latch for \"valid1\[193\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[194\] cache_controller.v(57) " "Inferred latch for \"valid1\[194\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[195\] cache_controller.v(57) " "Inferred latch for \"valid1\[195\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[196\] cache_controller.v(57) " "Inferred latch for \"valid1\[196\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[197\] cache_controller.v(57) " "Inferred latch for \"valid1\[197\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[198\] cache_controller.v(57) " "Inferred latch for \"valid1\[198\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[199\] cache_controller.v(57) " "Inferred latch for \"valid1\[199\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[200\] cache_controller.v(57) " "Inferred latch for \"valid1\[200\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[201\] cache_controller.v(57) " "Inferred latch for \"valid1\[201\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[202\] cache_controller.v(57) " "Inferred latch for \"valid1\[202\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[203\] cache_controller.v(57) " "Inferred latch for \"valid1\[203\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[204\] cache_controller.v(57) " "Inferred latch for \"valid1\[204\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[205\] cache_controller.v(57) " "Inferred latch for \"valid1\[205\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[206\] cache_controller.v(57) " "Inferred latch for \"valid1\[206\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[207\] cache_controller.v(57) " "Inferred latch for \"valid1\[207\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[208\] cache_controller.v(57) " "Inferred latch for \"valid1\[208\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[209\] cache_controller.v(57) " "Inferred latch for \"valid1\[209\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[210\] cache_controller.v(57) " "Inferred latch for \"valid1\[210\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[211\] cache_controller.v(57) " "Inferred latch for \"valid1\[211\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[212\] cache_controller.v(57) " "Inferred latch for \"valid1\[212\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[213\] cache_controller.v(57) " "Inferred latch for \"valid1\[213\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[214\] cache_controller.v(57) " "Inferred latch for \"valid1\[214\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[215\] cache_controller.v(57) " "Inferred latch for \"valid1\[215\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[216\] cache_controller.v(57) " "Inferred latch for \"valid1\[216\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[217\] cache_controller.v(57) " "Inferred latch for \"valid1\[217\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[218\] cache_controller.v(57) " "Inferred latch for \"valid1\[218\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[219\] cache_controller.v(57) " "Inferred latch for \"valid1\[219\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[220\] cache_controller.v(57) " "Inferred latch for \"valid1\[220\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[221\] cache_controller.v(57) " "Inferred latch for \"valid1\[221\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[222\] cache_controller.v(57) " "Inferred latch for \"valid1\[222\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[223\] cache_controller.v(57) " "Inferred latch for \"valid1\[223\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[224\] cache_controller.v(57) " "Inferred latch for \"valid1\[224\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[225\] cache_controller.v(57) " "Inferred latch for \"valid1\[225\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[226\] cache_controller.v(57) " "Inferred latch for \"valid1\[226\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[227\] cache_controller.v(57) " "Inferred latch for \"valid1\[227\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[228\] cache_controller.v(57) " "Inferred latch for \"valid1\[228\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[229\] cache_controller.v(57) " "Inferred latch for \"valid1\[229\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[230\] cache_controller.v(57) " "Inferred latch for \"valid1\[230\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[231\] cache_controller.v(57) " "Inferred latch for \"valid1\[231\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[232\] cache_controller.v(57) " "Inferred latch for \"valid1\[232\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[233\] cache_controller.v(57) " "Inferred latch for \"valid1\[233\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[234\] cache_controller.v(57) " "Inferred latch for \"valid1\[234\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[235\] cache_controller.v(57) " "Inferred latch for \"valid1\[235\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[236\] cache_controller.v(57) " "Inferred latch for \"valid1\[236\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[237\] cache_controller.v(57) " "Inferred latch for \"valid1\[237\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[238\] cache_controller.v(57) " "Inferred latch for \"valid1\[238\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[239\] cache_controller.v(57) " "Inferred latch for \"valid1\[239\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[240\] cache_controller.v(57) " "Inferred latch for \"valid1\[240\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[241\] cache_controller.v(57) " "Inferred latch for \"valid1\[241\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[242\] cache_controller.v(57) " "Inferred latch for \"valid1\[242\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[243\] cache_controller.v(57) " "Inferred latch for \"valid1\[243\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[244\] cache_controller.v(57) " "Inferred latch for \"valid1\[244\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[245\] cache_controller.v(57) " "Inferred latch for \"valid1\[245\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[246\] cache_controller.v(57) " "Inferred latch for \"valid1\[246\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[247\] cache_controller.v(57) " "Inferred latch for \"valid1\[247\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[248\] cache_controller.v(57) " "Inferred latch for \"valid1\[248\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[249\] cache_controller.v(57) " "Inferred latch for \"valid1\[249\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[250\] cache_controller.v(57) " "Inferred latch for \"valid1\[250\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[251\] cache_controller.v(57) " "Inferred latch for \"valid1\[251\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[252\] cache_controller.v(57) " "Inferred latch for \"valid1\[252\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[253\] cache_controller.v(57) " "Inferred latch for \"valid1\[253\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[254\] cache_controller.v(57) " "Inferred latch for \"valid1\[254\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[255\] cache_controller.v(57) " "Inferred latch for \"valid1\[255\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269565999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566244 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566244 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566267 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566267 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566268 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566268 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566269 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566269 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566269 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566270 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566270 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566271 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566271 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566271 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566272 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566272 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566272 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566273 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566273 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566274 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566274 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566274 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566275 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566275 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566276 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566276 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566276 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566277 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566277 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566278 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566278 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566278 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566279 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566279 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566280 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566280 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566280 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566281 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566281 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566282 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566282 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566282 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566283 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566283 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566283 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566284 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566284 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566285 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566285 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566285 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566286 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566286 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566287 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566287 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566287 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566288 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566288 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566290 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566290 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566296 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566296 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566297 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566297 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566298 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566298 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566298 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566299 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566299 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566301 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566301 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566314 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566314 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566322 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566322 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566322 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566322 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566325 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566325 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566325 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566327 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566327 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566327 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566327 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566329 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566329 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566329 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566331 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566331 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566331 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566331 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566332 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566332 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566332 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566357 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566357 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566375 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566375 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566375 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566375 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566377 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566377 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566377 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566379 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566379 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566379 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566379 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566380 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566380 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566380 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566392 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566392 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566394 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566394 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566395 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566395 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566395 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566396 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566396 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566397 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566397 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566399 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566399 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566412 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566412 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566412 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566416 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566416 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566416 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566416 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566421 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566421 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566422 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566422 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566423 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566423 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566423 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566424 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566424 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566425 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566425 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566425 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566426 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566426 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566427 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566427 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566427 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566428 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566428 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566429 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566429 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566431 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566431 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566433 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566433 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566434 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566434 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566436 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566436 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566438 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566438 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566440 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566440 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566441 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566441 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566442 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566442 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566442 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566443 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566443 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566444 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566444 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566444 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566445 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566445 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566446 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566446 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566447 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566447 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566447 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566448 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566448 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566449 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566449 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566449 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566450 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566450 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566451 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566451 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566452 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566452 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566452 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566453 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566453 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566454 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566454 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566454 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566455 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566455 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566456 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566456 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566457 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566457 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566457 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566458 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566458 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566459 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566459 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566460 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566460 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566460 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566461 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566461 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566462 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566462 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566463 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566463 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566463 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566464 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566464 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566465 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566465 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566466 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566466 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566466 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566467 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566467 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566468 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566468 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566470 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566470 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566472 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566472 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566473 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566473 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566474 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566474 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566475 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566475 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566475 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566476 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566476 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566477 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566477 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566478 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566478 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566478 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566479 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566479 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566481 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566481 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566482 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566482 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566484 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566484 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566485 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566485 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566485 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566488 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566488 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566490 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566490 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566491 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566491 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566493 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566493 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566494 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566494 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566495 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566495 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566498 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566498 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566498 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566500 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566500 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566501 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566501 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566501 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566502 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566502 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566503 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566503 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566503 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566504 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566504 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566504 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566505 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566505 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566506 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566506 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566507 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566507 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566508 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566508 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566509 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566509 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566509 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566510 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566510 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566510 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566530 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566530 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566532 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566532 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566532 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566534 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566534 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566534 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566536 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566536 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566536 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566537 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566537 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566537 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566539 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566539 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566539 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566542 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566542 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566542 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566545 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566545 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566547 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566547 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566548 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566548 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566549 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566549 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566550 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566550 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566550 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566551 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566551 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566552 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566552 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566553 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566553 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566553 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566554 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566554 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566555 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566556 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566556 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566557 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566557 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566558 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566558 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566560 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566560 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566561 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566561 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566562 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566562 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566564 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566564 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566565 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566565 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566566 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566566 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566567 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566567 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566567 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566568 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566568 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566569 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566569 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566569 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566570 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566570 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566570 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566571 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566571 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566571 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566572 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566572 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566573 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566573 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566573 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566574 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566574 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566574 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566575 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566575 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566575 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566576 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566576 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566576 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566577 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566577 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566578 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566578 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566579 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566579 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566579 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566580 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566580 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566581 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566581 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566582 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566582 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566582 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566583 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566583 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566584 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566584 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566585 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566585 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566585 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566587 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566587 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566587 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566588 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566588 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566588 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566588 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566590 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566590 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566590 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566590 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566591 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566591 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566591 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566593 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566593 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566593 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566593 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566594 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566594 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566594 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566596 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566596 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566598 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566598 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566598 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566601 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566601 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566601 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566603 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566603 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566603 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566603 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566604 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566604 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566604 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566607 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566607 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566607 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566608 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566608 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566608 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566610 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566610 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566610 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566613 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566613 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566613 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566621 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566621 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566621 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566626 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566626 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566626 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566627 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566627 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566627 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566627 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566628 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566628 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566628 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566637 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566637 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566637 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566637 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566639 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566639 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566639 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566640 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566640 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566640 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566640 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566641 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566641 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566641 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566642 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566642 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566642 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566643 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566643 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566643 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566643 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566644 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566644 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566644 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566646 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566646 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566646 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566648 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566648 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566648 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566649 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566649 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566649 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566651 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566651 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566651 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566652 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566652 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566652 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566654 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566654 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566654 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566655 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566655 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566655 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566655 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566656 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566656 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566656 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566657 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566657 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566657 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566658 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566658 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566658 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566661 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566661 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566661 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566662 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566662 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566662 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566664 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566664 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566664 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566665 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566665 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566665 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566665 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566666 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566666 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566666 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566667 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566667 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566667 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566669 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566669 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566669 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566672 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566672 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566672 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566673 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566673 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566673 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566675 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566675 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566675 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566675 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566677 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566677 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566677 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566679 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566679 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566679 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566683 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566683 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566683 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566689 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566689 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566689 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566691 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566691 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566691 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566693 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566693 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566693 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566695 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566695 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566695 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566700 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566700 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566700 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566702 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566702 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566702 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566704 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566704 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566704 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566706 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566706 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566706 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566707 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566707 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566707 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566709 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566709 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566709 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566710 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566710 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566710 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566712 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566712 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566712 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566714 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566714 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566714 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566716 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566716 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566716 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566719 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566719 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566719 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566720 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566720 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566720 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566721 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566721 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566721 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566722 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566722 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566722 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566722 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566723 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566723 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566723 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566725 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566725 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566725 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566728 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566728 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566728 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566732 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566732 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566732 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566734 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566734 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566735 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566735 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566736 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566736 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566736 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566736 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566737 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566737 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566737 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566738 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566738 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566738 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566739 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566739 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566739 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566744 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566744 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566744 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566748 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566748 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566748 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566752 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566752 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566752 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566753 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566753 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566753 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566754 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566754 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566754 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566755 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566755 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566755 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566756 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566756 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566757 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566757 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566758 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566758 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566759 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566759 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566760 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566760 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566760 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566761 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566761 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566762 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566762 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566763 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566763 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566764 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566764 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566765 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566765 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566766 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566766 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566767 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566767 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566768 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566768 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566769 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566769 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269566999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] cache_controller.v(57) " "Inferred latch for \"data1\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] cache_controller.v(57) " "Inferred latch for \"data1\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] cache_controller.v(57) " "Inferred latch for \"data1\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] cache_controller.v(57) " "Inferred latch for \"data1\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] cache_controller.v(57) " "Inferred latch for \"data1\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] cache_controller.v(57) " "Inferred latch for \"data1\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] cache_controller.v(57) " "Inferred latch for \"data1\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] cache_controller.v(57) " "Inferred latch for \"data1\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\] cache_controller.v(57) " "Inferred latch for \"data1\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\] cache_controller.v(57) " "Inferred latch for \"data1\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\] cache_controller.v(57) " "Inferred latch for \"data1\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\] cache_controller.v(57) " "Inferred latch for \"data1\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\] cache_controller.v(57) " "Inferred latch for \"data1\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\] cache_controller.v(57) " "Inferred latch for \"data1\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\] cache_controller.v(57) " "Inferred latch for \"data1\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\] cache_controller.v(57) " "Inferred latch for \"data1\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[0\] cache_controller.v(53) " "Inferred latch for \"LRU2\[0\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[1\] cache_controller.v(53) " "Inferred latch for \"LRU2\[1\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[2\] cache_controller.v(53) " "Inferred latch for \"LRU2\[2\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[3\] cache_controller.v(53) " "Inferred latch for \"LRU2\[3\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[4\] cache_controller.v(53) " "Inferred latch for \"LRU2\[4\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[5\] cache_controller.v(53) " "Inferred latch for \"LRU2\[5\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[6\] cache_controller.v(53) " "Inferred latch for \"LRU2\[6\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[7\] cache_controller.v(53) " "Inferred latch for \"LRU2\[7\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[8\] cache_controller.v(53) " "Inferred latch for \"LRU2\[8\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[9\] cache_controller.v(53) " "Inferred latch for \"LRU2\[9\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[10\] cache_controller.v(53) " "Inferred latch for \"LRU2\[10\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[11\] cache_controller.v(53) " "Inferred latch for \"LRU2\[11\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[12\] cache_controller.v(53) " "Inferred latch for \"LRU2\[12\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[13\] cache_controller.v(53) " "Inferred latch for \"LRU2\[13\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[14\] cache_controller.v(53) " "Inferred latch for \"LRU2\[14\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[15\] cache_controller.v(53) " "Inferred latch for \"LRU2\[15\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[16\] cache_controller.v(53) " "Inferred latch for \"LRU2\[16\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[17\] cache_controller.v(53) " "Inferred latch for \"LRU2\[17\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[18\] cache_controller.v(53) " "Inferred latch for \"LRU2\[18\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[19\] cache_controller.v(53) " "Inferred latch for \"LRU2\[19\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[20\] cache_controller.v(53) " "Inferred latch for \"LRU2\[20\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[21\] cache_controller.v(53) " "Inferred latch for \"LRU2\[21\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[22\] cache_controller.v(53) " "Inferred latch for \"LRU2\[22\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[23\] cache_controller.v(53) " "Inferred latch for \"LRU2\[23\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[24\] cache_controller.v(53) " "Inferred latch for \"LRU2\[24\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[25\] cache_controller.v(53) " "Inferred latch for \"LRU2\[25\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[26\] cache_controller.v(53) " "Inferred latch for \"LRU2\[26\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[27\] cache_controller.v(53) " "Inferred latch for \"LRU2\[27\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[28\] cache_controller.v(53) " "Inferred latch for \"LRU2\[28\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[29\] cache_controller.v(53) " "Inferred latch for \"LRU2\[29\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[30\] cache_controller.v(53) " "Inferred latch for \"LRU2\[30\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[31\] cache_controller.v(53) " "Inferred latch for \"LRU2\[31\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[32\] cache_controller.v(53) " "Inferred latch for \"LRU2\[32\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[33\] cache_controller.v(53) " "Inferred latch for \"LRU2\[33\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[34\] cache_controller.v(53) " "Inferred latch for \"LRU2\[34\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[35\] cache_controller.v(53) " "Inferred latch for \"LRU2\[35\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[36\] cache_controller.v(53) " "Inferred latch for \"LRU2\[36\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[37\] cache_controller.v(53) " "Inferred latch for \"LRU2\[37\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[38\] cache_controller.v(53) " "Inferred latch for \"LRU2\[38\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[39\] cache_controller.v(53) " "Inferred latch for \"LRU2\[39\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[40\] cache_controller.v(53) " "Inferred latch for \"LRU2\[40\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[41\] cache_controller.v(53) " "Inferred latch for \"LRU2\[41\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[42\] cache_controller.v(53) " "Inferred latch for \"LRU2\[42\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[43\] cache_controller.v(53) " "Inferred latch for \"LRU2\[43\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[44\] cache_controller.v(53) " "Inferred latch for \"LRU2\[44\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[45\] cache_controller.v(53) " "Inferred latch for \"LRU2\[45\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[46\] cache_controller.v(53) " "Inferred latch for \"LRU2\[46\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[47\] cache_controller.v(53) " "Inferred latch for \"LRU2\[47\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[48\] cache_controller.v(53) " "Inferred latch for \"LRU2\[48\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[49\] cache_controller.v(53) " "Inferred latch for \"LRU2\[49\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[50\] cache_controller.v(53) " "Inferred latch for \"LRU2\[50\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[51\] cache_controller.v(53) " "Inferred latch for \"LRU2\[51\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[52\] cache_controller.v(53) " "Inferred latch for \"LRU2\[52\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[53\] cache_controller.v(53) " "Inferred latch for \"LRU2\[53\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[54\] cache_controller.v(53) " "Inferred latch for \"LRU2\[54\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[55\] cache_controller.v(53) " "Inferred latch for \"LRU2\[55\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[56\] cache_controller.v(53) " "Inferred latch for \"LRU2\[56\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[57\] cache_controller.v(53) " "Inferred latch for \"LRU2\[57\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[58\] cache_controller.v(53) " "Inferred latch for \"LRU2\[58\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[59\] cache_controller.v(53) " "Inferred latch for \"LRU2\[59\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[60\] cache_controller.v(53) " "Inferred latch for \"LRU2\[60\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[61\] cache_controller.v(53) " "Inferred latch for \"LRU2\[61\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[62\] cache_controller.v(53) " "Inferred latch for \"LRU2\[62\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[63\] cache_controller.v(53) " "Inferred latch for \"LRU2\[63\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[64\] cache_controller.v(53) " "Inferred latch for \"LRU2\[64\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[65\] cache_controller.v(53) " "Inferred latch for \"LRU2\[65\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[66\] cache_controller.v(53) " "Inferred latch for \"LRU2\[66\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[67\] cache_controller.v(53) " "Inferred latch for \"LRU2\[67\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[68\] cache_controller.v(53) " "Inferred latch for \"LRU2\[68\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[69\] cache_controller.v(53) " "Inferred latch for \"LRU2\[69\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[70\] cache_controller.v(53) " "Inferred latch for \"LRU2\[70\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[71\] cache_controller.v(53) " "Inferred latch for \"LRU2\[71\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[72\] cache_controller.v(53) " "Inferred latch for \"LRU2\[72\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[73\] cache_controller.v(53) " "Inferred latch for \"LRU2\[73\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[74\] cache_controller.v(53) " "Inferred latch for \"LRU2\[74\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[75\] cache_controller.v(53) " "Inferred latch for \"LRU2\[75\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[76\] cache_controller.v(53) " "Inferred latch for \"LRU2\[76\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[77\] cache_controller.v(53) " "Inferred latch for \"LRU2\[77\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[78\] cache_controller.v(53) " "Inferred latch for \"LRU2\[78\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[79\] cache_controller.v(53) " "Inferred latch for \"LRU2\[79\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[80\] cache_controller.v(53) " "Inferred latch for \"LRU2\[80\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[81\] cache_controller.v(53) " "Inferred latch for \"LRU2\[81\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[82\] cache_controller.v(53) " "Inferred latch for \"LRU2\[82\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[83\] cache_controller.v(53) " "Inferred latch for \"LRU2\[83\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[84\] cache_controller.v(53) " "Inferred latch for \"LRU2\[84\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[85\] cache_controller.v(53) " "Inferred latch for \"LRU2\[85\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[86\] cache_controller.v(53) " "Inferred latch for \"LRU2\[86\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[87\] cache_controller.v(53) " "Inferred latch for \"LRU2\[87\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[88\] cache_controller.v(53) " "Inferred latch for \"LRU2\[88\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[89\] cache_controller.v(53) " "Inferred latch for \"LRU2\[89\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[90\] cache_controller.v(53) " "Inferred latch for \"LRU2\[90\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[91\] cache_controller.v(53) " "Inferred latch for \"LRU2\[91\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[92\] cache_controller.v(53) " "Inferred latch for \"LRU2\[92\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[93\] cache_controller.v(53) " "Inferred latch for \"LRU2\[93\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[94\] cache_controller.v(53) " "Inferred latch for \"LRU2\[94\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[95\] cache_controller.v(53) " "Inferred latch for \"LRU2\[95\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[96\] cache_controller.v(53) " "Inferred latch for \"LRU2\[96\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[97\] cache_controller.v(53) " "Inferred latch for \"LRU2\[97\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[98\] cache_controller.v(53) " "Inferred latch for \"LRU2\[98\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[99\] cache_controller.v(53) " "Inferred latch for \"LRU2\[99\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[100\] cache_controller.v(53) " "Inferred latch for \"LRU2\[100\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[101\] cache_controller.v(53) " "Inferred latch for \"LRU2\[101\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[102\] cache_controller.v(53) " "Inferred latch for \"LRU2\[102\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[103\] cache_controller.v(53) " "Inferred latch for \"LRU2\[103\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[104\] cache_controller.v(53) " "Inferred latch for \"LRU2\[104\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[105\] cache_controller.v(53) " "Inferred latch for \"LRU2\[105\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[106\] cache_controller.v(53) " "Inferred latch for \"LRU2\[106\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[107\] cache_controller.v(53) " "Inferred latch for \"LRU2\[107\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[108\] cache_controller.v(53) " "Inferred latch for \"LRU2\[108\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[109\] cache_controller.v(53) " "Inferred latch for \"LRU2\[109\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[110\] cache_controller.v(53) " "Inferred latch for \"LRU2\[110\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[111\] cache_controller.v(53) " "Inferred latch for \"LRU2\[111\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[112\] cache_controller.v(53) " "Inferred latch for \"LRU2\[112\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[113\] cache_controller.v(53) " "Inferred latch for \"LRU2\[113\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[114\] cache_controller.v(53) " "Inferred latch for \"LRU2\[114\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[115\] cache_controller.v(53) " "Inferred latch for \"LRU2\[115\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[116\] cache_controller.v(53) " "Inferred latch for \"LRU2\[116\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[117\] cache_controller.v(53) " "Inferred latch for \"LRU2\[117\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[118\] cache_controller.v(53) " "Inferred latch for \"LRU2\[118\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[119\] cache_controller.v(53) " "Inferred latch for \"LRU2\[119\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[120\] cache_controller.v(53) " "Inferred latch for \"LRU2\[120\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[121\] cache_controller.v(53) " "Inferred latch for \"LRU2\[121\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[122\] cache_controller.v(53) " "Inferred latch for \"LRU2\[122\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[123\] cache_controller.v(53) " "Inferred latch for \"LRU2\[123\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[124\] cache_controller.v(53) " "Inferred latch for \"LRU2\[124\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[125\] cache_controller.v(53) " "Inferred latch for \"LRU2\[125\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[126\] cache_controller.v(53) " "Inferred latch for \"LRU2\[126\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[127\] cache_controller.v(53) " "Inferred latch for \"LRU2\[127\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[128\] cache_controller.v(53) " "Inferred latch for \"LRU2\[128\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[129\] cache_controller.v(53) " "Inferred latch for \"LRU2\[129\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[130\] cache_controller.v(53) " "Inferred latch for \"LRU2\[130\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[131\] cache_controller.v(53) " "Inferred latch for \"LRU2\[131\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[132\] cache_controller.v(53) " "Inferred latch for \"LRU2\[132\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[133\] cache_controller.v(53) " "Inferred latch for \"LRU2\[133\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[134\] cache_controller.v(53) " "Inferred latch for \"LRU2\[134\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[135\] cache_controller.v(53) " "Inferred latch for \"LRU2\[135\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[136\] cache_controller.v(53) " "Inferred latch for \"LRU2\[136\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[137\] cache_controller.v(53) " "Inferred latch for \"LRU2\[137\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[138\] cache_controller.v(53) " "Inferred latch for \"LRU2\[138\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[139\] cache_controller.v(53) " "Inferred latch for \"LRU2\[139\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[140\] cache_controller.v(53) " "Inferred latch for \"LRU2\[140\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[141\] cache_controller.v(53) " "Inferred latch for \"LRU2\[141\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[142\] cache_controller.v(53) " "Inferred latch for \"LRU2\[142\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[143\] cache_controller.v(53) " "Inferred latch for \"LRU2\[143\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[144\] cache_controller.v(53) " "Inferred latch for \"LRU2\[144\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[145\] cache_controller.v(53) " "Inferred latch for \"LRU2\[145\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[146\] cache_controller.v(53) " "Inferred latch for \"LRU2\[146\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[147\] cache_controller.v(53) " "Inferred latch for \"LRU2\[147\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[148\] cache_controller.v(53) " "Inferred latch for \"LRU2\[148\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[149\] cache_controller.v(53) " "Inferred latch for \"LRU2\[149\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[150\] cache_controller.v(53) " "Inferred latch for \"LRU2\[150\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[151\] cache_controller.v(53) " "Inferred latch for \"LRU2\[151\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[152\] cache_controller.v(53) " "Inferred latch for \"LRU2\[152\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[153\] cache_controller.v(53) " "Inferred latch for \"LRU2\[153\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[154\] cache_controller.v(53) " "Inferred latch for \"LRU2\[154\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[155\] cache_controller.v(53) " "Inferred latch for \"LRU2\[155\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[156\] cache_controller.v(53) " "Inferred latch for \"LRU2\[156\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[157\] cache_controller.v(53) " "Inferred latch for \"LRU2\[157\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[158\] cache_controller.v(53) " "Inferred latch for \"LRU2\[158\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[159\] cache_controller.v(53) " "Inferred latch for \"LRU2\[159\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[160\] cache_controller.v(53) " "Inferred latch for \"LRU2\[160\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[161\] cache_controller.v(53) " "Inferred latch for \"LRU2\[161\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[162\] cache_controller.v(53) " "Inferred latch for \"LRU2\[162\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[163\] cache_controller.v(53) " "Inferred latch for \"LRU2\[163\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[164\] cache_controller.v(53) " "Inferred latch for \"LRU2\[164\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[165\] cache_controller.v(53) " "Inferred latch for \"LRU2\[165\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[166\] cache_controller.v(53) " "Inferred latch for \"LRU2\[166\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[167\] cache_controller.v(53) " "Inferred latch for \"LRU2\[167\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[168\] cache_controller.v(53) " "Inferred latch for \"LRU2\[168\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[169\] cache_controller.v(53) " "Inferred latch for \"LRU2\[169\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[170\] cache_controller.v(53) " "Inferred latch for \"LRU2\[170\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[171\] cache_controller.v(53) " "Inferred latch for \"LRU2\[171\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[172\] cache_controller.v(53) " "Inferred latch for \"LRU2\[172\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[173\] cache_controller.v(53) " "Inferred latch for \"LRU2\[173\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[174\] cache_controller.v(53) " "Inferred latch for \"LRU2\[174\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[175\] cache_controller.v(53) " "Inferred latch for \"LRU2\[175\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[176\] cache_controller.v(53) " "Inferred latch for \"LRU2\[176\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[177\] cache_controller.v(53) " "Inferred latch for \"LRU2\[177\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[178\] cache_controller.v(53) " "Inferred latch for \"LRU2\[178\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[179\] cache_controller.v(53) " "Inferred latch for \"LRU2\[179\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[180\] cache_controller.v(53) " "Inferred latch for \"LRU2\[180\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[181\] cache_controller.v(53) " "Inferred latch for \"LRU2\[181\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[182\] cache_controller.v(53) " "Inferred latch for \"LRU2\[182\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[183\] cache_controller.v(53) " "Inferred latch for \"LRU2\[183\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[184\] cache_controller.v(53) " "Inferred latch for \"LRU2\[184\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[185\] cache_controller.v(53) " "Inferred latch for \"LRU2\[185\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[186\] cache_controller.v(53) " "Inferred latch for \"LRU2\[186\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[187\] cache_controller.v(53) " "Inferred latch for \"LRU2\[187\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[188\] cache_controller.v(53) " "Inferred latch for \"LRU2\[188\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[189\] cache_controller.v(53) " "Inferred latch for \"LRU2\[189\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[190\] cache_controller.v(53) " "Inferred latch for \"LRU2\[190\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[191\] cache_controller.v(53) " "Inferred latch for \"LRU2\[191\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[192\] cache_controller.v(53) " "Inferred latch for \"LRU2\[192\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[193\] cache_controller.v(53) " "Inferred latch for \"LRU2\[193\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[194\] cache_controller.v(53) " "Inferred latch for \"LRU2\[194\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[195\] cache_controller.v(53) " "Inferred latch for \"LRU2\[195\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[196\] cache_controller.v(53) " "Inferred latch for \"LRU2\[196\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[197\] cache_controller.v(53) " "Inferred latch for \"LRU2\[197\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[198\] cache_controller.v(53) " "Inferred latch for \"LRU2\[198\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[199\] cache_controller.v(53) " "Inferred latch for \"LRU2\[199\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[200\] cache_controller.v(53) " "Inferred latch for \"LRU2\[200\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[201\] cache_controller.v(53) " "Inferred latch for \"LRU2\[201\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[202\] cache_controller.v(53) " "Inferred latch for \"LRU2\[202\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[203\] cache_controller.v(53) " "Inferred latch for \"LRU2\[203\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[204\] cache_controller.v(53) " "Inferred latch for \"LRU2\[204\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[205\] cache_controller.v(53) " "Inferred latch for \"LRU2\[205\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[206\] cache_controller.v(53) " "Inferred latch for \"LRU2\[206\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[207\] cache_controller.v(53) " "Inferred latch for \"LRU2\[207\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[208\] cache_controller.v(53) " "Inferred latch for \"LRU2\[208\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[209\] cache_controller.v(53) " "Inferred latch for \"LRU2\[209\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[210\] cache_controller.v(53) " "Inferred latch for \"LRU2\[210\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[211\] cache_controller.v(53) " "Inferred latch for \"LRU2\[211\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[212\] cache_controller.v(53) " "Inferred latch for \"LRU2\[212\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[213\] cache_controller.v(53) " "Inferred latch for \"LRU2\[213\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[214\] cache_controller.v(53) " "Inferred latch for \"LRU2\[214\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[215\] cache_controller.v(53) " "Inferred latch for \"LRU2\[215\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[216\] cache_controller.v(53) " "Inferred latch for \"LRU2\[216\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[217\] cache_controller.v(53) " "Inferred latch for \"LRU2\[217\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[218\] cache_controller.v(53) " "Inferred latch for \"LRU2\[218\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[219\] cache_controller.v(53) " "Inferred latch for \"LRU2\[219\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[220\] cache_controller.v(53) " "Inferred latch for \"LRU2\[220\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[221\] cache_controller.v(53) " "Inferred latch for \"LRU2\[221\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[222\] cache_controller.v(53) " "Inferred latch for \"LRU2\[222\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[223\] cache_controller.v(53) " "Inferred latch for \"LRU2\[223\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[224\] cache_controller.v(53) " "Inferred latch for \"LRU2\[224\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[225\] cache_controller.v(53) " "Inferred latch for \"LRU2\[225\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[226\] cache_controller.v(53) " "Inferred latch for \"LRU2\[226\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[227\] cache_controller.v(53) " "Inferred latch for \"LRU2\[227\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[228\] cache_controller.v(53) " "Inferred latch for \"LRU2\[228\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[229\] cache_controller.v(53) " "Inferred latch for \"LRU2\[229\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[230\] cache_controller.v(53) " "Inferred latch for \"LRU2\[230\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[231\] cache_controller.v(53) " "Inferred latch for \"LRU2\[231\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[232\] cache_controller.v(53) " "Inferred latch for \"LRU2\[232\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[233\] cache_controller.v(53) " "Inferred latch for \"LRU2\[233\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[234\] cache_controller.v(53) " "Inferred latch for \"LRU2\[234\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[235\] cache_controller.v(53) " "Inferred latch for \"LRU2\[235\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[236\] cache_controller.v(53) " "Inferred latch for \"LRU2\[236\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[237\] cache_controller.v(53) " "Inferred latch for \"LRU2\[237\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[238\] cache_controller.v(53) " "Inferred latch for \"LRU2\[238\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[239\] cache_controller.v(53) " "Inferred latch for \"LRU2\[239\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[240\] cache_controller.v(53) " "Inferred latch for \"LRU2\[240\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[241\] cache_controller.v(53) " "Inferred latch for \"LRU2\[241\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[242\] cache_controller.v(53) " "Inferred latch for \"LRU2\[242\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[243\] cache_controller.v(53) " "Inferred latch for \"LRU2\[243\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[244\] cache_controller.v(53) " "Inferred latch for \"LRU2\[244\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[245\] cache_controller.v(53) " "Inferred latch for \"LRU2\[245\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[246\] cache_controller.v(53) " "Inferred latch for \"LRU2\[246\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[247\] cache_controller.v(53) " "Inferred latch for \"LRU2\[247\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[248\] cache_controller.v(53) " "Inferred latch for \"LRU2\[248\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[249\] cache_controller.v(53) " "Inferred latch for \"LRU2\[249\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[250\] cache_controller.v(53) " "Inferred latch for \"LRU2\[250\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[251\] cache_controller.v(53) " "Inferred latch for \"LRU2\[251\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[252\] cache_controller.v(53) " "Inferred latch for \"LRU2\[252\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[253\] cache_controller.v(53) " "Inferred latch for \"LRU2\[253\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[254\] cache_controller.v(53) " "Inferred latch for \"LRU2\[254\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[255\] cache_controller.v(53) " "Inferred latch for \"LRU2\[255\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[0\] cache_controller.v(53) " "Inferred latch for \"LRU1\[0\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[1\] cache_controller.v(53) " "Inferred latch for \"LRU1\[1\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[2\] cache_controller.v(53) " "Inferred latch for \"LRU1\[2\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[3\] cache_controller.v(53) " "Inferred latch for \"LRU1\[3\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[4\] cache_controller.v(53) " "Inferred latch for \"LRU1\[4\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[5\] cache_controller.v(53) " "Inferred latch for \"LRU1\[5\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[6\] cache_controller.v(53) " "Inferred latch for \"LRU1\[6\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[7\] cache_controller.v(53) " "Inferred latch for \"LRU1\[7\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[8\] cache_controller.v(53) " "Inferred latch for \"LRU1\[8\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[9\] cache_controller.v(53) " "Inferred latch for \"LRU1\[9\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[10\] cache_controller.v(53) " "Inferred latch for \"LRU1\[10\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[11\] cache_controller.v(53) " "Inferred latch for \"LRU1\[11\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[12\] cache_controller.v(53) " "Inferred latch for \"LRU1\[12\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[13\] cache_controller.v(53) " "Inferred latch for \"LRU1\[13\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[14\] cache_controller.v(53) " "Inferred latch for \"LRU1\[14\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[15\] cache_controller.v(53) " "Inferred latch for \"LRU1\[15\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[16\] cache_controller.v(53) " "Inferred latch for \"LRU1\[16\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[17\] cache_controller.v(53) " "Inferred latch for \"LRU1\[17\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[18\] cache_controller.v(53) " "Inferred latch for \"LRU1\[18\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[19\] cache_controller.v(53) " "Inferred latch for \"LRU1\[19\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[20\] cache_controller.v(53) " "Inferred latch for \"LRU1\[20\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[21\] cache_controller.v(53) " "Inferred latch for \"LRU1\[21\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[22\] cache_controller.v(53) " "Inferred latch for \"LRU1\[22\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[23\] cache_controller.v(53) " "Inferred latch for \"LRU1\[23\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[24\] cache_controller.v(53) " "Inferred latch for \"LRU1\[24\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[25\] cache_controller.v(53) " "Inferred latch for \"LRU1\[25\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[26\] cache_controller.v(53) " "Inferred latch for \"LRU1\[26\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[27\] cache_controller.v(53) " "Inferred latch for \"LRU1\[27\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[28\] cache_controller.v(53) " "Inferred latch for \"LRU1\[28\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[29\] cache_controller.v(53) " "Inferred latch for \"LRU1\[29\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[30\] cache_controller.v(53) " "Inferred latch for \"LRU1\[30\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[31\] cache_controller.v(53) " "Inferred latch for \"LRU1\[31\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[32\] cache_controller.v(53) " "Inferred latch for \"LRU1\[32\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[33\] cache_controller.v(53) " "Inferred latch for \"LRU1\[33\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[34\] cache_controller.v(53) " "Inferred latch for \"LRU1\[34\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[35\] cache_controller.v(53) " "Inferred latch for \"LRU1\[35\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[36\] cache_controller.v(53) " "Inferred latch for \"LRU1\[36\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[37\] cache_controller.v(53) " "Inferred latch for \"LRU1\[37\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[38\] cache_controller.v(53) " "Inferred latch for \"LRU1\[38\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[39\] cache_controller.v(53) " "Inferred latch for \"LRU1\[39\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[40\] cache_controller.v(53) " "Inferred latch for \"LRU1\[40\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[41\] cache_controller.v(53) " "Inferred latch for \"LRU1\[41\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[42\] cache_controller.v(53) " "Inferred latch for \"LRU1\[42\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[43\] cache_controller.v(53) " "Inferred latch for \"LRU1\[43\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[44\] cache_controller.v(53) " "Inferred latch for \"LRU1\[44\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[45\] cache_controller.v(53) " "Inferred latch for \"LRU1\[45\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[46\] cache_controller.v(53) " "Inferred latch for \"LRU1\[46\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[47\] cache_controller.v(53) " "Inferred latch for \"LRU1\[47\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[48\] cache_controller.v(53) " "Inferred latch for \"LRU1\[48\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[49\] cache_controller.v(53) " "Inferred latch for \"LRU1\[49\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[50\] cache_controller.v(53) " "Inferred latch for \"LRU1\[50\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[51\] cache_controller.v(53) " "Inferred latch for \"LRU1\[51\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[52\] cache_controller.v(53) " "Inferred latch for \"LRU1\[52\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[53\] cache_controller.v(53) " "Inferred latch for \"LRU1\[53\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[54\] cache_controller.v(53) " "Inferred latch for \"LRU1\[54\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[55\] cache_controller.v(53) " "Inferred latch for \"LRU1\[55\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[56\] cache_controller.v(53) " "Inferred latch for \"LRU1\[56\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[57\] cache_controller.v(53) " "Inferred latch for \"LRU1\[57\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[58\] cache_controller.v(53) " "Inferred latch for \"LRU1\[58\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[59\] cache_controller.v(53) " "Inferred latch for \"LRU1\[59\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[60\] cache_controller.v(53) " "Inferred latch for \"LRU1\[60\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[61\] cache_controller.v(53) " "Inferred latch for \"LRU1\[61\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[62\] cache_controller.v(53) " "Inferred latch for \"LRU1\[62\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[63\] cache_controller.v(53) " "Inferred latch for \"LRU1\[63\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[64\] cache_controller.v(53) " "Inferred latch for \"LRU1\[64\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[65\] cache_controller.v(53) " "Inferred latch for \"LRU1\[65\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[66\] cache_controller.v(53) " "Inferred latch for \"LRU1\[66\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[67\] cache_controller.v(53) " "Inferred latch for \"LRU1\[67\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[68\] cache_controller.v(53) " "Inferred latch for \"LRU1\[68\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[69\] cache_controller.v(53) " "Inferred latch for \"LRU1\[69\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[70\] cache_controller.v(53) " "Inferred latch for \"LRU1\[70\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[71\] cache_controller.v(53) " "Inferred latch for \"LRU1\[71\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[72\] cache_controller.v(53) " "Inferred latch for \"LRU1\[72\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[73\] cache_controller.v(53) " "Inferred latch for \"LRU1\[73\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[74\] cache_controller.v(53) " "Inferred latch for \"LRU1\[74\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[75\] cache_controller.v(53) " "Inferred latch for \"LRU1\[75\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[76\] cache_controller.v(53) " "Inferred latch for \"LRU1\[76\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[77\] cache_controller.v(53) " "Inferred latch for \"LRU1\[77\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[78\] cache_controller.v(53) " "Inferred latch for \"LRU1\[78\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[79\] cache_controller.v(53) " "Inferred latch for \"LRU1\[79\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[80\] cache_controller.v(53) " "Inferred latch for \"LRU1\[80\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[81\] cache_controller.v(53) " "Inferred latch for \"LRU1\[81\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[82\] cache_controller.v(53) " "Inferred latch for \"LRU1\[82\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[83\] cache_controller.v(53) " "Inferred latch for \"LRU1\[83\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[84\] cache_controller.v(53) " "Inferred latch for \"LRU1\[84\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[85\] cache_controller.v(53) " "Inferred latch for \"LRU1\[85\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[86\] cache_controller.v(53) " "Inferred latch for \"LRU1\[86\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[87\] cache_controller.v(53) " "Inferred latch for \"LRU1\[87\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[88\] cache_controller.v(53) " "Inferred latch for \"LRU1\[88\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[89\] cache_controller.v(53) " "Inferred latch for \"LRU1\[89\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[90\] cache_controller.v(53) " "Inferred latch for \"LRU1\[90\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[91\] cache_controller.v(53) " "Inferred latch for \"LRU1\[91\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[92\] cache_controller.v(53) " "Inferred latch for \"LRU1\[92\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[93\] cache_controller.v(53) " "Inferred latch for \"LRU1\[93\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[94\] cache_controller.v(53) " "Inferred latch for \"LRU1\[94\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[95\] cache_controller.v(53) " "Inferred latch for \"LRU1\[95\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[96\] cache_controller.v(53) " "Inferred latch for \"LRU1\[96\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[97\] cache_controller.v(53) " "Inferred latch for \"LRU1\[97\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[98\] cache_controller.v(53) " "Inferred latch for \"LRU1\[98\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[99\] cache_controller.v(53) " "Inferred latch for \"LRU1\[99\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[100\] cache_controller.v(53) " "Inferred latch for \"LRU1\[100\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[101\] cache_controller.v(53) " "Inferred latch for \"LRU1\[101\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[102\] cache_controller.v(53) " "Inferred latch for \"LRU1\[102\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[103\] cache_controller.v(53) " "Inferred latch for \"LRU1\[103\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[104\] cache_controller.v(53) " "Inferred latch for \"LRU1\[104\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[105\] cache_controller.v(53) " "Inferred latch for \"LRU1\[105\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[106\] cache_controller.v(53) " "Inferred latch for \"LRU1\[106\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[107\] cache_controller.v(53) " "Inferred latch for \"LRU1\[107\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[108\] cache_controller.v(53) " "Inferred latch for \"LRU1\[108\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[109\] cache_controller.v(53) " "Inferred latch for \"LRU1\[109\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[110\] cache_controller.v(53) " "Inferred latch for \"LRU1\[110\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[111\] cache_controller.v(53) " "Inferred latch for \"LRU1\[111\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[112\] cache_controller.v(53) " "Inferred latch for \"LRU1\[112\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[113\] cache_controller.v(53) " "Inferred latch for \"LRU1\[113\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[114\] cache_controller.v(53) " "Inferred latch for \"LRU1\[114\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[115\] cache_controller.v(53) " "Inferred latch for \"LRU1\[115\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[116\] cache_controller.v(53) " "Inferred latch for \"LRU1\[116\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[117\] cache_controller.v(53) " "Inferred latch for \"LRU1\[117\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[118\] cache_controller.v(53) " "Inferred latch for \"LRU1\[118\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[119\] cache_controller.v(53) " "Inferred latch for \"LRU1\[119\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[120\] cache_controller.v(53) " "Inferred latch for \"LRU1\[120\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[121\] cache_controller.v(53) " "Inferred latch for \"LRU1\[121\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[122\] cache_controller.v(53) " "Inferred latch for \"LRU1\[122\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[123\] cache_controller.v(53) " "Inferred latch for \"LRU1\[123\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[124\] cache_controller.v(53) " "Inferred latch for \"LRU1\[124\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[125\] cache_controller.v(53) " "Inferred latch for \"LRU1\[125\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[126\] cache_controller.v(53) " "Inferred latch for \"LRU1\[126\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[127\] cache_controller.v(53) " "Inferred latch for \"LRU1\[127\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[128\] cache_controller.v(53) " "Inferred latch for \"LRU1\[128\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[129\] cache_controller.v(53) " "Inferred latch for \"LRU1\[129\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[130\] cache_controller.v(53) " "Inferred latch for \"LRU1\[130\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[131\] cache_controller.v(53) " "Inferred latch for \"LRU1\[131\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[132\] cache_controller.v(53) " "Inferred latch for \"LRU1\[132\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[133\] cache_controller.v(53) " "Inferred latch for \"LRU1\[133\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[134\] cache_controller.v(53) " "Inferred latch for \"LRU1\[134\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[135\] cache_controller.v(53) " "Inferred latch for \"LRU1\[135\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[136\] cache_controller.v(53) " "Inferred latch for \"LRU1\[136\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[137\] cache_controller.v(53) " "Inferred latch for \"LRU1\[137\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[138\] cache_controller.v(53) " "Inferred latch for \"LRU1\[138\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[139\] cache_controller.v(53) " "Inferred latch for \"LRU1\[139\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[140\] cache_controller.v(53) " "Inferred latch for \"LRU1\[140\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[141\] cache_controller.v(53) " "Inferred latch for \"LRU1\[141\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[142\] cache_controller.v(53) " "Inferred latch for \"LRU1\[142\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[143\] cache_controller.v(53) " "Inferred latch for \"LRU1\[143\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[144\] cache_controller.v(53) " "Inferred latch for \"LRU1\[144\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[145\] cache_controller.v(53) " "Inferred latch for \"LRU1\[145\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[146\] cache_controller.v(53) " "Inferred latch for \"LRU1\[146\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[147\] cache_controller.v(53) " "Inferred latch for \"LRU1\[147\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[148\] cache_controller.v(53) " "Inferred latch for \"LRU1\[148\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[149\] cache_controller.v(53) " "Inferred latch for \"LRU1\[149\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[150\] cache_controller.v(53) " "Inferred latch for \"LRU1\[150\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[151\] cache_controller.v(53) " "Inferred latch for \"LRU1\[151\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[152\] cache_controller.v(53) " "Inferred latch for \"LRU1\[152\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[153\] cache_controller.v(53) " "Inferred latch for \"LRU1\[153\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[154\] cache_controller.v(53) " "Inferred latch for \"LRU1\[154\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[155\] cache_controller.v(53) " "Inferred latch for \"LRU1\[155\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[156\] cache_controller.v(53) " "Inferred latch for \"LRU1\[156\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[157\] cache_controller.v(53) " "Inferred latch for \"LRU1\[157\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[158\] cache_controller.v(53) " "Inferred latch for \"LRU1\[158\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[159\] cache_controller.v(53) " "Inferred latch for \"LRU1\[159\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[160\] cache_controller.v(53) " "Inferred latch for \"LRU1\[160\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[161\] cache_controller.v(53) " "Inferred latch for \"LRU1\[161\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[162\] cache_controller.v(53) " "Inferred latch for \"LRU1\[162\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[163\] cache_controller.v(53) " "Inferred latch for \"LRU1\[163\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[164\] cache_controller.v(53) " "Inferred latch for \"LRU1\[164\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[165\] cache_controller.v(53) " "Inferred latch for \"LRU1\[165\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[166\] cache_controller.v(53) " "Inferred latch for \"LRU1\[166\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[167\] cache_controller.v(53) " "Inferred latch for \"LRU1\[167\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[168\] cache_controller.v(53) " "Inferred latch for \"LRU1\[168\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[169\] cache_controller.v(53) " "Inferred latch for \"LRU1\[169\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[170\] cache_controller.v(53) " "Inferred latch for \"LRU1\[170\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[171\] cache_controller.v(53) " "Inferred latch for \"LRU1\[171\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[172\] cache_controller.v(53) " "Inferred latch for \"LRU1\[172\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[173\] cache_controller.v(53) " "Inferred latch for \"LRU1\[173\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[174\] cache_controller.v(53) " "Inferred latch for \"LRU1\[174\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[175\] cache_controller.v(53) " "Inferred latch for \"LRU1\[175\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[176\] cache_controller.v(53) " "Inferred latch for \"LRU1\[176\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[177\] cache_controller.v(53) " "Inferred latch for \"LRU1\[177\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[178\] cache_controller.v(53) " "Inferred latch for \"LRU1\[178\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[179\] cache_controller.v(53) " "Inferred latch for \"LRU1\[179\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[180\] cache_controller.v(53) " "Inferred latch for \"LRU1\[180\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[181\] cache_controller.v(53) " "Inferred latch for \"LRU1\[181\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[182\] cache_controller.v(53) " "Inferred latch for \"LRU1\[182\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[183\] cache_controller.v(53) " "Inferred latch for \"LRU1\[183\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[184\] cache_controller.v(53) " "Inferred latch for \"LRU1\[184\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[185\] cache_controller.v(53) " "Inferred latch for \"LRU1\[185\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[186\] cache_controller.v(53) " "Inferred latch for \"LRU1\[186\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[187\] cache_controller.v(53) " "Inferred latch for \"LRU1\[187\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[188\] cache_controller.v(53) " "Inferred latch for \"LRU1\[188\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[189\] cache_controller.v(53) " "Inferred latch for \"LRU1\[189\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[190\] cache_controller.v(53) " "Inferred latch for \"LRU1\[190\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[191\] cache_controller.v(53) " "Inferred latch for \"LRU1\[191\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[192\] cache_controller.v(53) " "Inferred latch for \"LRU1\[192\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[193\] cache_controller.v(53) " "Inferred latch for \"LRU1\[193\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[194\] cache_controller.v(53) " "Inferred latch for \"LRU1\[194\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[195\] cache_controller.v(53) " "Inferred latch for \"LRU1\[195\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[196\] cache_controller.v(53) " "Inferred latch for \"LRU1\[196\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[197\] cache_controller.v(53) " "Inferred latch for \"LRU1\[197\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[198\] cache_controller.v(53) " "Inferred latch for \"LRU1\[198\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[199\] cache_controller.v(53) " "Inferred latch for \"LRU1\[199\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[200\] cache_controller.v(53) " "Inferred latch for \"LRU1\[200\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[201\] cache_controller.v(53) " "Inferred latch for \"LRU1\[201\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[202\] cache_controller.v(53) " "Inferred latch for \"LRU1\[202\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[203\] cache_controller.v(53) " "Inferred latch for \"LRU1\[203\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[204\] cache_controller.v(53) " "Inferred latch for \"LRU1\[204\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[205\] cache_controller.v(53) " "Inferred latch for \"LRU1\[205\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[206\] cache_controller.v(53) " "Inferred latch for \"LRU1\[206\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[207\] cache_controller.v(53) " "Inferred latch for \"LRU1\[207\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[208\] cache_controller.v(53) " "Inferred latch for \"LRU1\[208\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[209\] cache_controller.v(53) " "Inferred latch for \"LRU1\[209\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[210\] cache_controller.v(53) " "Inferred latch for \"LRU1\[210\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[211\] cache_controller.v(53) " "Inferred latch for \"LRU1\[211\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[212\] cache_controller.v(53) " "Inferred latch for \"LRU1\[212\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[213\] cache_controller.v(53) " "Inferred latch for \"LRU1\[213\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[214\] cache_controller.v(53) " "Inferred latch for \"LRU1\[214\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[215\] cache_controller.v(53) " "Inferred latch for \"LRU1\[215\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[216\] cache_controller.v(53) " "Inferred latch for \"LRU1\[216\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[217\] cache_controller.v(53) " "Inferred latch for \"LRU1\[217\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[218\] cache_controller.v(53) " "Inferred latch for \"LRU1\[218\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[219\] cache_controller.v(53) " "Inferred latch for \"LRU1\[219\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[220\] cache_controller.v(53) " "Inferred latch for \"LRU1\[220\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[221\] cache_controller.v(53) " "Inferred latch for \"LRU1\[221\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[222\] cache_controller.v(53) " "Inferred latch for \"LRU1\[222\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[223\] cache_controller.v(53) " "Inferred latch for \"LRU1\[223\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[224\] cache_controller.v(53) " "Inferred latch for \"LRU1\[224\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[225\] cache_controller.v(53) " "Inferred latch for \"LRU1\[225\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[226\] cache_controller.v(53) " "Inferred latch for \"LRU1\[226\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[227\] cache_controller.v(53) " "Inferred latch for \"LRU1\[227\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[228\] cache_controller.v(53) " "Inferred latch for \"LRU1\[228\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[229\] cache_controller.v(53) " "Inferred latch for \"LRU1\[229\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[230\] cache_controller.v(53) " "Inferred latch for \"LRU1\[230\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[231\] cache_controller.v(53) " "Inferred latch for \"LRU1\[231\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[232\] cache_controller.v(53) " "Inferred latch for \"LRU1\[232\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[233\] cache_controller.v(53) " "Inferred latch for \"LRU1\[233\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[234\] cache_controller.v(53) " "Inferred latch for \"LRU1\[234\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[235\] cache_controller.v(53) " "Inferred latch for \"LRU1\[235\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[236\] cache_controller.v(53) " "Inferred latch for \"LRU1\[236\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[237\] cache_controller.v(53) " "Inferred latch for \"LRU1\[237\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[238\] cache_controller.v(53) " "Inferred latch for \"LRU1\[238\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[239\] cache_controller.v(53) " "Inferred latch for \"LRU1\[239\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[240\] cache_controller.v(53) " "Inferred latch for \"LRU1\[240\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[241\] cache_controller.v(53) " "Inferred latch for \"LRU1\[241\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[242\] cache_controller.v(53) " "Inferred latch for \"LRU1\[242\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[243\] cache_controller.v(53) " "Inferred latch for \"LRU1\[243\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[244\] cache_controller.v(53) " "Inferred latch for \"LRU1\[244\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[245\] cache_controller.v(53) " "Inferred latch for \"LRU1\[245\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[246\] cache_controller.v(53) " "Inferred latch for \"LRU1\[246\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[247\] cache_controller.v(53) " "Inferred latch for \"LRU1\[247\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[248\] cache_controller.v(53) " "Inferred latch for \"LRU1\[248\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[249\] cache_controller.v(53) " "Inferred latch for \"LRU1\[249\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[250\] cache_controller.v(53) " "Inferred latch for \"LRU1\[250\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[251\] cache_controller.v(53) " "Inferred latch for \"LRU1\[251\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[252\] cache_controller.v(53) " "Inferred latch for \"LRU1\[252\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[253\] cache_controller.v(53) " "Inferred latch for \"LRU1\[253\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[254\] cache_controller.v(53) " "Inferred latch for \"LRU1\[254\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[255\] cache_controller.v(53) " "Inferred latch for \"LRU1\[255\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269567242 "|Mips|cache_controller:comb_250"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller cache_controller:comb_250\|SRAM_controller:sram " "Elaborating entity \"SRAM_controller\" for hierarchy \"cache_controller:comb_250\|SRAM_controller:sram\"" {  } { { "cache_controller.v" "sram" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269568075 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_write_data SRAM_controller.v(31) " "Verilog HDL Always Construct warning at SRAM_controller.v(31): variable \"SRAM_write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269568076 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_data SRAM_controller.v(34) " "Verilog HDL Always Construct warning at SRAM_controller.v(34): variable \"SRAM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_data SRAM_controller.v(24) " "Verilog HDL Always Construct warning at SRAM_controller.v(24): inferring latch(es) for variable \"SRAM_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_read_data SRAM_controller.v(24) " "Verilog HDL Always Construct warning at SRAM_controller.v(24): inferring latch(es) for variable \"SRAM_read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[0\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[0\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[1\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[1\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[2\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[2\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[3\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[3\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[4\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[4\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[5\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[5\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[6\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[6\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[7\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[7\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[8\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[8\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568077 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[9\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[9\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[10\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[10\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[11\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[11\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[12\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[12\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[13\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[13\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[14\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[14\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[15\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[15\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[0\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[0\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[1\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[1\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[2\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[2\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[3\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[3\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[4\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[4\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[5\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[5\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[6\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[6\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[7\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[7\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568078 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[8\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[8\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[9\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[9\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[10\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[10\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[11\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[11\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[12\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[12\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[13\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[13\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[14\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[14\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[15\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[15\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269568079 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mem_wb " "Elaborating entity \"register\" for hierarchy \"register:mem_wb\"" {  } { { "Mips.v" "mem_wb" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269568081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:s1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:s1\"" {  } { { "Mips.v" "s1" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os14 " "Found entity 1: altsyncram_os14" {  } { { "db/altsyncram_os14.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_os14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269569765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269569765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hq1 " "Found entity 1: altsyncram_0hq1" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_0hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269569852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269569852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269570962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269570962 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269571087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[1\] " "LATCH primitive \"controller:control\|alu_com\[1\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269572232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[0\] " "LATCH primitive \"controller:control\|alu_com\[0\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269572232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[2\] " "LATCH primitive \"controller:control\|alu_com\[2\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269572232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[0\] " "LATCH primitive \"controller:control\|alu_com\[0\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[1\] " "LATCH primitive \"controller:control\|alu_com\[1\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[2\] " "LATCH primitive \"controller:control\|alu_com\[2\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[3\] " "LATCH primitive \"ALU:alu\|res\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[2\] " "LATCH primitive \"ALU:alu\|res\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[1\] " "LATCH primitive \"ALU:alu\|res\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[0\] " "LATCH primitive \"ALU:alu\|res\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[7\] " "LATCH primitive \"ALU:alu\|res\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[6\] " "LATCH primitive \"ALU:alu\|res\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[5\] " "LATCH primitive \"ALU:alu\|res\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[4\] " "LATCH primitive \"ALU:alu\|res\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[15\] " "LATCH primitive \"ALU:alu\|res\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[14\] " "LATCH primitive \"ALU:alu\|res\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[13\] " "LATCH primitive \"ALU:alu\|res\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[12\] " "LATCH primitive \"ALU:alu\|res\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[11\] " "LATCH primitive \"ALU:alu\|res\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[10\] " "LATCH primitive \"ALU:alu\|res\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[9\] " "LATCH primitive \"ALU:alu\|res\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[8\] " "LATCH primitive \"ALU:alu\|res\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269573228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269579999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269580001 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450269585379 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269585506 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1450269585506 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[0\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[1\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[2\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[3\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[4\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[5\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[7\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[8\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[9\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[10\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[11\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[12\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[13\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[14\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[15\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269585564 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1450269585564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[49\] " "Latch cache_controller:comb_250\|valid2\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585624 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[25\] " "Latch cache_controller:comb_250\|valid2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585624 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[17\] " "Latch cache_controller:comb_250\|valid2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585624 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[57\] " "Latch cache_controller:comb_250\|valid2\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585624 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[37\] " "Latch cache_controller:comb_250\|valid2\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585625 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[13\] " "Latch cache_controller:comb_250\|valid2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585625 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[5\] " "Latch cache_controller:comb_250\|valid2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585625 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[45\] " "Latch cache_controller:comb_250\|valid2\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585625 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[33\] " "Latch cache_controller:comb_250\|valid2\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585625 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[9\] " "Latch cache_controller:comb_250\|valid2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585625 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[1\] " "Latch cache_controller:comb_250\|valid2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585626 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[41\] " "Latch cache_controller:comb_250\|valid2\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585626 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[53\] " "Latch cache_controller:comb_250\|valid2\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585626 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[29\] " "Latch cache_controller:comb_250\|valid2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585626 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[21\] " "Latch cache_controller:comb_250\|valid2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585626 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[61\] " "Latch cache_controller:comb_250\|valid2\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585626 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[50\] " "Latch cache_controller:comb_250\|valid2\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585627 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[38\] " "Latch cache_controller:comb_250\|valid2\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585627 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[34\] " "Latch cache_controller:comb_250\|valid2\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585627 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[54\] " "Latch cache_controller:comb_250\|valid2\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585627 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[26\] " "Latch cache_controller:comb_250\|valid2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585627 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[14\] " "Latch cache_controller:comb_250\|valid2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585628 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[10\] " "Latch cache_controller:comb_250\|valid2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585628 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[30\] " "Latch cache_controller:comb_250\|valid2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585628 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[18\] " "Latch cache_controller:comb_250\|valid2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585629 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[6\] " "Latch cache_controller:comb_250\|valid2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585629 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[2\] " "Latch cache_controller:comb_250\|valid2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585629 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[22\] " "Latch cache_controller:comb_250\|valid2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585630 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[58\] " "Latch cache_controller:comb_250\|valid2\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585630 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[46\] " "Latch cache_controller:comb_250\|valid2\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585630 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[42\] " "Latch cache_controller:comb_250\|valid2\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585630 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[62\] " "Latch cache_controller:comb_250\|valid2\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585631 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[48\] " "Latch cache_controller:comb_250\|valid2\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585631 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[36\] " "Latch cache_controller:comb_250\|valid2\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585631 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[32\] " "Latch cache_controller:comb_250\|valid2\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585632 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[52\] " "Latch cache_controller:comb_250\|valid2\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585632 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[24\] " "Latch cache_controller:comb_250\|valid2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585632 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[12\] " "Latch cache_controller:comb_250\|valid2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585632 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[8\] " "Latch cache_controller:comb_250\|valid2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585633 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[28\] " "Latch cache_controller:comb_250\|valid2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585633 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[16\] " "Latch cache_controller:comb_250\|valid2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585633 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[4\] " "Latch cache_controller:comb_250\|valid2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585634 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[0\] " "Latch cache_controller:comb_250\|valid2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585634 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[20\] " "Latch cache_controller:comb_250\|valid2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585634 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[56\] " "Latch cache_controller:comb_250\|valid2\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585634 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[44\] " "Latch cache_controller:comb_250\|valid2\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585635 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[40\] " "Latch cache_controller:comb_250\|valid2\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585635 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[60\] " "Latch cache_controller:comb_250\|valid2\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585635 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[51\] " "Latch cache_controller:comb_250\|valid2\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585636 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[27\] " "Latch cache_controller:comb_250\|valid2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585636 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[19\] " "Latch cache_controller:comb_250\|valid2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585636 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[59\] " "Latch cache_controller:comb_250\|valid2\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585636 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[39\] " "Latch cache_controller:comb_250\|valid2\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585637 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[15\] " "Latch cache_controller:comb_250\|valid2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585637 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[7\] " "Latch cache_controller:comb_250\|valid2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585637 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[47\] " "Latch cache_controller:comb_250\|valid2\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585638 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[35\] " "Latch cache_controller:comb_250\|valid2\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585638 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[11\] " "Latch cache_controller:comb_250\|valid2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585638 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[3\] " "Latch cache_controller:comb_250\|valid2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585639 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[43\] " "Latch cache_controller:comb_250\|valid2\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585639 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[55\] " "Latch cache_controller:comb_250\|valid2\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585639 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[31\] " "Latch cache_controller:comb_250\|valid2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585639 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[23\] " "Latch cache_controller:comb_250\|valid2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585640 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[63\] " "Latch cache_controller:comb_250\|valid2\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585640 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[100\] " "Latch cache_controller:comb_250\|valid2\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585640 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[98\] " "Latch cache_controller:comb_250\|valid2\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585641 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[97\] " "Latch cache_controller:comb_250\|valid2\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585641 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[96\] " "Latch cache_controller:comb_250\|valid2\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585641 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[99\] " "Latch cache_controller:comb_250\|valid2\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585641 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[90\] " "Latch cache_controller:comb_250\|valid2\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585641 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[86\] " "Latch cache_controller:comb_250\|valid2\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585642 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[82\] " "Latch cache_controller:comb_250\|valid2\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585642 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[94\] " "Latch cache_controller:comb_250\|valid2\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585642 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[85\] " "Latch cache_controller:comb_250\|valid2\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585642 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[89\] " "Latch cache_controller:comb_250\|valid2\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585642 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[81\] " "Latch cache_controller:comb_250\|valid2\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585643 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[93\] " "Latch cache_controller:comb_250\|valid2\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585643 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[88\] " "Latch cache_controller:comb_250\|valid2\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585643 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[84\] " "Latch cache_controller:comb_250\|valid2\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585643 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[80\] " "Latch cache_controller:comb_250\|valid2\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585643 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[92\] " "Latch cache_controller:comb_250\|valid2\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585643 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[87\] " "Latch cache_controller:comb_250\|valid2\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585644 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[91\] " "Latch cache_controller:comb_250\|valid2\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585644 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[83\] " "Latch cache_controller:comb_250\|valid2\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585644 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[95\] " "Latch cache_controller:comb_250\|valid2\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585644 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[69\] " "Latch cache_controller:comb_250\|valid2\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585644 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[73\] " "Latch cache_controller:comb_250\|valid2\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585645 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[65\] " "Latch cache_controller:comb_250\|valid2\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585645 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[77\] " "Latch cache_controller:comb_250\|valid2\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585645 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[74\] " "Latch cache_controller:comb_250\|valid2\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585645 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[70\] " "Latch cache_controller:comb_250\|valid2\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585645 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[66\] " "Latch cache_controller:comb_250\|valid2\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585646 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[78\] " "Latch cache_controller:comb_250\|valid2\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585646 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[72\] " "Latch cache_controller:comb_250\|valid2\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585646 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[68\] " "Latch cache_controller:comb_250\|valid2\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585646 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[64\] " "Latch cache_controller:comb_250\|valid2\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585646 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[76\] " "Latch cache_controller:comb_250\|valid2\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585646 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[71\] " "Latch cache_controller:comb_250\|valid2\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585647 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[75\] " "Latch cache_controller:comb_250\|valid2\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585647 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[67\] " "Latch cache_controller:comb_250\|valid2\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585647 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[79\] " "Latch cache_controller:comb_250\|valid2\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585647 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[50\] " "Latch cache_controller:comb_250\|valid1\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585647 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[38\] " "Latch cache_controller:comb_250\|valid1\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585648 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[34\] " "Latch cache_controller:comb_250\|valid1\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585648 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[54\] " "Latch cache_controller:comb_250\|valid1\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585648 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[26\] " "Latch cache_controller:comb_250\|valid1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585648 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[14\] " "Latch cache_controller:comb_250\|valid1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585648 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[10\] " "Latch cache_controller:comb_250\|valid1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585649 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[30\] " "Latch cache_controller:comb_250\|valid1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585649 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[18\] " "Latch cache_controller:comb_250\|valid1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585649 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[6\] " "Latch cache_controller:comb_250\|valid1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585649 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[2\] " "Latch cache_controller:comb_250\|valid1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585649 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[22\] " "Latch cache_controller:comb_250\|valid1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585649 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[58\] " "Latch cache_controller:comb_250\|valid1\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585650 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[46\] " "Latch cache_controller:comb_250\|valid1\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585650 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[42\] " "Latch cache_controller:comb_250\|valid1\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585650 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[62\] " "Latch cache_controller:comb_250\|valid1\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585650 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[49\] " "Latch cache_controller:comb_250\|valid1\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585650 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[25\] " "Latch cache_controller:comb_250\|valid1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585651 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[17\] " "Latch cache_controller:comb_250\|valid1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585651 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[57\] " "Latch cache_controller:comb_250\|valid1\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585651 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[37\] " "Latch cache_controller:comb_250\|valid1\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585651 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[13\] " "Latch cache_controller:comb_250\|valid1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585651 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[5\] " "Latch cache_controller:comb_250\|valid1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585651 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[45\] " "Latch cache_controller:comb_250\|valid1\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585652 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[33\] " "Latch cache_controller:comb_250\|valid1\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585652 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[9\] " "Latch cache_controller:comb_250\|valid1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585652 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[1\] " "Latch cache_controller:comb_250\|valid1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585652 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[41\] " "Latch cache_controller:comb_250\|valid1\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585652 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[53\] " "Latch cache_controller:comb_250\|valid1\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585653 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[29\] " "Latch cache_controller:comb_250\|valid1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585653 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[21\] " "Latch cache_controller:comb_250\|valid1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585653 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[61\] " "Latch cache_controller:comb_250\|valid1\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585653 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[48\] " "Latch cache_controller:comb_250\|valid1\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585653 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[36\] " "Latch cache_controller:comb_250\|valid1\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585653 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[32\] " "Latch cache_controller:comb_250\|valid1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585654 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[52\] " "Latch cache_controller:comb_250\|valid1\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585654 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[24\] " "Latch cache_controller:comb_250\|valid1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585654 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[12\] " "Latch cache_controller:comb_250\|valid1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585654 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[8\] " "Latch cache_controller:comb_250\|valid1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585654 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[28\] " "Latch cache_controller:comb_250\|valid1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585655 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[16\] " "Latch cache_controller:comb_250\|valid1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585655 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[4\] " "Latch cache_controller:comb_250\|valid1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585655 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[0\] " "Latch cache_controller:comb_250\|valid1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585655 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[20\] " "Latch cache_controller:comb_250\|valid1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585655 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[56\] " "Latch cache_controller:comb_250\|valid1\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585655 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[44\] " "Latch cache_controller:comb_250\|valid1\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585656 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[40\] " "Latch cache_controller:comb_250\|valid1\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585656 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[60\] " "Latch cache_controller:comb_250\|valid1\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585656 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[51\] " "Latch cache_controller:comb_250\|valid1\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585656 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[27\] " "Latch cache_controller:comb_250\|valid1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585656 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[19\] " "Latch cache_controller:comb_250\|valid1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585657 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[59\] " "Latch cache_controller:comb_250\|valid1\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585657 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[39\] " "Latch cache_controller:comb_250\|valid1\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585657 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[15\] " "Latch cache_controller:comb_250\|valid1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585657 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[7\] " "Latch cache_controller:comb_250\|valid1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585657 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[47\] " "Latch cache_controller:comb_250\|valid1\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585657 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[35\] " "Latch cache_controller:comb_250\|valid1\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585658 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[11\] " "Latch cache_controller:comb_250\|valid1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585658 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[3\] " "Latch cache_controller:comb_250\|valid1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585658 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[43\] " "Latch cache_controller:comb_250\|valid1\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585658 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[55\] " "Latch cache_controller:comb_250\|valid1\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585659 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[31\] " "Latch cache_controller:comb_250\|valid1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585659 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[23\] " "Latch cache_controller:comb_250\|valid1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585659 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[63\] " "Latch cache_controller:comb_250\|valid1\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585659 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[100\] " "Latch cache_controller:comb_250\|valid1\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585659 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[97\] " "Latch cache_controller:comb_250\|valid1\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585659 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[98\] " "Latch cache_controller:comb_250\|valid1\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585660 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[96\] " "Latch cache_controller:comb_250\|valid1\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585660 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[99\] " "Latch cache_controller:comb_250\|valid1\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585660 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[90\] " "Latch cache_controller:comb_250\|valid1\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585660 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[86\] " "Latch cache_controller:comb_250\|valid1\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585660 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[82\] " "Latch cache_controller:comb_250\|valid1\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585661 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[94\] " "Latch cache_controller:comb_250\|valid1\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585661 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[85\] " "Latch cache_controller:comb_250\|valid1\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585661 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[89\] " "Latch cache_controller:comb_250\|valid1\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585661 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[81\] " "Latch cache_controller:comb_250\|valid1\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585661 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[93\] " "Latch cache_controller:comb_250\|valid1\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585662 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[88\] " "Latch cache_controller:comb_250\|valid1\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585662 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[84\] " "Latch cache_controller:comb_250\|valid1\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585662 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[80\] " "Latch cache_controller:comb_250\|valid1\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585662 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[92\] " "Latch cache_controller:comb_250\|valid1\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585662 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[87\] " "Latch cache_controller:comb_250\|valid1\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585662 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[91\] " "Latch cache_controller:comb_250\|valid1\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585663 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[83\] " "Latch cache_controller:comb_250\|valid1\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585663 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[95\] " "Latch cache_controller:comb_250\|valid1\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585663 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[69\] " "Latch cache_controller:comb_250\|valid1\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585663 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[73\] " "Latch cache_controller:comb_250\|valid1\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585663 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[65\] " "Latch cache_controller:comb_250\|valid1\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585664 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[77\] " "Latch cache_controller:comb_250\|valid1\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585664 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[74\] " "Latch cache_controller:comb_250\|valid1\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585664 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[70\] " "Latch cache_controller:comb_250\|valid1\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585664 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[66\] " "Latch cache_controller:comb_250\|valid1\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585664 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[78\] " "Latch cache_controller:comb_250\|valid1\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585664 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[72\] " "Latch cache_controller:comb_250\|valid1\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585665 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[68\] " "Latch cache_controller:comb_250\|valid1\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585665 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[64\] " "Latch cache_controller:comb_250\|valid1\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585665 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[76\] " "Latch cache_controller:comb_250\|valid1\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585665 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[71\] " "Latch cache_controller:comb_250\|valid1\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585665 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[75\] " "Latch cache_controller:comb_250\|valid1\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585666 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[67\] " "Latch cache_controller:comb_250\|valid1\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585666 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[79\] " "Latch cache_controller:comb_250\|valid1\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585666 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|sel_out " "Latch cache_controller:comb_250\|sel_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585666 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[0\] " "Latch cache_controller:comb_250\|data2\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585667 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data1\[10\] " "Latch cache_controller:comb_250\|data1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585669 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[1\] " "Latch cache_controller:comb_250\|data2\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585670 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[2\] " "Latch cache_controller:comb_250\|data2\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585674 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[3\] " "Latch cache_controller:comb_250\|data2\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585679 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[15\] " "Latch cache_controller:comb_250\|data2\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585683 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[14\] " "Latch cache_controller:comb_250\|data2\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585689 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[13\] " "Latch cache_controller:comb_250\|data2\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585692 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[12\] " "Latch cache_controller:comb_250\|data2\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585695 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[11\] " "Latch cache_controller:comb_250\|data2\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585697 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[10\] " "Latch cache_controller:comb_250\|data2\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585700 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[9\] " "Latch cache_controller:comb_250\|data2\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585702 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[8\] " "Latch cache_controller:comb_250\|data2\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585705 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[7\] " "Latch cache_controller:comb_250\|data2\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585707 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[6\] " "Latch cache_controller:comb_250\|data2\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585710 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[5\] " "Latch cache_controller:comb_250\|data2\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585715 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[4\] " "Latch cache_controller:comb_250\|data2\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269585718 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269585718 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Node \"SRAM_DQ\[3\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Node \"SRAM_DQ\[4\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Node \"SRAM_DQ\[5\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Node \"SRAM_DQ\[7\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[8\]~synth " "Node \"SRAM_DQ\[8\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[9\]~synth " "Node \"SRAM_DQ\[9\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[10\]~synth " "Node \"SRAM_DQ\[10\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Node \"SRAM_DQ\[11\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[12\]~synth " "Node \"SRAM_DQ\[12\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[13\]~synth " "Node \"SRAM_DQ\[13\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[14\]~synth " "Node \"SRAM_DQ\[14\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[15\]~synth " "Node \"SRAM_DQ\[15\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269587617 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1450269587617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269587619 "|Mips|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269587619 "|Mips|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269587619 "|Mips|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269587619 "|Mips|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269587619 "|Mips|LEDG[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450269587619 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450269591812 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450269591888 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450269591888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269591954 "|Mips|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450269591954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.map.smsg " "Generated suppressed messages file E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450269592990 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 3 131 0 0 128 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 3 of its 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 128 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1450269593845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450269593996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269593996 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[0\] " "No output dependent on input pin \"SRAM_ADDR\[0\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[1\] " "No output dependent on input pin \"SRAM_ADDR\[1\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[2\] " "No output dependent on input pin \"SRAM_ADDR\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[3\] " "No output dependent on input pin \"SRAM_ADDR\[3\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[4\] " "No output dependent on input pin \"SRAM_ADDR\[4\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[5\] " "No output dependent on input pin \"SRAM_ADDR\[5\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[6\] " "No output dependent on input pin \"SRAM_ADDR\[6\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[7\] " "No output dependent on input pin \"SRAM_ADDR\[7\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[8\] " "No output dependent on input pin \"SRAM_ADDR\[8\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[9\] " "No output dependent on input pin \"SRAM_ADDR\[9\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[10\] " "No output dependent on input pin \"SRAM_ADDR\[10\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[11\] " "No output dependent on input pin \"SRAM_ADDR\[11\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[12\] " "No output dependent on input pin \"SRAM_ADDR\[12\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[13\] " "No output dependent on input pin \"SRAM_ADDR\[13\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[14\] " "No output dependent on input pin \"SRAM_ADDR\[14\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[15\] " "No output dependent on input pin \"SRAM_ADDR\[15\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[16\] " "No output dependent on input pin \"SRAM_ADDR\[16\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[17\] " "No output dependent on input pin \"SRAM_ADDR\[17\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_UB_N_O " "No output dependent on input pin \"SRAM_UB_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_UB_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_LB_N_O " "No output dependent on input pin \"SRAM_LB_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_LB_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_WE_N_O " "No output dependent on input pin \"SRAM_WE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_WE_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_CE_N_O " "No output dependent on input pin \"SRAM_CE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_CE_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_OE_N_O " "No output dependent on input pin \"SRAM_OE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269594742 "|Mips|SRAM_OE_N_O"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450269594742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7212 " "Implemented 7212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450269594747 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450269594747 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1450269594747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6998 " "Implemented 6998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450269594747 ""} { "Info" "ICUT_CUT_TM_RAMS" "65 " "Implemented 65 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450269594747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450269594747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2655 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2655 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450269595132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 16:09:55 2015 " "Processing ended: Wed Dec 16 16:09:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450269595132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450269595132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450269595132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450269595132 ""}
