#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 19:13:09 2019
# Process ID: 15764
# Current directory: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1592 C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.xpr
# Log file: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/vivado.log
# Journal file: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/itr9fc/Desktop/Interface/solution1/impl/ip', nor could it be found using path 'D:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/itr9fc/Vivado_HLS/Tictactoe/solution1/impl/ip', nor could it be found using path 'D:/FPGA_WORKSPACES/Vivado_HLS/Tictactoe/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/itr9fc/Desktop/Interface/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/itr9fc/Vivado_HLS/Tictactoe/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Testing_HDMI.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Testing_HDMI_Interface_0_0
Testing_HDMI_TicTacToe_0_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 823.016 ; gain = 125.648
update_compile_order -fileset sources_1
open_bd_design {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:clean_button:1.0 - clean_button_0
Adding cell -- xilinx.com:module_ref:clean_button:1.0 - clean_button_1
Adding cell -- xilinx.com:module_ref:clean_button:1.0 - clean_button_2
Adding cell -- xilinx.com:module_ref:clean_button:1.0 - clean_button_3
Adding cell -- xilinx.com:hls:TicTacToe:1.0 - TicTacToe_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_25M
Adding cell -- xilinx.com:module_ref:HDMI_test:1.0 - HDMI_test_0
Adding cell -- xilinx.com:hls:Interface:1.0 - Interface_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_test_0/pixclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_test_0/DCM_TMDS_CLKFX(undef)
Successfully read diagram <Testing_HDMI> from BD file <C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2328.406 ; gain = 57.723
delete_bd_objs [get_bd_nets HDMI_test_0_x_value] [get_bd_nets HDMI_test_0_y_value] [get_bd_nets Interface_0_XY_Red_V] [get_bd_nets Interface_0_XY_Green_V] [get_bd_nets Interface_0_XY_Blue_V] [get_bd_cells Interface_0]
set_property  ip_repo_paths  c:/Users/itr9fc/Vivado_HLS/Tictactoe/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/itr9fc/Vivado_HLS/Tictactoe/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Interface2:1.0 Interface2_0
endgroup
set_property location {3 819 -288} [get_bd_cells Interface2_0]
set_property location {2 838 -240} [get_bd_cells Interface2_0]
connect_bd_net [get_bd_pins Interface2_0/XY_Red_V] [get_bd_pins HDMI_test_0/XY_Red]
connect_bd_net [get_bd_pins Interface2_0/XY_Green_V] [get_bd_pins HDMI_test_0/XY_Green]
connect_bd_net [get_bd_pins Interface2_0/XY_Blue_V] [get_bd_pins HDMI_test_0/XY_Blue]
connect_bd_net [get_bd_pins Interface2_0/x_V] [get_bd_pins HDMI_test_0/x_value]
connect_bd_net [get_bd_pins Interface2_0/y_V] [get_bd_pins HDMI_test_0/y_value]
save_bd_design
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Interface2_0_0/Testing_HDMI_Interface2_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd

[Sun Apr 21 19:26:04 2019] Launched Testing_HDMI_Interface2_0_0_synth_1, synth_1...
Run output will be captured here:
Testing_HDMI_Interface2_0_0_synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Interface2_0_0_synth_1/runme.log
synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/synth_1/runme.log
[Sun Apr 21 19:26:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /TicTacToe_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
reset_run synth_1
reset_run Testing_HDMI_Interface2_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [BD 41-927] Following properties on pin /clean_button_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_2/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_3/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_test_0/TMDSp_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Testing_HDMI_HDMI_test_0_0_TMDSp_clock 
WARNING: [BD 41-927] Following properties on pin /HDMI_test_0/TMDSn_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Testing_HDMI_HDMI_test_0_0_TMDSn_clock 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/TicTacToe_0/ap_start
/TicTacToe_0/player1
/TicTacToe_0/player2
/TicTacToe_0/left_r
/TicTacToe_0/right_r
/TicTacToe_0/start
/Interface2_0/ap_start
/Interface2_0/player1_win
/Interface2_0/player2_win
/Interface2_0/boardOut_a_V
/Interface2_0/boardOut_b_V
/Interface2_0/boardOut_c_V
/Interface2_0/boardOut_d_V
/Interface2_0/boardOut_e_V
/Interface2_0/boardOut_f_V
/Interface2_0/boardOut_g_V
/Interface2_0/boardOut_h_V
/Interface2_0/boardOut_i_V
/Interface2_0/sel_V

Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/synth/Testing_HDMI.v
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/sim/Testing_HDMI.v
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hdl/Testing_HDMI_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface2_0 .
Exporting to file C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hw_handoff/Testing_HDMI.hwh
Generated Block Design Tcl file C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hw_handoff/Testing_HDMI_bd.tcl
Generated Hardware Definition File C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/synth/Testing_HDMI.hwdef
[Sun Apr 21 19:27:58 2019] Launched Testing_HDMI_Interface2_0_0_synth_1, synth_1...
Run output will be captured here:
Testing_HDMI_Interface2_0_0_synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Interface2_0_0_synth_1/runme.log
synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/synth_1/runme.log
[Sun Apr 21 19:27:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets rst_clk_wiz_0_25M_peripheral_reset] [get_bd_cells TicTacToe_0]
delete_bd_objs [get_bd_cells rst_clk_wiz_0_25M]
reset_run synth_1
reset_run Testing_HDMI_Interface2_0_0_synth_1
save_bd_design
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [BD 41-927] Following properties on pin /clean_button_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_2/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_3/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_test_0/TMDSp_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Testing_HDMI_HDMI_test_0_0_TMDSp_clock 
WARNING: [BD 41-927] Following properties on pin /HDMI_test_0/TMDSn_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Testing_HDMI_HDMI_test_0_0_TMDSn_clock 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Interface2_0/ap_start
/Interface2_0/player1_win
/Interface2_0/player2_win
/Interface2_0/boardOut_a_V
/Interface2_0/boardOut_b_V
/Interface2_0/boardOut_c_V
/Interface2_0/boardOut_d_V
/Interface2_0/boardOut_e_V
/Interface2_0/boardOut_f_V
/Interface2_0/boardOut_g_V
/Interface2_0/boardOut_h_V
/Interface2_0/boardOut_i_V
/Interface2_0/sel_V

Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/synth/Testing_HDMI.v
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/sim/Testing_HDMI.v
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hdl/Testing_HDMI_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface2_0 .
Exporting to file C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hw_handoff/Testing_HDMI.hwh
Generated Block Design Tcl file C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hw_handoff/Testing_HDMI_bd.tcl
Generated Hardware Definition File C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/synth/Testing_HDMI.hwdef
[Sun Apr 21 19:28:32 2019] Launched Testing_HDMI_Interface2_0_0_synth_1, synth_1...
Run output will be captured here:
Testing_HDMI_Interface2_0_0_synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Interface2_0_0_synth_1/runme.log
synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/synth_1/runme.log
[Sun Apr 21 19:28:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2328.406 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A6DF1EA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.406 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip/component.xml. It will be created.
set_property  ip_repo_paths  {c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip C:/Users/itr9fc/Desktop/FPGA__Proj/Gamelogic2/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Gamelogic2/solution1/impl/ip'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface2:1.0 [get_ips  Testing_HDMI_Interface2_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Interface2_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded Testing_HDMI_Interface2_0_0 from Interface2 1.0 to Interface2 1.0
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface2_0_0] -no_script -sync -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Gamelogic2:1.0 Gamelogic2_0
endgroup
save_bd_design
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 32
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/Gamelogic2_0/ap_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Testing_HDMI_Interface2_0_0, cache-ID = d5266670e929473d; cache size = 1.418 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property location {1 329 -425} [get_bd_cells Gamelogic2_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Gamelogic2/solution1/impl/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:Interface2:1.0 [get_ips  Testing_HDMI_Interface2_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd'
INFO: [IP_Flow 19-3422] Upgraded Testing_HDMI_Interface2_0_0 (Interface2 1.0) from revision 1904211923 to revision 1904211945
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_a_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_b_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_c_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_d_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_e_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_f_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_g_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_h_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'boardOut_i_V'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'player1_win'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'player2_win'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'sel_V'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Testing_HDMI_Interface2_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_a_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_b_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_c_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_d_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_e_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_f_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_g_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_h_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'boardOut_i_V'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'player1_win'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'player2_win'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sel_V'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Testing_HDMI_Interface2_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Testing_HDMI_Interface2_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface2_0_0] -no_script -sync -force -quiet
set_property location {1 185 -408} [get_bd_cells Gamelogic2_0]
connect_bd_net [get_bd_pins Gamelogic2_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins Gamelogic2_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /Gamelogic2_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
save_bd_design
Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [BD 41-927] Following properties on pin /clean_button_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_2/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clean_button_3/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_test_0/TMDSp_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Testing_HDMI_HDMI_test_0_0_TMDSp_clock 
WARNING: [BD 41-927] Following properties on pin /HDMI_test_0/TMDSn_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Testing_HDMI_HDMI_test_0_0_TMDSn_clock 
WARNING: [BD 41-927] Following properties on pin /Gamelogic2_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /Interface2_0/x_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Interface2_0/y_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Interface2_0/XY_Red_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Interface2_0/XY_Green_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Interface2_0/XY_Blue_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Gamelogic2_0/ap_rst
/Gamelogic2_0/rst
/Gamelogic2_0/btn1
/Gamelogic2_0/btn2
/Gamelogic2_0/btn3
/Gamelogic2_0/time_remaining_in_V
/Interface2_0/ap_start

Wrote  : <C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/synth/Testing_HDMI.v
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/sim/Testing_HDMI.v
VHDL Output written to : C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hdl/Testing_HDMI_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clean_button_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamelogic2_0 .
Exporting to file C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hw_handoff/Testing_HDMI.hwh
Generated Block Design Tcl file C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/hw_handoff/Testing_HDMI_bd.tcl
Generated Hardware Definition File C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/synth/Testing_HDMI.hwdef
[Sun Apr 21 19:48:12 2019] Launched Testing_HDMI_Gamelogic2_0_0_synth_1, Testing_HDMI_Interface2_0_0_synth_1, synth_1...
Run output will be captured here:
Testing_HDMI_Gamelogic2_0_0_synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/runme.log
Testing_HDMI_Interface2_0_0_synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Interface2_0_0_synth_1/runme.log
synth_1: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/synth_1/runme.log
[Sun Apr 21 19:48:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
