<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NamuPaiai_Wasserstandsanzeige_MQTT: /home/kloenk/.platformio/packages/framework-arduinoespressif8266/libraries/GDBStub/src/xtensa/config/core-isa.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NamuPaiai_Wasserstandsanzeige_MQTT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f00e418d171e49b17445b65571a8f367.html">.platformio</a></li><li class="navelem"><a class="el" href="dir_9c890f64469c51741ed59309dac154b6.html">packages</a></li><li class="navelem"><a class="el" href="dir_2f2b8fdc9e3a4daa689fa559edc2cfe3.html">framework-arduinoespressif8266</a></li><li class="navelem"><a class="el" href="dir_29a8a561722df0f068649a88b36d4def.html">libraries</a></li><li class="navelem"><a class="el" href="dir_596d086daeaa698e1ef327f6e8e2864e.html">GDBStub</a></li><li class="navelem"><a class="el" href="dir_ed00f0ce23b4e2e998b40fb267addd0e.html">src</a></li><li class="navelem"><a class="el" href="dir_8bc0999fb104cd7a820d345d062dfb60.html">xtensa</a></li><li class="navelem"><a class="el" href="dir_00821474a3e15988da889a7f89270ffe.html">config</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">core-isa.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4190f440160a7ded4c8b4c7a76029cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4190f440160a7ded4c8b4c7a76029cee">XCHAL_HAVE_BE</a>&#160;&#160;&#160;0	/* big-endian <a class="el" href="cores_2esp8266_2_arduino_8h.html#ab8ef12fab634c171394422d0ee8baf94">byte</a> ordering */</td></tr>
<tr class="separator:a4190f440160a7ded4c8b4c7a76029cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc9391bc678297265d8968671f51feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#accc9391bc678297265d8968671f51feb">XCHAL_HAVE_WINDOWED</a>&#160;&#160;&#160;0	/* windowed registers <a class="el" href="structoption.html">option</a> */</td></tr>
<tr class="separator:accc9391bc678297265d8968671f51feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d72cca4f988a011f2768228f37f3154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9d72cca4f988a011f2768228f37f3154">XCHAL_NUM_AREGS</a>&#160;&#160;&#160;16	/* num of physical addr regs */</td></tr>
<tr class="separator:a9d72cca4f988a011f2768228f37f3154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d462e2ac4a733952b6f4a2196b8095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae9d462e2ac4a733952b6f4a2196b8095">XCHAL_NUM_AREGS_LOG2</a>&#160;&#160;&#160;4	/* <a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a9d72cca4f988a011f2768228f37f3154">XCHAL_NUM_AREGS</a>) */</td></tr>
<tr class="separator:ae9d462e2ac4a733952b6f4a2196b8095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bd8b6056c5c8a1c14ef9e73957fc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a32bd8b6056c5c8a1c14ef9e73957fc4c">XCHAL_MAX_INSTRUCTION_SIZE</a>&#160;&#160;&#160;3	/* max instr bytes (3..8) */</td></tr>
<tr class="separator:a32bd8b6056c5c8a1c14ef9e73957fc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1808f5693e1e169fdc9de46a5167963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa1808f5693e1e169fdc9de46a5167963">XCHAL_HAVE_DEBUG</a>&#160;&#160;&#160;1	/* debug <a class="el" href="structoption.html">option</a> */</td></tr>
<tr class="separator:aa1808f5693e1e169fdc9de46a5167963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c898cc29341e36016391f97eb20fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae0c898cc29341e36016391f97eb20fb9">XCHAL_HAVE_DENSITY</a>&#160;&#160;&#160;1	/* 16-<a class="el" href="tests_2host_2common_2_arduino_8h.html#af419eea95c24741f969fbe9eb534404e">bit</a> instructions */</td></tr>
<tr class="separator:ae0c898cc29341e36016391f97eb20fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce6c71a74f7cdff038add1bb18afef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1ce6c71a74f7cdff038add1bb18afef2">XCHAL_HAVE_LOOPS</a>&#160;&#160;&#160;0	/* zero-overhead loops */</td></tr>
<tr class="separator:a1ce6c71a74f7cdff038add1bb18afef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cb293749b438bd719ef18f63d19e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a60cb293749b438bd719ef18f63d19e40">XCHAL_HAVE_NSA</a>&#160;&#160;&#160;1	/* NSA/NSAU instructions */</td></tr>
<tr class="separator:a60cb293749b438bd719ef18f63d19e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46eadbf35b2980a38df8f5d6fd0d21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac46eadbf35b2980a38df8f5d6fd0d21a">XCHAL_HAVE_MINMAX</a>&#160;&#160;&#160;0	/* <a class="el" href="sys_2param_8h.html#a3acffbd305ee72dcd4593c0d8af64a4f">MIN</a>/<a class="el" href="rsa__i31__keygen__inner_8c.html#aacc3ee1a7f283f8ef65cea31f4436a95">MAX</a> instructions */</td></tr>
<tr class="separator:ac46eadbf35b2980a38df8f5d6fd0d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa040b04720a72f67687d2691c84873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abaa040b04720a72f67687d2691c84873">XCHAL_HAVE_SEXT</a>&#160;&#160;&#160;0	/* SEXT instruction */</td></tr>
<tr class="separator:abaa040b04720a72f67687d2691c84873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bf1835aa22b30f932edec6cbf676ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a10bf1835aa22b30f932edec6cbf676ff">XCHAL_HAVE_CLAMPS</a>&#160;&#160;&#160;0	/* CLAMPS instruction */</td></tr>
<tr class="separator:a10bf1835aa22b30f932edec6cbf676ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa3f15a04035591606b1eadec3f552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7aa3f15a04035591606b1eadec3f552b">XCHAL_HAVE_MUL16</a>&#160;&#160;&#160;1	/* MUL16S/MUL16U instructions */</td></tr>
<tr class="separator:a7aa3f15a04035591606b1eadec3f552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcb1ac9adfc4bc61924784ece4d8b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7fcb1ac9adfc4bc61924784ece4d8b23">XCHAL_HAVE_MUL32</a>&#160;&#160;&#160;1	/* MULL instruction */</td></tr>
<tr class="separator:a7fcb1ac9adfc4bc61924784ece4d8b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f01ab355e8daf13c7798a21d554f97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3f01ab355e8daf13c7798a21d554f97b">XCHAL_HAVE_MUL32_HIGH</a>&#160;&#160;&#160;0	/* MULUH/MULSH instructions */</td></tr>
<tr class="separator:a3f01ab355e8daf13c7798a21d554f97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5e235dd8e9ed101c959f7fbf9c3e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6a5e235dd8e9ed101c959f7fbf9c3e3f">XCHAL_HAVE_DIV32</a>&#160;&#160;&#160;0	/* QUOS/QUOU/REMS/REMU instructions */</td></tr>
<tr class="separator:a6a5e235dd8e9ed101c959f7fbf9c3e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823dad32a0fdc984bfdb60e12108b8ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a823dad32a0fdc984bfdb60e12108b8ad">XCHAL_HAVE_L32R</a>&#160;&#160;&#160;1	/* L32R instruction */</td></tr>
<tr class="separator:a823dad32a0fdc984bfdb60e12108b8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded68b0f269c65a35127524acf55fa97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aded68b0f269c65a35127524acf55fa97">XCHAL_HAVE_ABSOLUTE_LITERALS</a>&#160;&#160;&#160;1	/* non-PC-rel (extended) L32R */</td></tr>
<tr class="separator:aded68b0f269c65a35127524acf55fa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f7c7f2691e5a93d35467f861e77258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af3f7c7f2691e5a93d35467f861e77258">XCHAL_HAVE_CONST16</a>&#160;&#160;&#160;0	/* CONST16 instruction */</td></tr>
<tr class="separator:af3f7c7f2691e5a93d35467f861e77258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d53f82abd59669ca379f27ce0a0021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af2d53f82abd59669ca379f27ce0a0021">XCHAL_HAVE_ADDX</a>&#160;&#160;&#160;1	/* ADDX#/SUBX# instructions */</td></tr>
<tr class="separator:af2d53f82abd59669ca379f27ce0a0021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37c14bf51a74d2af217beba9e0b6b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac37c14bf51a74d2af217beba9e0b6b2b">XCHAL_HAVE_WIDE_BRANCHES</a>&#160;&#160;&#160;0	/* B*.W18 or B*.W15 instr's */</td></tr>
<tr class="separator:ac37c14bf51a74d2af217beba9e0b6b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af950d490e276d88489f33769c594cffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af950d490e276d88489f33769c594cffe">XCHAL_HAVE_PREDICTED_BRANCHES</a>&#160;&#160;&#160;0	/* B[EQ/EQZ/NE/NEZ]T instr's */</td></tr>
<tr class="separator:af950d490e276d88489f33769c594cffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346b571ccd474b7a91a352e4187fbc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a346b571ccd474b7a91a352e4187fbc8a">XCHAL_HAVE_CALL4AND12</a>&#160;&#160;&#160;0	/* (obsolete <a class="el" href="structoption.html">option</a>) */</td></tr>
<tr class="separator:a346b571ccd474b7a91a352e4187fbc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa992b32fde0bfd964ebc7e8b581d8d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa992b32fde0bfd964ebc7e8b581d8d10">XCHAL_HAVE_ABS</a>&#160;&#160;&#160;1	/* ABS instruction */</td></tr>
<tr class="separator:aa992b32fde0bfd964ebc7e8b581d8d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98780aea68f9142b70fe045db27fcc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a98780aea68f9142b70fe045db27fcc5b">XCHAL_HAVE_RELEASE_SYNC</a>&#160;&#160;&#160;0	/* L32AI/S32RI instructions */</td></tr>
<tr class="separator:a98780aea68f9142b70fe045db27fcc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da59eaaa6feccc959c063a2fd710892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8da59eaaa6feccc959c063a2fd710892">XCHAL_HAVE_S32C1I</a>&#160;&#160;&#160;0	/* S32C1I instruction */</td></tr>
<tr class="separator:a8da59eaaa6feccc959c063a2fd710892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd7755d67e208a51829196cbb3ef4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abfdd7755d67e208a51829196cbb3ef4d">XCHAL_HAVE_SPECULATION</a>&#160;&#160;&#160;0	/* speculation */</td></tr>
<tr class="separator:abfdd7755d67e208a51829196cbb3ef4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c49bad00f463a5954a09103c7068c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3c49bad00f463a5954a09103c7068c50">XCHAL_HAVE_FULL_RESET</a>&#160;&#160;&#160;1	/* all regs/state <a class="el" href="test___polled_timeout_8cpp.html#a17c4cb75fe9640b1ddc53f73fd18beac">reset</a> */</td></tr>
<tr class="separator:a3c49bad00f463a5954a09103c7068c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada05e49ff67300abfc446dd9d7be5ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ada05e49ff67300abfc446dd9d7be5ff4">XCHAL_NUM_CONTEXTS</a>&#160;&#160;&#160;1	/* */</td></tr>
<tr class="separator:ada05e49ff67300abfc446dd9d7be5ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f60606ecce5b6fe7a1135b549062b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2f60606ecce5b6fe7a1135b549062b53">XCHAL_NUM_MISC_REGS</a>&#160;&#160;&#160;0	/* num of scratch regs (0..4) */</td></tr>
<tr class="separator:a2f60606ecce5b6fe7a1135b549062b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc71c17cf67689f1b8f5dd4f3e86b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#afc71c17cf67689f1b8f5dd4f3e86b722">XCHAL_HAVE_TAP_MASTER</a>&#160;&#160;&#160;0	/* JTAG TAP control instr's */</td></tr>
<tr class="separator:afc71c17cf67689f1b8f5dd4f3e86b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc28758b1c015a4bb98ffa9a4fd520ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acc28758b1c015a4bb98ffa9a4fd520ad">XCHAL_HAVE_PRID</a>&#160;&#160;&#160;1	/* processor ID register */</td></tr>
<tr class="separator:acc28758b1c015a4bb98ffa9a4fd520ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52ec6765293b1e9cc399ceec01ccec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae52ec6765293b1e9cc399ceec01ccec3">XCHAL_HAVE_EXTERN_REGS</a>&#160;&#160;&#160;1	/* WER/RER instructions */</td></tr>
<tr class="separator:ae52ec6765293b1e9cc399ceec01ccec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9f81de3e97f4e4592dde34c15682a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5f9f81de3e97f4e4592dde34c15682a9">XCHAL_HAVE_MP_INTERRUPTS</a>&#160;&#160;&#160;0	/* interrupt distributor port */</td></tr>
<tr class="separator:a5f9f81de3e97f4e4592dde34c15682a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1012f7ad7c314a20dfd3af318600d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab1012f7ad7c314a20dfd3af318600d76">XCHAL_HAVE_MP_RUNSTALL</a>&#160;&#160;&#160;0	/* core RunStall control port */</td></tr>
<tr class="separator:ab1012f7ad7c314a20dfd3af318600d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da8d8dd603c4f1a310ac622f0211cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7da8d8dd603c4f1a310ac622f0211cd5">XCHAL_HAVE_THREADPTR</a>&#160;&#160;&#160;0	/* THREADPTR register */</td></tr>
<tr class="separator:a7da8d8dd603c4f1a310ac622f0211cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae403faa1fa69cf4385035f9bf010ab47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae403faa1fa69cf4385035f9bf010ab47">XCHAL_HAVE_BOOLEANS</a>&#160;&#160;&#160;0	/* <a class="el" href="cores_2esp8266_2_arduino_8h.html#af29b166bf5fea7f0bbc07f7014a8c6b5">boolean</a> registers */</td></tr>
<tr class="separator:ae403faa1fa69cf4385035f9bf010ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d645c2d2e780a175a91495df54a3df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6d645c2d2e780a175a91495df54a3df0">XCHAL_HAVE_CP</a>&#160;&#160;&#160;0	/* CPENABLE reg (coprocessor) */</td></tr>
<tr class="separator:a6d645c2d2e780a175a91495df54a3df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811136347bfe1f7d828ce455e18f8734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a811136347bfe1f7d828ce455e18f8734">XCHAL_CP_MAXCFG</a>&#160;&#160;&#160;0	/* max allowed cp <a class="el" href="names_8c.html#a7441ef0865bcb3db9b8064dd7375c1ea">id</a> plus one */</td></tr>
<tr class="separator:a811136347bfe1f7d828ce455e18f8734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39328ed843f34a93ea97ba8de746e3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a39328ed843f34a93ea97ba8de746e3ae">XCHAL_HAVE_MAC16</a>&#160;&#160;&#160;0	/* MAC16 package */</td></tr>
<tr class="separator:a39328ed843f34a93ea97ba8de746e3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca38b0da27f129a5aa3f7b9f95b9ab8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aca38b0da27f129a5aa3f7b9f95b9ab8c">XCHAL_HAVE_VECTORFPU2005</a>&#160;&#160;&#160;0	/* vector floating-point pkg */</td></tr>
<tr class="separator:aca38b0da27f129a5aa3f7b9f95b9ab8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d844e946d5c32adb909dc091199928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad5d844e946d5c32adb909dc091199928">XCHAL_HAVE_FP</a>&#160;&#160;&#160;0	/* floating point pkg */</td></tr>
<tr class="separator:ad5d844e946d5c32adb909dc091199928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea1b2f888f0ac67bd4ee21b03421701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adea1b2f888f0ac67bd4ee21b03421701">XCHAL_HAVE_DFP</a>&#160;&#160;&#160;0	/* double precision FP pkg */</td></tr>
<tr class="separator:adea1b2f888f0ac67bd4ee21b03421701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bb221cf0ee9ce35ef06ec0c8aef6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a82bb221cf0ee9ce35ef06ec0c8aef6ed">XCHAL_HAVE_DFP_accel</a>&#160;&#160;&#160;0	/* double precision FP acceleration pkg */</td></tr>
<tr class="separator:a82bb221cf0ee9ce35ef06ec0c8aef6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b58deb8f4d8be33151dc9d55cf779a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5b58deb8f4d8be33151dc9d55cf779a0">XCHAL_HAVE_VECTRA1</a>&#160;&#160;&#160;0	/* Vectra <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>  pkg */</td></tr>
<tr class="separator:a5b58deb8f4d8be33151dc9d55cf779a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7decdff9f098e3e51505b2e70c16a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa7decdff9f098e3e51505b2e70c16a91">XCHAL_HAVE_VECTRALX</a>&#160;&#160;&#160;0	/* Vectra LX pkg */</td></tr>
<tr class="separator:aa7decdff9f098e3e51505b2e70c16a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae625ef725f5315556744f35afcdd74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae625ef725f5315556744f35afcdd74cc">XCHAL_HAVE_HIFIPRO</a>&#160;&#160;&#160;0	/* HiFiPro Audio Engine pkg */</td></tr>
<tr class="separator:ae625ef725f5315556744f35afcdd74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf88b8ea96306628b8856c26e539a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abaf88b8ea96306628b8856c26e539a57">XCHAL_HAVE_HIFI2</a>&#160;&#160;&#160;0	/* HiFi2 Audio Engine pkg */</td></tr>
<tr class="separator:abaf88b8ea96306628b8856c26e539a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b494b9c30dead2df704ce7e13755b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2b494b9c30dead2df704ce7e13755b38">XCHAL_HAVE_CONNXD2</a>&#160;&#160;&#160;0	/* ConnX D2 pkg */</td></tr>
<tr class="separator:a2b494b9c30dead2df704ce7e13755b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8308b31d5de47923bf57d154ec24d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aea8308b31d5de47923bf57d154ec24d5">XCHAL_NUM_WRITEBUFFER_ENTRIES</a>&#160;&#160;&#160;1	/* size of write buffer */</td></tr>
<tr class="separator:aea8308b31d5de47923bf57d154ec24d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed38b5316d41b9d54313293978c37f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8ed38b5316d41b9d54313293978c37f7">XCHAL_INST_FETCH_WIDTH</a>&#160;&#160;&#160;4	/* instr-fetch width in bytes */</td></tr>
<tr class="separator:a8ed38b5316d41b9d54313293978c37f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380ab0a4cfcac59d8a7b51fd6ebc0db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a380ab0a4cfcac59d8a7b51fd6ebc0db7">XCHAL_DATA_WIDTH</a>&#160;&#160;&#160;4	/* data width in bytes */</td></tr>
<tr class="separator:a380ab0a4cfcac59d8a7b51fd6ebc0db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad8867457f26ea6f9e98b4333c1e28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7ad8867457f26ea6f9e98b4333c1e28b">XCHAL_UNALIGNED_LOAD_EXCEPTION</a>&#160;&#160;&#160;1	/* unaligned loads cause exc. */</td></tr>
<tr class="separator:a7ad8867457f26ea6f9e98b4333c1e28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab594432285f3c2ea2f761523fcaeef78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab594432285f3c2ea2f761523fcaeef78">XCHAL_UNALIGNED_STORE_EXCEPTION</a>&#160;&#160;&#160;1	/* unaligned stores cause exc.*/</td></tr>
<tr class="separator:ab594432285f3c2ea2f761523fcaeef78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b35618957ad7812f44da55882e63cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7b35618957ad7812f44da55882e63cb4">XCHAL_UNALIGNED_LOAD_HW</a>&#160;&#160;&#160;0	/* unaligned loads work in hw */</td></tr>
<tr class="separator:a7b35618957ad7812f44da55882e63cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdf0c7201e1a0691e4e7ee74abe67fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5bdf0c7201e1a0691e4e7ee74abe67fc">XCHAL_UNALIGNED_STORE_HW</a>&#160;&#160;&#160;0	/* unaligned stores work in hw*/</td></tr>
<tr class="separator:a5bdf0c7201e1a0691e4e7ee74abe67fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc007e5f0d7af9814bf97148d04ae5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adc007e5f0d7af9814bf97148d04ae5f1">XCHAL_SW_VERSION</a>&#160;&#160;&#160;800001	/* sw version of this header */</td></tr>
<tr class="separator:adc007e5f0d7af9814bf97148d04ae5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2790156dc91d4e844436aae8dc32771d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2790156dc91d4e844436aae8dc32771d">XCHAL_CORE_ID</a></td></tr>
<tr class="separator:a2790156dc91d4e844436aae8dc32771d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14266da7ab270023288d55355c885e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a14266da7ab270023288d55355c885e16">XCHAL_BUILD_UNIQUE_ID</a>&#160;&#160;&#160;0x0002B6F6	/* 22-bit sw build ID */</td></tr>
<tr class="separator:a14266da7ab270023288d55355c885e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ac0703f6fe5a4ce3bcd0af750726a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad5ac0703f6fe5a4ce3bcd0af750726a5">XCHAL_HW_CONFIGID0</a>&#160;&#160;&#160;0xC28CDAFA	/* ConfigID hi 32 bits*/</td></tr>
<tr class="separator:ad5ac0703f6fe5a4ce3bcd0af750726a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5943cda336dc3d52d8f59c76259a429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab5943cda336dc3d52d8f59c76259a429">XCHAL_HW_CONFIGID1</a>&#160;&#160;&#160;0x1082B6F6	/* ConfigID lo 32 bits*/</td></tr>
<tr class="separator:ab5943cda336dc3d52d8f59c76259a429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450d70fd95888f277220240e73d43031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a450d70fd95888f277220240e73d43031">XCHAL_HW_VERSION_NAME</a>&#160;&#160;&#160;&quot;LX3.0.1&quot;	/* full version <a class="el" href="names_8c.html#a8f8f80d37794cde9472343e4487ba3eb">name</a> */</td></tr>
<tr class="separator:a450d70fd95888f277220240e73d43031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e565c1f72105abb9f6b5e7b4763d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa2e565c1f72105abb9f6b5e7b4763d5e">XCHAL_HW_VERSION_MAJOR</a>&#160;&#160;&#160;2300	/* major ver# of targeted hw */</td></tr>
<tr class="separator:aa2e565c1f72105abb9f6b5e7b4763d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843fe5611266d2af8ba88992bd35db8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a843fe5611266d2af8ba88992bd35db8e">XCHAL_HW_VERSION_MINOR</a>&#160;&#160;&#160;1	/* minor ver# of targeted hw */</td></tr>
<tr class="separator:a843fe5611266d2af8ba88992bd35db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac81a2fb8cbd4dc2225cec175c09a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aac81a2fb8cbd4dc2225cec175c09a61a">XCHAL_HW_VERSION</a>&#160;&#160;&#160;230001	/* major*100+minor */</td></tr>
<tr class="separator:aac81a2fb8cbd4dc2225cec175c09a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d9bd7717696af6caab0dcb317a2c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a72d9bd7717696af6caab0dcb317a2c6a">XCHAL_HW_REL_LX3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a72d9bd7717696af6caab0dcb317a2c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b47b93117ac89bd0081486026bde80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4b47b93117ac89bd0081486026bde80c">XCHAL_HW_REL_LX3_0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4b47b93117ac89bd0081486026bde80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe34adc329ad51c5351f3fed923fbeb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abe34adc329ad51c5351f3fed923fbeb6">XCHAL_HW_REL_LX3_0_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:abe34adc329ad51c5351f3fed923fbeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7689caa4c02a6537ec6971c5534a98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab7689caa4c02a6537ec6971c5534a98b">XCHAL_HW_CONFIGID_RELIABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab7689caa4c02a6537ec6971c5534a98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8a32184de81f98d37ccbdc118d74ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0e8a32184de81f98d37ccbdc118d74ed">XCHAL_HW_MIN_VERSION_MAJOR</a>&#160;&#160;&#160;2300	/* major v of earliest tgt hw */</td></tr>
<tr class="separator:a0e8a32184de81f98d37ccbdc118d74ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21943903893457d18854588e6f626d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a21943903893457d18854588e6f626d18">XCHAL_HW_MIN_VERSION_MINOR</a>&#160;&#160;&#160;1	/* minor v of earliest tgt hw */</td></tr>
<tr class="separator:a21943903893457d18854588e6f626d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5824fc2761007cad5654b4244c5ede6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5824fc2761007cad5654b4244c5ede6c">XCHAL_HW_MIN_VERSION</a>&#160;&#160;&#160;230001	/* earliest targeted hw */</td></tr>
<tr class="separator:a5824fc2761007cad5654b4244c5ede6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0dab3a41a1736ef0f1fd9b7db8a80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#afb0dab3a41a1736ef0f1fd9b7db8a80c">XCHAL_HW_MAX_VERSION_MAJOR</a>&#160;&#160;&#160;2300	/* major v of latest tgt hw */</td></tr>
<tr class="separator:afb0dab3a41a1736ef0f1fd9b7db8a80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5c25f8e3c67ed5bc1ebc4bd6b38c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7a5c25f8e3c67ed5bc1ebc4bd6b38c86">XCHAL_HW_MAX_VERSION_MINOR</a>&#160;&#160;&#160;1	/* minor v of latest tgt hw */</td></tr>
<tr class="separator:a7a5c25f8e3c67ed5bc1ebc4bd6b38c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb728f0290944bd093d5e0c7bbbcfcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acb728f0290944bd093d5e0c7bbbcfcea">XCHAL_HW_MAX_VERSION</a>&#160;&#160;&#160;230001	/* latest targeted hw */</td></tr>
<tr class="separator:acb728f0290944bd093d5e0c7bbbcfcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a3152c1ea33befa8ff27f54885fda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a95a3152c1ea33befa8ff27f54885fda1">XCHAL_ICACHE_LINESIZE</a>&#160;&#160;&#160;4	/* <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>-cache line size in bytes */</td></tr>
<tr class="separator:a95a3152c1ea33befa8ff27f54885fda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150cc04ffabcc3db7c82cd08ca58fb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a150cc04ffabcc3db7c82cd08ca58fb05">XCHAL_DCACHE_LINESIZE</a>&#160;&#160;&#160;4	/* D-cache line size in bytes */</td></tr>
<tr class="separator:a150cc04ffabcc3db7c82cd08ca58fb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba6ce7d8b1397cf335a4c67c76f9914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abba6ce7d8b1397cf335a4c67c76f9914">XCHAL_ICACHE_LINEWIDTH</a>&#160;&#160;&#160;2	/* <a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(<a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a> line size in bytes) */</td></tr>
<tr class="separator:abba6ce7d8b1397cf335a4c67c76f9914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b729eeee8f019e915027f2bd73b2300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8b729eeee8f019e915027f2bd73b2300">XCHAL_DCACHE_LINEWIDTH</a>&#160;&#160;&#160;2	/* <a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(D line size in bytes) */</td></tr>
<tr class="separator:a8b729eeee8f019e915027f2bd73b2300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68b2f38f8124435fa68d2a814d2f91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab68b2f38f8124435fa68d2a814d2f91c">XCHAL_ICACHE_SIZE</a>&#160;&#160;&#160;0	/* <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>-cache size in bytes or 0 */</td></tr>
<tr class="separator:ab68b2f38f8124435fa68d2a814d2f91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847828a42dbb64d542a0bdae454f681f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a847828a42dbb64d542a0bdae454f681f">XCHAL_DCACHE_SIZE</a>&#160;&#160;&#160;0	/* D-cache size in bytes or 0 */</td></tr>
<tr class="separator:a847828a42dbb64d542a0bdae454f681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306946f795fa59d762bb34aeb4d3da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a306946f795fa59d762bb34aeb4d3da36">XCHAL_DCACHE_IS_WRITEBACK</a>&#160;&#160;&#160;0	/* writeback feature */</td></tr>
<tr class="separator:a306946f795fa59d762bb34aeb4d3da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ea9038536bcf15caf374b148aa7d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af3ea9038536bcf15caf374b148aa7d72">XCHAL_DCACHE_IS_COHERENT</a>&#160;&#160;&#160;0	/* MP coherence feature */</td></tr>
<tr class="separator:af3ea9038536bcf15caf374b148aa7d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc77c3aa8a10c14fa51a93de34f1fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adcc77c3aa8a10c14fa51a93de34f1fb6">XCHAL_HAVE_PREFETCH</a>&#160;&#160;&#160;0	/* PREFCTL register */</td></tr>
<tr class="separator:adcc77c3aa8a10c14fa51a93de34f1fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ebeae12a9e0e0c8a71266440a46781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a53ebeae12a9e0e0c8a71266440a46781">XCHAL_HAVE_PIF</a>&#160;&#160;&#160;1	/* any outbound PIF present */</td></tr>
<tr class="separator:a53ebeae12a9e0e0c8a71266440a46781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b043cd0c3560a6543f91c6127f3e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a49b043cd0c3560a6543f91c6127f3e18">XCHAL_ICACHE_SETWIDTH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a49b043cd0c3560a6543f91c6127f3e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7cda6ceb30537a034347252de143ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3b7cda6ceb30537a034347252de143ca">XCHAL_DCACHE_SETWIDTH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3b7cda6ceb30537a034347252de143ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837b58af4d21069c9e3d4a02230d292b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a837b58af4d21069c9e3d4a02230d292b">XCHAL_ICACHE_WAYS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a837b58af4d21069c9e3d4a02230d292b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49865dbd2854a10025d08e0486eb221d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a49865dbd2854a10025d08e0486eb221d">XCHAL_DCACHE_WAYS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a49865dbd2854a10025d08e0486eb221d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad088d44ee8bb405b223fbb4330dc52b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad088d44ee8bb405b223fbb4330dc52b9">XCHAL_ICACHE_LINE_LOCKABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad088d44ee8bb405b223fbb4330dc52b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adceb1115c9bd45a5dc768cdef77a2906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adceb1115c9bd45a5dc768cdef77a2906">XCHAL_DCACHE_LINE_LOCKABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adceb1115c9bd45a5dc768cdef77a2906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf94640a8365c3433e87c4e0c58d48e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aaf94640a8365c3433e87c4e0c58d48e3">XCHAL_ICACHE_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaf94640a8365c3433e87c4e0c58d48e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c63132cb6aa46e0124cd47c854bb1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5c63132cb6aa46e0124cd47c854bb1bc">XCHAL_DCACHE_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5c63132cb6aa46e0124cd47c854bb1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11912253e3445dd3878ac0c44276b194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a11912253e3445dd3878ac0c44276b194">XCHAL_ICACHE_ACCESS_SIZE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a11912253e3445dd3878ac0c44276b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af123c72dcaf5f9a671820a81b7175861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af123c72dcaf5f9a671820a81b7175861">XCHAL_DCACHE_ACCESS_SIZE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af123c72dcaf5f9a671820a81b7175861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7520b255012da0935a838c467d37a045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7520b255012da0935a838c467d37a045">XCHAL_CA_BITS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a7520b255012da0935a838c467d37a045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18dfccffb622305768e14ec6125c75ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a18dfccffb622305768e14ec6125c75ef">XCHAL_NUM_INSTROM</a>&#160;&#160;&#160;1	/* number of core instr. ROMs */</td></tr>
<tr class="separator:a18dfccffb622305768e14ec6125c75ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8edf3b1877b169cffbd85881aa4162be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8edf3b1877b169cffbd85881aa4162be">XCHAL_NUM_INSTRAM</a>&#160;&#160;&#160;2	/* number of core instr. RAMs */</td></tr>
<tr class="separator:a8edf3b1877b169cffbd85881aa4162be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699ea6388220a70637dca3fa0340c5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a699ea6388220a70637dca3fa0340c5f2">XCHAL_NUM_DATAROM</a>&#160;&#160;&#160;1	/* number of core data ROMs */</td></tr>
<tr class="separator:a699ea6388220a70637dca3fa0340c5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d861bf0458bccdb713bb68333ee3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af2d861bf0458bccdb713bb68333ee3ea">XCHAL_NUM_DATARAM</a>&#160;&#160;&#160;2	/* number of core data RAMs */</td></tr>
<tr class="separator:af2d861bf0458bccdb713bb68333ee3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd58600fbf63fb275b935dd8cba20973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#afd58600fbf63fb275b935dd8cba20973">XCHAL_NUM_URAM</a>&#160;&#160;&#160;0	/* number of core unified RAMs*/</td></tr>
<tr class="separator:afd58600fbf63fb275b935dd8cba20973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab916b35c32dd27fdff1e9025122cdaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab916b35c32dd27fdff1e9025122cdaef">XCHAL_NUM_XLMI</a>&#160;&#160;&#160;1	/* number of core XLMI ports */</td></tr>
<tr class="separator:ab916b35c32dd27fdff1e9025122cdaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f06ce2ec7a00029166a0c0f7611d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae6f06ce2ec7a00029166a0c0f7611d47">XCHAL_INSTROM0_VADDR</a>&#160;&#160;&#160;0x40200000</td></tr>
<tr class="separator:ae6f06ce2ec7a00029166a0c0f7611d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a481ddcc4a9ca43fd8f8a20e5a7ecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9a481ddcc4a9ca43fd8f8a20e5a7ecac">XCHAL_INSTROM0_PADDR</a>&#160;&#160;&#160;0x40200000</td></tr>
<tr class="separator:a9a481ddcc4a9ca43fd8f8a20e5a7ecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40055098096ec7e069efaaaf1cb9b27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a40055098096ec7e069efaaaf1cb9b27c">XCHAL_INSTROM0_SIZE</a>&#160;&#160;&#160;1048576</td></tr>
<tr class="separator:a40055098096ec7e069efaaaf1cb9b27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af661e7189d4d11ad25ebcf2789d73d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af661e7189d4d11ad25ebcf2789d73d6d">XCHAL_INSTROM0_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af661e7189d4d11ad25ebcf2789d73d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166124117c60fdbeca2a95d9b1150458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a166124117c60fdbeca2a95d9b1150458">XCHAL_INSTRAM0_VADDR</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a166124117c60fdbeca2a95d9b1150458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a08f1557a484ff133c32e05b68153a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a42a08f1557a484ff133c32e05b68153a">XCHAL_INSTRAM0_PADDR</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a42a08f1557a484ff133c32e05b68153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115055ddf85e7a21cf6ec72fe4ee5702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a115055ddf85e7a21cf6ec72fe4ee5702">XCHAL_INSTRAM0_SIZE</a>&#160;&#160;&#160;1048576</td></tr>
<tr class="separator:a115055ddf85e7a21cf6ec72fe4ee5702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda50ac8a046cbc151fd1cd5c4d9d4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adda50ac8a046cbc151fd1cd5c4d9d4c4">XCHAL_INSTRAM0_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adda50ac8a046cbc151fd1cd5c4d9d4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f80dbcd51cab603a70b4cd7562b607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a21f80dbcd51cab603a70b4cd7562b607">XCHAL_INSTRAM1_VADDR</a>&#160;&#160;&#160;0x40100000</td></tr>
<tr class="separator:a21f80dbcd51cab603a70b4cd7562b607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caa3f4b77619d12722db6ca04895fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1caa3f4b77619d12722db6ca04895fe2">XCHAL_INSTRAM1_PADDR</a>&#160;&#160;&#160;0x40100000</td></tr>
<tr class="separator:a1caa3f4b77619d12722db6ca04895fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36ab2943594b19748bcc2998f6baca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af36ab2943594b19748bcc2998f6baca2">XCHAL_INSTRAM1_SIZE</a>&#160;&#160;&#160;1048576</td></tr>
<tr class="separator:af36ab2943594b19748bcc2998f6baca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f938ee3e02dd66ff057678d4bf0ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0f938ee3e02dd66ff057678d4bf0ab63">XCHAL_INSTRAM1_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0f938ee3e02dd66ff057678d4bf0ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4dcd156f0ffc419d63d4165d75ed0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab4dcd156f0ffc419d63d4165d75ed0ac">XCHAL_DATAROM0_VADDR</a>&#160;&#160;&#160;0x3FF40000</td></tr>
<tr class="separator:ab4dcd156f0ffc419d63d4165d75ed0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794d49ffb3d4ac28a976169f0379b88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a794d49ffb3d4ac28a976169f0379b88d">XCHAL_DATAROM0_PADDR</a>&#160;&#160;&#160;0x3FF40000</td></tr>
<tr class="separator:a794d49ffb3d4ac28a976169f0379b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a12b938ebc3107e2b9058124c1bbc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3a12b938ebc3107e2b9058124c1bbc23">XCHAL_DATAROM0_SIZE</a>&#160;&#160;&#160;262144</td></tr>
<tr class="separator:a3a12b938ebc3107e2b9058124c1bbc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1455b8e34e6cbf458de4826f019cb76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1455b8e34e6cbf458de4826f019cb76b">XCHAL_DATAROM0_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1455b8e34e6cbf458de4826f019cb76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bc19831cdd2301d0ddb8cc3dd60b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a57bc19831cdd2301d0ddb8cc3dd60b8a">XCHAL_DATARAM0_VADDR</a>&#160;&#160;&#160;0x3FFC0000</td></tr>
<tr class="separator:a57bc19831cdd2301d0ddb8cc3dd60b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0fbf2a58c483d90a84750cd8844e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0f0fbf2a58c483d90a84750cd8844e2d">XCHAL_DATARAM0_PADDR</a>&#160;&#160;&#160;0x3FFC0000</td></tr>
<tr class="separator:a0f0fbf2a58c483d90a84750cd8844e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf1caee87b1caaaaca1684151a3154a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adcf1caee87b1caaaaca1684151a3154a">XCHAL_DATARAM0_SIZE</a>&#160;&#160;&#160;262144</td></tr>
<tr class="separator:adcf1caee87b1caaaaca1684151a3154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2893214350ddb81262ee417c0a0accb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2893214350ddb81262ee417c0a0accb5">XCHAL_DATARAM0_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2893214350ddb81262ee417c0a0accb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c06271b2c6b1405c64ba9146472403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a06c06271b2c6b1405c64ba9146472403">XCHAL_DATARAM1_VADDR</a>&#160;&#160;&#160;0x3FF80000</td></tr>
<tr class="separator:a06c06271b2c6b1405c64ba9146472403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed88e97bd9497946d91b0e6946d6758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7ed88e97bd9497946d91b0e6946d6758">XCHAL_DATARAM1_PADDR</a>&#160;&#160;&#160;0x3FF80000</td></tr>
<tr class="separator:a7ed88e97bd9497946d91b0e6946d6758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83710a61b8a1ce4fe91d5dd95751ba11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a83710a61b8a1ce4fe91d5dd95751ba11">XCHAL_DATARAM1_SIZE</a>&#160;&#160;&#160;262144</td></tr>
<tr class="separator:a83710a61b8a1ce4fe91d5dd95751ba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14288aaf58971303f9a0ff78fa87e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5f14288aaf58971303f9a0ff78fa87e4">XCHAL_DATARAM1_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5f14288aaf58971303f9a0ff78fa87e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076c405d1cec1694c1f85ef52ed03116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a076c405d1cec1694c1f85ef52ed03116">XCHAL_XLMI0_VADDR</a>&#160;&#160;&#160;0x3FF00000</td></tr>
<tr class="separator:a076c405d1cec1694c1f85ef52ed03116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b09cf636a759d1ce8b2fb6b2a900f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3b09cf636a759d1ce8b2fb6b2a900f0d">XCHAL_XLMI0_PADDR</a>&#160;&#160;&#160;0x3FF00000</td></tr>
<tr class="separator:a3b09cf636a759d1ce8b2fb6b2a900f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab328a4d72bdc745f7c687003b167ec34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab328a4d72bdc745f7c687003b167ec34">XCHAL_XLMI0_SIZE</a>&#160;&#160;&#160;262144</td></tr>
<tr class="separator:ab328a4d72bdc745f7c687003b167ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa631e86b556967263b4dfac07f78f72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa631e86b556967263b4dfac07f78f72f">XCHAL_XLMI0_ECC_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa631e86b556967263b4dfac07f78f72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefb0b9dd10cbaf334e64cc3afc8a6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aeefb0b9dd10cbaf334e64cc3afc8a6ca">XCHAL_HAVE_INTERRUPTS</a>&#160;&#160;&#160;1	/* interrupt <a class="el" href="structoption.html">option</a> */</td></tr>
<tr class="separator:aeefb0b9dd10cbaf334e64cc3afc8a6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bd8373dd98c1df15f99198823ced29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a77bd8373dd98c1df15f99198823ced29">XCHAL_HAVE_HIGHPRI_INTERRUPTS</a>&#160;&#160;&#160;1	/* med/high-pri. <a class="el" href="tests_2host_2common_2_arduino_8h.html#aeab54da5ac84f3441a91cb982b2276bc">interrupts</a> */</td></tr>
<tr class="separator:a77bd8373dd98c1df15f99198823ced29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d843e6930083b80fd747f3af5441c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab0d843e6930083b80fd747f3af5441c1">XCHAL_HAVE_NMI</a>&#160;&#160;&#160;1	/* non-maskable interrupt */</td></tr>
<tr class="separator:ab0d843e6930083b80fd747f3af5441c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c5b698ef40bed2c84321ef4c71f0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab9c5b698ef40bed2c84321ef4c71f0c0">XCHAL_HAVE_CCOUNT</a>&#160;&#160;&#160;1	/* <a class="el" href="specreg_8h.html#a9078f53e58c1ac3623ca30fb49873d54">CCOUNT</a> reg. (timer <a class="el" href="structoption.html">option</a>) */</td></tr>
<tr class="separator:ab9c5b698ef40bed2c84321ef4c71f0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25430b05443d76695f6ee08388c29f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa25430b05443d76695f6ee08388c29f7">XCHAL_NUM_TIMERS</a>&#160;&#160;&#160;1	/* number of CCOMPAREn regs */</td></tr>
<tr class="separator:aa25430b05443d76695f6ee08388c29f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033015185a103dfdc0d37f0d05278364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a033015185a103dfdc0d37f0d05278364">XCHAL_NUM_INTERRUPTS</a>&#160;&#160;&#160;15	/* number of <a class="el" href="tests_2host_2common_2_arduino_8h.html#aeab54da5ac84f3441a91cb982b2276bc">interrupts</a> */</td></tr>
<tr class="separator:a033015185a103dfdc0d37f0d05278364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed6ae83e19b1cc3c93ff34537cea3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abed6ae83e19b1cc3c93ff34537cea3d9">XCHAL_NUM_INTERRUPTS_LOG2</a>&#160;&#160;&#160;4	/* <a class="el" href="tgmath_8h.html#ae8268a890494447e1cdd50d9109ece41">ceil</a>(<a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(NUM_INTERRUPTS)) */</td></tr>
<tr class="separator:abed6ae83e19b1cc3c93ff34537cea3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70df38f3b3c470383f49d5986506b4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a70df38f3b3c470383f49d5986506b4d4">XCHAL_NUM_EXTINTERRUPTS</a>&#160;&#160;&#160;13	/* num of external <a class="el" href="tests_2host_2common_2_arduino_8h.html#aeab54da5ac84f3441a91cb982b2276bc">interrupts</a> */</td></tr>
<tr class="separator:a70df38f3b3c470383f49d5986506b4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cd72fcdccb941aed108da8358bfbc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a66cd72fcdccb941aed108da8358bfbc5">XCHAL_NUM_INTLEVELS</a></td></tr>
<tr class="separator:a66cd72fcdccb941aed108da8358bfbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2c740d648367f5daba1686fd1eb1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6e2c740d648367f5daba1686fd1eb1b7">XCHAL_EXCM_LEVEL</a>&#160;&#160;&#160;1	/* level masked by PS.EXCM */</td></tr>
<tr class="separator:a6e2c740d648367f5daba1686fd1eb1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845fbf11443fb8595dd1f687063106a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a845fbf11443fb8595dd1f687063106a8">XCHAL_INTLEVEL1_MASK</a>&#160;&#160;&#160;0x00003FFF</td></tr>
<tr class="separator:a845fbf11443fb8595dd1f687063106a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1525e979f0ce01bed9a241352def022c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1525e979f0ce01bed9a241352def022c">XCHAL_INTLEVEL2_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a1525e979f0ce01bed9a241352def022c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76749c33f64769107727f1f232faea7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a76749c33f64769107727f1f232faea7d">XCHAL_INTLEVEL3_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a76749c33f64769107727f1f232faea7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173872a1d06a40bd1de05ff318675539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a173872a1d06a40bd1de05ff318675539">XCHAL_INTLEVEL4_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a173872a1d06a40bd1de05ff318675539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa207c7abdb2c3c624095bb5f32c1ac58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa207c7abdb2c3c624095bb5f32c1ac58">XCHAL_INTLEVEL5_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:aa207c7abdb2c3c624095bb5f32c1ac58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cee7323c863dc2ab8cbd1ee2ab019c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a08cee7323c863dc2ab8cbd1ee2ab019c">XCHAL_INTLEVEL6_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a08cee7323c863dc2ab8cbd1ee2ab019c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cee23083048225debf9eca7516e096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac9cee23083048225debf9eca7516e096">XCHAL_INTLEVEL7_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ac9cee23083048225debf9eca7516e096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e74b8ed18648ddcf2bce9ce088ff8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6e74b8ed18648ddcf2bce9ce088ff8ba">XCHAL_INTLEVEL1_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00003FFF</td></tr>
<tr class="separator:a6e74b8ed18648ddcf2bce9ce088ff8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f1191b05d31b11fae4975b1d571812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a28f1191b05d31b11fae4975b1d571812">XCHAL_INTLEVEL2_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00003FFF</td></tr>
<tr class="separator:a28f1191b05d31b11fae4975b1d571812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8049c681630eba58da3ec4bb9dfa18bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8049c681630eba58da3ec4bb9dfa18bc">XCHAL_INTLEVEL3_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00007FFF</td></tr>
<tr class="separator:a8049c681630eba58da3ec4bb9dfa18bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce3501c301f12c16a493d0b534942bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acce3501c301f12c16a493d0b534942bc">XCHAL_INTLEVEL4_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00007FFF</td></tr>
<tr class="separator:acce3501c301f12c16a493d0b534942bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc02d7677f3a666aa49b7a825e18406a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abc02d7677f3a666aa49b7a825e18406a">XCHAL_INTLEVEL5_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00007FFF</td></tr>
<tr class="separator:abc02d7677f3a666aa49b7a825e18406a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad042ce2dfdf8945d8239fdb8db1f721d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad042ce2dfdf8945d8239fdb8db1f721d">XCHAL_INTLEVEL6_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00007FFF</td></tr>
<tr class="separator:ad042ce2dfdf8945d8239fdb8db1f721d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9cc3b7cc38097ee415fdecbe51220f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa9cc3b7cc38097ee415fdecbe51220f8">XCHAL_INTLEVEL7_ANDBELOW_MASK</a>&#160;&#160;&#160;0x00007FFF</td></tr>
<tr class="separator:aa9cc3b7cc38097ee415fdecbe51220f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ee7f0a18163e382d02cb9e1fa38a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a86ee7f0a18163e382d02cb9e1fa38a58">XCHAL_INT0_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a86ee7f0a18163e382d02cb9e1fa38a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7afb55ac92d78cd1c13bc5ea9f0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1c7afb55ac92d78cd1c13bc5ea9f0107">XCHAL_INT1_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a1c7afb55ac92d78cd1c13bc5ea9f0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcb4f6a039035e2fc17d1818e1f392e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0bcb4f6a039035e2fc17d1818e1f392e">XCHAL_INT2_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0bcb4f6a039035e2fc17d1818e1f392e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ab6c8eae5389ee09bfd80b63080910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a42ab6c8eae5389ee09bfd80b63080910">XCHAL_INT3_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a42ab6c8eae5389ee09bfd80b63080910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99dda1f686d5729b5bb0b679840204a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af99dda1f686d5729b5bb0b679840204a">XCHAL_INT4_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af99dda1f686d5729b5bb0b679840204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e3b6c155a6a342ed03e68a77d6e561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a28e3b6c155a6a342ed03e68a77d6e561">XCHAL_INT5_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a28e3b6c155a6a342ed03e68a77d6e561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599cf8bbe622e1a0ca5b1a08c4366a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a599cf8bbe622e1a0ca5b1a08c4366a0b">XCHAL_INT6_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a599cf8bbe622e1a0ca5b1a08c4366a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4b2c8b049df2367b6a60b3f8d5fe00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6c4b2c8b049df2367b6a60b3f8d5fe00">XCHAL_INT7_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6c4b2c8b049df2367b6a60b3f8d5fe00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203ae45d22501aa830a239cd209e29af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a203ae45d22501aa830a239cd209e29af">XCHAL_INT8_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a203ae45d22501aa830a239cd209e29af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedd0ca62814a5dca2b3e14830af2f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aeedd0ca62814a5dca2b3e14830af2f96">XCHAL_INT9_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aeedd0ca62814a5dca2b3e14830af2f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b57f849b30b436c3b34f9cc1298351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa2b57f849b30b436c3b34f9cc1298351">XCHAL_INT10_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa2b57f849b30b436c3b34f9cc1298351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bc693d0d9323c4c67081406ff903ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a78bc693d0d9323c4c67081406ff903ab">XCHAL_INT11_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a78bc693d0d9323c4c67081406ff903ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d4654d0412776c63571bcd8a3330f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a94d4654d0412776c63571bcd8a3330f0">XCHAL_INT12_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a94d4654d0412776c63571bcd8a3330f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6436dc7ea0e1ec28d11acfe472d16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1d6436dc7ea0e1ec28d11acfe472d16e">XCHAL_INT13_LEVEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a1d6436dc7ea0e1ec28d11acfe472d16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e8577c73d0825a68bfd316c58f8139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa2e8577c73d0825a68bfd316c58f8139">XCHAL_INT14_LEVEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aa2e8577c73d0825a68bfd316c58f8139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c2a3c6f554b057c0ab4d0e39513a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a56c2a3c6f554b057c0ab4d0e39513a9c">XCHAL_DEBUGLEVEL</a>&#160;&#160;&#160;2	/* debug interrupt level */</td></tr>
<tr class="separator:a56c2a3c6f554b057c0ab4d0e39513a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0572f96f29cd50ed7d03e04539b7d282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0572f96f29cd50ed7d03e04539b7d282">XCHAL_HAVE_DEBUG_EXTERN_INT</a>&#160;&#160;&#160;1	/* OCD external db interrupt */</td></tr>
<tr class="separator:a0572f96f29cd50ed7d03e04539b7d282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8563b3de3663d433153bf6619893f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae8563b3de3663d433153bf6619893f35">XCHAL_NMILEVEL</a></td></tr>
<tr class="separator:ae8563b3de3663d433153bf6619893f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705f47e6e9dc8f7b2fdd9aae016170ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a705f47e6e9dc8f7b2fdd9aae016170ab">XCHAL_INT0_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td></tr>
<tr class="separator:a705f47e6e9dc8f7b2fdd9aae016170ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cad9a19a1eaf7786c97786ab925c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a31cad9a19a1eaf7786c97786ab925c55">XCHAL_INT1_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td></tr>
<tr class="separator:a31cad9a19a1eaf7786c97786ab925c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee28b31eccbcb3854c77a6a2dec811de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aee28b31eccbcb3854c77a6a2dec811de">XCHAL_INT2_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td></tr>
<tr class="separator:aee28b31eccbcb3854c77a6a2dec811de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d4463aaa7863ebdceaedde2bb295e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a22d4463aaa7863ebdceaedde2bb295e5">XCHAL_INT3_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td></tr>
<tr class="separator:a22d4463aaa7863ebdceaedde2bb295e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac474e792128a61d8804974dafd7f3167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac474e792128a61d8804974dafd7f3167">XCHAL_INT4_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td></tr>
<tr class="separator:ac474e792128a61d8804974dafd7f3167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b16537de3690f8746ddd4c322117657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6b16537de3690f8746ddd4c322117657">XCHAL_INT5_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td></tr>
<tr class="separator:a6b16537de3690f8746ddd4c322117657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4c674600f016c25692e3402643c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8c4c674600f016c25692e3402643c0bc">XCHAL_INT6_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_TIMER</td></tr>
<tr class="separator:a8c4c674600f016c25692e3402643c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8d4f4b58d200e2c8ecdf29ea294be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aec8d4f4b58d200e2c8ecdf29ea294be0">XCHAL_INT7_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_SOFTWARE</td></tr>
<tr class="separator:aec8d4f4b58d200e2c8ecdf29ea294be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2d91418081ebcfc1ec94e613f7a4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9d2d91418081ebcfc1ec94e613f7a4a2">XCHAL_INT8_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td></tr>
<tr class="separator:a9d2d91418081ebcfc1ec94e613f7a4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d51c9b976329464447739a27ca5cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad8d51c9b976329464447739a27ca5cbc">XCHAL_INT9_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td></tr>
<tr class="separator:ad8d51c9b976329464447739a27ca5cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82be37f723436335bcbcddbe8386bf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a82be37f723436335bcbcddbe8386bf4e">XCHAL_INT10_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td></tr>
<tr class="separator:a82be37f723436335bcbcddbe8386bf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f61c5e186a1cf69d72f0a2cae333dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a86f61c5e186a1cf69d72f0a2cae333dd">XCHAL_INT11_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td></tr>
<tr class="separator:a86f61c5e186a1cf69d72f0a2cae333dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e29408169d60d2c5b87d4b9d41cb228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4e29408169d60d2c5b87d4b9d41cb228">XCHAL_INT12_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td></tr>
<tr class="separator:a4e29408169d60d2c5b87d4b9d41cb228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb05966dfcef431a70ef7b165a1e10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aacb05966dfcef431a70ef7b165a1e10d">XCHAL_INT13_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td></tr>
<tr class="separator:aacb05966dfcef431a70ef7b165a1e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9442823f7dbe14804ec8562cfb02e2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9442823f7dbe14804ec8562cfb02e2e6">XCHAL_INT14_TYPE</a>&#160;&#160;&#160;XTHAL_INTTYPE_NMI</td></tr>
<tr class="separator:a9442823f7dbe14804ec8562cfb02e2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98c731932b0443d0eed73d5b592177f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab98c731932b0443d0eed73d5b592177f">XCHAL_INTTYPE_MASK_UNCONFIGURED</a>&#160;&#160;&#160;0xFFFF8000</td></tr>
<tr class="separator:ab98c731932b0443d0eed73d5b592177f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33bee520dba9c9906bce8d5becc016f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae33bee520dba9c9906bce8d5becc016f">XCHAL_INTTYPE_MASK_SOFTWARE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ae33bee520dba9c9906bce8d5becc016f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294568426f8e7154e4311e1de653a6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a294568426f8e7154e4311e1de653a6fe">XCHAL_INTTYPE_MASK_EXTERN_EDGE</a>&#160;&#160;&#160;0x00003F00</td></tr>
<tr class="separator:a294568426f8e7154e4311e1de653a6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473bb1c812a88fabed007f4e5e2530cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a473bb1c812a88fabed007f4e5e2530cf">XCHAL_INTTYPE_MASK_EXTERN_LEVEL</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="separator:a473bb1c812a88fabed007f4e5e2530cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dbcd49152004a62c1f0ffd9eaa4fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a29dbcd49152004a62c1f0ffd9eaa4fde">XCHAL_INTTYPE_MASK_TIMER</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a29dbcd49152004a62c1f0ffd9eaa4fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a91a8a081398f06271afa1c9973ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a02a91a8a081398f06271afa1c9973ac3">XCHAL_INTTYPE_MASK_NMI</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a02a91a8a081398f06271afa1c9973ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a17f688b0f01f61aea3cbb44b678dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8a17f688b0f01f61aea3cbb44b678dae">XCHAL_INTTYPE_MASK_WRITE_ERROR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a8a17f688b0f01f61aea3cbb44b678dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad247fa68805e9862b04ae02a4ce62a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad247fa68805e9862b04ae02a4ce62a45">XCHAL_TIMER0_INTERRUPT</a>&#160;&#160;&#160;6	/* CCOMPARE0 */</td></tr>
<tr class="separator:ad247fa68805e9862b04ae02a4ce62a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b097dec11b10b47330b0b63781a9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa1b097dec11b10b47330b0b63781a9ba">XCHAL_TIMER1_INTERRUPT</a>&#160;&#160;&#160;XTHAL_TIMER_UNCONFIGURED</td></tr>
<tr class="separator:aa1b097dec11b10b47330b0b63781a9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9609256aa218174334f07a2a6d1f6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae9609256aa218174334f07a2a6d1f6a3">XCHAL_TIMER2_INTERRUPT</a>&#160;&#160;&#160;XTHAL_TIMER_UNCONFIGURED</td></tr>
<tr class="separator:ae9609256aa218174334f07a2a6d1f6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b8edc9737b32eb2dfc6ae0496adb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a38b8edc9737b32eb2dfc6ae0496adb68">XCHAL_TIMER3_INTERRUPT</a>&#160;&#160;&#160;XTHAL_TIMER_UNCONFIGURED</td></tr>
<tr class="separator:a38b8edc9737b32eb2dfc6ae0496adb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea799106ec835fd184e6532b427cffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8ea799106ec835fd184e6532b427cffa">XCHAL_NMI_INTERRUPT</a>&#160;&#160;&#160;14	/* non-maskable interrupt */</td></tr>
<tr class="separator:a8ea799106ec835fd184e6532b427cffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b2e2aa326b68e3cf222a8db0246506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a14b2e2aa326b68e3cf222a8db0246506">XCHAL_INTLEVEL3_NUM</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a14b2e2aa326b68e3cf222a8db0246506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4bd9710b663273bc2bd25f9247d1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ada4bd9710b663273bc2bd25f9247d1dd">XCHAL_EXTINT0_NUM</a>&#160;&#160;&#160;0	/* (intlevel 1) */</td></tr>
<tr class="separator:ada4bd9710b663273bc2bd25f9247d1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41df03af50e73fe70e8309b70d0761fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a41df03af50e73fe70e8309b70d0761fb">XCHAL_EXTINT1_NUM</a>&#160;&#160;&#160;1	/* (intlevel 1) */</td></tr>
<tr class="separator:a41df03af50e73fe70e8309b70d0761fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68637c5c24f821dfd8cc7360d8891b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a68637c5c24f821dfd8cc7360d8891b1f">XCHAL_EXTINT2_NUM</a>&#160;&#160;&#160;2	/* (intlevel 1) */</td></tr>
<tr class="separator:a68637c5c24f821dfd8cc7360d8891b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025e6e87c7784b02ef9661555d346e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a025e6e87c7784b02ef9661555d346e0a">XCHAL_EXTINT3_NUM</a>&#160;&#160;&#160;3	/* (intlevel 1) */</td></tr>
<tr class="separator:a025e6e87c7784b02ef9661555d346e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981ed1fc3f52848c461f45fa3a89955d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a981ed1fc3f52848c461f45fa3a89955d">XCHAL_EXTINT4_NUM</a>&#160;&#160;&#160;4	/* (intlevel 1) */</td></tr>
<tr class="separator:a981ed1fc3f52848c461f45fa3a89955d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc70e4d59962325214fb13c2626e7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#addc70e4d59962325214fb13c2626e7be">XCHAL_EXTINT5_NUM</a>&#160;&#160;&#160;5	/* (intlevel 1) */</td></tr>
<tr class="separator:addc70e4d59962325214fb13c2626e7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14985704c0795a458f2aa9d4cc49151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af14985704c0795a458f2aa9d4cc49151">XCHAL_EXTINT6_NUM</a>&#160;&#160;&#160;8	/* (intlevel 1) */</td></tr>
<tr class="separator:af14985704c0795a458f2aa9d4cc49151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739539b565073db72e79a1319ccd241d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a739539b565073db72e79a1319ccd241d">XCHAL_EXTINT7_NUM</a>&#160;&#160;&#160;9	/* (intlevel 1) */</td></tr>
<tr class="separator:a739539b565073db72e79a1319ccd241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d67cb2a939fa8c0f2cbb492d0e1789b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3d67cb2a939fa8c0f2cbb492d0e1789b">XCHAL_EXTINT8_NUM</a>&#160;&#160;&#160;10	/* (intlevel 1) */</td></tr>
<tr class="separator:a3d67cb2a939fa8c0f2cbb492d0e1789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494a0fbba13d89f3ba8226638dcb1ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a494a0fbba13d89f3ba8226638dcb1ae5">XCHAL_EXTINT9_NUM</a>&#160;&#160;&#160;11	/* (intlevel 1) */</td></tr>
<tr class="separator:a494a0fbba13d89f3ba8226638dcb1ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bfdb9e84e43ad9d56a3ef7300acc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a10bfdb9e84e43ad9d56a3ef7300acc4c">XCHAL_EXTINT10_NUM</a>&#160;&#160;&#160;12	/* (intlevel 1) */</td></tr>
<tr class="separator:a10bfdb9e84e43ad9d56a3ef7300acc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4049a3711ec918c0893636c06c63a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac4049a3711ec918c0893636c06c63a63">XCHAL_EXTINT11_NUM</a>&#160;&#160;&#160;13	/* (intlevel 1) */</td></tr>
<tr class="separator:ac4049a3711ec918c0893636c06c63a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba026c6931195081ba7e516d80597235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aba026c6931195081ba7e516d80597235">XCHAL_EXTINT12_NUM</a>&#160;&#160;&#160;14	/* (intlevel 3) */</td></tr>
<tr class="separator:aba026c6931195081ba7e516d80597235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8211630725e652a8631e6f351329eb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8211630725e652a8631e6f351329eb67">XCHAL_XEA_VERSION</a></td></tr>
<tr class="separator:a8211630725e652a8631e6f351329eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5620b40a4da71ca946ea6d51d9e7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aaa5620b40a4da71ca946ea6d51d9e7b5">XCHAL_HAVE_XEA1</a>&#160;&#160;&#160;0	/* Exception Architecture 1 */</td></tr>
<tr class="separator:aaa5620b40a4da71ca946ea6d51d9e7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07ae8da0ccc8098bc414ba69f02249b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad07ae8da0ccc8098bc414ba69f02249b">XCHAL_HAVE_XEA2</a>&#160;&#160;&#160;1	/* Exception Architecture 2 */</td></tr>
<tr class="separator:ad07ae8da0ccc8098bc414ba69f02249b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa070bd17f1841d744c4e5f808dc278fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa070bd17f1841d744c4e5f808dc278fd">XCHAL_HAVE_XEAX</a>&#160;&#160;&#160;0	/* External Exception Arch. */</td></tr>
<tr class="separator:aa070bd17f1841d744c4e5f808dc278fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b626726956801f19a155c090498524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a22b626726956801f19a155c090498524">XCHAL_HAVE_EXCEPTIONS</a>&#160;&#160;&#160;1	/* <a class="el" href="structexception.html">exception</a> <a class="el" href="structoption.html">option</a> */</td></tr>
<tr class="separator:a22b626726956801f19a155c090498524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac036e1fbba077ef55cf8ba821fde5cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac036e1fbba077ef55cf8ba821fde5cc8">XCHAL_HAVE_MEM_ECC_PARITY</a>&#160;&#160;&#160;0	/* local memory ECC/parity */</td></tr>
<tr class="separator:ac036e1fbba077ef55cf8ba821fde5cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e694f384e97378149ff8d0596d2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a51e694f384e97378149ff8d0596d2819">XCHAL_HAVE_VECTOR_SELECT</a>&#160;&#160;&#160;1	/* relocatable vectors */</td></tr>
<tr class="separator:a51e694f384e97378149ff8d0596d2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdee33bd00c81f9cebf64b160b2c8f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acdee33bd00c81f9cebf64b160b2c8f9a">XCHAL_HAVE_VECBASE</a>&#160;&#160;&#160;1	/* relocatable vectors */</td></tr>
<tr class="separator:acdee33bd00c81f9cebf64b160b2c8f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a91a104bf32f21926bd78a974bfc73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad6a91a104bf32f21926bd78a974bfc73">XCHAL_VECBASE_RESET_VADDR</a>&#160;&#160;&#160;0x40000000  /* VECBASE reset value */</td></tr>
<tr class="separator:ad6a91a104bf32f21926bd78a974bfc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5ee2db4642e9248860fc289eb52982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8e5ee2db4642e9248860fc289eb52982">XCHAL_VECBASE_RESET_PADDR</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a8e5ee2db4642e9248860fc289eb52982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9d4b96668e868ad8de1aa3fc4f2039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acb9d4b96668e868ad8de1aa3fc4f2039">XCHAL_RESET_VECBASE_OVERLAP</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acb9d4b96668e868ad8de1aa3fc4f2039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac304c36abe5e4fdf119ea684cb61d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acac304c36abe5e4fdf119ea684cb61d4">XCHAL_RESET_VECTOR0_VADDR</a>&#160;&#160;&#160;0x50000000</td></tr>
<tr class="separator:acac304c36abe5e4fdf119ea684cb61d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af741bb196e1a7ae7512ffa571d573303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af741bb196e1a7ae7512ffa571d573303">XCHAL_RESET_VECTOR0_PADDR</a>&#160;&#160;&#160;0x50000000</td></tr>
<tr class="separator:af741bb196e1a7ae7512ffa571d573303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb2d551b577676a173d50d8fe05d523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3cb2d551b577676a173d50d8fe05d523">XCHAL_RESET_VECTOR1_VADDR</a>&#160;&#160;&#160;0x40000080</td></tr>
<tr class="separator:a3cb2d551b577676a173d50d8fe05d523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2933fa18ab3a2289c4c16f019bfcf22c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2933fa18ab3a2289c4c16f019bfcf22c">XCHAL_RESET_VECTOR1_PADDR</a>&#160;&#160;&#160;0x40000080</td></tr>
<tr class="separator:a2933fa18ab3a2289c4c16f019bfcf22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17607115dda02e62abdbc4a533052d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a17607115dda02e62abdbc4a533052d63">XCHAL_RESET_VECTOR_VADDR</a>&#160;&#160;&#160;0x50000000</td></tr>
<tr class="separator:a17607115dda02e62abdbc4a533052d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31d1534b3cfa96e8bd8397b2571fffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa31d1534b3cfa96e8bd8397b2571fffe">XCHAL_RESET_VECTOR_PADDR</a>&#160;&#160;&#160;0x50000000</td></tr>
<tr class="separator:aa31d1534b3cfa96e8bd8397b2571fffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35db2fb47c6c8941b734eb4f61ba4be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a35db2fb47c6c8941b734eb4f61ba4be0">XCHAL_USER_VECOFS</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr class="separator:a35db2fb47c6c8941b734eb4f61ba4be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806e339423838bd9581397eb371ddd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a806e339423838bd9581397eb371ddd8c">XCHAL_USER_VECTOR_VADDR</a>&#160;&#160;&#160;0x40000050</td></tr>
<tr class="separator:a806e339423838bd9581397eb371ddd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d85489d060daff13e4fb4a6d625594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a84d85489d060daff13e4fb4a6d625594">XCHAL_USER_VECTOR_PADDR</a>&#160;&#160;&#160;0x40000050</td></tr>
<tr class="separator:a84d85489d060daff13e4fb4a6d625594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ba894a4d82fa9f461816d96f529654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a80ba894a4d82fa9f461816d96f529654">XCHAL_KERNEL_VECOFS</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="separator:a80ba894a4d82fa9f461816d96f529654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a56541da14e3f63a9fe60835a3bb5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1a56541da14e3f63a9fe60835a3bb5c6">XCHAL_KERNEL_VECTOR_VADDR</a>&#160;&#160;&#160;0x40000030</td></tr>
<tr class="separator:a1a56541da14e3f63a9fe60835a3bb5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3a8bd0fcef9d74440b34beeca65fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2c3a8bd0fcef9d74440b34beeca65fe0">XCHAL_KERNEL_VECTOR_PADDR</a>&#160;&#160;&#160;0x40000030</td></tr>
<tr class="separator:a2c3a8bd0fcef9d74440b34beeca65fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bdfef3da45f67614722ca809bdae153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1bdfef3da45f67614722ca809bdae153">XCHAL_DOUBLEEXC_VECOFS</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="separator:a1bdfef3da45f67614722ca809bdae153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3988ecad3560ecf2c93d85d3f882b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af3988ecad3560ecf2c93d85d3f882b5c">XCHAL_DOUBLEEXC_VECTOR_VADDR</a>&#160;&#160;&#160;0x40000070</td></tr>
<tr class="separator:af3988ecad3560ecf2c93d85d3f882b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f660c2dccbd9eecc0fbb12b8a4ef080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4f660c2dccbd9eecc0fbb12b8a4ef080">XCHAL_DOUBLEEXC_VECTOR_PADDR</a>&#160;&#160;&#160;0x40000070</td></tr>
<tr class="separator:a4f660c2dccbd9eecc0fbb12b8a4ef080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae17729374dd47b658ece04d86cf28c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae17729374dd47b658ece04d86cf28c3f">XCHAL_INTLEVEL2_VECOFS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ae17729374dd47b658ece04d86cf28c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87942930203c6b778d8c901712908af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a87942930203c6b778d8c901712908af3">XCHAL_INTLEVEL2_VECTOR_VADDR</a>&#160;&#160;&#160;0x40000010</td></tr>
<tr class="separator:a87942930203c6b778d8c901712908af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaebaf817c1e173f9d86001ee67de65fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aaebaf817c1e173f9d86001ee67de65fa">XCHAL_INTLEVEL2_VECTOR_PADDR</a>&#160;&#160;&#160;0x40000010</td></tr>
<tr class="separator:aaebaf817c1e173f9d86001ee67de65fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603a2733b6d294de39576ba1f0020747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a603a2733b6d294de39576ba1f0020747">XCHAL_DEBUG_VECOFS</a>&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#ae17729374dd47b658ece04d86cf28c3f">XCHAL_INTLEVEL2_VECOFS</a></td></tr>
<tr class="separator:a603a2733b6d294de39576ba1f0020747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7d806541334efc8a86ae141238a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5e7d806541334efc8a86ae141238a40a">XCHAL_DEBUG_VECTOR_VADDR</a>&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a87942930203c6b778d8c901712908af3">XCHAL_INTLEVEL2_VECTOR_VADDR</a></td></tr>
<tr class="separator:a5e7d806541334efc8a86ae141238a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa250bc836badd3481296a560a7d832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acfa250bc836badd3481296a560a7d832">XCHAL_DEBUG_VECTOR_PADDR</a>&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#aaebaf817c1e173f9d86001ee67de65fa">XCHAL_INTLEVEL2_VECTOR_PADDR</a></td></tr>
<tr class="separator:acfa250bc836badd3481296a560a7d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49eb2b8f94de08766e5c98e76f5f29fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a49eb2b8f94de08766e5c98e76f5f29fa">XCHAL_NMI_VECOFS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a49eb2b8f94de08766e5c98e76f5f29fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacccc7850c3a97cfc17e5d2240ffd282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aacccc7850c3a97cfc17e5d2240ffd282">XCHAL_NMI_VECTOR_VADDR</a>&#160;&#160;&#160;0x40000020</td></tr>
<tr class="separator:aacccc7850c3a97cfc17e5d2240ffd282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2679626a129318e03b7839c04598ac0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2679626a129318e03b7839c04598ac0c">XCHAL_NMI_VECTOR_PADDR</a>&#160;&#160;&#160;0x40000020</td></tr>
<tr class="separator:a2679626a129318e03b7839c04598ac0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ed5655ee3a81525a1c945125f6760a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab6ed5655ee3a81525a1c945125f6760a">XCHAL_INTLEVEL3_VECOFS</a>&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a49eb2b8f94de08766e5c98e76f5f29fa">XCHAL_NMI_VECOFS</a></td></tr>
<tr class="separator:ab6ed5655ee3a81525a1c945125f6760a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0704934e86551bd2f71636686b5a4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad0704934e86551bd2f71636686b5a4f5">XCHAL_INTLEVEL3_VECTOR_VADDR</a>&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#aacccc7850c3a97cfc17e5d2240ffd282">XCHAL_NMI_VECTOR_VADDR</a></td></tr>
<tr class="separator:ad0704934e86551bd2f71636686b5a4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1fb998dba8ae57f47ca91d22f4a30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5f1fb998dba8ae57f47ca91d22f4a30d">XCHAL_INTLEVEL3_VECTOR_PADDR</a>&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a2679626a129318e03b7839c04598ac0c">XCHAL_NMI_VECTOR_PADDR</a></td></tr>
<tr class="separator:a5f1fb998dba8ae57f47ca91d22f4a30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918e46a0ecd5a8b45235e0dae107bda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a918e46a0ecd5a8b45235e0dae107bda2">XCHAL_HAVE_OCD</a>&#160;&#160;&#160;1	/* OnChipDebug <a class="el" href="structoption.html">option</a> */</td></tr>
<tr class="separator:a918e46a0ecd5a8b45235e0dae107bda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f352bb26def41fc4bde62545cd87f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3f352bb26def41fc4bde62545cd87f62">XCHAL_NUM_IBREAK</a>&#160;&#160;&#160;1	/* number of IBREAKn regs */</td></tr>
<tr class="separator:a3f352bb26def41fc4bde62545cd87f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2e5d6cb90c4518faef09e92e745a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3c2e5d6cb90c4518faef09e92e745a32">XCHAL_NUM_DBREAK</a>&#160;&#160;&#160;1	/* number of DBREAKn regs */</td></tr>
<tr class="separator:a3c2e5d6cb90c4518faef09e92e745a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998014f8a7989db779bd6ae6b9cf77b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a998014f8a7989db779bd6ae6b9cf77b7">XCHAL_HAVE_OCD_DIR_ARRAY</a>&#160;&#160;&#160;0	/* faster OCD <a class="el" href="structoption.html">option</a> */</td></tr>
<tr class="separator:a998014f8a7989db779bd6ae6b9cf77b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1c41c414bb31fcd5fcf99bc69fa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0f1c41c414bb31fcd5fcf99bc69fa02c">XCHAL_HAVE_TLBS</a>&#160;&#160;&#160;1	/* inverse of HAVE_CACHEATTR */</td></tr>
<tr class="separator:a0f1c41c414bb31fcd5fcf99bc69fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b335dc22b785918669ae0e1a106e42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5b335dc22b785918669ae0e1a106e42d">XCHAL_HAVE_SPANNING_WAY</a>&#160;&#160;&#160;1	/* one way maps <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>+D 4GB vaddr */</td></tr>
<tr class="separator:a5b335dc22b785918669ae0e1a106e42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47de63c58c931188b8e84ff6d23baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad47de63c58c931188b8e84ff6d23baef">XCHAL_SPANNING_WAY</a>&#160;&#160;&#160;0	/* TLB spanning way number */</td></tr>
<tr class="separator:ad47de63c58c931188b8e84ff6d23baef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85709057bf707c85c104bcb48326e32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a85709057bf707c85c104bcb48326e32b">XCHAL_HAVE_IDENTITY_MAP</a>&#160;&#160;&#160;1	/* vaddr == paddr always */</td></tr>
<tr class="separator:a85709057bf707c85c104bcb48326e32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ece2fffe3b62d0e394a649afb6f37b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4ece2fffe3b62d0e394a649afb6f37b4">XCHAL_HAVE_CACHEATTR</a>&#160;&#160;&#160;0	/* CACHEATTR register present */</td></tr>
<tr class="separator:a4ece2fffe3b62d0e394a649afb6f37b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dda885649ec42c09797be62bf97981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab0dda885649ec42c09797be62bf97981">XCHAL_HAVE_MIMIC_CACHEATTR</a>&#160;&#160;&#160;1	/* region protection */</td></tr>
<tr class="separator:ab0dda885649ec42c09797be62bf97981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518da614063946289d6c582d24044bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a518da614063946289d6c582d24044bb0">XCHAL_HAVE_XLT_CACHEATTR</a>&#160;&#160;&#160;0	/* region prot. w/translation */</td></tr>
<tr class="separator:a518da614063946289d6c582d24044bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237c3bb797f89965ff84da3ef22826bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a237c3bb797f89965ff84da3ef22826bc">XCHAL_HAVE_PTP_MMU</a></td></tr>
<tr class="separator:a237c3bb797f89965ff84da3ef22826bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf8b9e17af08e1dc3598dde4f012cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2bf8b9e17af08e1dc3598dde4f012cae">XCHAL_MMU_ASID_BITS</a>&#160;&#160;&#160;0	/* number of bits in ASIDs */</td></tr>
<tr class="separator:a2bf8b9e17af08e1dc3598dde4f012cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26c4d8ecb9ea9a50645ae521d282abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae26c4d8ecb9ea9a50645ae521d282abc">XCHAL_MMU_RINGS</a>&#160;&#160;&#160;1	/* number of rings (1..4) */</td></tr>
<tr class="separator:ae26c4d8ecb9ea9a50645ae521d282abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4719cd3a43b43a49c36b29f0c177bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae4719cd3a43b43a49c36b29f0c177bf3">XCHAL_MMU_RING_BITS</a>&#160;&#160;&#160;0	/* num of bits in RING field */</td></tr>
<tr class="separator:ae4719cd3a43b43a49c36b29f0c177bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a14266da7ab270023288d55355c885e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14266da7ab270023288d55355c885e16">&#9670;&nbsp;</a></span>XCHAL_BUILD_UNIQUE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_BUILD_UNIQUE_ID&#160;&#160;&#160;0x0002B6F6	/* 22-bit sw build ID */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7520b255012da0935a838c467d37a045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7520b255012da0935a838c467d37a045">&#9670;&nbsp;</a></span>XCHAL_CA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_CA_BITS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2790156dc91d4e844436aae8dc32771d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2790156dc91d4e844436aae8dc32771d">&#9670;&nbsp;</a></span>XCHAL_CORE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_CORE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="stringliteral">&quot;lx106&quot;</span> <span class="comment">/* alphanum core name</span></div><div class="line"><span class="comment">                           (CoreID) set in the Xtensa</span></div><div class="line"><span class="comment">                           Processor Generator */</span></div></div><!-- fragment -->
</div>
</div>
<a id="a811136347bfe1f7d828ce455e18f8734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811136347bfe1f7d828ce455e18f8734">&#9670;&nbsp;</a></span>XCHAL_CP_MAXCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_CP_MAXCFG&#160;&#160;&#160;0	/* max allowed cp <a class="el" href="names_8c.html#a7441ef0865bcb3db9b8064dd7375c1ea">id</a> plus one */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a380ab0a4cfcac59d8a7b51fd6ebc0db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380ab0a4cfcac59d8a7b51fd6ebc0db7">&#9670;&nbsp;</a></span>XCHAL_DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATA_WIDTH&#160;&#160;&#160;4	/* data width in bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2893214350ddb81262ee417c0a0accb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2893214350ddb81262ee417c0a0accb5">&#9670;&nbsp;</a></span>XCHAL_DATARAM0_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM0_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f0fbf2a58c483d90a84750cd8844e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0fbf2a58c483d90a84750cd8844e2d">&#9670;&nbsp;</a></span>XCHAL_DATARAM0_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM0_PADDR&#160;&#160;&#160;0x3FFC0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcf1caee87b1caaaaca1684151a3154a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf1caee87b1caaaaca1684151a3154a">&#9670;&nbsp;</a></span>XCHAL_DATARAM0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM0_SIZE&#160;&#160;&#160;262144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57bc19831cdd2301d0ddb8cc3dd60b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bc19831cdd2301d0ddb8cc3dd60b8a">&#9670;&nbsp;</a></span>XCHAL_DATARAM0_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM0_VADDR&#160;&#160;&#160;0x3FFC0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f14288aaf58971303f9a0ff78fa87e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f14288aaf58971303f9a0ff78fa87e4">&#9670;&nbsp;</a></span>XCHAL_DATARAM1_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM1_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed88e97bd9497946d91b0e6946d6758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed88e97bd9497946d91b0e6946d6758">&#9670;&nbsp;</a></span>XCHAL_DATARAM1_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM1_PADDR&#160;&#160;&#160;0x3FF80000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83710a61b8a1ce4fe91d5dd95751ba11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83710a61b8a1ce4fe91d5dd95751ba11">&#9670;&nbsp;</a></span>XCHAL_DATARAM1_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM1_SIZE&#160;&#160;&#160;262144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06c06271b2c6b1405c64ba9146472403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c06271b2c6b1405c64ba9146472403">&#9670;&nbsp;</a></span>XCHAL_DATARAM1_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATARAM1_VADDR&#160;&#160;&#160;0x3FF80000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1455b8e34e6cbf458de4826f019cb76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1455b8e34e6cbf458de4826f019cb76b">&#9670;&nbsp;</a></span>XCHAL_DATAROM0_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATAROM0_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794d49ffb3d4ac28a976169f0379b88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794d49ffb3d4ac28a976169f0379b88d">&#9670;&nbsp;</a></span>XCHAL_DATAROM0_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATAROM0_PADDR&#160;&#160;&#160;0x3FF40000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a12b938ebc3107e2b9058124c1bbc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a12b938ebc3107e2b9058124c1bbc23">&#9670;&nbsp;</a></span>XCHAL_DATAROM0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATAROM0_SIZE&#160;&#160;&#160;262144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4dcd156f0ffc419d63d4165d75ed0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4dcd156f0ffc419d63d4165d75ed0ac">&#9670;&nbsp;</a></span>XCHAL_DATAROM0_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DATAROM0_VADDR&#160;&#160;&#160;0x3FF40000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af123c72dcaf5f9a671820a81b7175861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af123c72dcaf5f9a671820a81b7175861">&#9670;&nbsp;</a></span>XCHAL_DCACHE_ACCESS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_ACCESS_SIZE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c63132cb6aa46e0124cd47c854bb1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c63132cb6aa46e0124cd47c854bb1bc">&#9670;&nbsp;</a></span>XCHAL_DCACHE_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3ea9038536bcf15caf374b148aa7d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ea9038536bcf15caf374b148aa7d72">&#9670;&nbsp;</a></span>XCHAL_DCACHE_IS_COHERENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_IS_COHERENT&#160;&#160;&#160;0	/* MP coherence feature */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a306946f795fa59d762bb34aeb4d3da36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a306946f795fa59d762bb34aeb4d3da36">&#9670;&nbsp;</a></span>XCHAL_DCACHE_IS_WRITEBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_IS_WRITEBACK&#160;&#160;&#160;0	/* writeback feature */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adceb1115c9bd45a5dc768cdef77a2906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adceb1115c9bd45a5dc768cdef77a2906">&#9670;&nbsp;</a></span>XCHAL_DCACHE_LINE_LOCKABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_LINE_LOCKABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a150cc04ffabcc3db7c82cd08ca58fb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150cc04ffabcc3db7c82cd08ca58fb05">&#9670;&nbsp;</a></span>XCHAL_DCACHE_LINESIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_LINESIZE&#160;&#160;&#160;4	/* D-cache line size in bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b729eeee8f019e915027f2bd73b2300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b729eeee8f019e915027f2bd73b2300">&#9670;&nbsp;</a></span>XCHAL_DCACHE_LINEWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_LINEWIDTH&#160;&#160;&#160;2	/* <a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(D line size in bytes) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7cda6ceb30537a034347252de143ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7cda6ceb30537a034347252de143ca">&#9670;&nbsp;</a></span>XCHAL_DCACHE_SETWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_SETWIDTH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a847828a42dbb64d542a0bdae454f681f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847828a42dbb64d542a0bdae454f681f">&#9670;&nbsp;</a></span>XCHAL_DCACHE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_SIZE&#160;&#160;&#160;0	/* D-cache size in bytes or 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49865dbd2854a10025d08e0486eb221d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49865dbd2854a10025d08e0486eb221d">&#9670;&nbsp;</a></span>XCHAL_DCACHE_WAYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DCACHE_WAYS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a603a2733b6d294de39576ba1f0020747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603a2733b6d294de39576ba1f0020747">&#9670;&nbsp;</a></span>XCHAL_DEBUG_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DEBUG_VECOFS&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#ae17729374dd47b658ece04d86cf28c3f">XCHAL_INTLEVEL2_VECOFS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa250bc836badd3481296a560a7d832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa250bc836badd3481296a560a7d832">&#9670;&nbsp;</a></span>XCHAL_DEBUG_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DEBUG_VECTOR_PADDR&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#aaebaf817c1e173f9d86001ee67de65fa">XCHAL_INTLEVEL2_VECTOR_PADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e7d806541334efc8a86ae141238a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7d806541334efc8a86ae141238a40a">&#9670;&nbsp;</a></span>XCHAL_DEBUG_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DEBUG_VECTOR_VADDR&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a87942930203c6b778d8c901712908af3">XCHAL_INTLEVEL2_VECTOR_VADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56c2a3c6f554b057c0ab4d0e39513a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c2a3c6f554b057c0ab4d0e39513a9c">&#9670;&nbsp;</a></span>XCHAL_DEBUGLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DEBUGLEVEL&#160;&#160;&#160;2	/* debug interrupt level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bdfef3da45f67614722ca809bdae153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bdfef3da45f67614722ca809bdae153">&#9670;&nbsp;</a></span>XCHAL_DOUBLEEXC_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DOUBLEEXC_VECOFS&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f660c2dccbd9eecc0fbb12b8a4ef080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f660c2dccbd9eecc0fbb12b8a4ef080">&#9670;&nbsp;</a></span>XCHAL_DOUBLEEXC_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DOUBLEEXC_VECTOR_PADDR&#160;&#160;&#160;0x40000070</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3988ecad3560ecf2c93d85d3f882b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3988ecad3560ecf2c93d85d3f882b5c">&#9670;&nbsp;</a></span>XCHAL_DOUBLEEXC_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_DOUBLEEXC_VECTOR_VADDR&#160;&#160;&#160;0x40000070</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e2c740d648367f5daba1686fd1eb1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2c740d648367f5daba1686fd1eb1b7">&#9670;&nbsp;</a></span>XCHAL_EXCM_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXCM_LEVEL&#160;&#160;&#160;1	/* level masked by PS.EXCM */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada4bd9710b663273bc2bd25f9247d1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4bd9710b663273bc2bd25f9247d1dd">&#9670;&nbsp;</a></span>XCHAL_EXTINT0_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT0_NUM&#160;&#160;&#160;0	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10bfdb9e84e43ad9d56a3ef7300acc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bfdb9e84e43ad9d56a3ef7300acc4c">&#9670;&nbsp;</a></span>XCHAL_EXTINT10_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT10_NUM&#160;&#160;&#160;12	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4049a3711ec918c0893636c06c63a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4049a3711ec918c0893636c06c63a63">&#9670;&nbsp;</a></span>XCHAL_EXTINT11_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT11_NUM&#160;&#160;&#160;13	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba026c6931195081ba7e516d80597235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba026c6931195081ba7e516d80597235">&#9670;&nbsp;</a></span>XCHAL_EXTINT12_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT12_NUM&#160;&#160;&#160;14	/* (intlevel 3) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41df03af50e73fe70e8309b70d0761fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41df03af50e73fe70e8309b70d0761fb">&#9670;&nbsp;</a></span>XCHAL_EXTINT1_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT1_NUM&#160;&#160;&#160;1	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68637c5c24f821dfd8cc7360d8891b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68637c5c24f821dfd8cc7360d8891b1f">&#9670;&nbsp;</a></span>XCHAL_EXTINT2_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT2_NUM&#160;&#160;&#160;2	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025e6e87c7784b02ef9661555d346e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025e6e87c7784b02ef9661555d346e0a">&#9670;&nbsp;</a></span>XCHAL_EXTINT3_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT3_NUM&#160;&#160;&#160;3	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a981ed1fc3f52848c461f45fa3a89955d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981ed1fc3f52848c461f45fa3a89955d">&#9670;&nbsp;</a></span>XCHAL_EXTINT4_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT4_NUM&#160;&#160;&#160;4	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addc70e4d59962325214fb13c2626e7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc70e4d59962325214fb13c2626e7be">&#9670;&nbsp;</a></span>XCHAL_EXTINT5_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT5_NUM&#160;&#160;&#160;5	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af14985704c0795a458f2aa9d4cc49151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14985704c0795a458f2aa9d4cc49151">&#9670;&nbsp;</a></span>XCHAL_EXTINT6_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT6_NUM&#160;&#160;&#160;8	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a739539b565073db72e79a1319ccd241d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739539b565073db72e79a1319ccd241d">&#9670;&nbsp;</a></span>XCHAL_EXTINT7_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT7_NUM&#160;&#160;&#160;9	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d67cb2a939fa8c0f2cbb492d0e1789b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d67cb2a939fa8c0f2cbb492d0e1789b">&#9670;&nbsp;</a></span>XCHAL_EXTINT8_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT8_NUM&#160;&#160;&#160;10	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a494a0fbba13d89f3ba8226638dcb1ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494a0fbba13d89f3ba8226638dcb1ae5">&#9670;&nbsp;</a></span>XCHAL_EXTINT9_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_EXTINT9_NUM&#160;&#160;&#160;11	/* (intlevel 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa992b32fde0bfd964ebc7e8b581d8d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa992b32fde0bfd964ebc7e8b581d8d10">&#9670;&nbsp;</a></span>XCHAL_HAVE_ABS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_ABS&#160;&#160;&#160;1	/* ABS instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aded68b0f269c65a35127524acf55fa97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded68b0f269c65a35127524acf55fa97">&#9670;&nbsp;</a></span>XCHAL_HAVE_ABSOLUTE_LITERALS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_ABSOLUTE_LITERALS&#160;&#160;&#160;1	/* non-PC-rel (extended) L32R */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2d53f82abd59669ca379f27ce0a0021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d53f82abd59669ca379f27ce0a0021">&#9670;&nbsp;</a></span>XCHAL_HAVE_ADDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_ADDX&#160;&#160;&#160;1	/* ADDX#/SUBX# instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4190f440160a7ded4c8b4c7a76029cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4190f440160a7ded4c8b4c7a76029cee">&#9670;&nbsp;</a></span>XCHAL_HAVE_BE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_BE&#160;&#160;&#160;0	/* big-endian <a class="el" href="cores_2esp8266_2_arduino_8h.html#ab8ef12fab634c171394422d0ee8baf94">byte</a> ordering */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae403faa1fa69cf4385035f9bf010ab47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae403faa1fa69cf4385035f9bf010ab47">&#9670;&nbsp;</a></span>XCHAL_HAVE_BOOLEANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_BOOLEANS&#160;&#160;&#160;0	/* <a class="el" href="cores_2esp8266_2_arduino_8h.html#af29b166bf5fea7f0bbc07f7014a8c6b5">boolean</a> registers */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ece2fffe3b62d0e394a649afb6f37b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ece2fffe3b62d0e394a649afb6f37b4">&#9670;&nbsp;</a></span>XCHAL_HAVE_CACHEATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CACHEATTR&#160;&#160;&#160;0	/* CACHEATTR register present */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a346b571ccd474b7a91a352e4187fbc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346b571ccd474b7a91a352e4187fbc8a">&#9670;&nbsp;</a></span>XCHAL_HAVE_CALL4AND12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CALL4AND12&#160;&#160;&#160;0	/* (obsolete <a class="el" href="structoption.html">option</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c5b698ef40bed2c84321ef4c71f0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c5b698ef40bed2c84321ef4c71f0c0">&#9670;&nbsp;</a></span>XCHAL_HAVE_CCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CCOUNT&#160;&#160;&#160;1	/* <a class="el" href="specreg_8h.html#a9078f53e58c1ac3623ca30fb49873d54">CCOUNT</a> reg. (timer <a class="el" href="structoption.html">option</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10bf1835aa22b30f932edec6cbf676ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bf1835aa22b30f932edec6cbf676ff">&#9670;&nbsp;</a></span>XCHAL_HAVE_CLAMPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CLAMPS&#160;&#160;&#160;0	/* CLAMPS instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b494b9c30dead2df704ce7e13755b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b494b9c30dead2df704ce7e13755b38">&#9670;&nbsp;</a></span>XCHAL_HAVE_CONNXD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CONNXD2&#160;&#160;&#160;0	/* ConnX D2 pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f7c7f2691e5a93d35467f861e77258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f7c7f2691e5a93d35467f861e77258">&#9670;&nbsp;</a></span>XCHAL_HAVE_CONST16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CONST16&#160;&#160;&#160;0	/* CONST16 instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d645c2d2e780a175a91495df54a3df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d645c2d2e780a175a91495df54a3df0">&#9670;&nbsp;</a></span>XCHAL_HAVE_CP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_CP&#160;&#160;&#160;0	/* CPENABLE reg (coprocessor) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1808f5693e1e169fdc9de46a5167963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1808f5693e1e169fdc9de46a5167963">&#9670;&nbsp;</a></span>XCHAL_HAVE_DEBUG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_DEBUG&#160;&#160;&#160;1	/* debug <a class="el" href="structoption.html">option</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0572f96f29cd50ed7d03e04539b7d282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0572f96f29cd50ed7d03e04539b7d282">&#9670;&nbsp;</a></span>XCHAL_HAVE_DEBUG_EXTERN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_DEBUG_EXTERN_INT&#160;&#160;&#160;1	/* OCD external db interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c898cc29341e36016391f97eb20fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c898cc29341e36016391f97eb20fb9">&#9670;&nbsp;</a></span>XCHAL_HAVE_DENSITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_DENSITY&#160;&#160;&#160;1	/* 16-<a class="el" href="tests_2host_2common_2_arduino_8h.html#af419eea95c24741f969fbe9eb534404e">bit</a> instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adea1b2f888f0ac67bd4ee21b03421701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea1b2f888f0ac67bd4ee21b03421701">&#9670;&nbsp;</a></span>XCHAL_HAVE_DFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_DFP&#160;&#160;&#160;0	/* double precision FP pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82bb221cf0ee9ce35ef06ec0c8aef6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82bb221cf0ee9ce35ef06ec0c8aef6ed">&#9670;&nbsp;</a></span>XCHAL_HAVE_DFP_accel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_DFP_accel&#160;&#160;&#160;0	/* double precision FP acceleration pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a5e235dd8e9ed101c959f7fbf9c3e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5e235dd8e9ed101c959f7fbf9c3e3f">&#9670;&nbsp;</a></span>XCHAL_HAVE_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_DIV32&#160;&#160;&#160;0	/* QUOS/QUOU/REMS/REMU instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b626726956801f19a155c090498524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b626726956801f19a155c090498524">&#9670;&nbsp;</a></span>XCHAL_HAVE_EXCEPTIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_EXCEPTIONS&#160;&#160;&#160;1	/* <a class="el" href="structexception.html">exception</a> <a class="el" href="structoption.html">option</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae52ec6765293b1e9cc399ceec01ccec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae52ec6765293b1e9cc399ceec01ccec3">&#9670;&nbsp;</a></span>XCHAL_HAVE_EXTERN_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_EXTERN_REGS&#160;&#160;&#160;1	/* WER/RER instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d844e946d5c32adb909dc091199928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d844e946d5c32adb909dc091199928">&#9670;&nbsp;</a></span>XCHAL_HAVE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_FP&#160;&#160;&#160;0	/* floating point pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c49bad00f463a5954a09103c7068c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c49bad00f463a5954a09103c7068c50">&#9670;&nbsp;</a></span>XCHAL_HAVE_FULL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_FULL_RESET&#160;&#160;&#160;1	/* all regs/state <a class="el" href="test___polled_timeout_8cpp.html#a17c4cb75fe9640b1ddc53f73fd18beac">reset</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaf88b8ea96306628b8856c26e539a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf88b8ea96306628b8856c26e539a57">&#9670;&nbsp;</a></span>XCHAL_HAVE_HIFI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_HIFI2&#160;&#160;&#160;0	/* HiFi2 Audio Engine pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae625ef725f5315556744f35afcdd74cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae625ef725f5315556744f35afcdd74cc">&#9670;&nbsp;</a></span>XCHAL_HAVE_HIFIPRO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_HIFIPRO&#160;&#160;&#160;0	/* HiFiPro Audio Engine pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77bd8373dd98c1df15f99198823ced29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bd8373dd98c1df15f99198823ced29">&#9670;&nbsp;</a></span>XCHAL_HAVE_HIGHPRI_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_HIGHPRI_INTERRUPTS&#160;&#160;&#160;1	/* med/high-pri. <a class="el" href="tests_2host_2common_2_arduino_8h.html#aeab54da5ac84f3441a91cb982b2276bc">interrupts</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85709057bf707c85c104bcb48326e32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85709057bf707c85c104bcb48326e32b">&#9670;&nbsp;</a></span>XCHAL_HAVE_IDENTITY_MAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_IDENTITY_MAP&#160;&#160;&#160;1	/* vaddr == paddr always */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeefb0b9dd10cbaf334e64cc3afc8a6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefb0b9dd10cbaf334e64cc3afc8a6ca">&#9670;&nbsp;</a></span>XCHAL_HAVE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_INTERRUPTS&#160;&#160;&#160;1	/* interrupt <a class="el" href="structoption.html">option</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a823dad32a0fdc984bfdb60e12108b8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823dad32a0fdc984bfdb60e12108b8ad">&#9670;&nbsp;</a></span>XCHAL_HAVE_L32R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_L32R&#160;&#160;&#160;1	/* L32R instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce6c71a74f7cdff038add1bb18afef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce6c71a74f7cdff038add1bb18afef2">&#9670;&nbsp;</a></span>XCHAL_HAVE_LOOPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_LOOPS&#160;&#160;&#160;0	/* zero-overhead loops */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39328ed843f34a93ea97ba8de746e3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39328ed843f34a93ea97ba8de746e3ae">&#9670;&nbsp;</a></span>XCHAL_HAVE_MAC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MAC16&#160;&#160;&#160;0	/* MAC16 package */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac036e1fbba077ef55cf8ba821fde5cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac036e1fbba077ef55cf8ba821fde5cc8">&#9670;&nbsp;</a></span>XCHAL_HAVE_MEM_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MEM_ECC_PARITY&#160;&#160;&#160;0	/* local memory ECC/parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0dda885649ec42c09797be62bf97981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0dda885649ec42c09797be62bf97981">&#9670;&nbsp;</a></span>XCHAL_HAVE_MIMIC_CACHEATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MIMIC_CACHEATTR&#160;&#160;&#160;1	/* region protection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46eadbf35b2980a38df8f5d6fd0d21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46eadbf35b2980a38df8f5d6fd0d21a">&#9670;&nbsp;</a></span>XCHAL_HAVE_MINMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MINMAX&#160;&#160;&#160;0	/* <a class="el" href="sys_2param_8h.html#a3acffbd305ee72dcd4593c0d8af64a4f">MIN</a>/<a class="el" href="rsa__i31__keygen__inner_8c.html#aacc3ee1a7f283f8ef65cea31f4436a95">MAX</a> instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f9f81de3e97f4e4592dde34c15682a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9f81de3e97f4e4592dde34c15682a9">&#9670;&nbsp;</a></span>XCHAL_HAVE_MP_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MP_INTERRUPTS&#160;&#160;&#160;0	/* interrupt distributor port */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1012f7ad7c314a20dfd3af318600d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1012f7ad7c314a20dfd3af318600d76">&#9670;&nbsp;</a></span>XCHAL_HAVE_MP_RUNSTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MP_RUNSTALL&#160;&#160;&#160;0	/* core RunStall control port */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa3f15a04035591606b1eadec3f552b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa3f15a04035591606b1eadec3f552b">&#9670;&nbsp;</a></span>XCHAL_HAVE_MUL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MUL16&#160;&#160;&#160;1	/* MUL16S/MUL16U instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fcb1ac9adfc4bc61924784ece4d8b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcb1ac9adfc4bc61924784ece4d8b23">&#9670;&nbsp;</a></span>XCHAL_HAVE_MUL32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MUL32&#160;&#160;&#160;1	/* MULL instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f01ab355e8daf13c7798a21d554f97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f01ab355e8daf13c7798a21d554f97b">&#9670;&nbsp;</a></span>XCHAL_HAVE_MUL32_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_MUL32_HIGH&#160;&#160;&#160;0	/* MULUH/MULSH instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d843e6930083b80fd747f3af5441c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d843e6930083b80fd747f3af5441c1">&#9670;&nbsp;</a></span>XCHAL_HAVE_NMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_NMI&#160;&#160;&#160;1	/* non-maskable interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60cb293749b438bd719ef18f63d19e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60cb293749b438bd719ef18f63d19e40">&#9670;&nbsp;</a></span>XCHAL_HAVE_NSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_NSA&#160;&#160;&#160;1	/* NSA/NSAU instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a918e46a0ecd5a8b45235e0dae107bda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918e46a0ecd5a8b45235e0dae107bda2">&#9670;&nbsp;</a></span>XCHAL_HAVE_OCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_OCD&#160;&#160;&#160;1	/* OnChipDebug <a class="el" href="structoption.html">option</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a998014f8a7989db779bd6ae6b9cf77b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998014f8a7989db779bd6ae6b9cf77b7">&#9670;&nbsp;</a></span>XCHAL_HAVE_OCD_DIR_ARRAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_OCD_DIR_ARRAY&#160;&#160;&#160;0	/* faster OCD <a class="el" href="structoption.html">option</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53ebeae12a9e0e0c8a71266440a46781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ebeae12a9e0e0c8a71266440a46781">&#9670;&nbsp;</a></span>XCHAL_HAVE_PIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_PIF&#160;&#160;&#160;1	/* any outbound PIF present */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af950d490e276d88489f33769c594cffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af950d490e276d88489f33769c594cffe">&#9670;&nbsp;</a></span>XCHAL_HAVE_PREDICTED_BRANCHES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_PREDICTED_BRANCHES&#160;&#160;&#160;0	/* B[EQ/EQZ/NE/NEZ]T instr's */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc77c3aa8a10c14fa51a93de34f1fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc77c3aa8a10c14fa51a93de34f1fb6">&#9670;&nbsp;</a></span>XCHAL_HAVE_PREFETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_PREFETCH&#160;&#160;&#160;0	/* PREFCTL register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc28758b1c015a4bb98ffa9a4fd520ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc28758b1c015a4bb98ffa9a4fd520ad">&#9670;&nbsp;</a></span>XCHAL_HAVE_PRID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_PRID&#160;&#160;&#160;1	/* processor ID register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a237c3bb797f89965ff84da3ef22826bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237c3bb797f89965ff84da3ef22826bc">&#9670;&nbsp;</a></span>XCHAL_HAVE_PTP_MMU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_PTP_MMU</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">0   <span class="comment">/* full MMU (with page table</span></div><div class="line"><span class="comment">                           [autorefill] and protection)</span></div><div class="line"><span class="comment">                           usable for an MMU-based OS */</span></div></div><!-- fragment -->
</div>
</div>
<a id="a98780aea68f9142b70fe045db27fcc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98780aea68f9142b70fe045db27fcc5b">&#9670;&nbsp;</a></span>XCHAL_HAVE_RELEASE_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_RELEASE_SYNC&#160;&#160;&#160;0	/* L32AI/S32RI instructions */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8da59eaaa6feccc959c063a2fd710892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da59eaaa6feccc959c063a2fd710892">&#9670;&nbsp;</a></span>XCHAL_HAVE_S32C1I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_S32C1I&#160;&#160;&#160;0	/* S32C1I instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaa040b04720a72f67687d2691c84873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa040b04720a72f67687d2691c84873">&#9670;&nbsp;</a></span>XCHAL_HAVE_SEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_SEXT&#160;&#160;&#160;0	/* SEXT instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b335dc22b785918669ae0e1a106e42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b335dc22b785918669ae0e1a106e42d">&#9670;&nbsp;</a></span>XCHAL_HAVE_SPANNING_WAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_SPANNING_WAY&#160;&#160;&#160;1	/* one way maps <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>+D 4GB vaddr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfdd7755d67e208a51829196cbb3ef4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfdd7755d67e208a51829196cbb3ef4d">&#9670;&nbsp;</a></span>XCHAL_HAVE_SPECULATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_SPECULATION&#160;&#160;&#160;0	/* speculation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc71c17cf67689f1b8f5dd4f3e86b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc71c17cf67689f1b8f5dd4f3e86b722">&#9670;&nbsp;</a></span>XCHAL_HAVE_TAP_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_TAP_MASTER&#160;&#160;&#160;0	/* JTAG TAP control instr's */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7da8d8dd603c4f1a310ac622f0211cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da8d8dd603c4f1a310ac622f0211cd5">&#9670;&nbsp;</a></span>XCHAL_HAVE_THREADPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_THREADPTR&#160;&#160;&#160;0	/* THREADPTR register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f1c41c414bb31fcd5fcf99bc69fa02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1c41c414bb31fcd5fcf99bc69fa02c">&#9670;&nbsp;</a></span>XCHAL_HAVE_TLBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_TLBS&#160;&#160;&#160;1	/* inverse of HAVE_CACHEATTR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdee33bd00c81f9cebf64b160b2c8f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdee33bd00c81f9cebf64b160b2c8f9a">&#9670;&nbsp;</a></span>XCHAL_HAVE_VECBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_VECBASE&#160;&#160;&#160;1	/* relocatable vectors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51e694f384e97378149ff8d0596d2819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e694f384e97378149ff8d0596d2819">&#9670;&nbsp;</a></span>XCHAL_HAVE_VECTOR_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_VECTOR_SELECT&#160;&#160;&#160;1	/* relocatable vectors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca38b0da27f129a5aa3f7b9f95b9ab8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca38b0da27f129a5aa3f7b9f95b9ab8c">&#9670;&nbsp;</a></span>XCHAL_HAVE_VECTORFPU2005</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_VECTORFPU2005&#160;&#160;&#160;0	/* vector floating-point pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b58deb8f4d8be33151dc9d55cf779a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b58deb8f4d8be33151dc9d55cf779a0">&#9670;&nbsp;</a></span>XCHAL_HAVE_VECTRA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_VECTRA1&#160;&#160;&#160;0	/* Vectra <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>  pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7decdff9f098e3e51505b2e70c16a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7decdff9f098e3e51505b2e70c16a91">&#9670;&nbsp;</a></span>XCHAL_HAVE_VECTRALX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_VECTRALX&#160;&#160;&#160;0	/* Vectra LX pkg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac37c14bf51a74d2af217beba9e0b6b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37c14bf51a74d2af217beba9e0b6b2b">&#9670;&nbsp;</a></span>XCHAL_HAVE_WIDE_BRANCHES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_WIDE_BRANCHES&#160;&#160;&#160;0	/* B*.W18 or B*.W15 instr's */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc9391bc678297265d8968671f51feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc9391bc678297265d8968671f51feb">&#9670;&nbsp;</a></span>XCHAL_HAVE_WINDOWED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_WINDOWED&#160;&#160;&#160;0	/* windowed registers <a class="el" href="structoption.html">option</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa5620b40a4da71ca946ea6d51d9e7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5620b40a4da71ca946ea6d51d9e7b5">&#9670;&nbsp;</a></span>XCHAL_HAVE_XEA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_XEA1&#160;&#160;&#160;0	/* Exception Architecture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad07ae8da0ccc8098bc414ba69f02249b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07ae8da0ccc8098bc414ba69f02249b">&#9670;&nbsp;</a></span>XCHAL_HAVE_XEA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_XEA2&#160;&#160;&#160;1	/* Exception Architecture 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa070bd17f1841d744c4e5f808dc278fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa070bd17f1841d744c4e5f808dc278fd">&#9670;&nbsp;</a></span>XCHAL_HAVE_XEAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_XEAX&#160;&#160;&#160;0	/* External Exception Arch. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a518da614063946289d6c582d24044bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518da614063946289d6c582d24044bb0">&#9670;&nbsp;</a></span>XCHAL_HAVE_XLT_CACHEATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HAVE_XLT_CACHEATTR&#160;&#160;&#160;0	/* region prot. w/translation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5ac0703f6fe5a4ce3bcd0af750726a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ac0703f6fe5a4ce3bcd0af750726a5">&#9670;&nbsp;</a></span>XCHAL_HW_CONFIGID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_CONFIGID0&#160;&#160;&#160;0xC28CDAFA	/* ConfigID hi 32 bits*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5943cda336dc3d52d8f59c76259a429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5943cda336dc3d52d8f59c76259a429">&#9670;&nbsp;</a></span>XCHAL_HW_CONFIGID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_CONFIGID1&#160;&#160;&#160;0x1082B6F6	/* ConfigID lo 32 bits*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7689caa4c02a6537ec6971c5534a98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7689caa4c02a6537ec6971c5534a98b">&#9670;&nbsp;</a></span>XCHAL_HW_CONFIGID_RELIABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_CONFIGID_RELIABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb728f0290944bd093d5e0c7bbbcfcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb728f0290944bd093d5e0c7bbbcfcea">&#9670;&nbsp;</a></span>XCHAL_HW_MAX_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_MAX_VERSION&#160;&#160;&#160;230001	/* latest targeted hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb0dab3a41a1736ef0f1fd9b7db8a80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0dab3a41a1736ef0f1fd9b7db8a80c">&#9670;&nbsp;</a></span>XCHAL_HW_MAX_VERSION_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_MAX_VERSION_MAJOR&#160;&#160;&#160;2300	/* major v of latest tgt hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a5c25f8e3c67ed5bc1ebc4bd6b38c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5c25f8e3c67ed5bc1ebc4bd6b38c86">&#9670;&nbsp;</a></span>XCHAL_HW_MAX_VERSION_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_MAX_VERSION_MINOR&#160;&#160;&#160;1	/* minor v of latest tgt hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5824fc2761007cad5654b4244c5ede6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5824fc2761007cad5654b4244c5ede6c">&#9670;&nbsp;</a></span>XCHAL_HW_MIN_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_MIN_VERSION&#160;&#160;&#160;230001	/* earliest targeted hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e8a32184de81f98d37ccbdc118d74ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8a32184de81f98d37ccbdc118d74ed">&#9670;&nbsp;</a></span>XCHAL_HW_MIN_VERSION_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_MIN_VERSION_MAJOR&#160;&#160;&#160;2300	/* major v of earliest tgt hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21943903893457d18854588e6f626d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21943903893457d18854588e6f626d18">&#9670;&nbsp;</a></span>XCHAL_HW_MIN_VERSION_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_MIN_VERSION_MINOR&#160;&#160;&#160;1	/* minor v of earliest tgt hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72d9bd7717696af6caab0dcb317a2c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d9bd7717696af6caab0dcb317a2c6a">&#9670;&nbsp;</a></span>XCHAL_HW_REL_LX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_REL_LX3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b47b93117ac89bd0081486026bde80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b47b93117ac89bd0081486026bde80c">&#9670;&nbsp;</a></span>XCHAL_HW_REL_LX3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_REL_LX3_0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe34adc329ad51c5351f3fed923fbeb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe34adc329ad51c5351f3fed923fbeb6">&#9670;&nbsp;</a></span>XCHAL_HW_REL_LX3_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_REL_LX3_0_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac81a2fb8cbd4dc2225cec175c09a61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac81a2fb8cbd4dc2225cec175c09a61a">&#9670;&nbsp;</a></span>XCHAL_HW_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_VERSION&#160;&#160;&#160;230001	/* major*100+minor */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e565c1f72105abb9f6b5e7b4763d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e565c1f72105abb9f6b5e7b4763d5e">&#9670;&nbsp;</a></span>XCHAL_HW_VERSION_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_VERSION_MAJOR&#160;&#160;&#160;2300	/* major ver# of targeted hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843fe5611266d2af8ba88992bd35db8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843fe5611266d2af8ba88992bd35db8e">&#9670;&nbsp;</a></span>XCHAL_HW_VERSION_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_VERSION_MINOR&#160;&#160;&#160;1	/* minor ver# of targeted hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a450d70fd95888f277220240e73d43031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450d70fd95888f277220240e73d43031">&#9670;&nbsp;</a></span>XCHAL_HW_VERSION_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_HW_VERSION_NAME&#160;&#160;&#160;&quot;LX3.0.1&quot;	/* full version <a class="el" href="names_8c.html#a8f8f80d37794cde9472343e4487ba3eb">name</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11912253e3445dd3878ac0c44276b194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11912253e3445dd3878ac0c44276b194">&#9670;&nbsp;</a></span>XCHAL_ICACHE_ACCESS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_ACCESS_SIZE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf94640a8365c3433e87c4e0c58d48e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf94640a8365c3433e87c4e0c58d48e3">&#9670;&nbsp;</a></span>XCHAL_ICACHE_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad088d44ee8bb405b223fbb4330dc52b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad088d44ee8bb405b223fbb4330dc52b9">&#9670;&nbsp;</a></span>XCHAL_ICACHE_LINE_LOCKABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_LINE_LOCKABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95a3152c1ea33befa8ff27f54885fda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a3152c1ea33befa8ff27f54885fda1">&#9670;&nbsp;</a></span>XCHAL_ICACHE_LINESIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_LINESIZE&#160;&#160;&#160;4	/* <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>-cache line size in bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abba6ce7d8b1397cf335a4c67c76f9914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba6ce7d8b1397cf335a4c67c76f9914">&#9670;&nbsp;</a></span>XCHAL_ICACHE_LINEWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_LINEWIDTH&#160;&#160;&#160;2	/* <a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(<a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a> line size in bytes) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b043cd0c3560a6543f91c6127f3e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b043cd0c3560a6543f91c6127f3e18">&#9670;&nbsp;</a></span>XCHAL_ICACHE_SETWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_SETWIDTH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab68b2f38f8124435fa68d2a814d2f91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68b2f38f8124435fa68d2a814d2f91c">&#9670;&nbsp;</a></span>XCHAL_ICACHE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_SIZE&#160;&#160;&#160;0	/* <a class="el" href="tools_2sdk_2ssl_2bearssl_2src_2hash_2sha1_8c.html#a33e30090299f76f96546503d55464bf4">I</a>-cache size in bytes or 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a837b58af4d21069c9e3d4a02230d292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a837b58af4d21069c9e3d4a02230d292b">&#9670;&nbsp;</a></span>XCHAL_ICACHE_WAYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_ICACHE_WAYS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ed38b5316d41b9d54313293978c37f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed38b5316d41b9d54313293978c37f7">&#9670;&nbsp;</a></span>XCHAL_INST_FETCH_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INST_FETCH_WIDTH&#160;&#160;&#160;4	/* instr-fetch width in bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adda50ac8a046cbc151fd1cd5c4d9d4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda50ac8a046cbc151fd1cd5c4d9d4c4">&#9670;&nbsp;</a></span>XCHAL_INSTRAM0_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM0_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a08f1557a484ff133c32e05b68153a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a08f1557a484ff133c32e05b68153a">&#9670;&nbsp;</a></span>XCHAL_INSTRAM0_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM0_PADDR&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a115055ddf85e7a21cf6ec72fe4ee5702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115055ddf85e7a21cf6ec72fe4ee5702">&#9670;&nbsp;</a></span>XCHAL_INSTRAM0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM0_SIZE&#160;&#160;&#160;1048576</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a166124117c60fdbeca2a95d9b1150458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166124117c60fdbeca2a95d9b1150458">&#9670;&nbsp;</a></span>XCHAL_INSTRAM0_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM0_VADDR&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f938ee3e02dd66ff057678d4bf0ab63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f938ee3e02dd66ff057678d4bf0ab63">&#9670;&nbsp;</a></span>XCHAL_INSTRAM1_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM1_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1caa3f4b77619d12722db6ca04895fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1caa3f4b77619d12722db6ca04895fe2">&#9670;&nbsp;</a></span>XCHAL_INSTRAM1_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM1_PADDR&#160;&#160;&#160;0x40100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af36ab2943594b19748bcc2998f6baca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36ab2943594b19748bcc2998f6baca2">&#9670;&nbsp;</a></span>XCHAL_INSTRAM1_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM1_SIZE&#160;&#160;&#160;1048576</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21f80dbcd51cab603a70b4cd7562b607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f80dbcd51cab603a70b4cd7562b607">&#9670;&nbsp;</a></span>XCHAL_INSTRAM1_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTRAM1_VADDR&#160;&#160;&#160;0x40100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af661e7189d4d11ad25ebcf2789d73d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af661e7189d4d11ad25ebcf2789d73d6d">&#9670;&nbsp;</a></span>XCHAL_INSTROM0_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTROM0_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a481ddcc4a9ca43fd8f8a20e5a7ecac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a481ddcc4a9ca43fd8f8a20e5a7ecac">&#9670;&nbsp;</a></span>XCHAL_INSTROM0_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTROM0_PADDR&#160;&#160;&#160;0x40200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40055098096ec7e069efaaaf1cb9b27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40055098096ec7e069efaaaf1cb9b27c">&#9670;&nbsp;</a></span>XCHAL_INSTROM0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTROM0_SIZE&#160;&#160;&#160;1048576</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6f06ce2ec7a00029166a0c0f7611d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f06ce2ec7a00029166a0c0f7611d47">&#9670;&nbsp;</a></span>XCHAL_INSTROM0_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INSTROM0_VADDR&#160;&#160;&#160;0x40200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86ee7f0a18163e382d02cb9e1fa38a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ee7f0a18163e382d02cb9e1fa38a58">&#9670;&nbsp;</a></span>XCHAL_INT0_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT0_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a705f47e6e9dc8f7b2fdd9aae016170ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705f47e6e9dc8f7b2fdd9aae016170ab">&#9670;&nbsp;</a></span>XCHAL_INT0_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT0_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2b57f849b30b436c3b34f9cc1298351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b57f849b30b436c3b34f9cc1298351">&#9670;&nbsp;</a></span>XCHAL_INT10_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT10_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82be37f723436335bcbcddbe8386bf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82be37f723436335bcbcddbe8386bf4e">&#9670;&nbsp;</a></span>XCHAL_INT10_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT10_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78bc693d0d9323c4c67081406ff903ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bc693d0d9323c4c67081406ff903ab">&#9670;&nbsp;</a></span>XCHAL_INT11_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT11_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86f61c5e186a1cf69d72f0a2cae333dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f61c5e186a1cf69d72f0a2cae333dd">&#9670;&nbsp;</a></span>XCHAL_INT11_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT11_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d4654d0412776c63571bcd8a3330f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d4654d0412776c63571bcd8a3330f0">&#9670;&nbsp;</a></span>XCHAL_INT12_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT12_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e29408169d60d2c5b87d4b9d41cb228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e29408169d60d2c5b87d4b9d41cb228">&#9670;&nbsp;</a></span>XCHAL_INT12_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT12_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d6436dc7ea0e1ec28d11acfe472d16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6436dc7ea0e1ec28d11acfe472d16e">&#9670;&nbsp;</a></span>XCHAL_INT13_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT13_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacb05966dfcef431a70ef7b165a1e10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb05966dfcef431a70ef7b165a1e10d">&#9670;&nbsp;</a></span>XCHAL_INT13_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT13_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e8577c73d0825a68bfd316c58f8139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e8577c73d0825a68bfd316c58f8139">&#9670;&nbsp;</a></span>XCHAL_INT14_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT14_LEVEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9442823f7dbe14804ec8562cfb02e2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9442823f7dbe14804ec8562cfb02e2e6">&#9670;&nbsp;</a></span>XCHAL_INT14_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT14_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_NMI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c7afb55ac92d78cd1c13bc5ea9f0107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7afb55ac92d78cd1c13bc5ea9f0107">&#9670;&nbsp;</a></span>XCHAL_INT1_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT1_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31cad9a19a1eaf7786c97786ab925c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31cad9a19a1eaf7786c97786ab925c55">&#9670;&nbsp;</a></span>XCHAL_INT1_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT1_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bcb4f6a039035e2fc17d1818e1f392e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcb4f6a039035e2fc17d1818e1f392e">&#9670;&nbsp;</a></span>XCHAL_INT2_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT2_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee28b31eccbcb3854c77a6a2dec811de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee28b31eccbcb3854c77a6a2dec811de">&#9670;&nbsp;</a></span>XCHAL_INT2_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT2_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42ab6c8eae5389ee09bfd80b63080910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42ab6c8eae5389ee09bfd80b63080910">&#9670;&nbsp;</a></span>XCHAL_INT3_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT3_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d4463aaa7863ebdceaedde2bb295e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d4463aaa7863ebdceaedde2bb295e5">&#9670;&nbsp;</a></span>XCHAL_INT3_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT3_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af99dda1f686d5729b5bb0b679840204a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99dda1f686d5729b5bb0b679840204a">&#9670;&nbsp;</a></span>XCHAL_INT4_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT4_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac474e792128a61d8804974dafd7f3167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac474e792128a61d8804974dafd7f3167">&#9670;&nbsp;</a></span>XCHAL_INT4_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT4_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28e3b6c155a6a342ed03e68a77d6e561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e3b6c155a6a342ed03e68a77d6e561">&#9670;&nbsp;</a></span>XCHAL_INT5_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT5_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b16537de3690f8746ddd4c322117657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b16537de3690f8746ddd4c322117657">&#9670;&nbsp;</a></span>XCHAL_INT5_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT5_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_LEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599cf8bbe622e1a0ca5b1a08c4366a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599cf8bbe622e1a0ca5b1a08c4366a0b">&#9670;&nbsp;</a></span>XCHAL_INT6_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT6_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c4c674600f016c25692e3402643c0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4c674600f016c25692e3402643c0bc">&#9670;&nbsp;</a></span>XCHAL_INT6_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT6_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c4b2c8b049df2367b6a60b3f8d5fe00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4b2c8b049df2367b6a60b3f8d5fe00">&#9670;&nbsp;</a></span>XCHAL_INT7_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT7_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec8d4f4b58d200e2c8ecdf29ea294be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8d4f4b58d200e2c8ecdf29ea294be0">&#9670;&nbsp;</a></span>XCHAL_INT7_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT7_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_SOFTWARE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a203ae45d22501aa830a239cd209e29af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203ae45d22501aa830a239cd209e29af">&#9670;&nbsp;</a></span>XCHAL_INT8_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT8_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d2d91418081ebcfc1ec94e613f7a4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2d91418081ebcfc1ec94e613f7a4a2">&#9670;&nbsp;</a></span>XCHAL_INT8_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT8_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeedd0ca62814a5dca2b3e14830af2f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedd0ca62814a5dca2b3e14830af2f96">&#9670;&nbsp;</a></span>XCHAL_INT9_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT9_LEVEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8d51c9b976329464447739a27ca5cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d51c9b976329464447739a27ca5cbc">&#9670;&nbsp;</a></span>XCHAL_INT9_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INT9_TYPE&#160;&#160;&#160;XTHAL_INTTYPE_EXTERN_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e74b8ed18648ddcf2bce9ce088ff8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e74b8ed18648ddcf2bce9ce088ff8ba">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL1_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL1_ANDBELOW_MASK&#160;&#160;&#160;0x00003FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a845fbf11443fb8595dd1f687063106a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845fbf11443fb8595dd1f687063106a8">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL1_MASK&#160;&#160;&#160;0x00003FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f1191b05d31b11fae4975b1d571812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f1191b05d31b11fae4975b1d571812">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL2_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL2_ANDBELOW_MASK&#160;&#160;&#160;0x00003FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1525e979f0ce01bed9a241352def022c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1525e979f0ce01bed9a241352def022c">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL2_MASK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae17729374dd47b658ece04d86cf28c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17729374dd47b658ece04d86cf28c3f">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL2_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL2_VECOFS&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaebaf817c1e173f9d86001ee67de65fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaebaf817c1e173f9d86001ee67de65fa">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL2_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL2_VECTOR_PADDR&#160;&#160;&#160;0x40000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87942930203c6b778d8c901712908af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87942930203c6b778d8c901712908af3">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL2_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL2_VECTOR_VADDR&#160;&#160;&#160;0x40000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8049c681630eba58da3ec4bb9dfa18bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8049c681630eba58da3ec4bb9dfa18bc">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL3_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL3_ANDBELOW_MASK&#160;&#160;&#160;0x00007FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76749c33f64769107727f1f232faea7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76749c33f64769107727f1f232faea7d">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL3_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14b2e2aa326b68e3cf222a8db0246506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b2e2aa326b68e3cf222a8db0246506">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL3_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL3_NUM&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ed5655ee3a81525a1c945125f6760a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ed5655ee3a81525a1c945125f6760a">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL3_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL3_VECOFS&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a49eb2b8f94de08766e5c98e76f5f29fa">XCHAL_NMI_VECOFS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f1fb998dba8ae57f47ca91d22f4a30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1fb998dba8ae57f47ca91d22f4a30d">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL3_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL3_VECTOR_PADDR&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a2679626a129318e03b7839c04598ac0c">XCHAL_NMI_VECTOR_PADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0704934e86551bd2f71636686b5a4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0704934e86551bd2f71636686b5a4f5">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL3_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL3_VECTOR_VADDR&#160;&#160;&#160;<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#aacccc7850c3a97cfc17e5d2240ffd282">XCHAL_NMI_VECTOR_VADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acce3501c301f12c16a493d0b534942bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce3501c301f12c16a493d0b534942bc">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL4_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL4_ANDBELOW_MASK&#160;&#160;&#160;0x00007FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a173872a1d06a40bd1de05ff318675539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173872a1d06a40bd1de05ff318675539">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL4_MASK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc02d7677f3a666aa49b7a825e18406a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc02d7677f3a666aa49b7a825e18406a">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL5_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL5_ANDBELOW_MASK&#160;&#160;&#160;0x00007FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa207c7abdb2c3c624095bb5f32c1ac58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa207c7abdb2c3c624095bb5f32c1ac58">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL5_MASK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad042ce2dfdf8945d8239fdb8db1f721d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad042ce2dfdf8945d8239fdb8db1f721d">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL6_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL6_ANDBELOW_MASK&#160;&#160;&#160;0x00007FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08cee7323c863dc2ab8cbd1ee2ab019c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cee7323c863dc2ab8cbd1ee2ab019c">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL6_MASK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9cc3b7cc38097ee415fdecbe51220f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9cc3b7cc38097ee415fdecbe51220f8">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL7_ANDBELOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL7_ANDBELOW_MASK&#160;&#160;&#160;0x00007FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9cee23083048225debf9eca7516e096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9cee23083048225debf9eca7516e096">&#9670;&nbsp;</a></span>XCHAL_INTLEVEL7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTLEVEL7_MASK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a294568426f8e7154e4311e1de653a6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294568426f8e7154e4311e1de653a6fe">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_EXTERN_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_EXTERN_EDGE&#160;&#160;&#160;0x00003F00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a473bb1c812a88fabed007f4e5e2530cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473bb1c812a88fabed007f4e5e2530cf">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_EXTERN_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_EXTERN_LEVEL&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02a91a8a081398f06271afa1c9973ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a91a8a081398f06271afa1c9973ac3">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_NMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_NMI&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33bee520dba9c9906bce8d5becc016f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33bee520dba9c9906bce8d5becc016f">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_SOFTWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_SOFTWARE&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29dbcd49152004a62c1f0ffd9eaa4fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dbcd49152004a62c1f0ffd9eaa4fde">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_TIMER&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab98c731932b0443d0eed73d5b592177f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98c731932b0443d0eed73d5b592177f">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_UNCONFIGURED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_UNCONFIGURED&#160;&#160;&#160;0xFFFF8000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a17f688b0f01f61aea3cbb44b678dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a17f688b0f01f61aea3cbb44b678dae">&#9670;&nbsp;</a></span>XCHAL_INTTYPE_MASK_WRITE_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_INTTYPE_MASK_WRITE_ERROR&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80ba894a4d82fa9f461816d96f529654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ba894a4d82fa9f461816d96f529654">&#9670;&nbsp;</a></span>XCHAL_KERNEL_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_KERNEL_VECOFS&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3a8bd0fcef9d74440b34beeca65fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3a8bd0fcef9d74440b34beeca65fe0">&#9670;&nbsp;</a></span>XCHAL_KERNEL_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_KERNEL_VECTOR_PADDR&#160;&#160;&#160;0x40000030</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a56541da14e3f63a9fe60835a3bb5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a56541da14e3f63a9fe60835a3bb5c6">&#9670;&nbsp;</a></span>XCHAL_KERNEL_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_KERNEL_VECTOR_VADDR&#160;&#160;&#160;0x40000030</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32bd8b6056c5c8a1c14ef9e73957fc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bd8b6056c5c8a1c14ef9e73957fc4c">&#9670;&nbsp;</a></span>XCHAL_MAX_INSTRUCTION_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_MAX_INSTRUCTION_SIZE&#160;&#160;&#160;3	/* max instr bytes (3..8) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bf8b9e17af08e1dc3598dde4f012cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf8b9e17af08e1dc3598dde4f012cae">&#9670;&nbsp;</a></span>XCHAL_MMU_ASID_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_MMU_ASID_BITS&#160;&#160;&#160;0	/* number of bits in ASIDs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4719cd3a43b43a49c36b29f0c177bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4719cd3a43b43a49c36b29f0c177bf3">&#9670;&nbsp;</a></span>XCHAL_MMU_RING_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_MMU_RING_BITS&#160;&#160;&#160;0	/* num of bits in RING field */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26c4d8ecb9ea9a50645ae521d282abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26c4d8ecb9ea9a50645ae521d282abc">&#9670;&nbsp;</a></span>XCHAL_MMU_RINGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_MMU_RINGS&#160;&#160;&#160;1	/* number of rings (1..4) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ea799106ec835fd184e6532b427cffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea799106ec835fd184e6532b427cffa">&#9670;&nbsp;</a></span>XCHAL_NMI_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NMI_INTERRUPT&#160;&#160;&#160;14	/* non-maskable interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49eb2b8f94de08766e5c98e76f5f29fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49eb2b8f94de08766e5c98e76f5f29fa">&#9670;&nbsp;</a></span>XCHAL_NMI_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NMI_VECOFS&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2679626a129318e03b7839c04598ac0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2679626a129318e03b7839c04598ac0c">&#9670;&nbsp;</a></span>XCHAL_NMI_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NMI_VECTOR_PADDR&#160;&#160;&#160;0x40000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacccc7850c3a97cfc17e5d2240ffd282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacccc7850c3a97cfc17e5d2240ffd282">&#9670;&nbsp;</a></span>XCHAL_NMI_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NMI_VECTOR_VADDR&#160;&#160;&#160;0x40000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8563b3de3663d433153bf6619893f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8563b3de3663d433153bf6619893f35">&#9670;&nbsp;</a></span>XCHAL_NMILEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NMILEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">3   <span class="comment">/* NMI &quot;level&quot; (for use with</span></div><div class="line"><span class="comment">                           EXCSAVE/EPS/EPC_n, RFI n) */</span></div></div><!-- fragment -->
</div>
</div>
<a id="a9d72cca4f988a011f2768228f37f3154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d72cca4f988a011f2768228f37f3154">&#9670;&nbsp;</a></span>XCHAL_NUM_AREGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_AREGS&#160;&#160;&#160;16	/* num of physical addr regs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9d462e2ac4a733952b6f4a2196b8095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d462e2ac4a733952b6f4a2196b8095">&#9670;&nbsp;</a></span>XCHAL_NUM_AREGS_LOG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_AREGS_LOG2&#160;&#160;&#160;4	/* <a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(<a class="el" href="tools_2sdk_2libc_2xtensa-lx106-elf_2include_2xtensa_2config_2core-isa_8h.html#a9d72cca4f988a011f2768228f37f3154">XCHAL_NUM_AREGS</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada05e49ff67300abfc446dd9d7be5ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada05e49ff67300abfc446dd9d7be5ff4">&#9670;&nbsp;</a></span>XCHAL_NUM_CONTEXTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_CONTEXTS&#160;&#160;&#160;1	/* */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2d861bf0458bccdb713bb68333ee3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d861bf0458bccdb713bb68333ee3ea">&#9670;&nbsp;</a></span>XCHAL_NUM_DATARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_DATARAM&#160;&#160;&#160;2	/* number of core data RAMs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a699ea6388220a70637dca3fa0340c5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699ea6388220a70637dca3fa0340c5f2">&#9670;&nbsp;</a></span>XCHAL_NUM_DATAROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_DATAROM&#160;&#160;&#160;1	/* number of core data ROMs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c2e5d6cb90c4518faef09e92e745a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2e5d6cb90c4518faef09e92e745a32">&#9670;&nbsp;</a></span>XCHAL_NUM_DBREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_DBREAK&#160;&#160;&#160;1	/* number of DBREAKn regs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70df38f3b3c470383f49d5986506b4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70df38f3b3c470383f49d5986506b4d4">&#9670;&nbsp;</a></span>XCHAL_NUM_EXTINTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_EXTINTERRUPTS&#160;&#160;&#160;13	/* num of external <a class="el" href="tests_2host_2common_2_arduino_8h.html#aeab54da5ac84f3441a91cb982b2276bc">interrupts</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f352bb26def41fc4bde62545cd87f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f352bb26def41fc4bde62545cd87f62">&#9670;&nbsp;</a></span>XCHAL_NUM_IBREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_IBREAK&#160;&#160;&#160;1	/* number of IBREAKn regs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8edf3b1877b169cffbd85881aa4162be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edf3b1877b169cffbd85881aa4162be">&#9670;&nbsp;</a></span>XCHAL_NUM_INSTRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_INSTRAM&#160;&#160;&#160;2	/* number of core instr. RAMs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18dfccffb622305768e14ec6125c75ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18dfccffb622305768e14ec6125c75ef">&#9670;&nbsp;</a></span>XCHAL_NUM_INSTROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_INSTROM&#160;&#160;&#160;1	/* number of core instr. ROMs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033015185a103dfdc0d37f0d05278364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033015185a103dfdc0d37f0d05278364">&#9670;&nbsp;</a></span>XCHAL_NUM_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_INTERRUPTS&#160;&#160;&#160;15	/* number of <a class="el" href="tests_2host_2common_2_arduino_8h.html#aeab54da5ac84f3441a91cb982b2276bc">interrupts</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abed6ae83e19b1cc3c93ff34537cea3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed6ae83e19b1cc3c93ff34537cea3d9">&#9670;&nbsp;</a></span>XCHAL_NUM_INTERRUPTS_LOG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_INTERRUPTS_LOG2&#160;&#160;&#160;4	/* <a class="el" href="tgmath_8h.html#ae8268a890494447e1cdd50d9109ece41">ceil</a>(<a class="el" href="tgmath_8h.html#a62debfb3b5b5346c03614c12c9f58f14">log2</a>(NUM_INTERRUPTS)) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66cd72fcdccb941aed108da8358bfbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66cd72fcdccb941aed108da8358bfbc5">&#9670;&nbsp;</a></span>XCHAL_NUM_INTLEVELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_INTLEVELS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">2   <span class="comment">/* number of interrupt levels</span></div><div class="line"><span class="comment">                           (not including level zero) */</span></div></div><!-- fragment -->
</div>
</div>
<a id="a2f60606ecce5b6fe7a1135b549062b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f60606ecce5b6fe7a1135b549062b53">&#9670;&nbsp;</a></span>XCHAL_NUM_MISC_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_MISC_REGS&#160;&#160;&#160;0	/* num of scratch regs (0..4) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa25430b05443d76695f6ee08388c29f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25430b05443d76695f6ee08388c29f7">&#9670;&nbsp;</a></span>XCHAL_NUM_TIMERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_TIMERS&#160;&#160;&#160;1	/* number of CCOMPAREn regs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd58600fbf63fb275b935dd8cba20973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd58600fbf63fb275b935dd8cba20973">&#9670;&nbsp;</a></span>XCHAL_NUM_URAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_URAM&#160;&#160;&#160;0	/* number of core unified RAMs*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea8308b31d5de47923bf57d154ec24d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8308b31d5de47923bf57d154ec24d5">&#9670;&nbsp;</a></span>XCHAL_NUM_WRITEBUFFER_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_WRITEBUFFER_ENTRIES&#160;&#160;&#160;1	/* size of write buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab916b35c32dd27fdff1e9025122cdaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab916b35c32dd27fdff1e9025122cdaef">&#9670;&nbsp;</a></span>XCHAL_NUM_XLMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_NUM_XLMI&#160;&#160;&#160;1	/* number of core XLMI ports */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9d4b96668e868ad8de1aa3fc4f2039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9d4b96668e868ad8de1aa3fc4f2039">&#9670;&nbsp;</a></span>XCHAL_RESET_VECBASE_OVERLAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECBASE_OVERLAP&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af741bb196e1a7ae7512ffa571d573303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af741bb196e1a7ae7512ffa571d573303">&#9670;&nbsp;</a></span>XCHAL_RESET_VECTOR0_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECTOR0_PADDR&#160;&#160;&#160;0x50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac304c36abe5e4fdf119ea684cb61d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac304c36abe5e4fdf119ea684cb61d4">&#9670;&nbsp;</a></span>XCHAL_RESET_VECTOR0_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECTOR0_VADDR&#160;&#160;&#160;0x50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2933fa18ab3a2289c4c16f019bfcf22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2933fa18ab3a2289c4c16f019bfcf22c">&#9670;&nbsp;</a></span>XCHAL_RESET_VECTOR1_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECTOR1_PADDR&#160;&#160;&#160;0x40000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb2d551b577676a173d50d8fe05d523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb2d551b577676a173d50d8fe05d523">&#9670;&nbsp;</a></span>XCHAL_RESET_VECTOR1_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECTOR1_VADDR&#160;&#160;&#160;0x40000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa31d1534b3cfa96e8bd8397b2571fffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa31d1534b3cfa96e8bd8397b2571fffe">&#9670;&nbsp;</a></span>XCHAL_RESET_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECTOR_PADDR&#160;&#160;&#160;0x50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17607115dda02e62abdbc4a533052d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17607115dda02e62abdbc4a533052d63">&#9670;&nbsp;</a></span>XCHAL_RESET_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_RESET_VECTOR_VADDR&#160;&#160;&#160;0x50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad47de63c58c931188b8e84ff6d23baef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47de63c58c931188b8e84ff6d23baef">&#9670;&nbsp;</a></span>XCHAL_SPANNING_WAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_SPANNING_WAY&#160;&#160;&#160;0	/* TLB spanning way number */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc007e5f0d7af9814bf97148d04ae5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc007e5f0d7af9814bf97148d04ae5f1">&#9670;&nbsp;</a></span>XCHAL_SW_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_SW_VERSION&#160;&#160;&#160;800001	/* sw version of this header */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad247fa68805e9862b04ae02a4ce62a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad247fa68805e9862b04ae02a4ce62a45">&#9670;&nbsp;</a></span>XCHAL_TIMER0_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_TIMER0_INTERRUPT&#160;&#160;&#160;6	/* CCOMPARE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1b097dec11b10b47330b0b63781a9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b097dec11b10b47330b0b63781a9ba">&#9670;&nbsp;</a></span>XCHAL_TIMER1_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_TIMER1_INTERRUPT&#160;&#160;&#160;XTHAL_TIMER_UNCONFIGURED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9609256aa218174334f07a2a6d1f6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9609256aa218174334f07a2a6d1f6a3">&#9670;&nbsp;</a></span>XCHAL_TIMER2_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_TIMER2_INTERRUPT&#160;&#160;&#160;XTHAL_TIMER_UNCONFIGURED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38b8edc9737b32eb2dfc6ae0496adb68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b8edc9737b32eb2dfc6ae0496adb68">&#9670;&nbsp;</a></span>XCHAL_TIMER3_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_TIMER3_INTERRUPT&#160;&#160;&#160;XTHAL_TIMER_UNCONFIGURED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ad8867457f26ea6f9e98b4333c1e28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ad8867457f26ea6f9e98b4333c1e28b">&#9670;&nbsp;</a></span>XCHAL_UNALIGNED_LOAD_EXCEPTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_UNALIGNED_LOAD_EXCEPTION&#160;&#160;&#160;1	/* unaligned loads cause exc. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b35618957ad7812f44da55882e63cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b35618957ad7812f44da55882e63cb4">&#9670;&nbsp;</a></span>XCHAL_UNALIGNED_LOAD_HW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_UNALIGNED_LOAD_HW&#160;&#160;&#160;0	/* unaligned loads work in hw */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab594432285f3c2ea2f761523fcaeef78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab594432285f3c2ea2f761523fcaeef78">&#9670;&nbsp;</a></span>XCHAL_UNALIGNED_STORE_EXCEPTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_UNALIGNED_STORE_EXCEPTION&#160;&#160;&#160;1	/* unaligned stores cause exc.*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bdf0c7201e1a0691e4e7ee74abe67fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bdf0c7201e1a0691e4e7ee74abe67fc">&#9670;&nbsp;</a></span>XCHAL_UNALIGNED_STORE_HW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_UNALIGNED_STORE_HW&#160;&#160;&#160;0	/* unaligned stores work in hw*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35db2fb47c6c8941b734eb4f61ba4be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35db2fb47c6c8941b734eb4f61ba4be0">&#9670;&nbsp;</a></span>XCHAL_USER_VECOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_USER_VECOFS&#160;&#160;&#160;0x00000050</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84d85489d060daff13e4fb4a6d625594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d85489d060daff13e4fb4a6d625594">&#9670;&nbsp;</a></span>XCHAL_USER_VECTOR_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_USER_VECTOR_PADDR&#160;&#160;&#160;0x40000050</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a806e339423838bd9581397eb371ddd8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806e339423838bd9581397eb371ddd8c">&#9670;&nbsp;</a></span>XCHAL_USER_VECTOR_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_USER_VECTOR_VADDR&#160;&#160;&#160;0x40000050</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5ee2db4642e9248860fc289eb52982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5ee2db4642e9248860fc289eb52982">&#9670;&nbsp;</a></span>XCHAL_VECBASE_RESET_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_VECBASE_RESET_PADDR&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a91a104bf32f21926bd78a974bfc73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a91a104bf32f21926bd78a974bfc73">&#9670;&nbsp;</a></span>XCHAL_VECBASE_RESET_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_VECBASE_RESET_VADDR&#160;&#160;&#160;0x40000000  /* VECBASE reset value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8211630725e652a8631e6f351329eb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8211630725e652a8631e6f351329eb67">&#9670;&nbsp;</a></span>XCHAL_XEA_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_XEA_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">2   <span class="comment">/* Xtensa Exception Architecture</span></div><div class="line"><span class="comment">                           number: 1 == XEA1 (old)</span></div><div class="line"><span class="comment">                               2 == XEA2 (new)</span></div><div class="line"><span class="comment">                               0 == XEAX (extern) */</span></div></div><!-- fragment -->
</div>
</div>
<a id="aa631e86b556967263b4dfac07f78f72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa631e86b556967263b4dfac07f78f72f">&#9670;&nbsp;</a></span>XCHAL_XLMI0_ECC_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_XLMI0_ECC_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b09cf636a759d1ce8b2fb6b2a900f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b09cf636a759d1ce8b2fb6b2a900f0d">&#9670;&nbsp;</a></span>XCHAL_XLMI0_PADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_XLMI0_PADDR&#160;&#160;&#160;0x3FF00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab328a4d72bdc745f7c687003b167ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab328a4d72bdc745f7c687003b167ec34">&#9670;&nbsp;</a></span>XCHAL_XLMI0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_XLMI0_SIZE&#160;&#160;&#160;262144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a076c405d1cec1694c1f85ef52ed03116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076c405d1cec1694c1f85ef52ed03116">&#9670;&nbsp;</a></span>XCHAL_XLMI0_VADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCHAL_XLMI0_VADDR&#160;&#160;&#160;0x3FF00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
