/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az451-715
+ date
Mon Jan 23 20:53:31 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1674507211
+ CACTUS_STARTTIME=1674507211
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Jan 23 2023 (20:45:41)
Run date:          Jan 23 2023 (20:53:32+0000)
Run host:          fv-az451-715 (pid=103624)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az451-715
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110648KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=75201145-e644-544c-80aa-83bd257cc8f7, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1031-azure, OSVersion="#38~20.04.1-Ubuntu SMP Mon Jan 9 18:23:48 UTC 2023", HostName=fv-az451-715, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110648KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00162552 sec
      iterations=10000000... time=0.0164529 sec
      iterations=100000000... time=0.160873 sec
      iterations=700000000... time=1.11903 sec
      iterations=700000000... time=1.12046 sec
      result: -976.074 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00356844 sec
      iterations=10000000... time=0.0354355 sec
      iterations=100000000... time=0.357212 sec
      iterations=300000000... time=1.07422 sec
      result: 8.93668 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00242343 sec
      iterations=10000000... time=0.0241758 sec
      iterations=100000000... time=0.241002 sec
      iterations=500000000... time=1.20365 sec
      result: 6.64645 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161702 sec
      iterations=10000... time=0.00160462 sec
      iterations=100000... time=0.0160747 sec
      iterations=1000000... time=0.160541 sec
      iterations=7000000... time=1.12417 sec
      result: 1.60596 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000637107 sec
      iterations=10000... time=0.00614327 sec
      iterations=100000... time=0.0610659 sec
      iterations=1000000... time=0.609512 sec
      iterations=2000000... time=1.22185 sec
      result: 6.10926 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.6901e-05 sec
      iterations=1000... time=0.000366004 sec
      iterations=10000... time=0.00368024 sec
      iterations=100000... time=0.0366692 sec
      iterations=1000000... time=0.366065 sec
      iterations=3000000... time=1.09883 sec
      result: 67.0968 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.07e-05 sec
      iterations=10... time=0.000187003 sec
      iterations=100... time=0.00185932 sec
      iterations=1000... time=0.0186622 sec
      iterations=10000... time=0.186311 sec
      iterations=60000... time=1.11758 sec
      result: 42.2217 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.2301e-05 sec
      iterations=100000... time=0.000321404 sec
      iterations=1000000... time=0.00322024 sec
      iterations=10000000... time=0.0321825 sec
      iterations=100000000... time=0.321296 sec
      iterations=300000000... time=0.964957 sec
      iterations=600000000... time=1.92973 sec
      result: 0.402026 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.56e-05 sec
      iterations=10000... time=0.000174602 sec
      iterations=100000... time=0.00169602 sec
      iterations=1000000... time=0.0169734 sec
      iterations=10000000... time=0.169397 sec
      iterations=60000000... time=1.01761 sec
      result: 2.12002 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=3e-07 sec
      iterations=10... time=6.901e-06 sec
      iterations=100... time=1.87e-05 sec
      iterations=1000... time=0.000185502 sec
      iterations=10000... time=0.00185932 sec
      iterations=100000... time=0.0185796 sec
      iterations=1000000... time=0.185909 sec
      iterations=6000000... time=1.11467 sec
      result: 132.287 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.78e-05 sec
      iterations=10... time=0.000309404 sec
      iterations=100... time=0.00283573 sec
      iterations=1000... time=0.0276676 sec
      iterations=10000... time=0.248058 sec
      iterations=40000... time=0.893874 sec
      iterations=80000... time=1.53669 sec
      result: 40.9416 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.26e-05 sec
      iterations=10... time=0.000242103 sec
      iterations=100... time=0.00243653 sec
      iterations=1000... time=0.0242564 sec
      iterations=10000... time=0.241146 sec
      iterations=50000... time=1.20607 sec
      result: 0.0716375 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000213203 sec
      iterations=10... time=0.00205112 sec
      iterations=100... time=0.0200211 sec
      iterations=1000... time=0.200265 sec
      iterations=5000... time=1.00177 sec
      result: 0.252817 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00491066 sec
      iterations=10... time=0.0515759 sec
      iterations=100... time=0.515539 sec
      iterations=200... time=1.0044 sec
      result: 0.35276 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00186427 sec
      iterations=10000000... time=0.0168512 sec
      iterations=100000000... time=0.163834 sec
      iterations=700000000... time=1.12999 sec
      iterations=700000000... time=1.12716 sec
      result: 495.271 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361289 sec
      iterations=10000000... time=0.0358651 sec
      iterations=100000000... time=0.358586 sec
      iterations=300000000... time=1.0764 sec
      result: 8.91865 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00243903 sec
      iterations=10000000... time=0.0241463 sec
      iterations=100000000... time=0.24108 sec
      iterations=500000000... time=1.20923 sec
      result: 6.61576 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000160902 sec
      iterations=10000... time=0.00160552 sec
      iterations=100000... time=0.0161023 sec
      iterations=1000000... time=0.160169 sec
      iterations=7000000... time=1.12602 sec
      result: 1.60861 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000733309 sec
      iterations=10000... time=0.00649548 sec
      iterations=100000... time=0.0631243 sec
      iterations=1000000... time=0.643047 sec
      iterations=2000000... time=1.29518 sec
      result: 6.47592 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.6801e-05 sec
      iterations=1000... time=0.000366454 sec
      iterations=10000... time=0.00410215 sec
      iterations=100000... time=0.0387705 sec
      iterations=1000000... time=0.366599 sec
      iterations=3000000... time=1.09981 sec
      result: 67.0369 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.05e-05 sec
      iterations=10... time=0.000189453 sec
      iterations=100... time=0.00194287 sec
      iterations=1000... time=0.0189118 sec
      iterations=10000... time=0.189578 sec
      iterations=60000... time=1.13674 sec
      result: 41.51 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=5.1e-06 sec
      iterations=10000... time=4.54005e-05 sec
      iterations=100000... time=0.000447405 sec
      iterations=1000000... time=0.00408985 sec
      iterations=10000000... time=0.0316469 sec
      iterations=100000000... time=0.319612 sec
      iterations=300000000... time=0.965201 sec
      iterations=600000000... time=1.94042 sec
      result: 0.404254 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=4.18e-05 sec
      iterations=10000... time=0.000208553 sec
      iterations=100000... time=0.00203737 sec
      iterations=1000000... time=0.0180819 sec
      iterations=10000000... time=0.16989 sec
      iterations=60000000... time=1.01258 sec
      result: 2.10955 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=4.5e-06 sec
      iterations=100... time=2.5501e-05 sec
      iterations=1000... time=0.000181002 sec
      iterations=10000... time=0.00184277 sec
      iterations=100000... time=0.0180516 sec
      iterations=1000000... time=0.178202 sec
      iterations=6000000... time=1.08062 sec
      result: 136.455 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.105e-05 sec
      iterations=10... time=0.000311404 sec
      iterations=100... time=0.00309819 sec
      iterations=1000... time=0.0290014 sec
      iterations=10000... time=0.252386 sec
      iterations=40000... time=0.881728 sec
      iterations=80000... time=1.57877 sec
      result: 39.8504 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.5e-06 sec
      iterations=10... time=3.17005e-05 sec
      iterations=100... time=0.000331304 sec
      iterations=1000... time=0.00313149 sec
      iterations=10000... time=0.031065 sec
      iterations=100000... time=0.308296 sec
      iterations=400000... time=1.23929 sec
      result: 0.235295 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.32505e-05 sec
      iterations=10... time=0.000331354 sec
      iterations=100... time=0.00308539 sec
      iterations=1000... time=0.0308033 sec
      iterations=10000... time=0.308922 sec
      iterations=40000... time=1.23999 sec
      result: 0.78675 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00120377 sec
      iterations=10... time=0.0115092 sec
      iterations=100... time=0.113198 sec
      iterations=1000... time=1.15037 sec
      result: 1.54 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Jan 23 20:54:25 UTC 2023
+ echo Done.
Done.
  Elapsed time: 54.3 s
