// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : litedram.v
// Device     : 
// LiteX sha1 : a3ac4b888
// Date       : 2025-01-31 22:29:26
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module litedram (
    input  wire          clk,
    output wire   [13:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [1:0] ddram_dm,
    inout  wire   [15:0] ddram_dq,
    inout  wire    [1:0] ddram_dqs_n,
    inout  wire    [1:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_reset_n,
    output wire          ddram_we_n,
    output wire          init_done,
    output wire          init_error,
    output wire          pll_locked,
    input  wire          rst,
    output wire          user_clk,
    output wire          user_clkx2,
    output wire          user_port_wishbone_0_ack,
    input  wire   [25:0] user_port_wishbone_0_adr,
    input  wire          user_port_wishbone_0_cyc,
    output wire   [31:0] user_port_wishbone_0_dat_r,
    input  wire   [31:0] user_port_wishbone_0_dat_w,
    output wire          user_port_wishbone_0_err,
    input  wire    [3:0] user_port_wishbone_0_sel,
    input  wire          user_port_wishbone_0_stb,
    input  wire          user_port_wishbone_0_we,
    output wire          user_rst,
    output wire          wb_ctrl_ack,
    input  wire   [29:0] wb_ctrl_adr,
    input  wire    [1:0] wb_ctrl_bte,
    input  wire    [2:0] wb_ctrl_cti,
    input  wire          wb_ctrl_cyc,
    output wire   [31:0] wb_ctrl_dat_r,
    input  wire   [31:0] wb_ctrl_dat_w,
    output wire          wb_ctrl_err,
    input  wire    [3:0] wb_ctrl_sel,
    input  wire          wb_ctrl_stb,
    input  wire          wb_ctrl_we
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
LiteDRAMCore
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectPointToPoint)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── cpu (CPUNone)
└─── crg (LiteDRAMS7DDRPHYCRG)
│    └─── pll (S7PLL)
│    │    └─── [BUFG]
│    │    └─── [PLLE2_ADV]
│    │    └─── [FDCE]
│    │    └─── [BUFG]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [BUFG]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    └─── idelayctrl (S7IDELAYCTRL)
│    │    └─── [IDELAYCTRL]
└─── ddrphy (A7DDRPHY)
│    └─── tappeddelayline_0* (TappedDelayLine)
│    └─── dqspattern_0* (DQSPattern)
│    └─── bitslip_0* (BitSlip)
│    └─── bitslip_1* (BitSlip)
│    └─── bitslip_2* (BitSlip)
│    └─── bitslip_3* (BitSlip)
│    └─── tappeddelayline_1* (TappedDelayLine)
│    └─── bitslip_4* (BitSlip)
│    └─── bitslip_5* (BitSlip)
│    └─── bitslip_6* (BitSlip)
│    └─── bitslip_7* (BitSlip)
│    └─── bitslip_8* (BitSlip)
│    └─── bitslip_9* (BitSlip)
│    └─── bitslip_10* (BitSlip)
│    └─── bitslip_11* (BitSlip)
│    └─── bitslip_12* (BitSlip)
│    └─── bitslip_13* (BitSlip)
│    └─── bitslip_14* (BitSlip)
│    └─── bitslip_15* (BitSlip)
│    └─── bitslip_16* (BitSlip)
│    └─── bitslip_17* (BitSlip)
│    └─── bitslip_18* (BitSlip)
│    └─── bitslip_19* (BitSlip)
│    └─── bitslip_20* (BitSlip)
│    └─── bitslip_21* (BitSlip)
│    └─── bitslip_22* (BitSlip)
│    └─── bitslip_23* (BitSlip)
│    └─── bitslip_24* (BitSlip)
│    └─── bitslip_25* (BitSlip)
│    └─── bitslip_26* (BitSlip)
│    └─── bitslip_27* (BitSlip)
│    └─── bitslip_28* (BitSlip)
│    └─── bitslip_29* (BitSlip)
│    └─── bitslip_30* (BitSlip)
│    └─── bitslip_31* (BitSlip)
│    └─── bitslip_32* (BitSlip)
│    └─── bitslip_33* (BitSlip)
│    └─── bitslip_34* (BitSlip)
│    └─── bitslip_35* (BitSlip)
│    └─── tappeddelayline_2* (TappedDelayLine)
│    └─── tappeddelayline_3* (TappedDelayLine)
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [OBUFDS]
│    └─── [OSERDESE2]
│    └─── [IOBUFDS]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [IOBUF]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUFDS]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUF]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [OSERDESE2]
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    │    └─── pi1 (PhaseInjector)
│    │    └─── pi2 (PhaseInjector)
│    │    └─── pi3 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── zqcs_timer (RefreshTimer)
│    │    │    └─── zqs_executer (ZQCSExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_4* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_5* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_6* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_7* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── litedramnativeportconverter_0* (LiteDRAMNativePortConverter)
│    │    │    └─── converter (LiteDRAMNativePortUpConverter)
│    │    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── syncfifo_1* (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    │    └─── strideconverter_1* (StrideConverter)
│    │    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    │    └─── syncfifo_2* (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── syncfifo_3* (SyncFIFO)
│    │    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    │    └─── pipeline (Pipeline)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
│    │    └─── roundrobin_4* (RoundRobin)
│    │    └─── roundrobin_5* (RoundRobin)
│    │    └─── roundrobin_6* (RoundRobin)
│    │    └─── roundrobin_7* (RoundRobin)
└─── ddrctrl (LiteDRAMCoreControl)
└─── litedramwishbone2native_0* (LiteDRAMWishbone2Native)
│    └─── fsm (FSM)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_9* (CSRStorage)
│    │    └─── csrstorage_10* (CSRStorage)
│    │    └─── csrstorage_11* (CSRStorage)
│    │    └─── csrstorage_12* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_13* (CSRStorage)
│    │    └─── csrstorage_14* (CSRStorage)
│    │    └─── csrstorage_15* (CSRStorage)
│    │    └─── csrstorage_16* (CSRStorage)
│    │    └─── csrstatus_3* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire   [13:0] builder_adr;
wire          builder_csrbank0_init_done0_r;
reg           builder_csrbank0_init_done0_re = 1'd0;
wire          builder_csrbank0_init_done0_w;
reg           builder_csrbank0_init_done0_we = 1'd0;
wire          builder_csrbank0_init_error0_r;
reg           builder_csrbank0_init_error0_re = 1'd0;
wire          builder_csrbank0_init_error0_w;
reg           builder_csrbank0_init_error0_we = 1'd0;
wire          builder_csrbank0_sel;
wire    [1:0] builder_csrbank1_dly_sel0_r;
reg           builder_csrbank1_dly_sel0_re = 1'd0;
wire    [1:0] builder_csrbank1_dly_sel0_w;
reg           builder_csrbank1_dly_sel0_we = 1'd0;
wire    [4:0] builder_csrbank1_half_sys8x_taps0_r;
reg           builder_csrbank1_half_sys8x_taps0_re = 1'd0;
wire    [4:0] builder_csrbank1_half_sys8x_taps0_w;
reg           builder_csrbank1_half_sys8x_taps0_we = 1'd0;
wire    [1:0] builder_csrbank1_rdphase0_r;
reg           builder_csrbank1_rdphase0_re = 1'd0;
wire    [1:0] builder_csrbank1_rdphase0_w;
reg           builder_csrbank1_rdphase0_we = 1'd0;
wire          builder_csrbank1_rst0_r;
reg           builder_csrbank1_rst0_re = 1'd0;
wire          builder_csrbank1_rst0_w;
reg           builder_csrbank1_rst0_we = 1'd0;
wire          builder_csrbank1_sel;
wire          builder_csrbank1_wlevel_en0_r;
reg           builder_csrbank1_wlevel_en0_re = 1'd0;
wire          builder_csrbank1_wlevel_en0_w;
reg           builder_csrbank1_wlevel_en0_we = 1'd0;
wire    [1:0] builder_csrbank1_wrphase0_r;
reg           builder_csrbank1_wrphase0_re = 1'd0;
wire    [1:0] builder_csrbank1_wrphase0_w;
reg           builder_csrbank1_wrphase0_we = 1'd0;
wire    [3:0] builder_csrbank2_dfii_control0_r;
reg           builder_csrbank2_dfii_control0_re = 1'd0;
wire    [3:0] builder_csrbank2_dfii_control0_w;
reg           builder_csrbank2_dfii_control0_we = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi0_address0_r;
reg           builder_csrbank2_dfii_pi0_address0_re = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi0_address0_w;
reg           builder_csrbank2_dfii_pi0_address0_we = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi0_baddress0_r;
reg           builder_csrbank2_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi0_baddress0_w;
reg           builder_csrbank2_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi0_command0_r;
reg           builder_csrbank2_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi0_command0_w;
reg           builder_csrbank2_dfii_pi0_command0_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi0_rddata_r;
reg           builder_csrbank2_dfii_pi0_rddata_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi0_rddata_w;
reg           builder_csrbank2_dfii_pi0_rddata_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi0_wrdata0_r;
reg           builder_csrbank2_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi0_wrdata0_w;
reg           builder_csrbank2_dfii_pi0_wrdata0_we = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi1_address0_r;
reg           builder_csrbank2_dfii_pi1_address0_re = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi1_address0_w;
reg           builder_csrbank2_dfii_pi1_address0_we = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi1_baddress0_r;
reg           builder_csrbank2_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi1_baddress0_w;
reg           builder_csrbank2_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi1_command0_r;
reg           builder_csrbank2_dfii_pi1_command0_re = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi1_command0_w;
reg           builder_csrbank2_dfii_pi1_command0_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi1_rddata_r;
reg           builder_csrbank2_dfii_pi1_rddata_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi1_rddata_w;
reg           builder_csrbank2_dfii_pi1_rddata_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi1_wrdata0_r;
reg           builder_csrbank2_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi1_wrdata0_w;
reg           builder_csrbank2_dfii_pi1_wrdata0_we = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi2_address0_r;
reg           builder_csrbank2_dfii_pi2_address0_re = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi2_address0_w;
reg           builder_csrbank2_dfii_pi2_address0_we = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi2_baddress0_r;
reg           builder_csrbank2_dfii_pi2_baddress0_re = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi2_baddress0_w;
reg           builder_csrbank2_dfii_pi2_baddress0_we = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi2_command0_r;
reg           builder_csrbank2_dfii_pi2_command0_re = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi2_command0_w;
reg           builder_csrbank2_dfii_pi2_command0_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi2_rddata_r;
reg           builder_csrbank2_dfii_pi2_rddata_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi2_rddata_w;
reg           builder_csrbank2_dfii_pi2_rddata_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi2_wrdata0_r;
reg           builder_csrbank2_dfii_pi2_wrdata0_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi2_wrdata0_w;
reg           builder_csrbank2_dfii_pi2_wrdata0_we = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi3_address0_r;
reg           builder_csrbank2_dfii_pi3_address0_re = 1'd0;
wire   [13:0] builder_csrbank2_dfii_pi3_address0_w;
reg           builder_csrbank2_dfii_pi3_address0_we = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi3_baddress0_r;
reg           builder_csrbank2_dfii_pi3_baddress0_re = 1'd0;
wire    [2:0] builder_csrbank2_dfii_pi3_baddress0_w;
reg           builder_csrbank2_dfii_pi3_baddress0_we = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi3_command0_r;
reg           builder_csrbank2_dfii_pi3_command0_re = 1'd0;
wire    [7:0] builder_csrbank2_dfii_pi3_command0_w;
reg           builder_csrbank2_dfii_pi3_command0_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi3_rddata_r;
reg           builder_csrbank2_dfii_pi3_rddata_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi3_rddata_w;
reg           builder_csrbank2_dfii_pi3_rddata_we = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi3_wrdata0_r;
reg           builder_csrbank2_dfii_pi3_wrdata0_re = 1'd0;
wire   [31:0] builder_csrbank2_dfii_pi3_wrdata0_w;
reg           builder_csrbank2_dfii_pi3_wrdata0_we = 1'd0;
wire          builder_csrbank2_sel;
wire   [31:0] builder_dat_r;
wire   [31:0] builder_dat_w;
reg           builder_interface0_ack = 1'd0;
wire   [29:0] builder_interface0_adr;
wire   [13:0] builder_interface0_bank_bus_adr;
reg    [31:0] builder_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_interface0_bank_bus_dat_w;
wire          builder_interface0_bank_bus_we;
wire    [1:0] builder_interface0_bte;
wire    [2:0] builder_interface0_cti;
wire          builder_interface0_cyc;
reg    [31:0] builder_interface0_dat_r = 32'd0;
wire   [31:0] builder_interface0_dat_w;
reg           builder_interface0_err = 1'd0;
wire    [3:0] builder_interface0_sel;
wire          builder_interface0_stb;
wire          builder_interface0_we;
reg    [13:0] builder_interface1_adr = 14'd0;
reg    [13:0] builder_interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [13:0] builder_interface1_bank_bus_adr;
reg    [31:0] builder_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_interface1_bank_bus_dat_w;
wire          builder_interface1_bank_bus_we;
wire   [31:0] builder_interface1_dat_r;
reg    [31:0] builder_interface1_dat_w = 32'd0;
reg    [31:0] builder_interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           builder_interface1_we = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value2 = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value_ce2 = 1'd0;
wire   [13:0] builder_interface2_bank_bus_adr;
reg    [31:0] builder_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_interface2_bank_bus_dat_w;
wire          builder_interface2_bank_bus_we;
reg     [2:0] builder_litedramcore_bankmachine0_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine0_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine1_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine1_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine2_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine2_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine3_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine3_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine4_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine4_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine5_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine5_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine6_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine6_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine7_next_state = 3'd0;
reg     [2:0] builder_litedramcore_bankmachine7_state = 3'd0;
reg           builder_litedramcore_locked0 = 1'd0;
reg           builder_litedramcore_locked1 = 1'd0;
reg           builder_litedramcore_locked2 = 1'd0;
reg           builder_litedramcore_locked3 = 1'd0;
reg           builder_litedramcore_locked4 = 1'd0;
reg           builder_litedramcore_locked5 = 1'd0;
reg           builder_litedramcore_locked6 = 1'd0;
reg           builder_litedramcore_locked7 = 1'd0;
reg     [3:0] builder_litedramcore_multiplexer_next_state = 4'd0;
reg     [3:0] builder_litedramcore_multiplexer_state = 4'd0;
reg           builder_litedramcore_new_master_rdata_valid0 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid1 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid2 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid3 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid4 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid5 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid6 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid7 = 1'd0;
reg           builder_litedramcore_new_master_rdata_valid8 = 1'd0;
reg           builder_litedramcore_new_master_wdata_ready0 = 1'd0;
reg           builder_litedramcore_new_master_wdata_ready1 = 1'd0;
reg     [1:0] builder_litedramcore_next_state = 2'd0;
reg     [1:0] builder_litedramcore_refresher_next_state = 2'd0;
reg     [1:0] builder_litedramcore_refresher_state = 2'd0;
wire          builder_litedramcore_roundrobin0_ce;
wire          builder_litedramcore_roundrobin0_grant;
wire          builder_litedramcore_roundrobin0_request;
wire          builder_litedramcore_roundrobin1_ce;
wire          builder_litedramcore_roundrobin1_grant;
wire          builder_litedramcore_roundrobin1_request;
wire          builder_litedramcore_roundrobin2_ce;
wire          builder_litedramcore_roundrobin2_grant;
wire          builder_litedramcore_roundrobin2_request;
wire          builder_litedramcore_roundrobin3_ce;
wire          builder_litedramcore_roundrobin3_grant;
wire          builder_litedramcore_roundrobin3_request;
wire          builder_litedramcore_roundrobin4_ce;
wire          builder_litedramcore_roundrobin4_grant;
wire          builder_litedramcore_roundrobin4_request;
wire          builder_litedramcore_roundrobin5_ce;
wire          builder_litedramcore_roundrobin5_grant;
wire          builder_litedramcore_roundrobin5_request;
wire          builder_litedramcore_roundrobin6_ce;
wire          builder_litedramcore_roundrobin6_grant;
wire          builder_litedramcore_roundrobin6_request;
wire          builder_litedramcore_roundrobin7_ce;
wire          builder_litedramcore_roundrobin7_grant;
wire          builder_litedramcore_roundrobin7_request;
reg     [1:0] builder_litedramcore_state = 2'd0;
reg     [1:0] builder_litedramwishbone2native_next_state = 2'd0;
reg     [1:0] builder_litedramwishbone2native_state = 2'd0;
wire          builder_pll_fb;
wire          builder_reset0;
wire          builder_reset1;
wire          builder_reset2;
wire          builder_reset3;
wire          builder_reset4;
wire          builder_reset5;
wire          builder_reset6;
wire          builder_reset7;
reg           builder_rhs_self0 = 1'd0;
reg    [13:0] builder_rhs_self1 = 14'd0;
reg           builder_rhs_self10 = 1'd0;
reg           builder_rhs_self11 = 1'd0;
reg    [20:0] builder_rhs_self12 = 21'd0;
reg           builder_rhs_self13 = 1'd0;
reg           builder_rhs_self14 = 1'd0;
reg    [20:0] builder_rhs_self15 = 21'd0;
reg           builder_rhs_self16 = 1'd0;
reg           builder_rhs_self17 = 1'd0;
reg    [20:0] builder_rhs_self18 = 21'd0;
reg           builder_rhs_self19 = 1'd0;
reg     [2:0] builder_rhs_self2 = 3'd0;
reg           builder_rhs_self20 = 1'd0;
reg    [20:0] builder_rhs_self21 = 21'd0;
reg           builder_rhs_self22 = 1'd0;
reg           builder_rhs_self23 = 1'd0;
reg    [20:0] builder_rhs_self24 = 21'd0;
reg           builder_rhs_self25 = 1'd0;
reg           builder_rhs_self26 = 1'd0;
reg    [20:0] builder_rhs_self27 = 21'd0;
reg           builder_rhs_self28 = 1'd0;
reg           builder_rhs_self29 = 1'd0;
reg           builder_rhs_self3 = 1'd0;
reg    [20:0] builder_rhs_self30 = 21'd0;
reg           builder_rhs_self31 = 1'd0;
reg           builder_rhs_self32 = 1'd0;
reg    [20:0] builder_rhs_self33 = 21'd0;
reg           builder_rhs_self34 = 1'd0;
reg           builder_rhs_self35 = 1'd0;
reg           builder_rhs_self4 = 1'd0;
reg           builder_rhs_self5 = 1'd0;
reg           builder_rhs_self6 = 1'd0;
reg    [13:0] builder_rhs_self7 = 14'd0;
reg     [2:0] builder_rhs_self8 = 3'd0;
reg           builder_rhs_self9 = 1'd0;
reg     [2:0] builder_self0 = 3'd0;
reg    [13:0] builder_self1 = 14'd0;
reg           builder_self10 = 1'd0;
reg           builder_self11 = 1'd0;
reg           builder_self12 = 1'd0;
reg           builder_self13 = 1'd0;
reg     [2:0] builder_self14 = 3'd0;
reg    [13:0] builder_self15 = 14'd0;
reg           builder_self16 = 1'd0;
reg           builder_self17 = 1'd0;
reg           builder_self18 = 1'd0;
reg           builder_self19 = 1'd0;
reg           builder_self2 = 1'd0;
reg           builder_self20 = 1'd0;
reg     [2:0] builder_self21 = 3'd0;
reg    [13:0] builder_self22 = 14'd0;
reg           builder_self23 = 1'd0;
reg           builder_self24 = 1'd0;
reg           builder_self25 = 1'd0;
reg           builder_self26 = 1'd0;
reg           builder_self27 = 1'd0;
reg           builder_self3 = 1'd0;
reg           builder_self4 = 1'd0;
reg           builder_self5 = 1'd0;
reg           builder_self6 = 1'd0;
reg     [2:0] builder_self7 = 3'd0;
reg    [13:0] builder_self8 = 14'd0;
reg           builder_self9 = 1'd0;
reg           builder_t_self0 = 1'd0;
reg           builder_t_self1 = 1'd0;
reg           builder_t_self2 = 1'd0;
reg           builder_t_self3 = 1'd0;
reg           builder_t_self4 = 1'd0;
reg           builder_t_self5 = 1'd0;
wire          builder_we;
reg     [1:0] builder_wishbone2csr_next_state = 2'd0;
reg     [1:0] builder_wishbone2csr_state = 2'd0;
wire          builder_xilinxasyncresetsynchronizerimpl0_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl1_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl2_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl2_expr;
wire          builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl3_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl3_expr;
wire          builder_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl4_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl4_expr;
wire          builder_xilinxasyncresetsynchronizerimpl4_rst_meta;
wire          iodelay_clk;
wire          iodelay_rst;
wire          main_a7ddrphy0;
wire          main_a7ddrphy1;
reg     [7:0] main_a7ddrphy_bitslip00 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip01 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip02 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip03;
reg     [7:0] main_a7ddrphy_bitslip04 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r1 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r2 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r3 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip0_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value1 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value2 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value3 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip10 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip100 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip101;
reg     [7:0] main_a7ddrphy_bitslip102 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip10_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip10_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip10_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip10_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip11 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip110 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip111;
reg     [7:0] main_a7ddrphy_bitslip112 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip11_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip11_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip11_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip11_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip12 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip120 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip121;
reg     [7:0] main_a7ddrphy_bitslip122 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip12_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip12_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip12_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip12_value1 = 3'd7;
wire    [7:0] main_a7ddrphy_bitslip13;
reg     [7:0] main_a7ddrphy_bitslip130 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip131;
reg     [7:0] main_a7ddrphy_bitslip132 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip13_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip13_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip13_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip13_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip14 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip140 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip141;
reg     [7:0] main_a7ddrphy_bitslip142 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip14_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip14_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip14_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip14_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip150 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip151;
reg     [7:0] main_a7ddrphy_bitslip152 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip15_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip15_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip15_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] main_a7ddrphy_bitslip1_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r1 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r2 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r3 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip1_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value1 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value2 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value3 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip20 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip21;
reg     [7:0] main_a7ddrphy_bitslip22 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip2_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip2_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip2_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip2_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip30 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip31;
reg     [7:0] main_a7ddrphy_bitslip32 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip3_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip3_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip3_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip3_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip40 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip41;
reg     [7:0] main_a7ddrphy_bitslip42 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip4_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip4_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip4_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip4_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip50 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip51;
reg     [7:0] main_a7ddrphy_bitslip52 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip5_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip5_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip5_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip5_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip60 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip61;
reg     [7:0] main_a7ddrphy_bitslip62 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip6_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip6_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip6_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip6_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip70 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip71;
reg     [7:0] main_a7ddrphy_bitslip72 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip7_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip7_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip7_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip7_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip80 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip81;
reg     [7:0] main_a7ddrphy_bitslip82 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip8_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip8_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip8_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip8_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip90 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip91;
reg     [7:0] main_a7ddrphy_bitslip92 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip9_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip9_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip9_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip9_value1 = 3'd7;
wire          main_a7ddrphy_dfi_p0_act_n;
wire   [13:0] main_a7ddrphy_dfi_p0_address;
wire    [2:0] main_a7ddrphy_dfi_p0_bank;
wire          main_a7ddrphy_dfi_p0_cas_n;
wire          main_a7ddrphy_dfi_p0_cke;
wire          main_a7ddrphy_dfi_p0_cs_n;
wire          main_a7ddrphy_dfi_p0_odt;
wire          main_a7ddrphy_dfi_p0_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p0_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p0_rddata_en;
wire          main_a7ddrphy_dfi_p0_rddata_valid;
wire          main_a7ddrphy_dfi_p0_reset_n;
wire          main_a7ddrphy_dfi_p0_we_n;
wire   [31:0] main_a7ddrphy_dfi_p0_wrdata;
wire          main_a7ddrphy_dfi_p0_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p0_wrdata_mask;
wire          main_a7ddrphy_dfi_p1_act_n;
wire   [13:0] main_a7ddrphy_dfi_p1_address;
wire    [2:0] main_a7ddrphy_dfi_p1_bank;
wire          main_a7ddrphy_dfi_p1_cas_n;
wire          main_a7ddrphy_dfi_p1_cke;
wire          main_a7ddrphy_dfi_p1_cs_n;
wire          main_a7ddrphy_dfi_p1_odt;
wire          main_a7ddrphy_dfi_p1_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p1_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p1_rddata_en;
wire          main_a7ddrphy_dfi_p1_rddata_valid;
wire          main_a7ddrphy_dfi_p1_reset_n;
wire          main_a7ddrphy_dfi_p1_we_n;
wire   [31:0] main_a7ddrphy_dfi_p1_wrdata;
wire          main_a7ddrphy_dfi_p1_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p1_wrdata_mask;
wire          main_a7ddrphy_dfi_p2_act_n;
wire   [13:0] main_a7ddrphy_dfi_p2_address;
wire    [2:0] main_a7ddrphy_dfi_p2_bank;
wire          main_a7ddrphy_dfi_p2_cas_n;
wire          main_a7ddrphy_dfi_p2_cke;
wire          main_a7ddrphy_dfi_p2_cs_n;
wire          main_a7ddrphy_dfi_p2_odt;
wire          main_a7ddrphy_dfi_p2_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p2_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p2_rddata_en;
wire          main_a7ddrphy_dfi_p2_rddata_valid;
wire          main_a7ddrphy_dfi_p2_reset_n;
wire          main_a7ddrphy_dfi_p2_we_n;
wire   [31:0] main_a7ddrphy_dfi_p2_wrdata;
wire          main_a7ddrphy_dfi_p2_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p2_wrdata_mask;
wire          main_a7ddrphy_dfi_p3_act_n;
wire   [13:0] main_a7ddrphy_dfi_p3_address;
wire    [2:0] main_a7ddrphy_dfi_p3_bank;
wire          main_a7ddrphy_dfi_p3_cas_n;
wire          main_a7ddrphy_dfi_p3_cke;
wire          main_a7ddrphy_dfi_p3_cs_n;
wire          main_a7ddrphy_dfi_p3_odt;
wire          main_a7ddrphy_dfi_p3_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p3_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p3_rddata_en;
wire          main_a7ddrphy_dfi_p3_rddata_valid;
wire          main_a7ddrphy_dfi_p3_reset_n;
wire          main_a7ddrphy_dfi_p3_we_n;
wire   [31:0] main_a7ddrphy_dfi_p3_wrdata;
wire          main_a7ddrphy_dfi_p3_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p3_wrdata_mask;
reg           main_a7ddrphy_dly_sel_re = 1'd0;
reg     [1:0] main_a7ddrphy_dly_sel_storage = 2'd0;
wire          main_a7ddrphy_dq_i_delayed0;
wire          main_a7ddrphy_dq_i_delayed1;
wire          main_a7ddrphy_dq_i_delayed10;
wire          main_a7ddrphy_dq_i_delayed11;
wire          main_a7ddrphy_dq_i_delayed12;
wire          main_a7ddrphy_dq_i_delayed13;
wire          main_a7ddrphy_dq_i_delayed14;
wire          main_a7ddrphy_dq_i_delayed15;
wire          main_a7ddrphy_dq_i_delayed2;
wire          main_a7ddrphy_dq_i_delayed3;
wire          main_a7ddrphy_dq_i_delayed4;
wire          main_a7ddrphy_dq_i_delayed5;
wire          main_a7ddrphy_dq_i_delayed6;
wire          main_a7ddrphy_dq_i_delayed7;
wire          main_a7ddrphy_dq_i_delayed8;
wire          main_a7ddrphy_dq_i_delayed9;
wire          main_a7ddrphy_dq_i_nodelay0;
wire          main_a7ddrphy_dq_i_nodelay1;
wire          main_a7ddrphy_dq_i_nodelay10;
wire          main_a7ddrphy_dq_i_nodelay11;
wire          main_a7ddrphy_dq_i_nodelay12;
wire          main_a7ddrphy_dq_i_nodelay13;
wire          main_a7ddrphy_dq_i_nodelay14;
wire          main_a7ddrphy_dq_i_nodelay15;
wire          main_a7ddrphy_dq_i_nodelay2;
wire          main_a7ddrphy_dq_i_nodelay3;
wire          main_a7ddrphy_dq_i_nodelay4;
wire          main_a7ddrphy_dq_i_nodelay5;
wire          main_a7ddrphy_dq_i_nodelay6;
wire          main_a7ddrphy_dq_i_nodelay7;
wire          main_a7ddrphy_dq_i_nodelay8;
wire          main_a7ddrphy_dq_i_nodelay9;
wire          main_a7ddrphy_dq_o_nodelay0;
wire          main_a7ddrphy_dq_o_nodelay1;
wire          main_a7ddrphy_dq_o_nodelay10;
wire          main_a7ddrphy_dq_o_nodelay11;
wire          main_a7ddrphy_dq_o_nodelay12;
wire          main_a7ddrphy_dq_o_nodelay13;
wire          main_a7ddrphy_dq_o_nodelay14;
wire          main_a7ddrphy_dq_o_nodelay15;
wire          main_a7ddrphy_dq_o_nodelay2;
wire          main_a7ddrphy_dq_o_nodelay3;
wire          main_a7ddrphy_dq_o_nodelay4;
wire          main_a7ddrphy_dq_o_nodelay5;
wire          main_a7ddrphy_dq_o_nodelay6;
wire          main_a7ddrphy_dq_o_nodelay7;
wire          main_a7ddrphy_dq_o_nodelay8;
wire          main_a7ddrphy_dq_o_nodelay9;
wire          main_a7ddrphy_dq_oe;
wire          main_a7ddrphy_dq_oe_delay_tappeddelayline;
reg           main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
wire          main_a7ddrphy_dq_t0;
wire          main_a7ddrphy_dq_t1;
wire          main_a7ddrphy_dq_t10;
wire          main_a7ddrphy_dq_t11;
wire          main_a7ddrphy_dq_t12;
wire          main_a7ddrphy_dq_t13;
wire          main_a7ddrphy_dq_t14;
wire          main_a7ddrphy_dq_t15;
wire          main_a7ddrphy_dq_t2;
wire          main_a7ddrphy_dq_t3;
wire          main_a7ddrphy_dq_t4;
wire          main_a7ddrphy_dq_t5;
wire          main_a7ddrphy_dq_t6;
wire          main_a7ddrphy_dq_t7;
wire          main_a7ddrphy_dq_t8;
wire          main_a7ddrphy_dq_t9;
wire          main_a7ddrphy_dqs_o_no_delay0;
wire          main_a7ddrphy_dqs_o_no_delay1;
reg           main_a7ddrphy_dqs_oe = 1'd0;
wire          main_a7ddrphy_dqs_oe_delay_tappeddelayline;
reg           main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
wire          main_a7ddrphy_dqs_postamble;
wire          main_a7ddrphy_dqs_preamble;
wire          main_a7ddrphy_dqs_t0;
wire          main_a7ddrphy_dqs_t1;
reg           main_a7ddrphy_dqspattern0 = 1'd0;
reg           main_a7ddrphy_dqspattern1 = 1'd0;
reg     [7:0] main_a7ddrphy_dqspattern_o0 = 8'd0;
reg     [7:0] main_a7ddrphy_dqspattern_o1 = 8'd0;
reg           main_a7ddrphy_half_sys8x_taps_re = 1'd0;
reg     [4:0] main_a7ddrphy_half_sys8x_taps_storage = 5'd16;
wire    [2:0] main_a7ddrphy_pads_ba;
reg           main_a7ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline7 = 1'd0;
wire          main_a7ddrphy_rdly_dq_bitslip_r;
reg           main_a7ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_a7ddrphy_rdly_dq_bitslip_rst_r;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_we = 1'd0;
wire          main_a7ddrphy_rdly_dq_inc_r;
reg           main_a7ddrphy_rdly_dq_inc_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_inc_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_inc_we = 1'd0;
wire          main_a7ddrphy_rdly_dq_rst_r;
reg           main_a7ddrphy_rdly_dq_rst_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_rst_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_rst_we = 1'd0;
reg           main_a7ddrphy_rdphase_re = 1'd0;
reg     [1:0] main_a7ddrphy_rdphase_storage = 2'd2;
reg           main_a7ddrphy_rst_re = 1'd0;
reg           main_a7ddrphy_rst_storage = 1'd0;
wire          main_a7ddrphy_sd_clk_se_nodelay;
wire          main_a7ddrphy_wdly_dq_bitslip_r;
reg           main_a7ddrphy_wdly_dq_bitslip_re = 1'd0;
wire          main_a7ddrphy_wdly_dq_bitslip_rst_r;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_re = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_w = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_we = 1'd0;
reg           main_a7ddrphy_wlevel_en_re = 1'd0;
reg           main_a7ddrphy_wlevel_en_storage = 1'd0;
wire          main_a7ddrphy_wlevel_strobe_r;
reg           main_a7ddrphy_wlevel_strobe_re = 1'd0;
reg           main_a7ddrphy_wlevel_strobe_w = 1'd0;
reg           main_a7ddrphy_wlevel_strobe_we = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg           main_a7ddrphy_wrphase_re = 1'd0;
reg     [1:0] main_a7ddrphy_wrphase_storage = 2'd3;
reg           main_aborted = 1'd0;
reg           main_aborted_litedramwishbone2native_next_value = 1'd0;
reg           main_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg           main_bankmachine0_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine0_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine0_cmd_payload_ba;
reg           main_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_bankmachine0_cmd_payload_we = 1'd0;
reg           main_bankmachine0_cmd_ready = 1'd0;
reg           main_bankmachine0_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine0_consume = 4'd0;
wire          main_bankmachine0_do_read;
wire          main_bankmachine0_fifo_in_first;
wire          main_bankmachine0_fifo_in_last;
wire   [20:0] main_bankmachine0_fifo_in_payload_addr;
wire          main_bankmachine0_fifo_in_payload_we;
wire          main_bankmachine0_fifo_out_first;
wire          main_bankmachine0_fifo_out_last;
wire   [20:0] main_bankmachine0_fifo_out_payload_addr;
wire          main_bankmachine0_fifo_out_payload_we;
reg     [4:0] main_bankmachine0_level = 5'd0;
wire          main_bankmachine0_pipe_valid_sink_first;
wire          main_bankmachine0_pipe_valid_sink_last;
wire   [20:0] main_bankmachine0_pipe_valid_sink_payload_addr;
wire          main_bankmachine0_pipe_valid_sink_payload_we;
wire          main_bankmachine0_pipe_valid_sink_ready;
wire          main_bankmachine0_pipe_valid_sink_valid;
reg           main_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine0_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine0_pipe_valid_source_ready;
reg           main_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine0_produce = 4'd0;
wire    [3:0] main_bankmachine0_rdport_adr;
wire   [23:0] main_bankmachine0_rdport_dat_r;
reg           main_bankmachine0_refresh_gnt = 1'd0;
wire          main_bankmachine0_refresh_req;
reg           main_bankmachine0_replace = 1'd0;
wire   [20:0] main_bankmachine0_req_addr;
wire          main_bankmachine0_req_lock;
reg           main_bankmachine0_req_rdata_valid = 1'd0;
wire          main_bankmachine0_req_ready;
wire          main_bankmachine0_req_valid;
reg           main_bankmachine0_req_wdata_ready = 1'd0;
wire          main_bankmachine0_req_we;
reg    [13:0] main_bankmachine0_row = 14'd0;
reg           main_bankmachine0_row_close = 1'd0;
reg           main_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine0_row_hit;
reg           main_bankmachine0_row_open = 1'd0;
reg           main_bankmachine0_row_opened = 1'd0;
reg           main_bankmachine0_sink_first = 1'd0;
reg           main_bankmachine0_sink_last = 1'd0;
wire   [20:0] main_bankmachine0_sink_payload_addr;
wire          main_bankmachine0_sink_payload_we;
wire          main_bankmachine0_sink_ready;
wire          main_bankmachine0_sink_sink_first;
wire          main_bankmachine0_sink_sink_last;
wire   [20:0] main_bankmachine0_sink_sink_payload_addr;
wire          main_bankmachine0_sink_sink_payload_we;
wire          main_bankmachine0_sink_sink_ready;
wire          main_bankmachine0_sink_sink_valid;
wire          main_bankmachine0_sink_valid;
wire          main_bankmachine0_source_first;
wire          main_bankmachine0_source_last;
wire   [20:0] main_bankmachine0_source_payload_addr;
wire          main_bankmachine0_source_payload_we;
wire          main_bankmachine0_source_ready;
wire          main_bankmachine0_source_source_first;
wire          main_bankmachine0_source_source_last;
wire   [20:0] main_bankmachine0_source_source_payload_addr;
wire          main_bankmachine0_source_source_payload_we;
wire          main_bankmachine0_source_source_ready;
wire          main_bankmachine0_source_source_valid;
wire          main_bankmachine0_source_valid;
wire   [23:0] main_bankmachine0_syncfifo0_din;
wire   [23:0] main_bankmachine0_syncfifo0_dout;
wire          main_bankmachine0_syncfifo0_re;
wire          main_bankmachine0_syncfifo0_readable;
wire          main_bankmachine0_syncfifo0_we;
wire          main_bankmachine0_syncfifo0_writable;
reg     [1:0] main_bankmachine0_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine0_trascon_ready = 1'd0;
wire          main_bankmachine0_trascon_valid;
reg     [1:0] main_bankmachine0_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine0_trccon_ready = 1'd0;
wire          main_bankmachine0_trccon_valid;
reg     [2:0] main_bankmachine0_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine0_twtpcon_ready = 1'd0;
wire          main_bankmachine0_twtpcon_valid;
reg     [3:0] main_bankmachine0_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine0_wrport_dat_r;
wire   [23:0] main_bankmachine0_wrport_dat_w;
wire          main_bankmachine0_wrport_we;
reg           main_bankmachine1_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine1_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine1_cmd_payload_ba;
reg           main_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_bankmachine1_cmd_payload_we = 1'd0;
reg           main_bankmachine1_cmd_ready = 1'd0;
reg           main_bankmachine1_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine1_consume = 4'd0;
wire          main_bankmachine1_do_read;
wire          main_bankmachine1_fifo_in_first;
wire          main_bankmachine1_fifo_in_last;
wire   [20:0] main_bankmachine1_fifo_in_payload_addr;
wire          main_bankmachine1_fifo_in_payload_we;
wire          main_bankmachine1_fifo_out_first;
wire          main_bankmachine1_fifo_out_last;
wire   [20:0] main_bankmachine1_fifo_out_payload_addr;
wire          main_bankmachine1_fifo_out_payload_we;
reg     [4:0] main_bankmachine1_level = 5'd0;
wire          main_bankmachine1_pipe_valid_sink_first;
wire          main_bankmachine1_pipe_valid_sink_last;
wire   [20:0] main_bankmachine1_pipe_valid_sink_payload_addr;
wire          main_bankmachine1_pipe_valid_sink_payload_we;
wire          main_bankmachine1_pipe_valid_sink_ready;
wire          main_bankmachine1_pipe_valid_sink_valid;
reg           main_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine1_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine1_pipe_valid_source_ready;
reg           main_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine1_produce = 4'd0;
wire    [3:0] main_bankmachine1_rdport_adr;
wire   [23:0] main_bankmachine1_rdport_dat_r;
reg           main_bankmachine1_refresh_gnt = 1'd0;
wire          main_bankmachine1_refresh_req;
reg           main_bankmachine1_replace = 1'd0;
wire   [20:0] main_bankmachine1_req_addr;
wire          main_bankmachine1_req_lock;
reg           main_bankmachine1_req_rdata_valid = 1'd0;
wire          main_bankmachine1_req_ready;
wire          main_bankmachine1_req_valid;
reg           main_bankmachine1_req_wdata_ready = 1'd0;
wire          main_bankmachine1_req_we;
reg    [13:0] main_bankmachine1_row = 14'd0;
reg           main_bankmachine1_row_close = 1'd0;
reg           main_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine1_row_hit;
reg           main_bankmachine1_row_open = 1'd0;
reg           main_bankmachine1_row_opened = 1'd0;
reg           main_bankmachine1_sink_first = 1'd0;
reg           main_bankmachine1_sink_last = 1'd0;
wire   [20:0] main_bankmachine1_sink_payload_addr;
wire          main_bankmachine1_sink_payload_we;
wire          main_bankmachine1_sink_ready;
wire          main_bankmachine1_sink_sink_first;
wire          main_bankmachine1_sink_sink_last;
wire   [20:0] main_bankmachine1_sink_sink_payload_addr;
wire          main_bankmachine1_sink_sink_payload_we;
wire          main_bankmachine1_sink_sink_ready;
wire          main_bankmachine1_sink_sink_valid;
wire          main_bankmachine1_sink_valid;
wire          main_bankmachine1_source_first;
wire          main_bankmachine1_source_last;
wire   [20:0] main_bankmachine1_source_payload_addr;
wire          main_bankmachine1_source_payload_we;
wire          main_bankmachine1_source_ready;
wire          main_bankmachine1_source_source_first;
wire          main_bankmachine1_source_source_last;
wire   [20:0] main_bankmachine1_source_source_payload_addr;
wire          main_bankmachine1_source_source_payload_we;
wire          main_bankmachine1_source_source_ready;
wire          main_bankmachine1_source_source_valid;
wire          main_bankmachine1_source_valid;
wire   [23:0] main_bankmachine1_syncfifo1_din;
wire   [23:0] main_bankmachine1_syncfifo1_dout;
wire          main_bankmachine1_syncfifo1_re;
wire          main_bankmachine1_syncfifo1_readable;
wire          main_bankmachine1_syncfifo1_we;
wire          main_bankmachine1_syncfifo1_writable;
reg     [1:0] main_bankmachine1_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine1_trascon_ready = 1'd0;
wire          main_bankmachine1_trascon_valid;
reg     [1:0] main_bankmachine1_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine1_trccon_ready = 1'd0;
wire          main_bankmachine1_trccon_valid;
reg     [2:0] main_bankmachine1_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine1_twtpcon_ready = 1'd0;
wire          main_bankmachine1_twtpcon_valid;
reg     [3:0] main_bankmachine1_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine1_wrport_dat_r;
wire   [23:0] main_bankmachine1_wrport_dat_w;
wire          main_bankmachine1_wrport_we;
reg           main_bankmachine2_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine2_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine2_cmd_payload_ba;
reg           main_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_bankmachine2_cmd_payload_we = 1'd0;
reg           main_bankmachine2_cmd_ready = 1'd0;
reg           main_bankmachine2_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine2_consume = 4'd0;
wire          main_bankmachine2_do_read;
wire          main_bankmachine2_fifo_in_first;
wire          main_bankmachine2_fifo_in_last;
wire   [20:0] main_bankmachine2_fifo_in_payload_addr;
wire          main_bankmachine2_fifo_in_payload_we;
wire          main_bankmachine2_fifo_out_first;
wire          main_bankmachine2_fifo_out_last;
wire   [20:0] main_bankmachine2_fifo_out_payload_addr;
wire          main_bankmachine2_fifo_out_payload_we;
reg     [4:0] main_bankmachine2_level = 5'd0;
wire          main_bankmachine2_pipe_valid_sink_first;
wire          main_bankmachine2_pipe_valid_sink_last;
wire   [20:0] main_bankmachine2_pipe_valid_sink_payload_addr;
wire          main_bankmachine2_pipe_valid_sink_payload_we;
wire          main_bankmachine2_pipe_valid_sink_ready;
wire          main_bankmachine2_pipe_valid_sink_valid;
reg           main_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine2_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine2_pipe_valid_source_ready;
reg           main_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine2_produce = 4'd0;
wire    [3:0] main_bankmachine2_rdport_adr;
wire   [23:0] main_bankmachine2_rdport_dat_r;
reg           main_bankmachine2_refresh_gnt = 1'd0;
wire          main_bankmachine2_refresh_req;
reg           main_bankmachine2_replace = 1'd0;
wire   [20:0] main_bankmachine2_req_addr;
wire          main_bankmachine2_req_lock;
reg           main_bankmachine2_req_rdata_valid = 1'd0;
wire          main_bankmachine2_req_ready;
wire          main_bankmachine2_req_valid;
reg           main_bankmachine2_req_wdata_ready = 1'd0;
wire          main_bankmachine2_req_we;
reg    [13:0] main_bankmachine2_row = 14'd0;
reg           main_bankmachine2_row_close = 1'd0;
reg           main_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine2_row_hit;
reg           main_bankmachine2_row_open = 1'd0;
reg           main_bankmachine2_row_opened = 1'd0;
reg           main_bankmachine2_sink_first = 1'd0;
reg           main_bankmachine2_sink_last = 1'd0;
wire   [20:0] main_bankmachine2_sink_payload_addr;
wire          main_bankmachine2_sink_payload_we;
wire          main_bankmachine2_sink_ready;
wire          main_bankmachine2_sink_sink_first;
wire          main_bankmachine2_sink_sink_last;
wire   [20:0] main_bankmachine2_sink_sink_payload_addr;
wire          main_bankmachine2_sink_sink_payload_we;
wire          main_bankmachine2_sink_sink_ready;
wire          main_bankmachine2_sink_sink_valid;
wire          main_bankmachine2_sink_valid;
wire          main_bankmachine2_source_first;
wire          main_bankmachine2_source_last;
wire   [20:0] main_bankmachine2_source_payload_addr;
wire          main_bankmachine2_source_payload_we;
wire          main_bankmachine2_source_ready;
wire          main_bankmachine2_source_source_first;
wire          main_bankmachine2_source_source_last;
wire   [20:0] main_bankmachine2_source_source_payload_addr;
wire          main_bankmachine2_source_source_payload_we;
wire          main_bankmachine2_source_source_ready;
wire          main_bankmachine2_source_source_valid;
wire          main_bankmachine2_source_valid;
wire   [23:0] main_bankmachine2_syncfifo2_din;
wire   [23:0] main_bankmachine2_syncfifo2_dout;
wire          main_bankmachine2_syncfifo2_re;
wire          main_bankmachine2_syncfifo2_readable;
wire          main_bankmachine2_syncfifo2_we;
wire          main_bankmachine2_syncfifo2_writable;
reg     [1:0] main_bankmachine2_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine2_trascon_ready = 1'd0;
wire          main_bankmachine2_trascon_valid;
reg     [1:0] main_bankmachine2_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine2_trccon_ready = 1'd0;
wire          main_bankmachine2_trccon_valid;
reg     [2:0] main_bankmachine2_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine2_twtpcon_ready = 1'd0;
wire          main_bankmachine2_twtpcon_valid;
reg     [3:0] main_bankmachine2_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine2_wrport_dat_r;
wire   [23:0] main_bankmachine2_wrport_dat_w;
wire          main_bankmachine2_wrport_we;
reg           main_bankmachine3_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine3_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine3_cmd_payload_ba;
reg           main_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_bankmachine3_cmd_payload_we = 1'd0;
reg           main_bankmachine3_cmd_ready = 1'd0;
reg           main_bankmachine3_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine3_consume = 4'd0;
wire          main_bankmachine3_do_read;
wire          main_bankmachine3_fifo_in_first;
wire          main_bankmachine3_fifo_in_last;
wire   [20:0] main_bankmachine3_fifo_in_payload_addr;
wire          main_bankmachine3_fifo_in_payload_we;
wire          main_bankmachine3_fifo_out_first;
wire          main_bankmachine3_fifo_out_last;
wire   [20:0] main_bankmachine3_fifo_out_payload_addr;
wire          main_bankmachine3_fifo_out_payload_we;
reg     [4:0] main_bankmachine3_level = 5'd0;
wire          main_bankmachine3_pipe_valid_sink_first;
wire          main_bankmachine3_pipe_valid_sink_last;
wire   [20:0] main_bankmachine3_pipe_valid_sink_payload_addr;
wire          main_bankmachine3_pipe_valid_sink_payload_we;
wire          main_bankmachine3_pipe_valid_sink_ready;
wire          main_bankmachine3_pipe_valid_sink_valid;
reg           main_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine3_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine3_pipe_valid_source_ready;
reg           main_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine3_produce = 4'd0;
wire    [3:0] main_bankmachine3_rdport_adr;
wire   [23:0] main_bankmachine3_rdport_dat_r;
reg           main_bankmachine3_refresh_gnt = 1'd0;
wire          main_bankmachine3_refresh_req;
reg           main_bankmachine3_replace = 1'd0;
wire   [20:0] main_bankmachine3_req_addr;
wire          main_bankmachine3_req_lock;
reg           main_bankmachine3_req_rdata_valid = 1'd0;
wire          main_bankmachine3_req_ready;
wire          main_bankmachine3_req_valid;
reg           main_bankmachine3_req_wdata_ready = 1'd0;
wire          main_bankmachine3_req_we;
reg    [13:0] main_bankmachine3_row = 14'd0;
reg           main_bankmachine3_row_close = 1'd0;
reg           main_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine3_row_hit;
reg           main_bankmachine3_row_open = 1'd0;
reg           main_bankmachine3_row_opened = 1'd0;
reg           main_bankmachine3_sink_first = 1'd0;
reg           main_bankmachine3_sink_last = 1'd0;
wire   [20:0] main_bankmachine3_sink_payload_addr;
wire          main_bankmachine3_sink_payload_we;
wire          main_bankmachine3_sink_ready;
wire          main_bankmachine3_sink_sink_first;
wire          main_bankmachine3_sink_sink_last;
wire   [20:0] main_bankmachine3_sink_sink_payload_addr;
wire          main_bankmachine3_sink_sink_payload_we;
wire          main_bankmachine3_sink_sink_ready;
wire          main_bankmachine3_sink_sink_valid;
wire          main_bankmachine3_sink_valid;
wire          main_bankmachine3_source_first;
wire          main_bankmachine3_source_last;
wire   [20:0] main_bankmachine3_source_payload_addr;
wire          main_bankmachine3_source_payload_we;
wire          main_bankmachine3_source_ready;
wire          main_bankmachine3_source_source_first;
wire          main_bankmachine3_source_source_last;
wire   [20:0] main_bankmachine3_source_source_payload_addr;
wire          main_bankmachine3_source_source_payload_we;
wire          main_bankmachine3_source_source_ready;
wire          main_bankmachine3_source_source_valid;
wire          main_bankmachine3_source_valid;
wire   [23:0] main_bankmachine3_syncfifo3_din;
wire   [23:0] main_bankmachine3_syncfifo3_dout;
wire          main_bankmachine3_syncfifo3_re;
wire          main_bankmachine3_syncfifo3_readable;
wire          main_bankmachine3_syncfifo3_we;
wire          main_bankmachine3_syncfifo3_writable;
reg     [1:0] main_bankmachine3_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine3_trascon_ready = 1'd0;
wire          main_bankmachine3_trascon_valid;
reg     [1:0] main_bankmachine3_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine3_trccon_ready = 1'd0;
wire          main_bankmachine3_trccon_valid;
reg     [2:0] main_bankmachine3_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine3_twtpcon_ready = 1'd0;
wire          main_bankmachine3_twtpcon_valid;
reg     [3:0] main_bankmachine3_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine3_wrport_dat_r;
wire   [23:0] main_bankmachine3_wrport_dat_w;
wire          main_bankmachine3_wrport_we;
reg           main_bankmachine4_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine4_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine4_cmd_payload_ba;
reg           main_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_bankmachine4_cmd_payload_we = 1'd0;
reg           main_bankmachine4_cmd_ready = 1'd0;
reg           main_bankmachine4_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine4_consume = 4'd0;
wire          main_bankmachine4_do_read;
wire          main_bankmachine4_fifo_in_first;
wire          main_bankmachine4_fifo_in_last;
wire   [20:0] main_bankmachine4_fifo_in_payload_addr;
wire          main_bankmachine4_fifo_in_payload_we;
wire          main_bankmachine4_fifo_out_first;
wire          main_bankmachine4_fifo_out_last;
wire   [20:0] main_bankmachine4_fifo_out_payload_addr;
wire          main_bankmachine4_fifo_out_payload_we;
reg     [4:0] main_bankmachine4_level = 5'd0;
wire          main_bankmachine4_pipe_valid_sink_first;
wire          main_bankmachine4_pipe_valid_sink_last;
wire   [20:0] main_bankmachine4_pipe_valid_sink_payload_addr;
wire          main_bankmachine4_pipe_valid_sink_payload_we;
wire          main_bankmachine4_pipe_valid_sink_ready;
wire          main_bankmachine4_pipe_valid_sink_valid;
reg           main_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine4_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine4_pipe_valid_source_ready;
reg           main_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine4_produce = 4'd0;
wire    [3:0] main_bankmachine4_rdport_adr;
wire   [23:0] main_bankmachine4_rdport_dat_r;
reg           main_bankmachine4_refresh_gnt = 1'd0;
wire          main_bankmachine4_refresh_req;
reg           main_bankmachine4_replace = 1'd0;
wire   [20:0] main_bankmachine4_req_addr;
wire          main_bankmachine4_req_lock;
reg           main_bankmachine4_req_rdata_valid = 1'd0;
wire          main_bankmachine4_req_ready;
wire          main_bankmachine4_req_valid;
reg           main_bankmachine4_req_wdata_ready = 1'd0;
wire          main_bankmachine4_req_we;
reg    [13:0] main_bankmachine4_row = 14'd0;
reg           main_bankmachine4_row_close = 1'd0;
reg           main_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine4_row_hit;
reg           main_bankmachine4_row_open = 1'd0;
reg           main_bankmachine4_row_opened = 1'd0;
reg           main_bankmachine4_sink_first = 1'd0;
reg           main_bankmachine4_sink_last = 1'd0;
wire   [20:0] main_bankmachine4_sink_payload_addr;
wire          main_bankmachine4_sink_payload_we;
wire          main_bankmachine4_sink_ready;
wire          main_bankmachine4_sink_sink_first;
wire          main_bankmachine4_sink_sink_last;
wire   [20:0] main_bankmachine4_sink_sink_payload_addr;
wire          main_bankmachine4_sink_sink_payload_we;
wire          main_bankmachine4_sink_sink_ready;
wire          main_bankmachine4_sink_sink_valid;
wire          main_bankmachine4_sink_valid;
wire          main_bankmachine4_source_first;
wire          main_bankmachine4_source_last;
wire   [20:0] main_bankmachine4_source_payload_addr;
wire          main_bankmachine4_source_payload_we;
wire          main_bankmachine4_source_ready;
wire          main_bankmachine4_source_source_first;
wire          main_bankmachine4_source_source_last;
wire   [20:0] main_bankmachine4_source_source_payload_addr;
wire          main_bankmachine4_source_source_payload_we;
wire          main_bankmachine4_source_source_ready;
wire          main_bankmachine4_source_source_valid;
wire          main_bankmachine4_source_valid;
wire   [23:0] main_bankmachine4_syncfifo4_din;
wire   [23:0] main_bankmachine4_syncfifo4_dout;
wire          main_bankmachine4_syncfifo4_re;
wire          main_bankmachine4_syncfifo4_readable;
wire          main_bankmachine4_syncfifo4_we;
wire          main_bankmachine4_syncfifo4_writable;
reg     [1:0] main_bankmachine4_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine4_trascon_ready = 1'd0;
wire          main_bankmachine4_trascon_valid;
reg     [1:0] main_bankmachine4_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine4_trccon_ready = 1'd0;
wire          main_bankmachine4_trccon_valid;
reg     [2:0] main_bankmachine4_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine4_twtpcon_ready = 1'd0;
wire          main_bankmachine4_twtpcon_valid;
reg     [3:0] main_bankmachine4_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine4_wrport_dat_r;
wire   [23:0] main_bankmachine4_wrport_dat_w;
wire          main_bankmachine4_wrport_we;
reg           main_bankmachine5_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine5_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine5_cmd_payload_ba;
reg           main_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_bankmachine5_cmd_payload_we = 1'd0;
reg           main_bankmachine5_cmd_ready = 1'd0;
reg           main_bankmachine5_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine5_consume = 4'd0;
wire          main_bankmachine5_do_read;
wire          main_bankmachine5_fifo_in_first;
wire          main_bankmachine5_fifo_in_last;
wire   [20:0] main_bankmachine5_fifo_in_payload_addr;
wire          main_bankmachine5_fifo_in_payload_we;
wire          main_bankmachine5_fifo_out_first;
wire          main_bankmachine5_fifo_out_last;
wire   [20:0] main_bankmachine5_fifo_out_payload_addr;
wire          main_bankmachine5_fifo_out_payload_we;
reg     [4:0] main_bankmachine5_level = 5'd0;
wire          main_bankmachine5_pipe_valid_sink_first;
wire          main_bankmachine5_pipe_valid_sink_last;
wire   [20:0] main_bankmachine5_pipe_valid_sink_payload_addr;
wire          main_bankmachine5_pipe_valid_sink_payload_we;
wire          main_bankmachine5_pipe_valid_sink_ready;
wire          main_bankmachine5_pipe_valid_sink_valid;
reg           main_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine5_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine5_pipe_valid_source_ready;
reg           main_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine5_produce = 4'd0;
wire    [3:0] main_bankmachine5_rdport_adr;
wire   [23:0] main_bankmachine5_rdport_dat_r;
reg           main_bankmachine5_refresh_gnt = 1'd0;
wire          main_bankmachine5_refresh_req;
reg           main_bankmachine5_replace = 1'd0;
wire   [20:0] main_bankmachine5_req_addr;
wire          main_bankmachine5_req_lock;
reg           main_bankmachine5_req_rdata_valid = 1'd0;
wire          main_bankmachine5_req_ready;
wire          main_bankmachine5_req_valid;
reg           main_bankmachine5_req_wdata_ready = 1'd0;
wire          main_bankmachine5_req_we;
reg    [13:0] main_bankmachine5_row = 14'd0;
reg           main_bankmachine5_row_close = 1'd0;
reg           main_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine5_row_hit;
reg           main_bankmachine5_row_open = 1'd0;
reg           main_bankmachine5_row_opened = 1'd0;
reg           main_bankmachine5_sink_first = 1'd0;
reg           main_bankmachine5_sink_last = 1'd0;
wire   [20:0] main_bankmachine5_sink_payload_addr;
wire          main_bankmachine5_sink_payload_we;
wire          main_bankmachine5_sink_ready;
wire          main_bankmachine5_sink_sink_first;
wire          main_bankmachine5_sink_sink_last;
wire   [20:0] main_bankmachine5_sink_sink_payload_addr;
wire          main_bankmachine5_sink_sink_payload_we;
wire          main_bankmachine5_sink_sink_ready;
wire          main_bankmachine5_sink_sink_valid;
wire          main_bankmachine5_sink_valid;
wire          main_bankmachine5_source_first;
wire          main_bankmachine5_source_last;
wire   [20:0] main_bankmachine5_source_payload_addr;
wire          main_bankmachine5_source_payload_we;
wire          main_bankmachine5_source_ready;
wire          main_bankmachine5_source_source_first;
wire          main_bankmachine5_source_source_last;
wire   [20:0] main_bankmachine5_source_source_payload_addr;
wire          main_bankmachine5_source_source_payload_we;
wire          main_bankmachine5_source_source_ready;
wire          main_bankmachine5_source_source_valid;
wire          main_bankmachine5_source_valid;
wire   [23:0] main_bankmachine5_syncfifo5_din;
wire   [23:0] main_bankmachine5_syncfifo5_dout;
wire          main_bankmachine5_syncfifo5_re;
wire          main_bankmachine5_syncfifo5_readable;
wire          main_bankmachine5_syncfifo5_we;
wire          main_bankmachine5_syncfifo5_writable;
reg     [1:0] main_bankmachine5_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine5_trascon_ready = 1'd0;
wire          main_bankmachine5_trascon_valid;
reg     [1:0] main_bankmachine5_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine5_trccon_ready = 1'd0;
wire          main_bankmachine5_trccon_valid;
reg     [2:0] main_bankmachine5_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine5_twtpcon_ready = 1'd0;
wire          main_bankmachine5_twtpcon_valid;
reg     [3:0] main_bankmachine5_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine5_wrport_dat_r;
wire   [23:0] main_bankmachine5_wrport_dat_w;
wire          main_bankmachine5_wrport_we;
reg           main_bankmachine6_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine6_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine6_cmd_payload_ba;
reg           main_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_bankmachine6_cmd_payload_we = 1'd0;
reg           main_bankmachine6_cmd_ready = 1'd0;
reg           main_bankmachine6_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine6_consume = 4'd0;
wire          main_bankmachine6_do_read;
wire          main_bankmachine6_fifo_in_first;
wire          main_bankmachine6_fifo_in_last;
wire   [20:0] main_bankmachine6_fifo_in_payload_addr;
wire          main_bankmachine6_fifo_in_payload_we;
wire          main_bankmachine6_fifo_out_first;
wire          main_bankmachine6_fifo_out_last;
wire   [20:0] main_bankmachine6_fifo_out_payload_addr;
wire          main_bankmachine6_fifo_out_payload_we;
reg     [4:0] main_bankmachine6_level = 5'd0;
wire          main_bankmachine6_pipe_valid_sink_first;
wire          main_bankmachine6_pipe_valid_sink_last;
wire   [20:0] main_bankmachine6_pipe_valid_sink_payload_addr;
wire          main_bankmachine6_pipe_valid_sink_payload_we;
wire          main_bankmachine6_pipe_valid_sink_ready;
wire          main_bankmachine6_pipe_valid_sink_valid;
reg           main_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine6_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine6_pipe_valid_source_ready;
reg           main_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine6_produce = 4'd0;
wire    [3:0] main_bankmachine6_rdport_adr;
wire   [23:0] main_bankmachine6_rdport_dat_r;
reg           main_bankmachine6_refresh_gnt = 1'd0;
wire          main_bankmachine6_refresh_req;
reg           main_bankmachine6_replace = 1'd0;
wire   [20:0] main_bankmachine6_req_addr;
wire          main_bankmachine6_req_lock;
reg           main_bankmachine6_req_rdata_valid = 1'd0;
wire          main_bankmachine6_req_ready;
wire          main_bankmachine6_req_valid;
reg           main_bankmachine6_req_wdata_ready = 1'd0;
wire          main_bankmachine6_req_we;
reg    [13:0] main_bankmachine6_row = 14'd0;
reg           main_bankmachine6_row_close = 1'd0;
reg           main_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine6_row_hit;
reg           main_bankmachine6_row_open = 1'd0;
reg           main_bankmachine6_row_opened = 1'd0;
reg           main_bankmachine6_sink_first = 1'd0;
reg           main_bankmachine6_sink_last = 1'd0;
wire   [20:0] main_bankmachine6_sink_payload_addr;
wire          main_bankmachine6_sink_payload_we;
wire          main_bankmachine6_sink_ready;
wire          main_bankmachine6_sink_sink_first;
wire          main_bankmachine6_sink_sink_last;
wire   [20:0] main_bankmachine6_sink_sink_payload_addr;
wire          main_bankmachine6_sink_sink_payload_we;
wire          main_bankmachine6_sink_sink_ready;
wire          main_bankmachine6_sink_sink_valid;
wire          main_bankmachine6_sink_valid;
wire          main_bankmachine6_source_first;
wire          main_bankmachine6_source_last;
wire   [20:0] main_bankmachine6_source_payload_addr;
wire          main_bankmachine6_source_payload_we;
wire          main_bankmachine6_source_ready;
wire          main_bankmachine6_source_source_first;
wire          main_bankmachine6_source_source_last;
wire   [20:0] main_bankmachine6_source_source_payload_addr;
wire          main_bankmachine6_source_source_payload_we;
wire          main_bankmachine6_source_source_ready;
wire          main_bankmachine6_source_source_valid;
wire          main_bankmachine6_source_valid;
wire   [23:0] main_bankmachine6_syncfifo6_din;
wire   [23:0] main_bankmachine6_syncfifo6_dout;
wire          main_bankmachine6_syncfifo6_re;
wire          main_bankmachine6_syncfifo6_readable;
wire          main_bankmachine6_syncfifo6_we;
wire          main_bankmachine6_syncfifo6_writable;
reg     [1:0] main_bankmachine6_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine6_trascon_ready = 1'd0;
wire          main_bankmachine6_trascon_valid;
reg     [1:0] main_bankmachine6_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine6_trccon_ready = 1'd0;
wire          main_bankmachine6_trccon_valid;
reg     [2:0] main_bankmachine6_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine6_twtpcon_ready = 1'd0;
wire          main_bankmachine6_twtpcon_valid;
reg     [3:0] main_bankmachine6_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine6_wrport_dat_r;
wire   [23:0] main_bankmachine6_wrport_dat_w;
wire          main_bankmachine6_wrport_we;
reg           main_bankmachine7_auto_precharge = 1'd0;
reg    [13:0] main_bankmachine7_cmd_payload_a = 14'd0;
wire    [2:0] main_bankmachine7_cmd_payload_ba;
reg           main_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_bankmachine7_cmd_payload_we = 1'd0;
reg           main_bankmachine7_cmd_ready = 1'd0;
reg           main_bankmachine7_cmd_valid = 1'd0;
reg     [3:0] main_bankmachine7_consume = 4'd0;
wire          main_bankmachine7_do_read;
wire          main_bankmachine7_fifo_in_first;
wire          main_bankmachine7_fifo_in_last;
wire   [20:0] main_bankmachine7_fifo_in_payload_addr;
wire          main_bankmachine7_fifo_in_payload_we;
wire          main_bankmachine7_fifo_out_first;
wire          main_bankmachine7_fifo_out_last;
wire   [20:0] main_bankmachine7_fifo_out_payload_addr;
wire          main_bankmachine7_fifo_out_payload_we;
reg     [4:0] main_bankmachine7_level = 5'd0;
wire          main_bankmachine7_pipe_valid_sink_first;
wire          main_bankmachine7_pipe_valid_sink_last;
wire   [20:0] main_bankmachine7_pipe_valid_sink_payload_addr;
wire          main_bankmachine7_pipe_valid_sink_payload_we;
wire          main_bankmachine7_pipe_valid_sink_ready;
wire          main_bankmachine7_pipe_valid_sink_valid;
reg           main_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [20:0] main_bankmachine7_pipe_valid_source_payload_addr = 21'd0;
reg           main_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          main_bankmachine7_pipe_valid_source_ready;
reg           main_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_bankmachine7_produce = 4'd0;
wire    [3:0] main_bankmachine7_rdport_adr;
wire   [23:0] main_bankmachine7_rdport_dat_r;
reg           main_bankmachine7_refresh_gnt = 1'd0;
wire          main_bankmachine7_refresh_req;
reg           main_bankmachine7_replace = 1'd0;
wire   [20:0] main_bankmachine7_req_addr;
wire          main_bankmachine7_req_lock;
reg           main_bankmachine7_req_rdata_valid = 1'd0;
wire          main_bankmachine7_req_ready;
wire          main_bankmachine7_req_valid;
reg           main_bankmachine7_req_wdata_ready = 1'd0;
wire          main_bankmachine7_req_we;
reg    [13:0] main_bankmachine7_row = 14'd0;
reg           main_bankmachine7_row_close = 1'd0;
reg           main_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_bankmachine7_row_hit;
reg           main_bankmachine7_row_open = 1'd0;
reg           main_bankmachine7_row_opened = 1'd0;
reg           main_bankmachine7_sink_first = 1'd0;
reg           main_bankmachine7_sink_last = 1'd0;
wire   [20:0] main_bankmachine7_sink_payload_addr;
wire          main_bankmachine7_sink_payload_we;
wire          main_bankmachine7_sink_ready;
wire          main_bankmachine7_sink_sink_first;
wire          main_bankmachine7_sink_sink_last;
wire   [20:0] main_bankmachine7_sink_sink_payload_addr;
wire          main_bankmachine7_sink_sink_payload_we;
wire          main_bankmachine7_sink_sink_ready;
wire          main_bankmachine7_sink_sink_valid;
wire          main_bankmachine7_sink_valid;
wire          main_bankmachine7_source_first;
wire          main_bankmachine7_source_last;
wire   [20:0] main_bankmachine7_source_payload_addr;
wire          main_bankmachine7_source_payload_we;
wire          main_bankmachine7_source_ready;
wire          main_bankmachine7_source_source_first;
wire          main_bankmachine7_source_source_last;
wire   [20:0] main_bankmachine7_source_source_payload_addr;
wire          main_bankmachine7_source_source_payload_we;
wire          main_bankmachine7_source_source_ready;
wire          main_bankmachine7_source_source_valid;
wire          main_bankmachine7_source_valid;
wire   [23:0] main_bankmachine7_syncfifo7_din;
wire   [23:0] main_bankmachine7_syncfifo7_dout;
wire          main_bankmachine7_syncfifo7_re;
wire          main_bankmachine7_syncfifo7_readable;
wire          main_bankmachine7_syncfifo7_we;
wire          main_bankmachine7_syncfifo7_writable;
reg     [1:0] main_bankmachine7_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine7_trascon_ready = 1'd0;
wire          main_bankmachine7_trascon_valid;
reg     [1:0] main_bankmachine7_trccon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_bankmachine7_trccon_ready = 1'd0;
wire          main_bankmachine7_trccon_valid;
reg     [2:0] main_bankmachine7_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_bankmachine7_twtpcon_ready = 1'd0;
wire          main_bankmachine7_twtpcon_valid;
reg     [3:0] main_bankmachine7_wrport_adr = 4'd0;
wire   [23:0] main_bankmachine7_wrport_dat_r;
wire   [23:0] main_bankmachine7_wrport_dat_w;
wire          main_bankmachine7_wrport_we;
wire          main_cas_allowed;
wire          main_choose_cmd_ce;
wire   [13:0] main_choose_cmd_cmd_payload_a;
wire    [2:0] main_choose_cmd_cmd_payload_ba;
reg           main_choose_cmd_cmd_payload_cas = 1'd0;
wire          main_choose_cmd_cmd_payload_is_cmd;
wire          main_choose_cmd_cmd_payload_is_read;
wire          main_choose_cmd_cmd_payload_is_write;
reg           main_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_choose_cmd_cmd_payload_we = 1'd0;
reg           main_choose_cmd_cmd_ready = 1'd0;
wire          main_choose_cmd_cmd_valid;
reg     [2:0] main_choose_cmd_grant = 3'd0;
wire    [7:0] main_choose_cmd_request;
reg     [7:0] main_choose_cmd_valids = 8'd0;
reg           main_choose_cmd_want_activates = 1'd0;
reg           main_choose_cmd_want_cmds = 1'd0;
reg           main_choose_cmd_want_reads = 1'd0;
reg           main_choose_cmd_want_writes = 1'd0;
wire          main_choose_req_ce;
wire   [13:0] main_choose_req_cmd_payload_a;
wire    [2:0] main_choose_req_cmd_payload_ba;
reg           main_choose_req_cmd_payload_cas = 1'd0;
wire          main_choose_req_cmd_payload_is_cmd;
wire          main_choose_req_cmd_payload_is_read;
wire          main_choose_req_cmd_payload_is_write;
reg           main_choose_req_cmd_payload_ras = 1'd0;
reg           main_choose_req_cmd_payload_we = 1'd0;
reg           main_choose_req_cmd_ready = 1'd0;
wire          main_choose_req_cmd_valid;
reg     [2:0] main_choose_req_grant = 3'd0;
wire    [7:0] main_choose_req_request;
reg     [7:0] main_choose_req_valids = 8'd0;
reg           main_choose_req_want_activates = 1'd0;
reg           main_choose_req_want_cmds = 1'd0;
reg           main_choose_req_want_reads = 1'd0;
reg           main_choose_req_want_writes = 1'd0;
wire          main_cke;
wire          main_clkin;
wire          main_clkout0;
wire          main_clkout1;
wire          main_clkout2;
wire          main_clkout3;
wire          main_clkout4;
wire          main_clkout_buf0;
wire          main_clkout_buf1;
wire          main_clkout_buf2;
wire          main_clkout_buf3;
wire          main_clkout_buf4;
reg           main_cmd_last = 1'd0;
reg    [13:0] main_cmd_payload_a = 14'd0;
reg     [2:0] main_cmd_payload_ba = 3'd0;
reg           main_cmd_payload_cas = 1'd0;
reg           main_cmd_payload_is_read = 1'd0;
reg           main_cmd_payload_is_write = 1'd0;
reg           main_cmd_payload_ras = 1'd0;
reg           main_cmd_payload_we = 1'd0;
reg           main_cmd_ready = 1'd0;
reg           main_cmd_valid = 1'd0;
reg           main_csr_dfi_p0_act_n = 1'd1;
wire   [13:0] main_csr_dfi_p0_address;
wire    [2:0] main_csr_dfi_p0_bank;
reg           main_csr_dfi_p0_cas_n = 1'd1;
reg           main_csr_dfi_p0_cke = 1'd0;
reg           main_csr_dfi_p0_cs_n = 1'd1;
reg           main_csr_dfi_p0_odt = 1'd0;
reg           main_csr_dfi_p0_ras_n = 1'd1;
reg    [31:0] main_csr_dfi_p0_rddata = 32'd0;
wire          main_csr_dfi_p0_rddata_en;
reg           main_csr_dfi_p0_rddata_valid = 1'd0;
wire          main_csr_dfi_p0_reset_n;
reg           main_csr_dfi_p0_we_n = 1'd1;
wire   [31:0] main_csr_dfi_p0_wrdata;
wire          main_csr_dfi_p0_wrdata_en;
wire    [3:0] main_csr_dfi_p0_wrdata_mask;
reg           main_csr_dfi_p1_act_n = 1'd1;
wire   [13:0] main_csr_dfi_p1_address;
wire    [2:0] main_csr_dfi_p1_bank;
reg           main_csr_dfi_p1_cas_n = 1'd1;
reg           main_csr_dfi_p1_cke = 1'd0;
reg           main_csr_dfi_p1_cs_n = 1'd1;
reg           main_csr_dfi_p1_odt = 1'd0;
reg           main_csr_dfi_p1_ras_n = 1'd1;
reg    [31:0] main_csr_dfi_p1_rddata = 32'd0;
wire          main_csr_dfi_p1_rddata_en;
reg           main_csr_dfi_p1_rddata_valid = 1'd0;
wire          main_csr_dfi_p1_reset_n;
reg           main_csr_dfi_p1_we_n = 1'd1;
wire   [31:0] main_csr_dfi_p1_wrdata;
wire          main_csr_dfi_p1_wrdata_en;
wire    [3:0] main_csr_dfi_p1_wrdata_mask;
reg           main_csr_dfi_p2_act_n = 1'd1;
wire   [13:0] main_csr_dfi_p2_address;
wire    [2:0] main_csr_dfi_p2_bank;
reg           main_csr_dfi_p2_cas_n = 1'd1;
reg           main_csr_dfi_p2_cke = 1'd0;
reg           main_csr_dfi_p2_cs_n = 1'd1;
reg           main_csr_dfi_p2_odt = 1'd0;
reg           main_csr_dfi_p2_ras_n = 1'd1;
reg    [31:0] main_csr_dfi_p2_rddata = 32'd0;
wire          main_csr_dfi_p2_rddata_en;
reg           main_csr_dfi_p2_rddata_valid = 1'd0;
wire          main_csr_dfi_p2_reset_n;
reg           main_csr_dfi_p2_we_n = 1'd1;
wire   [31:0] main_csr_dfi_p2_wrdata;
wire          main_csr_dfi_p2_wrdata_en;
wire    [3:0] main_csr_dfi_p2_wrdata_mask;
reg           main_csr_dfi_p3_act_n = 1'd1;
wire   [13:0] main_csr_dfi_p3_address;
wire    [2:0] main_csr_dfi_p3_bank;
reg           main_csr_dfi_p3_cas_n = 1'd1;
reg           main_csr_dfi_p3_cke = 1'd0;
reg           main_csr_dfi_p3_cs_n = 1'd1;
reg           main_csr_dfi_p3_odt = 1'd0;
reg           main_csr_dfi_p3_ras_n = 1'd1;
reg    [31:0] main_csr_dfi_p3_rddata = 32'd0;
wire          main_csr_dfi_p3_rddata_en;
reg           main_csr_dfi_p3_rddata_valid = 1'd0;
wire          main_csr_dfi_p3_reset_n;
reg           main_csr_dfi_p3_we_n = 1'd1;
wire   [31:0] main_csr_dfi_p3_wrdata;
wire          main_csr_dfi_p3_wrdata_en;
wire    [3:0] main_csr_dfi_p3_wrdata_mask;
reg           main_dfi_p0_act_n = 1'd1;
reg    [13:0] main_dfi_p0_address = 14'd0;
reg     [2:0] main_dfi_p0_bank = 3'd0;
reg           main_dfi_p0_cas_n = 1'd1;
wire          main_dfi_p0_cke;
reg           main_dfi_p0_cs_n = 1'd1;
wire          main_dfi_p0_odt;
reg           main_dfi_p0_ras_n = 1'd1;
wire   [31:0] main_dfi_p0_rddata;
reg           main_dfi_p0_rddata_en = 1'd0;
wire          main_dfi_p0_rddata_valid;
wire          main_dfi_p0_reset_n;
reg           main_dfi_p0_we_n = 1'd1;
wire   [31:0] main_dfi_p0_wrdata;
reg           main_dfi_p0_wrdata_en = 1'd0;
wire    [3:0] main_dfi_p0_wrdata_mask;
reg           main_dfi_p1_act_n = 1'd1;
reg    [13:0] main_dfi_p1_address = 14'd0;
reg     [2:0] main_dfi_p1_bank = 3'd0;
reg           main_dfi_p1_cas_n = 1'd1;
wire          main_dfi_p1_cke;
reg           main_dfi_p1_cs_n = 1'd1;
wire          main_dfi_p1_odt;
reg           main_dfi_p1_ras_n = 1'd1;
wire   [31:0] main_dfi_p1_rddata;
reg           main_dfi_p1_rddata_en = 1'd0;
wire          main_dfi_p1_rddata_valid;
wire          main_dfi_p1_reset_n;
reg           main_dfi_p1_we_n = 1'd1;
wire   [31:0] main_dfi_p1_wrdata;
reg           main_dfi_p1_wrdata_en = 1'd0;
wire    [3:0] main_dfi_p1_wrdata_mask;
reg           main_dfi_p2_act_n = 1'd1;
reg    [13:0] main_dfi_p2_address = 14'd0;
reg     [2:0] main_dfi_p2_bank = 3'd0;
reg           main_dfi_p2_cas_n = 1'd1;
wire          main_dfi_p2_cke;
reg           main_dfi_p2_cs_n = 1'd1;
wire          main_dfi_p2_odt;
reg           main_dfi_p2_ras_n = 1'd1;
wire   [31:0] main_dfi_p2_rddata;
reg           main_dfi_p2_rddata_en = 1'd0;
wire          main_dfi_p2_rddata_valid;
wire          main_dfi_p2_reset_n;
reg           main_dfi_p2_we_n = 1'd1;
wire   [31:0] main_dfi_p2_wrdata;
reg           main_dfi_p2_wrdata_en = 1'd0;
wire    [3:0] main_dfi_p2_wrdata_mask;
reg           main_dfi_p3_act_n = 1'd1;
reg    [13:0] main_dfi_p3_address = 14'd0;
reg     [2:0] main_dfi_p3_bank = 3'd0;
reg           main_dfi_p3_cas_n = 1'd1;
wire          main_dfi_p3_cke;
reg           main_dfi_p3_cs_n = 1'd1;
wire          main_dfi_p3_odt;
reg           main_dfi_p3_ras_n = 1'd1;
wire   [31:0] main_dfi_p3_rddata;
reg           main_dfi_p3_rddata_en = 1'd0;
wire          main_dfi_p3_rddata_valid;
wire          main_dfi_p3_reset_n;
reg           main_dfi_p3_we_n = 1'd1;
wire   [31:0] main_dfi_p3_wrdata;
reg           main_dfi_p3_wrdata_en = 1'd0;
wire    [3:0] main_dfi_p3_wrdata_mask;
reg           main_en0 = 1'd0;
reg           main_en1 = 1'd0;
reg           main_ext_dfi_p0_act_n = 1'd1;
reg    [13:0] main_ext_dfi_p0_address = 14'd0;
reg     [2:0] main_ext_dfi_p0_bank = 3'd0;
reg           main_ext_dfi_p0_cas_n = 1'd1;
reg           main_ext_dfi_p0_cke = 1'd0;
reg           main_ext_dfi_p0_cs_n = 1'd1;
reg           main_ext_dfi_p0_odt = 1'd0;
reg           main_ext_dfi_p0_ras_n = 1'd1;
reg    [31:0] main_ext_dfi_p0_rddata = 32'd0;
reg           main_ext_dfi_p0_rddata_en = 1'd0;
reg           main_ext_dfi_p0_rddata_valid = 1'd0;
reg           main_ext_dfi_p0_reset_n = 1'd0;
reg           main_ext_dfi_p0_we_n = 1'd1;
reg    [31:0] main_ext_dfi_p0_wrdata = 32'd0;
reg           main_ext_dfi_p0_wrdata_en = 1'd0;
reg     [3:0] main_ext_dfi_p0_wrdata_mask = 4'd0;
reg           main_ext_dfi_p1_act_n = 1'd1;
reg    [13:0] main_ext_dfi_p1_address = 14'd0;
reg     [2:0] main_ext_dfi_p1_bank = 3'd0;
reg           main_ext_dfi_p1_cas_n = 1'd1;
reg           main_ext_dfi_p1_cke = 1'd0;
reg           main_ext_dfi_p1_cs_n = 1'd1;
reg           main_ext_dfi_p1_odt = 1'd0;
reg           main_ext_dfi_p1_ras_n = 1'd1;
reg    [31:0] main_ext_dfi_p1_rddata = 32'd0;
reg           main_ext_dfi_p1_rddata_en = 1'd0;
reg           main_ext_dfi_p1_rddata_valid = 1'd0;
reg           main_ext_dfi_p1_reset_n = 1'd0;
reg           main_ext_dfi_p1_we_n = 1'd1;
reg    [31:0] main_ext_dfi_p1_wrdata = 32'd0;
reg           main_ext_dfi_p1_wrdata_en = 1'd0;
reg     [3:0] main_ext_dfi_p1_wrdata_mask = 4'd0;
reg           main_ext_dfi_p2_act_n = 1'd1;
reg    [13:0] main_ext_dfi_p2_address = 14'd0;
reg     [2:0] main_ext_dfi_p2_bank = 3'd0;
reg           main_ext_dfi_p2_cas_n = 1'd1;
reg           main_ext_dfi_p2_cke = 1'd0;
reg           main_ext_dfi_p2_cs_n = 1'd1;
reg           main_ext_dfi_p2_odt = 1'd0;
reg           main_ext_dfi_p2_ras_n = 1'd1;
reg    [31:0] main_ext_dfi_p2_rddata = 32'd0;
reg           main_ext_dfi_p2_rddata_en = 1'd0;
reg           main_ext_dfi_p2_rddata_valid = 1'd0;
reg           main_ext_dfi_p2_reset_n = 1'd0;
reg           main_ext_dfi_p2_we_n = 1'd1;
reg    [31:0] main_ext_dfi_p2_wrdata = 32'd0;
reg           main_ext_dfi_p2_wrdata_en = 1'd0;
reg     [3:0] main_ext_dfi_p2_wrdata_mask = 4'd0;
reg           main_ext_dfi_p3_act_n = 1'd1;
reg    [13:0] main_ext_dfi_p3_address = 14'd0;
reg     [2:0] main_ext_dfi_p3_bank = 3'd0;
reg           main_ext_dfi_p3_cas_n = 1'd1;
reg           main_ext_dfi_p3_cke = 1'd0;
reg           main_ext_dfi_p3_cs_n = 1'd1;
reg           main_ext_dfi_p3_odt = 1'd0;
reg           main_ext_dfi_p3_ras_n = 1'd1;
reg    [31:0] main_ext_dfi_p3_rddata = 32'd0;
reg           main_ext_dfi_p3_rddata_en = 1'd0;
reg           main_ext_dfi_p3_rddata_valid = 1'd0;
reg           main_ext_dfi_p3_reset_n = 1'd0;
reg           main_ext_dfi_p3_we_n = 1'd1;
reg    [31:0] main_ext_dfi_p3_wrdata = 32'd0;
reg           main_ext_dfi_p3_wrdata_en = 1'd0;
reg     [3:0] main_ext_dfi_p3_wrdata_mask = 4'd0;
reg           main_ext_dfi_sel = 1'd0;
wire          main_go_to_refresh;
reg           main_ic_reset = 1'd1;
reg           main_init_done_re = 1'd0;
reg           main_init_done_storage = 1'd0;
reg           main_init_error_re = 1'd0;
reg           main_init_error_storage = 1'd0;
wire   [20:0] main_interface_bank0_addr;
wire          main_interface_bank0_lock;
wire          main_interface_bank0_rdata_valid;
wire          main_interface_bank0_ready;
wire          main_interface_bank0_valid;
wire          main_interface_bank0_wdata_ready;
wire          main_interface_bank0_we;
wire   [20:0] main_interface_bank1_addr;
wire          main_interface_bank1_lock;
wire          main_interface_bank1_rdata_valid;
wire          main_interface_bank1_ready;
wire          main_interface_bank1_valid;
wire          main_interface_bank1_wdata_ready;
wire          main_interface_bank1_we;
wire   [20:0] main_interface_bank2_addr;
wire          main_interface_bank2_lock;
wire          main_interface_bank2_rdata_valid;
wire          main_interface_bank2_ready;
wire          main_interface_bank2_valid;
wire          main_interface_bank2_wdata_ready;
wire          main_interface_bank2_we;
wire   [20:0] main_interface_bank3_addr;
wire          main_interface_bank3_lock;
wire          main_interface_bank3_rdata_valid;
wire          main_interface_bank3_ready;
wire          main_interface_bank3_valid;
wire          main_interface_bank3_wdata_ready;
wire          main_interface_bank3_we;
wire   [20:0] main_interface_bank4_addr;
wire          main_interface_bank4_lock;
wire          main_interface_bank4_rdata_valid;
wire          main_interface_bank4_ready;
wire          main_interface_bank4_valid;
wire          main_interface_bank4_wdata_ready;
wire          main_interface_bank4_we;
wire   [20:0] main_interface_bank5_addr;
wire          main_interface_bank5_lock;
wire          main_interface_bank5_rdata_valid;
wire          main_interface_bank5_ready;
wire          main_interface_bank5_valid;
wire          main_interface_bank5_wdata_ready;
wire          main_interface_bank5_we;
wire   [20:0] main_interface_bank6_addr;
wire          main_interface_bank6_lock;
wire          main_interface_bank6_rdata_valid;
wire          main_interface_bank6_ready;
wire          main_interface_bank6_valid;
wire          main_interface_bank6_wdata_ready;
wire          main_interface_bank6_we;
wire   [20:0] main_interface_bank7_addr;
wire          main_interface_bank7_lock;
wire          main_interface_bank7_rdata_valid;
wire          main_interface_bank7_ready;
wire          main_interface_bank7_valid;
wire          main_interface_bank7_wdata_ready;
wire          main_interface_bank7_we;
wire  [127:0] main_interface_rdata;
reg   [127:0] main_interface_wdata = 128'd0;
reg    [15:0] main_interface_wdata_we = 16'd0;
reg           main_is_ongoing = 1'd0;
wire          main_litedramnativeportconverter_addr_changed;
reg    [25:0] main_litedramnativeportconverter_cmd_addr = 26'd0;
reg    [25:0] main_litedramnativeportconverter_cmd_addr_litedramcore_next_value0 = 26'd0;
reg           main_litedramnativeportconverter_cmd_addr_litedramcore_next_value_ce0 = 1'd0;
reg           main_litedramnativeportconverter_cmd_buffer_sink_first = 1'd0;
reg           main_litedramnativeportconverter_cmd_buffer_sink_last = 1'd0;
reg     [3:0] main_litedramnativeportconverter_cmd_buffer_sink_payload_sel = 4'd0;
reg           main_litedramnativeportconverter_cmd_buffer_sink_payload_we = 1'd0;
wire          main_litedramnativeportconverter_cmd_buffer_sink_ready;
reg           main_litedramnativeportconverter_cmd_buffer_sink_valid = 1'd0;
wire          main_litedramnativeportconverter_cmd_buffer_source_first;
wire          main_litedramnativeportconverter_cmd_buffer_source_last;
wire    [3:0] main_litedramnativeportconverter_cmd_buffer_source_payload_sel;
wire          main_litedramnativeportconverter_cmd_buffer_source_payload_we;
wire          main_litedramnativeportconverter_cmd_buffer_source_ready;
wire          main_litedramnativeportconverter_cmd_buffer_source_valid;
reg           main_litedramnativeportconverter_cmd_last = 1'd0;
reg           main_litedramnativeportconverter_cmd_last_litedramcore_next_value2 = 1'd0;
reg           main_litedramnativeportconverter_cmd_last_litedramcore_next_value_ce2 = 1'd0;
reg           main_litedramnativeportconverter_cmd_we = 1'd0;
reg           main_litedramnativeportconverter_cmd_we_litedramcore_next_value1 = 1'd0;
reg           main_litedramnativeportconverter_cmd_we_litedramcore_next_value_ce1 = 1'd0;
wire          main_litedramnativeportconverter_next_cmd;
reg     [3:0] main_litedramnativeportconverter_rdata_chunk = 4'd1;
wire          main_litedramnativeportconverter_rdata_chunk_valid;
wire          main_litedramnativeportconverter_rdata_converter_converter_first;
wire          main_litedramnativeportconverter_rdata_converter_converter_last;
reg     [1:0] main_litedramnativeportconverter_rdata_converter_converter_mux = 2'd0;
wire          main_litedramnativeportconverter_rdata_converter_converter_sink_first;
wire          main_litedramnativeportconverter_rdata_converter_converter_sink_last;
reg   [127:0] main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data = 128'd0;
wire          main_litedramnativeportconverter_rdata_converter_converter_sink_ready;
wire          main_litedramnativeportconverter_rdata_converter_converter_sink_valid;
wire          main_litedramnativeportconverter_rdata_converter_converter_source_first;
wire          main_litedramnativeportconverter_rdata_converter_converter_source_last;
reg    [31:0] main_litedramnativeportconverter_rdata_converter_converter_source_payload_data = 32'd0;
wire          main_litedramnativeportconverter_rdata_converter_converter_source_payload_valid_token_count;
wire          main_litedramnativeportconverter_rdata_converter_converter_source_ready;
wire          main_litedramnativeportconverter_rdata_converter_converter_source_valid;
wire          main_litedramnativeportconverter_rdata_converter_sink_first;
wire          main_litedramnativeportconverter_rdata_converter_sink_last;
wire  [127:0] main_litedramnativeportconverter_rdata_converter_sink_payload_data;
wire          main_litedramnativeportconverter_rdata_converter_sink_ready;
wire          main_litedramnativeportconverter_rdata_converter_sink_valid;
wire          main_litedramnativeportconverter_rdata_converter_source_first;
wire          main_litedramnativeportconverter_rdata_converter_source_last;
wire   [31:0] main_litedramnativeportconverter_rdata_converter_source_payload_data;
reg           main_litedramnativeportconverter_rdata_converter_source_ready = 1'd0;
wire          main_litedramnativeportconverter_rdata_converter_source_source_first;
wire          main_litedramnativeportconverter_rdata_converter_source_source_last;
wire   [31:0] main_litedramnativeportconverter_rdata_converter_source_source_payload_data;
wire          main_litedramnativeportconverter_rdata_converter_source_source_ready;
wire          main_litedramnativeportconverter_rdata_converter_source_source_valid;
wire          main_litedramnativeportconverter_rdata_converter_source_valid;
reg     [1:0] main_litedramnativeportconverter_rdata_fifo_consume = 2'd0;
wire          main_litedramnativeportconverter_rdata_fifo_do_read;
wire          main_litedramnativeportconverter_rdata_fifo_fifo_in_first;
wire          main_litedramnativeportconverter_rdata_fifo_fifo_in_last;
wire  [127:0] main_litedramnativeportconverter_rdata_fifo_fifo_in_payload_data;
wire          main_litedramnativeportconverter_rdata_fifo_fifo_out_first;
wire          main_litedramnativeportconverter_rdata_fifo_fifo_out_last;
wire  [127:0] main_litedramnativeportconverter_rdata_fifo_fifo_out_payload_data;
reg     [1:0] main_litedramnativeportconverter_rdata_fifo_level = 2'd0;
reg     [1:0] main_litedramnativeportconverter_rdata_fifo_produce = 2'd0;
wire    [1:0] main_litedramnativeportconverter_rdata_fifo_rdport_adr;
wire  [129:0] main_litedramnativeportconverter_rdata_fifo_rdport_dat_r;
reg           main_litedramnativeportconverter_rdata_fifo_replace = 1'd0;
wire          main_litedramnativeportconverter_rdata_fifo_sink_first;
wire          main_litedramnativeportconverter_rdata_fifo_sink_last;
wire  [127:0] main_litedramnativeportconverter_rdata_fifo_sink_payload_data;
wire          main_litedramnativeportconverter_rdata_fifo_sink_ready;
wire          main_litedramnativeportconverter_rdata_fifo_sink_valid;
wire          main_litedramnativeportconverter_rdata_fifo_source_first;
wire          main_litedramnativeportconverter_rdata_fifo_source_last;
wire  [127:0] main_litedramnativeportconverter_rdata_fifo_source_payload_data;
wire          main_litedramnativeportconverter_rdata_fifo_source_ready;
wire          main_litedramnativeportconverter_rdata_fifo_source_valid;
wire  [129:0] main_litedramnativeportconverter_rdata_fifo_syncfifo_din;
wire  [129:0] main_litedramnativeportconverter_rdata_fifo_syncfifo_dout;
wire          main_litedramnativeportconverter_rdata_fifo_syncfifo_re;
wire          main_litedramnativeportconverter_rdata_fifo_syncfifo_readable;
wire          main_litedramnativeportconverter_rdata_fifo_syncfifo_we;
wire          main_litedramnativeportconverter_rdata_fifo_syncfifo_writable;
reg     [1:0] main_litedramnativeportconverter_rdata_fifo_wrport_adr = 2'd0;
wire  [129:0] main_litedramnativeportconverter_rdata_fifo_wrport_dat_r;
wire  [129:0] main_litedramnativeportconverter_rdata_fifo_wrport_dat_w;
wire          main_litedramnativeportconverter_rdata_fifo_wrport_we;
reg           main_litedramnativeportconverter_rdata_finished = 1'd0;
reg           main_litedramnativeportconverter_read_lock = 1'd0;
reg           main_litedramnativeportconverter_read_unlocked = 1'd0;
wire          main_litedramnativeportconverter_rw_collision;
reg     [3:0] main_litedramnativeportconverter_sel = 4'd0;
reg     [3:0] main_litedramnativeportconverter_sel_litedramcore_next_value3 = 4'd0;
reg           main_litedramnativeportconverter_sel_litedramcore_next_value_ce3 = 1'd0;
wire          main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_first;
wire          main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_last;
wire  [127:0] main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_payload_data;
wire   [15:0] main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_payload_we;
wire          main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_ready;
wire          main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_valid;
reg           main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_first = 1'd0;
reg           main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_last = 1'd0;
reg   [127:0] main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data = 128'd0;
reg    [15:0] main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_we = 16'd0;
wire          main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_ready;
reg           main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_valid = 1'd0;
reg           main_litedramnativeportconverter_wdata_buffer_sink_sink_first = 1'd0;
reg           main_litedramnativeportconverter_wdata_buffer_sink_sink_last = 1'd0;
wire  [127:0] main_litedramnativeportconverter_wdata_buffer_sink_sink_payload_data;
wire   [15:0] main_litedramnativeportconverter_wdata_buffer_sink_sink_payload_we;
wire          main_litedramnativeportconverter_wdata_buffer_sink_sink_ready;
wire          main_litedramnativeportconverter_wdata_buffer_sink_sink_valid;
wire          main_litedramnativeportconverter_wdata_buffer_source_source_first;
wire          main_litedramnativeportconverter_wdata_buffer_source_source_last;
wire  [127:0] main_litedramnativeportconverter_wdata_buffer_source_source_payload_data;
wire   [15:0] main_litedramnativeportconverter_wdata_buffer_source_source_payload_we;
wire          main_litedramnativeportconverter_wdata_buffer_source_source_ready;
wire          main_litedramnativeportconverter_wdata_buffer_source_source_valid;
reg     [3:0] main_litedramnativeportconverter_wdata_chunk = 4'd1;
wire          main_litedramnativeportconverter_wdata_chunk_valid;
reg     [1:0] main_litedramnativeportconverter_wdata_converter_converter_demux = 2'd0;
wire          main_litedramnativeportconverter_wdata_converter_converter_load_part;
wire          main_litedramnativeportconverter_wdata_converter_converter_sink_first;
wire          main_litedramnativeportconverter_wdata_converter_converter_sink_last;
wire   [35:0] main_litedramnativeportconverter_wdata_converter_converter_sink_payload_data;
wire          main_litedramnativeportconverter_wdata_converter_converter_sink_ready;
wire          main_litedramnativeportconverter_wdata_converter_converter_sink_valid;
reg           main_litedramnativeportconverter_wdata_converter_converter_source_first = 1'd0;
reg           main_litedramnativeportconverter_wdata_converter_converter_source_last = 1'd0;
reg   [143:0] main_litedramnativeportconverter_wdata_converter_converter_source_payload_data = 144'd0;
reg     [2:0] main_litedramnativeportconverter_wdata_converter_converter_source_payload_valid_token_count = 3'd0;
wire          main_litedramnativeportconverter_wdata_converter_converter_source_ready;
wire          main_litedramnativeportconverter_wdata_converter_converter_source_valid;
reg           main_litedramnativeportconverter_wdata_converter_converter_strobe_all = 1'd0;
reg           main_litedramnativeportconverter_wdata_converter_sink_first = 1'd0;
reg           main_litedramnativeportconverter_wdata_converter_sink_last = 1'd0;
reg    [31:0] main_litedramnativeportconverter_wdata_converter_sink_payload_data = 32'd0;
reg     [3:0] main_litedramnativeportconverter_wdata_converter_sink_payload_we = 4'd0;
wire          main_litedramnativeportconverter_wdata_converter_sink_ready;
reg           main_litedramnativeportconverter_wdata_converter_sink_valid = 1'd0;
wire          main_litedramnativeportconverter_wdata_converter_source_first;
wire          main_litedramnativeportconverter_wdata_converter_source_last;
reg   [127:0] main_litedramnativeportconverter_wdata_converter_source_payload_data = 128'd0;
reg    [15:0] main_litedramnativeportconverter_wdata_converter_source_payload_we = 16'd0;
wire          main_litedramnativeportconverter_wdata_converter_source_ready;
wire          main_litedramnativeportconverter_wdata_converter_source_source_first;
wire          main_litedramnativeportconverter_wdata_converter_source_source_last;
wire  [143:0] main_litedramnativeportconverter_wdata_converter_source_source_payload_data;
wire          main_litedramnativeportconverter_wdata_converter_source_source_ready;
wire          main_litedramnativeportconverter_wdata_converter_source_source_valid;
wire          main_litedramnativeportconverter_wdata_converter_source_valid;
reg     [1:0] main_litedramnativeportconverter_wdata_fifo_consume = 2'd0;
wire          main_litedramnativeportconverter_wdata_fifo_do_read;
wire          main_litedramnativeportconverter_wdata_fifo_fifo_in_first;
wire          main_litedramnativeportconverter_wdata_fifo_fifo_in_last;
wire   [31:0] main_litedramnativeportconverter_wdata_fifo_fifo_in_payload_data;
wire    [3:0] main_litedramnativeportconverter_wdata_fifo_fifo_in_payload_we;
wire          main_litedramnativeportconverter_wdata_fifo_fifo_out_first;
wire          main_litedramnativeportconverter_wdata_fifo_fifo_out_last;
wire   [31:0] main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_data;
wire    [3:0] main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_we;
reg     [1:0] main_litedramnativeportconverter_wdata_fifo_level = 2'd0;
reg     [1:0] main_litedramnativeportconverter_wdata_fifo_produce = 2'd0;
wire    [1:0] main_litedramnativeportconverter_wdata_fifo_rdport_adr;
wire   [37:0] main_litedramnativeportconverter_wdata_fifo_rdport_dat_r;
reg           main_litedramnativeportconverter_wdata_fifo_replace = 1'd0;
wire          main_litedramnativeportconverter_wdata_fifo_sink_first;
wire          main_litedramnativeportconverter_wdata_fifo_sink_last;
wire   [31:0] main_litedramnativeportconverter_wdata_fifo_sink_payload_data;
wire    [3:0] main_litedramnativeportconverter_wdata_fifo_sink_payload_we;
wire          main_litedramnativeportconverter_wdata_fifo_sink_ready;
wire          main_litedramnativeportconverter_wdata_fifo_sink_valid;
wire          main_litedramnativeportconverter_wdata_fifo_source_first;
wire          main_litedramnativeportconverter_wdata_fifo_source_last;
wire   [31:0] main_litedramnativeportconverter_wdata_fifo_source_payload_data;
wire    [3:0] main_litedramnativeportconverter_wdata_fifo_source_payload_we;
reg           main_litedramnativeportconverter_wdata_fifo_source_ready = 1'd0;
wire          main_litedramnativeportconverter_wdata_fifo_source_valid;
wire   [37:0] main_litedramnativeportconverter_wdata_fifo_syncfifo_din;
wire   [37:0] main_litedramnativeportconverter_wdata_fifo_syncfifo_dout;
wire          main_litedramnativeportconverter_wdata_fifo_syncfifo_re;
wire          main_litedramnativeportconverter_wdata_fifo_syncfifo_readable;
wire          main_litedramnativeportconverter_wdata_fifo_syncfifo_we;
wire          main_litedramnativeportconverter_wdata_fifo_syncfifo_writable;
reg     [1:0] main_litedramnativeportconverter_wdata_fifo_wrport_adr = 2'd0;
wire   [37:0] main_litedramnativeportconverter_wdata_fifo_wrport_dat_r;
wire   [37:0] main_litedramnativeportconverter_wdata_fifo_wrport_dat_w;
wire          main_litedramnativeportconverter_wdata_fifo_wrport_we;
wire          main_litedramnativeportconverter_wdata_finished;
reg    [15:0] main_litedramnativeportconverter_wdata_sel = 16'd0;
wire          main_locked;
reg           main_master_p0_act_n = 1'd1;
reg    [13:0] main_master_p0_address = 14'd0;
reg     [2:0] main_master_p0_bank = 3'd0;
reg           main_master_p0_cas_n = 1'd1;
reg           main_master_p0_cke = 1'd0;
reg           main_master_p0_cs_n = 1'd1;
reg           main_master_p0_odt = 1'd0;
reg           main_master_p0_ras_n = 1'd1;
wire   [31:0] main_master_p0_rddata;
reg           main_master_p0_rddata_en = 1'd0;
wire          main_master_p0_rddata_valid;
reg           main_master_p0_reset_n = 1'd0;
reg           main_master_p0_we_n = 1'd1;
reg    [31:0] main_master_p0_wrdata = 32'd0;
reg           main_master_p0_wrdata_en = 1'd0;
reg     [3:0] main_master_p0_wrdata_mask = 4'd0;
reg           main_master_p1_act_n = 1'd1;
reg    [13:0] main_master_p1_address = 14'd0;
reg     [2:0] main_master_p1_bank = 3'd0;
reg           main_master_p1_cas_n = 1'd1;
reg           main_master_p1_cke = 1'd0;
reg           main_master_p1_cs_n = 1'd1;
reg           main_master_p1_odt = 1'd0;
reg           main_master_p1_ras_n = 1'd1;
wire   [31:0] main_master_p1_rddata;
reg           main_master_p1_rddata_en = 1'd0;
wire          main_master_p1_rddata_valid;
reg           main_master_p1_reset_n = 1'd0;
reg           main_master_p1_we_n = 1'd1;
reg    [31:0] main_master_p1_wrdata = 32'd0;
reg           main_master_p1_wrdata_en = 1'd0;
reg     [3:0] main_master_p1_wrdata_mask = 4'd0;
reg           main_master_p2_act_n = 1'd1;
reg    [13:0] main_master_p2_address = 14'd0;
reg     [2:0] main_master_p2_bank = 3'd0;
reg           main_master_p2_cas_n = 1'd1;
reg           main_master_p2_cke = 1'd0;
reg           main_master_p2_cs_n = 1'd1;
reg           main_master_p2_odt = 1'd0;
reg           main_master_p2_ras_n = 1'd1;
wire   [31:0] main_master_p2_rddata;
reg           main_master_p2_rddata_en = 1'd0;
wire          main_master_p2_rddata_valid;
reg           main_master_p2_reset_n = 1'd0;
reg           main_master_p2_we_n = 1'd1;
reg    [31:0] main_master_p2_wrdata = 32'd0;
reg           main_master_p2_wrdata_en = 1'd0;
reg     [3:0] main_master_p2_wrdata_mask = 4'd0;
reg           main_master_p3_act_n = 1'd1;
reg    [13:0] main_master_p3_address = 14'd0;
reg     [2:0] main_master_p3_bank = 3'd0;
reg           main_master_p3_cas_n = 1'd1;
reg           main_master_p3_cke = 1'd0;
reg           main_master_p3_cs_n = 1'd1;
reg           main_master_p3_odt = 1'd0;
reg           main_master_p3_ras_n = 1'd1;
wire   [31:0] main_master_p3_rddata;
reg           main_master_p3_rddata_en = 1'd0;
wire          main_master_p3_rddata_valid;
reg           main_master_p3_reset_n = 1'd0;
reg           main_master_p3_we_n = 1'd1;
reg    [31:0] main_master_p3_wrdata = 32'd0;
reg           main_master_p3_wrdata_en = 1'd0;
reg     [3:0] main_master_p3_wrdata_mask = 4'd0;
wire          main_max_time0;
wire          main_max_time1;
wire          main_new_port_cmd_last;
wire   [25:0] main_new_port_cmd_payload_addr;
wire          main_new_port_cmd_payload_we;
reg           main_new_port_cmd_ready = 1'd0;
reg           main_new_port_cmd_valid = 1'd0;
wire          main_new_port_flush;
reg    [31:0] main_new_port_rdata_payload_data = 32'd0;
wire          main_new_port_rdata_ready;
reg           main_new_port_rdata_valid = 1'd0;
reg           main_new_port_wdata_first = 1'd0;
reg           main_new_port_wdata_last = 1'd0;
wire   [31:0] main_new_port_wdata_payload_data;
wire    [3:0] main_new_port_wdata_payload_we;
wire          main_new_port_wdata_ready;
reg           main_new_port_wdata_valid = 1'd0;
reg    [13:0] main_nop_a = 14'd0;
reg     [2:0] main_nop_ba = 3'd0;
wire    [1:0] main_nphases;
wire          main_odt;
reg           main_phaseinjector0_address_re = 1'd0;
reg    [13:0] main_phaseinjector0_address_storage = 14'd0;
reg           main_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] main_phaseinjector0_baddress_storage = 3'd0;
wire          main_phaseinjector0_command_issue_r;
reg           main_phaseinjector0_command_issue_re = 1'd0;
reg           main_phaseinjector0_command_issue_w = 1'd0;
reg           main_phaseinjector0_command_issue_we = 1'd0;
reg           main_phaseinjector0_command_re = 1'd0;
reg     [7:0] main_phaseinjector0_command_storage = 8'd0;
wire          main_phaseinjector0_csrfield_cas;
wire          main_phaseinjector0_csrfield_cs;
wire          main_phaseinjector0_csrfield_cs_bottom;
wire          main_phaseinjector0_csrfield_cs_top;
wire          main_phaseinjector0_csrfield_ras;
wire          main_phaseinjector0_csrfield_rden;
wire          main_phaseinjector0_csrfield_we;
wire          main_phaseinjector0_csrfield_wren;
reg           main_phaseinjector0_rddata_re = 1'd0;
reg    [31:0] main_phaseinjector0_rddata_status = 32'd0;
wire          main_phaseinjector0_rddata_we;
reg           main_phaseinjector0_wrdata_re = 1'd0;
reg    [31:0] main_phaseinjector0_wrdata_storage = 32'd0;
reg           main_phaseinjector1_address_re = 1'd0;
reg    [13:0] main_phaseinjector1_address_storage = 14'd0;
reg           main_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] main_phaseinjector1_baddress_storage = 3'd0;
wire          main_phaseinjector1_command_issue_r;
reg           main_phaseinjector1_command_issue_re = 1'd0;
reg           main_phaseinjector1_command_issue_w = 1'd0;
reg           main_phaseinjector1_command_issue_we = 1'd0;
reg           main_phaseinjector1_command_re = 1'd0;
reg     [7:0] main_phaseinjector1_command_storage = 8'd0;
wire          main_phaseinjector1_csrfield_cas;
wire          main_phaseinjector1_csrfield_cs;
wire          main_phaseinjector1_csrfield_cs_bottom;
wire          main_phaseinjector1_csrfield_cs_top;
wire          main_phaseinjector1_csrfield_ras;
wire          main_phaseinjector1_csrfield_rden;
wire          main_phaseinjector1_csrfield_we;
wire          main_phaseinjector1_csrfield_wren;
reg           main_phaseinjector1_rddata_re = 1'd0;
reg    [31:0] main_phaseinjector1_rddata_status = 32'd0;
wire          main_phaseinjector1_rddata_we;
reg           main_phaseinjector1_wrdata_re = 1'd0;
reg    [31:0] main_phaseinjector1_wrdata_storage = 32'd0;
reg           main_phaseinjector2_address_re = 1'd0;
reg    [13:0] main_phaseinjector2_address_storage = 14'd0;
reg           main_phaseinjector2_baddress_re = 1'd0;
reg     [2:0] main_phaseinjector2_baddress_storage = 3'd0;
wire          main_phaseinjector2_command_issue_r;
reg           main_phaseinjector2_command_issue_re = 1'd0;
reg           main_phaseinjector2_command_issue_w = 1'd0;
reg           main_phaseinjector2_command_issue_we = 1'd0;
reg           main_phaseinjector2_command_re = 1'd0;
reg     [7:0] main_phaseinjector2_command_storage = 8'd0;
wire          main_phaseinjector2_csrfield_cas;
wire          main_phaseinjector2_csrfield_cs;
wire          main_phaseinjector2_csrfield_cs_bottom;
wire          main_phaseinjector2_csrfield_cs_top;
wire          main_phaseinjector2_csrfield_ras;
wire          main_phaseinjector2_csrfield_rden;
wire          main_phaseinjector2_csrfield_we;
wire          main_phaseinjector2_csrfield_wren;
reg           main_phaseinjector2_rddata_re = 1'd0;
reg    [31:0] main_phaseinjector2_rddata_status = 32'd0;
wire          main_phaseinjector2_rddata_we;
reg           main_phaseinjector2_wrdata_re = 1'd0;
reg    [31:0] main_phaseinjector2_wrdata_storage = 32'd0;
reg           main_phaseinjector3_address_re = 1'd0;
reg    [13:0] main_phaseinjector3_address_storage = 14'd0;
reg           main_phaseinjector3_baddress_re = 1'd0;
reg     [2:0] main_phaseinjector3_baddress_storage = 3'd0;
wire          main_phaseinjector3_command_issue_r;
reg           main_phaseinjector3_command_issue_re = 1'd0;
reg           main_phaseinjector3_command_issue_w = 1'd0;
reg           main_phaseinjector3_command_issue_we = 1'd0;
reg           main_phaseinjector3_command_re = 1'd0;
reg     [7:0] main_phaseinjector3_command_storage = 8'd0;
wire          main_phaseinjector3_csrfield_cas;
wire          main_phaseinjector3_csrfield_cs;
wire          main_phaseinjector3_csrfield_cs_bottom;
wire          main_phaseinjector3_csrfield_cs_top;
wire          main_phaseinjector3_csrfield_ras;
wire          main_phaseinjector3_csrfield_rden;
wire          main_phaseinjector3_csrfield_we;
wire          main_phaseinjector3_csrfield_wren;
reg           main_phaseinjector3_rddata_re = 1'd0;
reg    [31:0] main_phaseinjector3_rddata_status = 32'd0;
wire          main_phaseinjector3_rddata_we;
reg           main_phaseinjector3_wrdata_re = 1'd0;
reg    [31:0] main_phaseinjector3_wrdata_storage = 32'd0;
reg    [23:0] main_port_cmd_payload_addr = 24'd0;
reg           main_port_cmd_payload_we = 1'd0;
wire          main_port_cmd_ready;
reg           main_port_cmd_valid = 1'd0;
reg           main_port_rdata_first = 1'd0;
reg           main_port_rdata_last = 1'd0;
wire  [127:0] main_port_rdata_payload_data;
wire          main_port_rdata_ready;
wire          main_port_rdata_valid;
wire          main_port_wdata_first;
wire          main_port_wdata_last;
wire  [127:0] main_port_wdata_payload_data;
wire   [15:0] main_port_wdata_payload_we;
wire          main_port_wdata_ready;
wire          main_port_wdata_valid;
reg           main_postponer_count = 1'd0;
wire          main_postponer_req_i;
reg           main_postponer_req_o = 1'd0;
reg           main_power_down = 1'd0;
wire          main_ras_allowed;
wire    [1:0] main_rdphase;
reg           main_re = 1'd0;
wire          main_read_available;
wire          main_reset;
reg     [3:0] main_reset_counter = 4'd15;
wire          main_reset_n;
reg           main_rst = 1'd0;
wire          main_sel;
reg           main_sequencer_count = 1'd0;
wire          main_sequencer_done0;
reg           main_sequencer_done1 = 1'd0;
reg           main_sequencer_start0 = 1'd0;
wire          main_sequencer_start1;
reg     [5:0] main_sequencer_trigger = 6'd0;
wire          main_slave_p0_act_n;
wire   [13:0] main_slave_p0_address;
wire    [2:0] main_slave_p0_bank;
wire          main_slave_p0_cas_n;
wire          main_slave_p0_cke;
wire          main_slave_p0_cs_n;
wire          main_slave_p0_odt;
wire          main_slave_p0_ras_n;
reg    [31:0] main_slave_p0_rddata = 32'd0;
wire          main_slave_p0_rddata_en;
reg           main_slave_p0_rddata_valid = 1'd0;
wire          main_slave_p0_reset_n;
wire          main_slave_p0_we_n;
wire   [31:0] main_slave_p0_wrdata;
wire          main_slave_p0_wrdata_en;
wire    [3:0] main_slave_p0_wrdata_mask;
wire          main_slave_p1_act_n;
wire   [13:0] main_slave_p1_address;
wire    [2:0] main_slave_p1_bank;
wire          main_slave_p1_cas_n;
wire          main_slave_p1_cke;
wire          main_slave_p1_cs_n;
wire          main_slave_p1_odt;
wire          main_slave_p1_ras_n;
reg    [31:0] main_slave_p1_rddata = 32'd0;
wire          main_slave_p1_rddata_en;
reg           main_slave_p1_rddata_valid = 1'd0;
wire          main_slave_p1_reset_n;
wire          main_slave_p1_we_n;
wire   [31:0] main_slave_p1_wrdata;
wire          main_slave_p1_wrdata_en;
wire    [3:0] main_slave_p1_wrdata_mask;
wire          main_slave_p2_act_n;
wire   [13:0] main_slave_p2_address;
wire    [2:0] main_slave_p2_bank;
wire          main_slave_p2_cas_n;
wire          main_slave_p2_cke;
wire          main_slave_p2_cs_n;
wire          main_slave_p2_odt;
wire          main_slave_p2_ras_n;
reg    [31:0] main_slave_p2_rddata = 32'd0;
wire          main_slave_p2_rddata_en;
reg           main_slave_p2_rddata_valid = 1'd0;
wire          main_slave_p2_reset_n;
wire          main_slave_p2_we_n;
wire   [31:0] main_slave_p2_wrdata;
wire          main_slave_p2_wrdata_en;
wire    [3:0] main_slave_p2_wrdata_mask;
wire          main_slave_p3_act_n;
wire   [13:0] main_slave_p3_address;
wire    [2:0] main_slave_p3_bank;
wire          main_slave_p3_cas_n;
wire          main_slave_p3_cke;
wire          main_slave_p3_cs_n;
wire          main_slave_p3_odt;
wire          main_slave_p3_ras_n;
reg    [31:0] main_slave_p3_rddata = 32'd0;
wire          main_slave_p3_rddata_en;
reg           main_slave_p3_rddata_valid = 1'd0;
wire          main_slave_p3_reset_n;
wire          main_slave_p3_we_n;
wire   [31:0] main_slave_p3_wrdata;
wire          main_slave_p3_wrdata_en;
wire    [3:0] main_slave_p3_wrdata_mask;
reg     [1:0] main_steerer0 = 2'd0;
reg     [1:0] main_steerer1 = 2'd0;
reg           main_steerer10 = 1'd1;
reg           main_steerer11 = 1'd1;
reg     [1:0] main_steerer2 = 2'd0;
reg     [1:0] main_steerer3 = 2'd0;
reg           main_steerer4 = 1'd1;
reg           main_steerer5 = 1'd1;
reg           main_steerer6 = 1'd1;
reg           main_steerer7 = 1'd1;
reg           main_steerer8 = 1'd1;
reg           main_steerer9 = 1'd1;
reg     [3:0] main_storage = 4'd1;
reg           main_tccdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_tccdcon_ready = 1'd0;
wire          main_tccdcon_valid;
wire    [1:0] main_tfawcon_count;
(* dont_touch = "true" *)
reg           main_tfawcon_ready = 1'd1;
wire          main_tfawcon_valid;
reg     [2:0] main_tfawcon_window = 3'd0;
reg     [4:0] main_time0 = 5'd0;
reg     [3:0] main_time1 = 4'd0;
wire    [8:0] main_timer_count0;
reg     [8:0] main_timer_count1 = 9'd390;
wire          main_timer_done0;
wire          main_timer_done1;
wire          main_timer_wait;
reg           main_trrdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_trrdcon_ready = 1'd0;
wire          main_trrdcon_valid;
reg     [2:0] main_twtrcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_twtrcon_ready = 1'd0;
wire          main_twtrcon_valid;
reg           main_user_enable = 1'd0;
wire          main_wants_refresh;
wire          main_wants_zqcs;
wire          main_wb_bus_ack;
wire   [29:0] main_wb_bus_adr;
wire    [1:0] main_wb_bus_bte;
wire    [2:0] main_wb_bus_cti;
wire          main_wb_bus_cyc;
wire   [31:0] main_wb_bus_dat_r;
wire   [31:0] main_wb_bus_dat_w;
wire          main_wb_bus_err;
wire    [3:0] main_wb_bus_sel;
wire          main_wb_bus_stb;
wire          main_wb_bus_we;
reg           main_wb_port_ack = 1'd0;
wire   [25:0] main_wb_port_adr;
wire          main_wb_port_cyc;
reg    [31:0] main_wb_port_dat_r = 32'd0;
wire   [31:0] main_wb_port_dat_w;
reg           main_wb_port_err = 1'd0;
wire    [3:0] main_wb_port_sel;
wire          main_wb_port_stb;
wire          main_wb_port_we;
wire          main_write_available;
reg           main_zqcs_executer_done = 1'd0;
reg           main_zqcs_executer_start = 1'd0;
reg     [4:0] main_zqcs_executer_trigger = 5'd0;
wire   [25:0] main_zqcs_timer_count0;
reg    [25:0] main_zqcs_timer_count1 = 26'd49999999;
wire          main_zqcs_timer_done0;
wire          main_zqcs_timer_done1;
wire          main_zqcs_timer_wait;
wire          sys2x_clk;
wire          sys4x_clk;
wire          sys4x_dqs_clk;
wire          sys_clk;
wire          sys_rst;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign init_done = main_init_done_storage;
assign init_error = main_init_error_storage;
assign main_wb_bus_adr = wb_ctrl_adr;
assign main_wb_bus_dat_w = wb_ctrl_dat_w;
assign wb_ctrl_dat_r = main_wb_bus_dat_r;
assign main_wb_bus_sel = wb_ctrl_sel;
assign main_wb_bus_cyc = wb_ctrl_cyc;
assign main_wb_bus_stb = wb_ctrl_stb;
assign wb_ctrl_ack = main_wb_bus_ack;
assign main_wb_bus_we = wb_ctrl_we;
assign main_wb_bus_cti = wb_ctrl_cti;
assign main_wb_bus_bte = wb_ctrl_bte;
assign wb_ctrl_err = main_wb_bus_err;
assign user_clk = sys_clk;
assign user_clkx2 = sys2x_clk;
assign user_rst = sys_rst;
assign main_wb_port_adr = user_port_wishbone_0_adr;
assign main_wb_port_dat_w = user_port_wishbone_0_dat_w;
assign user_port_wishbone_0_dat_r = main_wb_port_dat_r;
assign main_wb_port_sel = user_port_wishbone_0_sel;
assign main_wb_port_cyc = (user_port_wishbone_0_cyc & main_user_enable);
assign main_wb_port_stb = (user_port_wishbone_0_stb & main_user_enable);
assign user_port_wishbone_0_ack = (main_wb_port_ack & main_user_enable);
assign main_wb_port_we = user_port_wishbone_0_we;
assign user_port_wishbone_0_err = main_wb_port_err;
assign builder_interface0_adr = main_wb_bus_adr;
assign builder_interface0_dat_w = main_wb_bus_dat_w;
assign main_wb_bus_dat_r = builder_interface0_dat_r;
assign builder_interface0_sel = main_wb_bus_sel;
assign builder_interface0_cyc = main_wb_bus_cyc;
assign builder_interface0_stb = main_wb_bus_stb;
assign main_wb_bus_ack = builder_interface0_ack;
assign builder_interface0_we = main_wb_bus_we;
assign builder_interface0_cti = main_wb_bus_cti;
assign builder_interface0_bte = main_wb_bus_bte;
assign main_wb_bus_err = builder_interface0_err;
assign main_reset = (rst | main_rst);
assign pll_locked = main_locked;
assign main_clkin = clk;
assign iodelay_clk = main_clkout_buf0;
assign sys_clk = main_clkout_buf1;
assign sys2x_clk = main_clkout_buf2;
assign sys4x_clk = main_clkout_buf3;
assign sys4x_dqs_clk = main_clkout_buf4;
assign ddram_ba = main_a7ddrphy_pads_ba;
assign main_a7ddrphy_dqs_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dqs_oe) | main_a7ddrphy_dqs_postamble);
assign main_a7ddrphy_dq_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dq_oe) | main_a7ddrphy_dqs_postamble);
always @(*) begin
    main_a7ddrphy_dfi_p0_rddata <= 32'd0;
    main_a7ddrphy_dfi_p0_rddata[0] <= main_a7ddrphy_bitslip04[0];
    main_a7ddrphy_dfi_p0_rddata[16] <= main_a7ddrphy_bitslip04[1];
    main_a7ddrphy_dfi_p0_rddata[1] <= main_a7ddrphy_bitslip14[0];
    main_a7ddrphy_dfi_p0_rddata[17] <= main_a7ddrphy_bitslip14[1];
    main_a7ddrphy_dfi_p0_rddata[2] <= main_a7ddrphy_bitslip22[0];
    main_a7ddrphy_dfi_p0_rddata[18] <= main_a7ddrphy_bitslip22[1];
    main_a7ddrphy_dfi_p0_rddata[3] <= main_a7ddrphy_bitslip32[0];
    main_a7ddrphy_dfi_p0_rddata[19] <= main_a7ddrphy_bitslip32[1];
    main_a7ddrphy_dfi_p0_rddata[4] <= main_a7ddrphy_bitslip42[0];
    main_a7ddrphy_dfi_p0_rddata[20] <= main_a7ddrphy_bitslip42[1];
    main_a7ddrphy_dfi_p0_rddata[5] <= main_a7ddrphy_bitslip52[0];
    main_a7ddrphy_dfi_p0_rddata[21] <= main_a7ddrphy_bitslip52[1];
    main_a7ddrphy_dfi_p0_rddata[6] <= main_a7ddrphy_bitslip62[0];
    main_a7ddrphy_dfi_p0_rddata[22] <= main_a7ddrphy_bitslip62[1];
    main_a7ddrphy_dfi_p0_rddata[7] <= main_a7ddrphy_bitslip72[0];
    main_a7ddrphy_dfi_p0_rddata[23] <= main_a7ddrphy_bitslip72[1];
    main_a7ddrphy_dfi_p0_rddata[8] <= main_a7ddrphy_bitslip82[0];
    main_a7ddrphy_dfi_p0_rddata[24] <= main_a7ddrphy_bitslip82[1];
    main_a7ddrphy_dfi_p0_rddata[9] <= main_a7ddrphy_bitslip92[0];
    main_a7ddrphy_dfi_p0_rddata[25] <= main_a7ddrphy_bitslip92[1];
    main_a7ddrphy_dfi_p0_rddata[10] <= main_a7ddrphy_bitslip102[0];
    main_a7ddrphy_dfi_p0_rddata[26] <= main_a7ddrphy_bitslip102[1];
    main_a7ddrphy_dfi_p0_rddata[11] <= main_a7ddrphy_bitslip112[0];
    main_a7ddrphy_dfi_p0_rddata[27] <= main_a7ddrphy_bitslip112[1];
    main_a7ddrphy_dfi_p0_rddata[12] <= main_a7ddrphy_bitslip122[0];
    main_a7ddrphy_dfi_p0_rddata[28] <= main_a7ddrphy_bitslip122[1];
    main_a7ddrphy_dfi_p0_rddata[13] <= main_a7ddrphy_bitslip132[0];
    main_a7ddrphy_dfi_p0_rddata[29] <= main_a7ddrphy_bitslip132[1];
    main_a7ddrphy_dfi_p0_rddata[14] <= main_a7ddrphy_bitslip142[0];
    main_a7ddrphy_dfi_p0_rddata[30] <= main_a7ddrphy_bitslip142[1];
    main_a7ddrphy_dfi_p0_rddata[15] <= main_a7ddrphy_bitslip152[0];
    main_a7ddrphy_dfi_p0_rddata[31] <= main_a7ddrphy_bitslip152[1];
end
always @(*) begin
    main_a7ddrphy_dfi_p1_rddata <= 32'd0;
    main_a7ddrphy_dfi_p1_rddata[0] <= main_a7ddrphy_bitslip04[2];
    main_a7ddrphy_dfi_p1_rddata[16] <= main_a7ddrphy_bitslip04[3];
    main_a7ddrphy_dfi_p1_rddata[1] <= main_a7ddrphy_bitslip14[2];
    main_a7ddrphy_dfi_p1_rddata[17] <= main_a7ddrphy_bitslip14[3];
    main_a7ddrphy_dfi_p1_rddata[2] <= main_a7ddrphy_bitslip22[2];
    main_a7ddrphy_dfi_p1_rddata[18] <= main_a7ddrphy_bitslip22[3];
    main_a7ddrphy_dfi_p1_rddata[3] <= main_a7ddrphy_bitslip32[2];
    main_a7ddrphy_dfi_p1_rddata[19] <= main_a7ddrphy_bitslip32[3];
    main_a7ddrphy_dfi_p1_rddata[4] <= main_a7ddrphy_bitslip42[2];
    main_a7ddrphy_dfi_p1_rddata[20] <= main_a7ddrphy_bitslip42[3];
    main_a7ddrphy_dfi_p1_rddata[5] <= main_a7ddrphy_bitslip52[2];
    main_a7ddrphy_dfi_p1_rddata[21] <= main_a7ddrphy_bitslip52[3];
    main_a7ddrphy_dfi_p1_rddata[6] <= main_a7ddrphy_bitslip62[2];
    main_a7ddrphy_dfi_p1_rddata[22] <= main_a7ddrphy_bitslip62[3];
    main_a7ddrphy_dfi_p1_rddata[7] <= main_a7ddrphy_bitslip72[2];
    main_a7ddrphy_dfi_p1_rddata[23] <= main_a7ddrphy_bitslip72[3];
    main_a7ddrphy_dfi_p1_rddata[8] <= main_a7ddrphy_bitslip82[2];
    main_a7ddrphy_dfi_p1_rddata[24] <= main_a7ddrphy_bitslip82[3];
    main_a7ddrphy_dfi_p1_rddata[9] <= main_a7ddrphy_bitslip92[2];
    main_a7ddrphy_dfi_p1_rddata[25] <= main_a7ddrphy_bitslip92[3];
    main_a7ddrphy_dfi_p1_rddata[10] <= main_a7ddrphy_bitslip102[2];
    main_a7ddrphy_dfi_p1_rddata[26] <= main_a7ddrphy_bitslip102[3];
    main_a7ddrphy_dfi_p1_rddata[11] <= main_a7ddrphy_bitslip112[2];
    main_a7ddrphy_dfi_p1_rddata[27] <= main_a7ddrphy_bitslip112[3];
    main_a7ddrphy_dfi_p1_rddata[12] <= main_a7ddrphy_bitslip122[2];
    main_a7ddrphy_dfi_p1_rddata[28] <= main_a7ddrphy_bitslip122[3];
    main_a7ddrphy_dfi_p1_rddata[13] <= main_a7ddrphy_bitslip132[2];
    main_a7ddrphy_dfi_p1_rddata[29] <= main_a7ddrphy_bitslip132[3];
    main_a7ddrphy_dfi_p1_rddata[14] <= main_a7ddrphy_bitslip142[2];
    main_a7ddrphy_dfi_p1_rddata[30] <= main_a7ddrphy_bitslip142[3];
    main_a7ddrphy_dfi_p1_rddata[15] <= main_a7ddrphy_bitslip152[2];
    main_a7ddrphy_dfi_p1_rddata[31] <= main_a7ddrphy_bitslip152[3];
end
always @(*) begin
    main_a7ddrphy_dfi_p2_rddata <= 32'd0;
    main_a7ddrphy_dfi_p2_rddata[0] <= main_a7ddrphy_bitslip04[4];
    main_a7ddrphy_dfi_p2_rddata[16] <= main_a7ddrphy_bitslip04[5];
    main_a7ddrphy_dfi_p2_rddata[1] <= main_a7ddrphy_bitslip14[4];
    main_a7ddrphy_dfi_p2_rddata[17] <= main_a7ddrphy_bitslip14[5];
    main_a7ddrphy_dfi_p2_rddata[2] <= main_a7ddrphy_bitslip22[4];
    main_a7ddrphy_dfi_p2_rddata[18] <= main_a7ddrphy_bitslip22[5];
    main_a7ddrphy_dfi_p2_rddata[3] <= main_a7ddrphy_bitslip32[4];
    main_a7ddrphy_dfi_p2_rddata[19] <= main_a7ddrphy_bitslip32[5];
    main_a7ddrphy_dfi_p2_rddata[4] <= main_a7ddrphy_bitslip42[4];
    main_a7ddrphy_dfi_p2_rddata[20] <= main_a7ddrphy_bitslip42[5];
    main_a7ddrphy_dfi_p2_rddata[5] <= main_a7ddrphy_bitslip52[4];
    main_a7ddrphy_dfi_p2_rddata[21] <= main_a7ddrphy_bitslip52[5];
    main_a7ddrphy_dfi_p2_rddata[6] <= main_a7ddrphy_bitslip62[4];
    main_a7ddrphy_dfi_p2_rddata[22] <= main_a7ddrphy_bitslip62[5];
    main_a7ddrphy_dfi_p2_rddata[7] <= main_a7ddrphy_bitslip72[4];
    main_a7ddrphy_dfi_p2_rddata[23] <= main_a7ddrphy_bitslip72[5];
    main_a7ddrphy_dfi_p2_rddata[8] <= main_a7ddrphy_bitslip82[4];
    main_a7ddrphy_dfi_p2_rddata[24] <= main_a7ddrphy_bitslip82[5];
    main_a7ddrphy_dfi_p2_rddata[9] <= main_a7ddrphy_bitslip92[4];
    main_a7ddrphy_dfi_p2_rddata[25] <= main_a7ddrphy_bitslip92[5];
    main_a7ddrphy_dfi_p2_rddata[10] <= main_a7ddrphy_bitslip102[4];
    main_a7ddrphy_dfi_p2_rddata[26] <= main_a7ddrphy_bitslip102[5];
    main_a7ddrphy_dfi_p2_rddata[11] <= main_a7ddrphy_bitslip112[4];
    main_a7ddrphy_dfi_p2_rddata[27] <= main_a7ddrphy_bitslip112[5];
    main_a7ddrphy_dfi_p2_rddata[12] <= main_a7ddrphy_bitslip122[4];
    main_a7ddrphy_dfi_p2_rddata[28] <= main_a7ddrphy_bitslip122[5];
    main_a7ddrphy_dfi_p2_rddata[13] <= main_a7ddrphy_bitslip132[4];
    main_a7ddrphy_dfi_p2_rddata[29] <= main_a7ddrphy_bitslip132[5];
    main_a7ddrphy_dfi_p2_rddata[14] <= main_a7ddrphy_bitslip142[4];
    main_a7ddrphy_dfi_p2_rddata[30] <= main_a7ddrphy_bitslip142[5];
    main_a7ddrphy_dfi_p2_rddata[15] <= main_a7ddrphy_bitslip152[4];
    main_a7ddrphy_dfi_p2_rddata[31] <= main_a7ddrphy_bitslip152[5];
end
always @(*) begin
    main_a7ddrphy_dfi_p3_rddata <= 32'd0;
    main_a7ddrphy_dfi_p3_rddata[0] <= main_a7ddrphy_bitslip04[6];
    main_a7ddrphy_dfi_p3_rddata[16] <= main_a7ddrphy_bitslip04[7];
    main_a7ddrphy_dfi_p3_rddata[1] <= main_a7ddrphy_bitslip14[6];
    main_a7ddrphy_dfi_p3_rddata[17] <= main_a7ddrphy_bitslip14[7];
    main_a7ddrphy_dfi_p3_rddata[2] <= main_a7ddrphy_bitslip22[6];
    main_a7ddrphy_dfi_p3_rddata[18] <= main_a7ddrphy_bitslip22[7];
    main_a7ddrphy_dfi_p3_rddata[3] <= main_a7ddrphy_bitslip32[6];
    main_a7ddrphy_dfi_p3_rddata[19] <= main_a7ddrphy_bitslip32[7];
    main_a7ddrphy_dfi_p3_rddata[4] <= main_a7ddrphy_bitslip42[6];
    main_a7ddrphy_dfi_p3_rddata[20] <= main_a7ddrphy_bitslip42[7];
    main_a7ddrphy_dfi_p3_rddata[5] <= main_a7ddrphy_bitslip52[6];
    main_a7ddrphy_dfi_p3_rddata[21] <= main_a7ddrphy_bitslip52[7];
    main_a7ddrphy_dfi_p3_rddata[6] <= main_a7ddrphy_bitslip62[6];
    main_a7ddrphy_dfi_p3_rddata[22] <= main_a7ddrphy_bitslip62[7];
    main_a7ddrphy_dfi_p3_rddata[7] <= main_a7ddrphy_bitslip72[6];
    main_a7ddrphy_dfi_p3_rddata[23] <= main_a7ddrphy_bitslip72[7];
    main_a7ddrphy_dfi_p3_rddata[8] <= main_a7ddrphy_bitslip82[6];
    main_a7ddrphy_dfi_p3_rddata[24] <= main_a7ddrphy_bitslip82[7];
    main_a7ddrphy_dfi_p3_rddata[9] <= main_a7ddrphy_bitslip92[6];
    main_a7ddrphy_dfi_p3_rddata[25] <= main_a7ddrphy_bitslip92[7];
    main_a7ddrphy_dfi_p3_rddata[10] <= main_a7ddrphy_bitslip102[6];
    main_a7ddrphy_dfi_p3_rddata[26] <= main_a7ddrphy_bitslip102[7];
    main_a7ddrphy_dfi_p3_rddata[11] <= main_a7ddrphy_bitslip112[6];
    main_a7ddrphy_dfi_p3_rddata[27] <= main_a7ddrphy_bitslip112[7];
    main_a7ddrphy_dfi_p3_rddata[12] <= main_a7ddrphy_bitslip122[6];
    main_a7ddrphy_dfi_p3_rddata[28] <= main_a7ddrphy_bitslip122[7];
    main_a7ddrphy_dfi_p3_rddata[13] <= main_a7ddrphy_bitslip132[6];
    main_a7ddrphy_dfi_p3_rddata[29] <= main_a7ddrphy_bitslip132[7];
    main_a7ddrphy_dfi_p3_rddata[14] <= main_a7ddrphy_bitslip142[6];
    main_a7ddrphy_dfi_p3_rddata[30] <= main_a7ddrphy_bitslip142[7];
    main_a7ddrphy_dfi_p3_rddata[15] <= main_a7ddrphy_bitslip152[6];
    main_a7ddrphy_dfi_p3_rddata[31] <= main_a7ddrphy_bitslip152[7];
end
assign main_a7ddrphy_dfi_p0_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p1_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p2_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p3_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dq_oe = main_a7ddrphy_wrdata_en_tappeddelayline1;
always @(*) begin
    main_a7ddrphy_dqs_oe <= 1'd0;
    if (main_a7ddrphy_wlevel_en_storage) begin
        main_a7ddrphy_dqs_oe <= 1'd1;
    end else begin
        main_a7ddrphy_dqs_oe <= main_a7ddrphy_dq_oe;
    end
end
assign main_a7ddrphy_dqs_preamble = (main_a7ddrphy_wrdata_en_tappeddelayline0 & (~main_a7ddrphy_wrdata_en_tappeddelayline1));
assign main_a7ddrphy_dqs_postamble = (main_a7ddrphy_wrdata_en_tappeddelayline2 & (~main_a7ddrphy_wrdata_en_tappeddelayline1));
always @(*) begin
    main_a7ddrphy_dqspattern_o0 <= 8'd0;
    main_a7ddrphy_dqspattern_o0 <= 7'd85;
    if (main_a7ddrphy_dqspattern0) begin
        main_a7ddrphy_dqspattern_o0 <= 5'd21;
    end
    if (main_a7ddrphy_dqspattern1) begin
        main_a7ddrphy_dqspattern_o0 <= 7'd84;
    end
    if (main_a7ddrphy_wlevel_en_storage) begin
        main_a7ddrphy_dqspattern_o0 <= 1'd0;
        if (main_a7ddrphy_wlevel_strobe_re) begin
            main_a7ddrphy_dqspattern_o0 <= 1'd1;
        end
    end
end
always @(*) begin
    main_a7ddrphy_bitslip00 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value0)
        1'd0: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip10 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value0)
        1'd0: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip01 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value1)
        1'd0: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip11 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value1)
        1'd0: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip02 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value2)
        1'd0: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip04 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value3)
        1'd0: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip12 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value2)
        1'd0: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip14 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value3)
        1'd0: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip20 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value0)
        1'd0: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip22 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value1)
        1'd0: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip30 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value0)
        1'd0: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip32 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value1)
        1'd0: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip40 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value0)
        1'd0: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip42 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value1)
        1'd0: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip50 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value0)
        1'd0: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip52 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value1)
        1'd0: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip60 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value0)
        1'd0: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip62 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value1)
        1'd0: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip70 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value0)
        1'd0: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip72 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value1)
        1'd0: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip80 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value0)
        1'd0: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip82 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value1)
        1'd0: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip90 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value0)
        1'd0: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip92 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value1)
        1'd0: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip100 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value0)
        1'd0: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip102 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value1)
        1'd0: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip110 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value0)
        1'd0: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip112 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value1)
        1'd0: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip120 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value0)
        1'd0: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip122 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value1)
        1'd0: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip130 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value0)
        1'd0: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip132 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value1)
        1'd0: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip140 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value0)
        1'd0: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip142 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value1)
        1'd0: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip150 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value0)
        1'd0: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip152 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value1)
        1'd0: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[15:8];
        end
    endcase
end
assign main_a7ddrphy_dfi_p0_address = main_master_p0_address;
assign main_a7ddrphy_dfi_p0_bank = main_master_p0_bank;
assign main_a7ddrphy_dfi_p0_cas_n = main_master_p0_cas_n;
assign main_a7ddrphy_dfi_p0_cs_n = main_master_p0_cs_n;
assign main_a7ddrphy_dfi_p0_ras_n = main_master_p0_ras_n;
assign main_a7ddrphy_dfi_p0_we_n = main_master_p0_we_n;
assign main_a7ddrphy_dfi_p0_cke = main_master_p0_cke;
assign main_a7ddrphy_dfi_p0_odt = main_master_p0_odt;
assign main_a7ddrphy_dfi_p0_reset_n = main_master_p0_reset_n;
assign main_a7ddrphy_dfi_p0_act_n = main_master_p0_act_n;
assign main_a7ddrphy_dfi_p0_wrdata = main_master_p0_wrdata;
assign main_a7ddrphy_dfi_p0_wrdata_en = main_master_p0_wrdata_en;
assign main_a7ddrphy_dfi_p0_wrdata_mask = main_master_p0_wrdata_mask;
assign main_a7ddrphy_dfi_p0_rddata_en = main_master_p0_rddata_en;
assign main_master_p0_rddata = main_a7ddrphy_dfi_p0_rddata;
assign main_master_p0_rddata_valid = main_a7ddrphy_dfi_p0_rddata_valid;
assign main_a7ddrphy_dfi_p1_address = main_master_p1_address;
assign main_a7ddrphy_dfi_p1_bank = main_master_p1_bank;
assign main_a7ddrphy_dfi_p1_cas_n = main_master_p1_cas_n;
assign main_a7ddrphy_dfi_p1_cs_n = main_master_p1_cs_n;
assign main_a7ddrphy_dfi_p1_ras_n = main_master_p1_ras_n;
assign main_a7ddrphy_dfi_p1_we_n = main_master_p1_we_n;
assign main_a7ddrphy_dfi_p1_cke = main_master_p1_cke;
assign main_a7ddrphy_dfi_p1_odt = main_master_p1_odt;
assign main_a7ddrphy_dfi_p1_reset_n = main_master_p1_reset_n;
assign main_a7ddrphy_dfi_p1_act_n = main_master_p1_act_n;
assign main_a7ddrphy_dfi_p1_wrdata = main_master_p1_wrdata;
assign main_a7ddrphy_dfi_p1_wrdata_en = main_master_p1_wrdata_en;
assign main_a7ddrphy_dfi_p1_wrdata_mask = main_master_p1_wrdata_mask;
assign main_a7ddrphy_dfi_p1_rddata_en = main_master_p1_rddata_en;
assign main_master_p1_rddata = main_a7ddrphy_dfi_p1_rddata;
assign main_master_p1_rddata_valid = main_a7ddrphy_dfi_p1_rddata_valid;
assign main_a7ddrphy_dfi_p2_address = main_master_p2_address;
assign main_a7ddrphy_dfi_p2_bank = main_master_p2_bank;
assign main_a7ddrphy_dfi_p2_cas_n = main_master_p2_cas_n;
assign main_a7ddrphy_dfi_p2_cs_n = main_master_p2_cs_n;
assign main_a7ddrphy_dfi_p2_ras_n = main_master_p2_ras_n;
assign main_a7ddrphy_dfi_p2_we_n = main_master_p2_we_n;
assign main_a7ddrphy_dfi_p2_cke = main_master_p2_cke;
assign main_a7ddrphy_dfi_p2_odt = main_master_p2_odt;
assign main_a7ddrphy_dfi_p2_reset_n = main_master_p2_reset_n;
assign main_a7ddrphy_dfi_p2_act_n = main_master_p2_act_n;
assign main_a7ddrphy_dfi_p2_wrdata = main_master_p2_wrdata;
assign main_a7ddrphy_dfi_p2_wrdata_en = main_master_p2_wrdata_en;
assign main_a7ddrphy_dfi_p2_wrdata_mask = main_master_p2_wrdata_mask;
assign main_a7ddrphy_dfi_p2_rddata_en = main_master_p2_rddata_en;
assign main_master_p2_rddata = main_a7ddrphy_dfi_p2_rddata;
assign main_master_p2_rddata_valid = main_a7ddrphy_dfi_p2_rddata_valid;
assign main_a7ddrphy_dfi_p3_address = main_master_p3_address;
assign main_a7ddrphy_dfi_p3_bank = main_master_p3_bank;
assign main_a7ddrphy_dfi_p3_cas_n = main_master_p3_cas_n;
assign main_a7ddrphy_dfi_p3_cs_n = main_master_p3_cs_n;
assign main_a7ddrphy_dfi_p3_ras_n = main_master_p3_ras_n;
assign main_a7ddrphy_dfi_p3_we_n = main_master_p3_we_n;
assign main_a7ddrphy_dfi_p3_cke = main_master_p3_cke;
assign main_a7ddrphy_dfi_p3_odt = main_master_p3_odt;
assign main_a7ddrphy_dfi_p3_reset_n = main_master_p3_reset_n;
assign main_a7ddrphy_dfi_p3_act_n = main_master_p3_act_n;
assign main_a7ddrphy_dfi_p3_wrdata = main_master_p3_wrdata;
assign main_a7ddrphy_dfi_p3_wrdata_en = main_master_p3_wrdata_en;
assign main_a7ddrphy_dfi_p3_wrdata_mask = main_master_p3_wrdata_mask;
assign main_a7ddrphy_dfi_p3_rddata_en = main_master_p3_rddata_en;
assign main_master_p3_rddata = main_a7ddrphy_dfi_p3_rddata;
assign main_master_p3_rddata_valid = main_a7ddrphy_dfi_p3_rddata_valid;
assign main_slave_p0_address = main_dfi_p0_address;
assign main_slave_p0_bank = main_dfi_p0_bank;
assign main_slave_p0_cas_n = main_dfi_p0_cas_n;
assign main_slave_p0_cs_n = main_dfi_p0_cs_n;
assign main_slave_p0_ras_n = main_dfi_p0_ras_n;
assign main_slave_p0_we_n = main_dfi_p0_we_n;
assign main_slave_p0_cke = main_dfi_p0_cke;
assign main_slave_p0_odt = main_dfi_p0_odt;
assign main_slave_p0_reset_n = main_dfi_p0_reset_n;
assign main_slave_p0_act_n = main_dfi_p0_act_n;
assign main_slave_p0_wrdata = main_dfi_p0_wrdata;
assign main_slave_p0_wrdata_en = main_dfi_p0_wrdata_en;
assign main_slave_p0_wrdata_mask = main_dfi_p0_wrdata_mask;
assign main_slave_p0_rddata_en = main_dfi_p0_rddata_en;
assign main_dfi_p0_rddata = main_slave_p0_rddata;
assign main_dfi_p0_rddata_valid = main_slave_p0_rddata_valid;
assign main_slave_p1_address = main_dfi_p1_address;
assign main_slave_p1_bank = main_dfi_p1_bank;
assign main_slave_p1_cas_n = main_dfi_p1_cas_n;
assign main_slave_p1_cs_n = main_dfi_p1_cs_n;
assign main_slave_p1_ras_n = main_dfi_p1_ras_n;
assign main_slave_p1_we_n = main_dfi_p1_we_n;
assign main_slave_p1_cke = main_dfi_p1_cke;
assign main_slave_p1_odt = main_dfi_p1_odt;
assign main_slave_p1_reset_n = main_dfi_p1_reset_n;
assign main_slave_p1_act_n = main_dfi_p1_act_n;
assign main_slave_p1_wrdata = main_dfi_p1_wrdata;
assign main_slave_p1_wrdata_en = main_dfi_p1_wrdata_en;
assign main_slave_p1_wrdata_mask = main_dfi_p1_wrdata_mask;
assign main_slave_p1_rddata_en = main_dfi_p1_rddata_en;
assign main_dfi_p1_rddata = main_slave_p1_rddata;
assign main_dfi_p1_rddata_valid = main_slave_p1_rddata_valid;
assign main_slave_p2_address = main_dfi_p2_address;
assign main_slave_p2_bank = main_dfi_p2_bank;
assign main_slave_p2_cas_n = main_dfi_p2_cas_n;
assign main_slave_p2_cs_n = main_dfi_p2_cs_n;
assign main_slave_p2_ras_n = main_dfi_p2_ras_n;
assign main_slave_p2_we_n = main_dfi_p2_we_n;
assign main_slave_p2_cke = main_dfi_p2_cke;
assign main_slave_p2_odt = main_dfi_p2_odt;
assign main_slave_p2_reset_n = main_dfi_p2_reset_n;
assign main_slave_p2_act_n = main_dfi_p2_act_n;
assign main_slave_p2_wrdata = main_dfi_p2_wrdata;
assign main_slave_p2_wrdata_en = main_dfi_p2_wrdata_en;
assign main_slave_p2_wrdata_mask = main_dfi_p2_wrdata_mask;
assign main_slave_p2_rddata_en = main_dfi_p2_rddata_en;
assign main_dfi_p2_rddata = main_slave_p2_rddata;
assign main_dfi_p2_rddata_valid = main_slave_p2_rddata_valid;
assign main_slave_p3_address = main_dfi_p3_address;
assign main_slave_p3_bank = main_dfi_p3_bank;
assign main_slave_p3_cas_n = main_dfi_p3_cas_n;
assign main_slave_p3_cs_n = main_dfi_p3_cs_n;
assign main_slave_p3_ras_n = main_dfi_p3_ras_n;
assign main_slave_p3_we_n = main_dfi_p3_we_n;
assign main_slave_p3_cke = main_dfi_p3_cke;
assign main_slave_p3_odt = main_dfi_p3_odt;
assign main_slave_p3_reset_n = main_dfi_p3_reset_n;
assign main_slave_p3_act_n = main_dfi_p3_act_n;
assign main_slave_p3_wrdata = main_dfi_p3_wrdata;
assign main_slave_p3_wrdata_en = main_dfi_p3_wrdata_en;
assign main_slave_p3_wrdata_mask = main_dfi_p3_wrdata_mask;
assign main_slave_p3_rddata_en = main_dfi_p3_rddata_en;
assign main_dfi_p3_rddata = main_slave_p3_rddata;
assign main_dfi_p3_rddata_valid = main_slave_p3_rddata_valid;
always @(*) begin
    main_csr_dfi_p0_rddata <= 32'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p0_rddata <= main_master_p0_rddata;
    end
end
always @(*) begin
    main_csr_dfi_p0_rddata_valid <= 1'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p0_rddata_valid <= main_master_p0_rddata_valid;
    end
end
always @(*) begin
    main_csr_dfi_p1_rddata <= 32'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p1_rddata <= main_master_p1_rddata;
    end
end
always @(*) begin
    main_csr_dfi_p1_rddata_valid <= 1'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p1_rddata_valid <= main_master_p1_rddata_valid;
    end
end
always @(*) begin
    main_csr_dfi_p2_rddata <= 32'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p2_rddata <= main_master_p2_rddata;
    end
end
always @(*) begin
    main_csr_dfi_p2_rddata_valid <= 1'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p2_rddata_valid <= main_master_p2_rddata_valid;
    end
end
always @(*) begin
    main_csr_dfi_p3_rddata <= 32'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p3_rddata <= main_master_p3_rddata;
    end
end
always @(*) begin
    main_csr_dfi_p3_rddata_valid <= 1'd0;
    if (main_sel) begin
    end else begin
        main_csr_dfi_p3_rddata_valid <= main_master_p3_rddata_valid;
    end
end
always @(*) begin
    main_ext_dfi_p0_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p0_rddata <= main_master_p0_rddata;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p0_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p0_rddata_valid <= main_master_p0_rddata_valid;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p1_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p1_rddata <= main_master_p1_rddata;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p1_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p1_rddata_valid <= main_master_p1_rddata_valid;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p2_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p2_rddata <= main_master_p2_rddata;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p2_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p2_rddata_valid <= main_master_p2_rddata_valid;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p0_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p0_rddata <= main_master_p0_rddata;
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p0_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p0_rddata_valid <= main_master_p0_rddata_valid;
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p3_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p3_rddata <= main_master_p3_rddata;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_ext_dfi_p3_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_ext_dfi_p3_rddata_valid <= main_master_p3_rddata_valid;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p1_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p1_rddata <= main_master_p1_rddata;
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p1_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p1_rddata_valid <= main_master_p1_rddata_valid;
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p2_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p2_rddata <= main_master_p2_rddata;
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p2_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p2_rddata_valid <= main_master_p2_rddata_valid;
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p3_rddata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p3_rddata <= main_master_p3_rddata;
        end
    end else begin
    end
end
always @(*) begin
    main_slave_p3_rddata_valid <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
        end else begin
            main_slave_p3_rddata_valid <= main_master_p3_rddata_valid;
        end
    end else begin
    end
end
always @(*) begin
    main_master_p0_address <= 14'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_address <= main_ext_dfi_p0_address;
        end else begin
            main_master_p0_address <= main_slave_p0_address;
        end
    end else begin
        main_master_p0_address <= main_csr_dfi_p0_address;
    end
end
always @(*) begin
    main_master_p0_bank <= 3'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_bank <= main_ext_dfi_p0_bank;
        end else begin
            main_master_p0_bank <= main_slave_p0_bank;
        end
    end else begin
        main_master_p0_bank <= main_csr_dfi_p0_bank;
    end
end
always @(*) begin
    main_master_p0_cas_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_cas_n <= main_ext_dfi_p0_cas_n;
        end else begin
            main_master_p0_cas_n <= main_slave_p0_cas_n;
        end
    end else begin
        main_master_p0_cas_n <= main_csr_dfi_p0_cas_n;
    end
end
always @(*) begin
    main_master_p0_cs_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_cs_n <= main_ext_dfi_p0_cs_n;
        end else begin
            main_master_p0_cs_n <= main_slave_p0_cs_n;
            if (1'd0) begin
                main_master_p0_cs_n <= {2{main_slave_p0_cs_n}};
            end
        end
    end else begin
        main_master_p0_cs_n <= main_csr_dfi_p0_cs_n;
    end
end
always @(*) begin
    main_master_p0_ras_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_ras_n <= main_ext_dfi_p0_ras_n;
        end else begin
            main_master_p0_ras_n <= main_slave_p0_ras_n;
        end
    end else begin
        main_master_p0_ras_n <= main_csr_dfi_p0_ras_n;
    end
end
always @(*) begin
    main_master_p0_we_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_we_n <= main_ext_dfi_p0_we_n;
        end else begin
            main_master_p0_we_n <= main_slave_p0_we_n;
        end
    end else begin
        main_master_p0_we_n <= main_csr_dfi_p0_we_n;
    end
end
always @(*) begin
    main_master_p0_cke <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_cke <= main_ext_dfi_p0_cke;
        end else begin
            main_master_p0_cke <= main_slave_p0_cke;
        end
    end else begin
        main_master_p0_cke <= main_csr_dfi_p0_cke;
    end
end
always @(*) begin
    main_master_p0_odt <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_odt <= main_ext_dfi_p0_odt;
        end else begin
            main_master_p0_odt <= main_slave_p0_odt;
        end
    end else begin
        main_master_p0_odt <= main_csr_dfi_p0_odt;
    end
end
always @(*) begin
    main_master_p0_reset_n <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_reset_n <= main_ext_dfi_p0_reset_n;
        end else begin
            main_master_p0_reset_n <= main_slave_p0_reset_n;
        end
    end else begin
        main_master_p0_reset_n <= main_csr_dfi_p0_reset_n;
    end
end
always @(*) begin
    main_master_p0_act_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_act_n <= main_ext_dfi_p0_act_n;
        end else begin
            main_master_p0_act_n <= main_slave_p0_act_n;
        end
    end else begin
        main_master_p0_act_n <= main_csr_dfi_p0_act_n;
    end
end
always @(*) begin
    main_master_p0_wrdata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_wrdata <= main_ext_dfi_p0_wrdata;
        end else begin
            main_master_p0_wrdata <= main_slave_p0_wrdata;
        end
    end else begin
        main_master_p0_wrdata <= main_csr_dfi_p0_wrdata;
    end
end
always @(*) begin
    main_master_p0_wrdata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_wrdata_en <= main_ext_dfi_p0_wrdata_en;
        end else begin
            main_master_p0_wrdata_en <= main_slave_p0_wrdata_en;
        end
    end else begin
        main_master_p0_wrdata_en <= main_csr_dfi_p0_wrdata_en;
    end
end
always @(*) begin
    main_master_p0_wrdata_mask <= 4'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_wrdata_mask <= main_ext_dfi_p0_wrdata_mask;
        end else begin
            main_master_p0_wrdata_mask <= main_slave_p0_wrdata_mask;
        end
    end else begin
        main_master_p0_wrdata_mask <= main_csr_dfi_p0_wrdata_mask;
    end
end
always @(*) begin
    main_master_p0_rddata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p0_rddata_en <= main_ext_dfi_p0_rddata_en;
        end else begin
            main_master_p0_rddata_en <= main_slave_p0_rddata_en;
        end
    end else begin
        main_master_p0_rddata_en <= main_csr_dfi_p0_rddata_en;
    end
end
always @(*) begin
    main_master_p1_address <= 14'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_address <= main_ext_dfi_p1_address;
        end else begin
            main_master_p1_address <= main_slave_p1_address;
        end
    end else begin
        main_master_p1_address <= main_csr_dfi_p1_address;
    end
end
always @(*) begin
    main_master_p1_bank <= 3'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_bank <= main_ext_dfi_p1_bank;
        end else begin
            main_master_p1_bank <= main_slave_p1_bank;
        end
    end else begin
        main_master_p1_bank <= main_csr_dfi_p1_bank;
    end
end
always @(*) begin
    main_master_p1_cas_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_cas_n <= main_ext_dfi_p1_cas_n;
        end else begin
            main_master_p1_cas_n <= main_slave_p1_cas_n;
        end
    end else begin
        main_master_p1_cas_n <= main_csr_dfi_p1_cas_n;
    end
end
always @(*) begin
    main_master_p1_cs_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_cs_n <= main_ext_dfi_p1_cs_n;
        end else begin
            main_master_p1_cs_n <= main_slave_p1_cs_n;
            if (1'd0) begin
                main_master_p1_cs_n <= {2{main_slave_p1_cs_n}};
            end
        end
    end else begin
        main_master_p1_cs_n <= main_csr_dfi_p1_cs_n;
    end
end
always @(*) begin
    main_master_p1_ras_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_ras_n <= main_ext_dfi_p1_ras_n;
        end else begin
            main_master_p1_ras_n <= main_slave_p1_ras_n;
        end
    end else begin
        main_master_p1_ras_n <= main_csr_dfi_p1_ras_n;
    end
end
always @(*) begin
    main_master_p1_we_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_we_n <= main_ext_dfi_p1_we_n;
        end else begin
            main_master_p1_we_n <= main_slave_p1_we_n;
        end
    end else begin
        main_master_p1_we_n <= main_csr_dfi_p1_we_n;
    end
end
always @(*) begin
    main_master_p1_cke <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_cke <= main_ext_dfi_p1_cke;
        end else begin
            main_master_p1_cke <= main_slave_p1_cke;
        end
    end else begin
        main_master_p1_cke <= main_csr_dfi_p1_cke;
    end
end
always @(*) begin
    main_master_p1_odt <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_odt <= main_ext_dfi_p1_odt;
        end else begin
            main_master_p1_odt <= main_slave_p1_odt;
        end
    end else begin
        main_master_p1_odt <= main_csr_dfi_p1_odt;
    end
end
always @(*) begin
    main_master_p1_reset_n <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_reset_n <= main_ext_dfi_p1_reset_n;
        end else begin
            main_master_p1_reset_n <= main_slave_p1_reset_n;
        end
    end else begin
        main_master_p1_reset_n <= main_csr_dfi_p1_reset_n;
    end
end
always @(*) begin
    main_master_p1_act_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_act_n <= main_ext_dfi_p1_act_n;
        end else begin
            main_master_p1_act_n <= main_slave_p1_act_n;
        end
    end else begin
        main_master_p1_act_n <= main_csr_dfi_p1_act_n;
    end
end
always @(*) begin
    main_master_p1_wrdata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_wrdata <= main_ext_dfi_p1_wrdata;
        end else begin
            main_master_p1_wrdata <= main_slave_p1_wrdata;
        end
    end else begin
        main_master_p1_wrdata <= main_csr_dfi_p1_wrdata;
    end
end
always @(*) begin
    main_master_p1_wrdata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_wrdata_en <= main_ext_dfi_p1_wrdata_en;
        end else begin
            main_master_p1_wrdata_en <= main_slave_p1_wrdata_en;
        end
    end else begin
        main_master_p1_wrdata_en <= main_csr_dfi_p1_wrdata_en;
    end
end
always @(*) begin
    main_master_p1_wrdata_mask <= 4'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_wrdata_mask <= main_ext_dfi_p1_wrdata_mask;
        end else begin
            main_master_p1_wrdata_mask <= main_slave_p1_wrdata_mask;
        end
    end else begin
        main_master_p1_wrdata_mask <= main_csr_dfi_p1_wrdata_mask;
    end
end
always @(*) begin
    main_master_p1_rddata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p1_rddata_en <= main_ext_dfi_p1_rddata_en;
        end else begin
            main_master_p1_rddata_en <= main_slave_p1_rddata_en;
        end
    end else begin
        main_master_p1_rddata_en <= main_csr_dfi_p1_rddata_en;
    end
end
always @(*) begin
    main_master_p2_address <= 14'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_address <= main_ext_dfi_p2_address;
        end else begin
            main_master_p2_address <= main_slave_p2_address;
        end
    end else begin
        main_master_p2_address <= main_csr_dfi_p2_address;
    end
end
always @(*) begin
    main_master_p2_bank <= 3'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_bank <= main_ext_dfi_p2_bank;
        end else begin
            main_master_p2_bank <= main_slave_p2_bank;
        end
    end else begin
        main_master_p2_bank <= main_csr_dfi_p2_bank;
    end
end
always @(*) begin
    main_master_p2_cas_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_cas_n <= main_ext_dfi_p2_cas_n;
        end else begin
            main_master_p2_cas_n <= main_slave_p2_cas_n;
        end
    end else begin
        main_master_p2_cas_n <= main_csr_dfi_p2_cas_n;
    end
end
always @(*) begin
    main_master_p2_cs_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_cs_n <= main_ext_dfi_p2_cs_n;
        end else begin
            main_master_p2_cs_n <= main_slave_p2_cs_n;
            if (1'd0) begin
                main_master_p2_cs_n <= {2{main_slave_p2_cs_n}};
            end
        end
    end else begin
        main_master_p2_cs_n <= main_csr_dfi_p2_cs_n;
    end
end
always @(*) begin
    main_master_p2_ras_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_ras_n <= main_ext_dfi_p2_ras_n;
        end else begin
            main_master_p2_ras_n <= main_slave_p2_ras_n;
        end
    end else begin
        main_master_p2_ras_n <= main_csr_dfi_p2_ras_n;
    end
end
always @(*) begin
    main_master_p2_we_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_we_n <= main_ext_dfi_p2_we_n;
        end else begin
            main_master_p2_we_n <= main_slave_p2_we_n;
        end
    end else begin
        main_master_p2_we_n <= main_csr_dfi_p2_we_n;
    end
end
always @(*) begin
    main_master_p2_cke <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_cke <= main_ext_dfi_p2_cke;
        end else begin
            main_master_p2_cke <= main_slave_p2_cke;
        end
    end else begin
        main_master_p2_cke <= main_csr_dfi_p2_cke;
    end
end
always @(*) begin
    main_master_p2_odt <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_odt <= main_ext_dfi_p2_odt;
        end else begin
            main_master_p2_odt <= main_slave_p2_odt;
        end
    end else begin
        main_master_p2_odt <= main_csr_dfi_p2_odt;
    end
end
always @(*) begin
    main_master_p2_reset_n <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_reset_n <= main_ext_dfi_p2_reset_n;
        end else begin
            main_master_p2_reset_n <= main_slave_p2_reset_n;
        end
    end else begin
        main_master_p2_reset_n <= main_csr_dfi_p2_reset_n;
    end
end
always @(*) begin
    main_master_p2_act_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_act_n <= main_ext_dfi_p2_act_n;
        end else begin
            main_master_p2_act_n <= main_slave_p2_act_n;
        end
    end else begin
        main_master_p2_act_n <= main_csr_dfi_p2_act_n;
    end
end
always @(*) begin
    main_master_p2_wrdata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_wrdata <= main_ext_dfi_p2_wrdata;
        end else begin
            main_master_p2_wrdata <= main_slave_p2_wrdata;
        end
    end else begin
        main_master_p2_wrdata <= main_csr_dfi_p2_wrdata;
    end
end
always @(*) begin
    main_master_p2_wrdata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_wrdata_en <= main_ext_dfi_p2_wrdata_en;
        end else begin
            main_master_p2_wrdata_en <= main_slave_p2_wrdata_en;
        end
    end else begin
        main_master_p2_wrdata_en <= main_csr_dfi_p2_wrdata_en;
    end
end
always @(*) begin
    main_master_p2_wrdata_mask <= 4'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_wrdata_mask <= main_ext_dfi_p2_wrdata_mask;
        end else begin
            main_master_p2_wrdata_mask <= main_slave_p2_wrdata_mask;
        end
    end else begin
        main_master_p2_wrdata_mask <= main_csr_dfi_p2_wrdata_mask;
    end
end
always @(*) begin
    main_master_p2_rddata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p2_rddata_en <= main_ext_dfi_p2_rddata_en;
        end else begin
            main_master_p2_rddata_en <= main_slave_p2_rddata_en;
        end
    end else begin
        main_master_p2_rddata_en <= main_csr_dfi_p2_rddata_en;
    end
end
always @(*) begin
    main_master_p3_address <= 14'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_address <= main_ext_dfi_p3_address;
        end else begin
            main_master_p3_address <= main_slave_p3_address;
        end
    end else begin
        main_master_p3_address <= main_csr_dfi_p3_address;
    end
end
always @(*) begin
    main_master_p3_bank <= 3'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_bank <= main_ext_dfi_p3_bank;
        end else begin
            main_master_p3_bank <= main_slave_p3_bank;
        end
    end else begin
        main_master_p3_bank <= main_csr_dfi_p3_bank;
    end
end
always @(*) begin
    main_master_p3_cas_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_cas_n <= main_ext_dfi_p3_cas_n;
        end else begin
            main_master_p3_cas_n <= main_slave_p3_cas_n;
        end
    end else begin
        main_master_p3_cas_n <= main_csr_dfi_p3_cas_n;
    end
end
always @(*) begin
    main_master_p3_cs_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_cs_n <= main_ext_dfi_p3_cs_n;
        end else begin
            main_master_p3_cs_n <= main_slave_p3_cs_n;
            if (1'd0) begin
                main_master_p3_cs_n <= {2{main_slave_p3_cs_n}};
            end
        end
    end else begin
        main_master_p3_cs_n <= main_csr_dfi_p3_cs_n;
    end
end
always @(*) begin
    main_master_p3_ras_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_ras_n <= main_ext_dfi_p3_ras_n;
        end else begin
            main_master_p3_ras_n <= main_slave_p3_ras_n;
        end
    end else begin
        main_master_p3_ras_n <= main_csr_dfi_p3_ras_n;
    end
end
always @(*) begin
    main_master_p3_we_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_we_n <= main_ext_dfi_p3_we_n;
        end else begin
            main_master_p3_we_n <= main_slave_p3_we_n;
        end
    end else begin
        main_master_p3_we_n <= main_csr_dfi_p3_we_n;
    end
end
always @(*) begin
    main_master_p3_cke <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_cke <= main_ext_dfi_p3_cke;
        end else begin
            main_master_p3_cke <= main_slave_p3_cke;
        end
    end else begin
        main_master_p3_cke <= main_csr_dfi_p3_cke;
    end
end
always @(*) begin
    main_master_p3_odt <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_odt <= main_ext_dfi_p3_odt;
        end else begin
            main_master_p3_odt <= main_slave_p3_odt;
        end
    end else begin
        main_master_p3_odt <= main_csr_dfi_p3_odt;
    end
end
always @(*) begin
    main_master_p3_reset_n <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_reset_n <= main_ext_dfi_p3_reset_n;
        end else begin
            main_master_p3_reset_n <= main_slave_p3_reset_n;
        end
    end else begin
        main_master_p3_reset_n <= main_csr_dfi_p3_reset_n;
    end
end
always @(*) begin
    main_master_p3_act_n <= 1'd1;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_act_n <= main_ext_dfi_p3_act_n;
        end else begin
            main_master_p3_act_n <= main_slave_p3_act_n;
        end
    end else begin
        main_master_p3_act_n <= main_csr_dfi_p3_act_n;
    end
end
always @(*) begin
    main_master_p3_wrdata <= 32'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_wrdata <= main_ext_dfi_p3_wrdata;
        end else begin
            main_master_p3_wrdata <= main_slave_p3_wrdata;
        end
    end else begin
        main_master_p3_wrdata <= main_csr_dfi_p3_wrdata;
    end
end
always @(*) begin
    main_master_p3_wrdata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_wrdata_en <= main_ext_dfi_p3_wrdata_en;
        end else begin
            main_master_p3_wrdata_en <= main_slave_p3_wrdata_en;
        end
    end else begin
        main_master_p3_wrdata_en <= main_csr_dfi_p3_wrdata_en;
    end
end
always @(*) begin
    main_master_p3_wrdata_mask <= 4'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_wrdata_mask <= main_ext_dfi_p3_wrdata_mask;
        end else begin
            main_master_p3_wrdata_mask <= main_slave_p3_wrdata_mask;
        end
    end else begin
        main_master_p3_wrdata_mask <= main_csr_dfi_p3_wrdata_mask;
    end
end
always @(*) begin
    main_master_p3_rddata_en <= 1'd0;
    if (main_sel) begin
        if (main_ext_dfi_sel) begin
            main_master_p3_rddata_en <= main_ext_dfi_p3_rddata_en;
        end else begin
            main_master_p3_rddata_en <= main_slave_p3_rddata_en;
        end
    end else begin
        main_master_p3_rddata_en <= main_csr_dfi_p3_rddata_en;
    end
end
always @(*) begin
    main_csr_dfi_p0_cke <= 1'd0;
    main_csr_dfi_p0_cke <= main_cke;
end
always @(*) begin
    main_csr_dfi_p1_cke <= 1'd0;
    main_csr_dfi_p1_cke <= main_cke;
end
always @(*) begin
    main_csr_dfi_p2_cke <= 1'd0;
    main_csr_dfi_p2_cke <= main_cke;
end
always @(*) begin
    main_csr_dfi_p3_cke <= 1'd0;
    main_csr_dfi_p3_cke <= main_cke;
end
always @(*) begin
    main_csr_dfi_p0_odt <= 1'd0;
    main_csr_dfi_p0_odt <= main_odt;
end
always @(*) begin
    main_csr_dfi_p1_odt <= 1'd0;
    main_csr_dfi_p1_odt <= main_odt;
end
always @(*) begin
    main_csr_dfi_p2_odt <= 1'd0;
    main_csr_dfi_p2_odt <= main_odt;
end
always @(*) begin
    main_csr_dfi_p3_odt <= 1'd0;
    main_csr_dfi_p3_odt <= main_odt;
end
assign main_csr_dfi_p0_reset_n = main_reset_n;
assign main_csr_dfi_p1_reset_n = main_reset_n;
assign main_csr_dfi_p2_reset_n = main_reset_n;
assign main_csr_dfi_p3_reset_n = main_reset_n;
always @(*) begin
    main_csr_dfi_p0_we_n <= 1'd1;
    if (main_phaseinjector0_command_issue_re) begin
        main_csr_dfi_p0_we_n <= (~main_phaseinjector0_csrfield_we);
    end else begin
        main_csr_dfi_p0_we_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p0_cas_n <= 1'd1;
    if (main_phaseinjector0_command_issue_re) begin
        main_csr_dfi_p0_cas_n <= (~main_phaseinjector0_csrfield_cas);
    end else begin
        main_csr_dfi_p0_cas_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p0_cs_n <= 1'd1;
    if (main_phaseinjector0_command_issue_re) begin
        if (main_phaseinjector0_csrfield_cs_top) begin
            main_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_phaseinjector0_csrfield_cs_bottom) begin
                main_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_csr_dfi_p0_cs_n <= {1{(~main_phaseinjector0_csrfield_cs)}};
            end
        end
    end else begin
        main_csr_dfi_p0_cs_n <= {1{1'd1}};
    end
end
always @(*) begin
    main_csr_dfi_p0_ras_n <= 1'd1;
    if (main_phaseinjector0_command_issue_re) begin
        main_csr_dfi_p0_ras_n <= (~main_phaseinjector0_csrfield_ras);
    end else begin
        main_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_csr_dfi_p0_address = main_phaseinjector0_address_storage;
assign main_csr_dfi_p0_bank = main_phaseinjector0_baddress_storage;
assign main_csr_dfi_p0_wrdata_en = (main_phaseinjector0_command_issue_re & main_phaseinjector0_csrfield_wren);
assign main_csr_dfi_p0_rddata_en = (main_phaseinjector0_command_issue_re & main_phaseinjector0_csrfield_rden);
assign main_csr_dfi_p0_wrdata = main_phaseinjector0_wrdata_storage;
assign main_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_csr_dfi_p1_we_n <= 1'd1;
    if (main_phaseinjector1_command_issue_re) begin
        main_csr_dfi_p1_we_n <= (~main_phaseinjector1_csrfield_we);
    end else begin
        main_csr_dfi_p1_we_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p1_cas_n <= 1'd1;
    if (main_phaseinjector1_command_issue_re) begin
        main_csr_dfi_p1_cas_n <= (~main_phaseinjector1_csrfield_cas);
    end else begin
        main_csr_dfi_p1_cas_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p1_cs_n <= 1'd1;
    if (main_phaseinjector1_command_issue_re) begin
        if (main_phaseinjector1_csrfield_cs_top) begin
            main_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (main_phaseinjector1_csrfield_cs_bottom) begin
                main_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                main_csr_dfi_p1_cs_n <= {1{(~main_phaseinjector1_csrfield_cs)}};
            end
        end
    end else begin
        main_csr_dfi_p1_cs_n <= {1{1'd1}};
    end
end
always @(*) begin
    main_csr_dfi_p1_ras_n <= 1'd1;
    if (main_phaseinjector1_command_issue_re) begin
        main_csr_dfi_p1_ras_n <= (~main_phaseinjector1_csrfield_ras);
    end else begin
        main_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_csr_dfi_p1_address = main_phaseinjector1_address_storage;
assign main_csr_dfi_p1_bank = main_phaseinjector1_baddress_storage;
assign main_csr_dfi_p1_wrdata_en = (main_phaseinjector1_command_issue_re & main_phaseinjector1_csrfield_wren);
assign main_csr_dfi_p1_rddata_en = (main_phaseinjector1_command_issue_re & main_phaseinjector1_csrfield_rden);
assign main_csr_dfi_p1_wrdata = main_phaseinjector1_wrdata_storage;
assign main_csr_dfi_p1_wrdata_mask = 1'd0;
always @(*) begin
    main_csr_dfi_p2_we_n <= 1'd1;
    if (main_phaseinjector2_command_issue_re) begin
        main_csr_dfi_p2_we_n <= (~main_phaseinjector2_csrfield_we);
    end else begin
        main_csr_dfi_p2_we_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p2_cas_n <= 1'd1;
    if (main_phaseinjector2_command_issue_re) begin
        main_csr_dfi_p2_cas_n <= (~main_phaseinjector2_csrfield_cas);
    end else begin
        main_csr_dfi_p2_cas_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p2_cs_n <= 1'd1;
    if (main_phaseinjector2_command_issue_re) begin
        if (main_phaseinjector2_csrfield_cs_top) begin
            main_csr_dfi_p2_cs_n <= 2'd2;
        end else begin
            if (main_phaseinjector2_csrfield_cs_bottom) begin
                main_csr_dfi_p2_cs_n <= 1'd1;
            end else begin
                main_csr_dfi_p2_cs_n <= {1{(~main_phaseinjector2_csrfield_cs)}};
            end
        end
    end else begin
        main_csr_dfi_p2_cs_n <= {1{1'd1}};
    end
end
always @(*) begin
    main_csr_dfi_p2_ras_n <= 1'd1;
    if (main_phaseinjector2_command_issue_re) begin
        main_csr_dfi_p2_ras_n <= (~main_phaseinjector2_csrfield_ras);
    end else begin
        main_csr_dfi_p2_ras_n <= 1'd1;
    end
end
assign main_csr_dfi_p2_address = main_phaseinjector2_address_storage;
assign main_csr_dfi_p2_bank = main_phaseinjector2_baddress_storage;
assign main_csr_dfi_p2_wrdata_en = (main_phaseinjector2_command_issue_re & main_phaseinjector2_csrfield_wren);
assign main_csr_dfi_p2_rddata_en = (main_phaseinjector2_command_issue_re & main_phaseinjector2_csrfield_rden);
assign main_csr_dfi_p2_wrdata = main_phaseinjector2_wrdata_storage;
assign main_csr_dfi_p2_wrdata_mask = 1'd0;
always @(*) begin
    main_csr_dfi_p3_we_n <= 1'd1;
    if (main_phaseinjector3_command_issue_re) begin
        main_csr_dfi_p3_we_n <= (~main_phaseinjector3_csrfield_we);
    end else begin
        main_csr_dfi_p3_we_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p3_cas_n <= 1'd1;
    if (main_phaseinjector3_command_issue_re) begin
        main_csr_dfi_p3_cas_n <= (~main_phaseinjector3_csrfield_cas);
    end else begin
        main_csr_dfi_p3_cas_n <= 1'd1;
    end
end
always @(*) begin
    main_csr_dfi_p3_cs_n <= 1'd1;
    if (main_phaseinjector3_command_issue_re) begin
        if (main_phaseinjector3_csrfield_cs_top) begin
            main_csr_dfi_p3_cs_n <= 2'd2;
        end else begin
            if (main_phaseinjector3_csrfield_cs_bottom) begin
                main_csr_dfi_p3_cs_n <= 1'd1;
            end else begin
                main_csr_dfi_p3_cs_n <= {1{(~main_phaseinjector3_csrfield_cs)}};
            end
        end
    end else begin
        main_csr_dfi_p3_cs_n <= {1{1'd1}};
    end
end
always @(*) begin
    main_csr_dfi_p3_ras_n <= 1'd1;
    if (main_phaseinjector3_command_issue_re) begin
        main_csr_dfi_p3_ras_n <= (~main_phaseinjector3_csrfield_ras);
    end else begin
        main_csr_dfi_p3_ras_n <= 1'd1;
    end
end
assign main_csr_dfi_p3_address = main_phaseinjector3_address_storage;
assign main_csr_dfi_p3_bank = main_phaseinjector3_baddress_storage;
assign main_csr_dfi_p3_wrdata_en = (main_phaseinjector3_command_issue_re & main_phaseinjector3_csrfield_wren);
assign main_csr_dfi_p3_rddata_en = (main_phaseinjector3_command_issue_re & main_phaseinjector3_csrfield_rden);
assign main_csr_dfi_p3_wrdata = main_phaseinjector3_wrdata_storage;
assign main_csr_dfi_p3_wrdata_mask = 1'd0;
assign main_bankmachine0_req_valid = main_interface_bank0_valid;
assign main_interface_bank0_ready = main_bankmachine0_req_ready;
assign main_bankmachine0_req_we = main_interface_bank0_we;
assign main_bankmachine0_req_addr = main_interface_bank0_addr;
assign main_interface_bank0_lock = main_bankmachine0_req_lock;
assign main_interface_bank0_wdata_ready = main_bankmachine0_req_wdata_ready;
assign main_interface_bank0_rdata_valid = main_bankmachine0_req_rdata_valid;
assign main_bankmachine1_req_valid = main_interface_bank1_valid;
assign main_interface_bank1_ready = main_bankmachine1_req_ready;
assign main_bankmachine1_req_we = main_interface_bank1_we;
assign main_bankmachine1_req_addr = main_interface_bank1_addr;
assign main_interface_bank1_lock = main_bankmachine1_req_lock;
assign main_interface_bank1_wdata_ready = main_bankmachine1_req_wdata_ready;
assign main_interface_bank1_rdata_valid = main_bankmachine1_req_rdata_valid;
assign main_bankmachine2_req_valid = main_interface_bank2_valid;
assign main_interface_bank2_ready = main_bankmachine2_req_ready;
assign main_bankmachine2_req_we = main_interface_bank2_we;
assign main_bankmachine2_req_addr = main_interface_bank2_addr;
assign main_interface_bank2_lock = main_bankmachine2_req_lock;
assign main_interface_bank2_wdata_ready = main_bankmachine2_req_wdata_ready;
assign main_interface_bank2_rdata_valid = main_bankmachine2_req_rdata_valid;
assign main_bankmachine3_req_valid = main_interface_bank3_valid;
assign main_interface_bank3_ready = main_bankmachine3_req_ready;
assign main_bankmachine3_req_we = main_interface_bank3_we;
assign main_bankmachine3_req_addr = main_interface_bank3_addr;
assign main_interface_bank3_lock = main_bankmachine3_req_lock;
assign main_interface_bank3_wdata_ready = main_bankmachine3_req_wdata_ready;
assign main_interface_bank3_rdata_valid = main_bankmachine3_req_rdata_valid;
assign main_bankmachine4_req_valid = main_interface_bank4_valid;
assign main_interface_bank4_ready = main_bankmachine4_req_ready;
assign main_bankmachine4_req_we = main_interface_bank4_we;
assign main_bankmachine4_req_addr = main_interface_bank4_addr;
assign main_interface_bank4_lock = main_bankmachine4_req_lock;
assign main_interface_bank4_wdata_ready = main_bankmachine4_req_wdata_ready;
assign main_interface_bank4_rdata_valid = main_bankmachine4_req_rdata_valid;
assign main_bankmachine5_req_valid = main_interface_bank5_valid;
assign main_interface_bank5_ready = main_bankmachine5_req_ready;
assign main_bankmachine5_req_we = main_interface_bank5_we;
assign main_bankmachine5_req_addr = main_interface_bank5_addr;
assign main_interface_bank5_lock = main_bankmachine5_req_lock;
assign main_interface_bank5_wdata_ready = main_bankmachine5_req_wdata_ready;
assign main_interface_bank5_rdata_valid = main_bankmachine5_req_rdata_valid;
assign main_bankmachine6_req_valid = main_interface_bank6_valid;
assign main_interface_bank6_ready = main_bankmachine6_req_ready;
assign main_bankmachine6_req_we = main_interface_bank6_we;
assign main_bankmachine6_req_addr = main_interface_bank6_addr;
assign main_interface_bank6_lock = main_bankmachine6_req_lock;
assign main_interface_bank6_wdata_ready = main_bankmachine6_req_wdata_ready;
assign main_interface_bank6_rdata_valid = main_bankmachine6_req_rdata_valid;
assign main_bankmachine7_req_valid = main_interface_bank7_valid;
assign main_interface_bank7_ready = main_bankmachine7_req_ready;
assign main_bankmachine7_req_we = main_interface_bank7_we;
assign main_bankmachine7_req_addr = main_interface_bank7_addr;
assign main_interface_bank7_lock = main_bankmachine7_req_lock;
assign main_interface_bank7_wdata_ready = main_bankmachine7_req_wdata_ready;
assign main_interface_bank7_rdata_valid = main_bankmachine7_req_rdata_valid;
assign main_timer_wait = (~main_timer_done0);
assign main_postponer_req_i = main_timer_done0;
assign main_wants_refresh = main_postponer_req_o;
assign main_wants_zqcs = main_zqcs_timer_done0;
assign main_zqcs_timer_wait = (~main_zqcs_executer_done);
assign main_timer_done1 = (main_timer_count1 == 1'd0);
assign main_timer_done0 = main_timer_done1;
assign main_timer_count0 = main_timer_count1;
assign main_sequencer_start1 = (main_sequencer_start0 | (main_sequencer_count != 1'd0));
assign main_sequencer_done0 = (main_sequencer_done1 & (main_sequencer_count == 1'd0));
assign main_zqcs_timer_done1 = (main_zqcs_timer_count1 == 1'd0);
assign main_zqcs_timer_done0 = main_zqcs_timer_done1;
assign main_zqcs_timer_count0 = main_zqcs_timer_count1;
always @(*) begin
    builder_litedramcore_refresher_next_state <= 2'd0;
    builder_litedramcore_refresher_next_state <= builder_litedramcore_refresher_state;
    case (builder_litedramcore_refresher_state)
        1'd1: begin
            if (main_cmd_ready) begin
                builder_litedramcore_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (main_sequencer_done0) begin
                if (main_wants_zqcs) begin
                    builder_litedramcore_refresher_next_state <= 2'd3;
                end else begin
                    builder_litedramcore_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            if (main_zqcs_executer_done) begin
                builder_litedramcore_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_wants_refresh) begin
                    builder_litedramcore_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    main_sequencer_start0 <= 1'd0;
    case (builder_litedramcore_refresher_state)
        1'd1: begin
            if (main_cmd_ready) begin
                main_sequencer_start0 <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_cmd_valid <= 1'd0;
    case (builder_litedramcore_refresher_state)
        1'd1: begin
            main_cmd_valid <= 1'd1;
        end
        2'd2: begin
            main_cmd_valid <= 1'd1;
            if (main_sequencer_done0) begin
                if (main_wants_zqcs) begin
                end else begin
                    main_cmd_valid <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_cmd_valid <= 1'd1;
            if (main_zqcs_executer_done) begin
                main_cmd_valid <= 1'd0;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_zqcs_executer_start <= 1'd0;
    case (builder_litedramcore_refresher_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_sequencer_done0) begin
                if (main_wants_zqcs) begin
                    main_zqcs_executer_start <= 1'd1;
                end else begin
                end
            end
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_cmd_last <= 1'd0;
    case (builder_litedramcore_refresher_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_sequencer_done0) begin
                if (main_wants_zqcs) begin
                end else begin
                    main_cmd_last <= 1'd1;
                end
            end
        end
        2'd3: begin
            if (main_zqcs_executer_done) begin
                main_cmd_last <= 1'd1;
            end
        end
        default: begin
        end
    endcase
end
assign main_bankmachine0_sink_valid = main_bankmachine0_req_valid;
assign main_bankmachine0_req_ready = main_bankmachine0_sink_ready;
assign main_bankmachine0_sink_payload_we = main_bankmachine0_req_we;
assign main_bankmachine0_sink_payload_addr = main_bankmachine0_req_addr;
assign main_bankmachine0_sink_sink_valid = main_bankmachine0_source_valid;
assign main_bankmachine0_source_ready = main_bankmachine0_sink_sink_ready;
assign main_bankmachine0_sink_sink_first = main_bankmachine0_source_first;
assign main_bankmachine0_sink_sink_last = main_bankmachine0_source_last;
assign main_bankmachine0_sink_sink_payload_we = main_bankmachine0_source_payload_we;
assign main_bankmachine0_sink_sink_payload_addr = main_bankmachine0_source_payload_addr;
assign main_bankmachine0_source_source_ready = (main_bankmachine0_req_wdata_ready | main_bankmachine0_req_rdata_valid);
assign main_bankmachine0_req_lock = (main_bankmachine0_source_valid | main_bankmachine0_source_source_valid);
assign main_bankmachine0_row_hit = (main_bankmachine0_row == main_bankmachine0_source_source_payload_addr[20:7]);
assign main_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_bankmachine0_cmd_payload_a <= 14'd0;
    if (main_bankmachine0_row_col_n_addr_sel) begin
        main_bankmachine0_cmd_payload_a <= main_bankmachine0_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine0_cmd_payload_a <= ((main_bankmachine0_auto_precharge <<< 4'd10) | {main_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine0_twtpcon_valid = ((main_bankmachine0_cmd_valid & main_bankmachine0_cmd_ready) & main_bankmachine0_cmd_payload_is_write);
assign main_bankmachine0_trccon_valid = ((main_bankmachine0_cmd_valid & main_bankmachine0_cmd_ready) & main_bankmachine0_row_open);
assign main_bankmachine0_trascon_valid = ((main_bankmachine0_cmd_valid & main_bankmachine0_cmd_ready) & main_bankmachine0_row_open);
always @(*) begin
    main_bankmachine0_auto_precharge <= 1'd0;
    if ((main_bankmachine0_source_valid & main_bankmachine0_source_source_valid)) begin
        if ((main_bankmachine0_source_payload_addr[20:7] != main_bankmachine0_source_source_payload_addr[20:7])) begin
            main_bankmachine0_auto_precharge <= (main_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_bankmachine0_syncfifo0_din = {main_bankmachine0_fifo_in_last, main_bankmachine0_fifo_in_first, main_bankmachine0_fifo_in_payload_addr, main_bankmachine0_fifo_in_payload_we};
assign {main_bankmachine0_fifo_out_last, main_bankmachine0_fifo_out_first, main_bankmachine0_fifo_out_payload_addr, main_bankmachine0_fifo_out_payload_we} = main_bankmachine0_syncfifo0_dout;
assign {main_bankmachine0_fifo_out_last, main_bankmachine0_fifo_out_first, main_bankmachine0_fifo_out_payload_addr, main_bankmachine0_fifo_out_payload_we} = main_bankmachine0_syncfifo0_dout;
assign {main_bankmachine0_fifo_out_last, main_bankmachine0_fifo_out_first, main_bankmachine0_fifo_out_payload_addr, main_bankmachine0_fifo_out_payload_we} = main_bankmachine0_syncfifo0_dout;
assign {main_bankmachine0_fifo_out_last, main_bankmachine0_fifo_out_first, main_bankmachine0_fifo_out_payload_addr, main_bankmachine0_fifo_out_payload_we} = main_bankmachine0_syncfifo0_dout;
assign main_bankmachine0_sink_ready = main_bankmachine0_syncfifo0_writable;
assign main_bankmachine0_syncfifo0_we = main_bankmachine0_sink_valid;
assign main_bankmachine0_fifo_in_first = main_bankmachine0_sink_first;
assign main_bankmachine0_fifo_in_last = main_bankmachine0_sink_last;
assign main_bankmachine0_fifo_in_payload_we = main_bankmachine0_sink_payload_we;
assign main_bankmachine0_fifo_in_payload_addr = main_bankmachine0_sink_payload_addr;
assign main_bankmachine0_source_valid = main_bankmachine0_syncfifo0_readable;
assign main_bankmachine0_source_first = main_bankmachine0_fifo_out_first;
assign main_bankmachine0_source_last = main_bankmachine0_fifo_out_last;
assign main_bankmachine0_source_payload_we = main_bankmachine0_fifo_out_payload_we;
assign main_bankmachine0_source_payload_addr = main_bankmachine0_fifo_out_payload_addr;
assign main_bankmachine0_syncfifo0_re = main_bankmachine0_source_ready;
always @(*) begin
    main_bankmachine0_wrport_adr <= 4'd0;
    if (main_bankmachine0_replace) begin
        main_bankmachine0_wrport_adr <= (main_bankmachine0_produce - 1'd1);
    end else begin
        main_bankmachine0_wrport_adr <= main_bankmachine0_produce;
    end
end
assign main_bankmachine0_wrport_dat_w = main_bankmachine0_syncfifo0_din;
assign main_bankmachine0_wrport_we = (main_bankmachine0_syncfifo0_we & (main_bankmachine0_syncfifo0_writable | main_bankmachine0_replace));
assign main_bankmachine0_do_read = (main_bankmachine0_syncfifo0_readable & main_bankmachine0_syncfifo0_re);
assign main_bankmachine0_rdport_adr = main_bankmachine0_consume;
assign main_bankmachine0_syncfifo0_dout = main_bankmachine0_rdport_dat_r;
assign main_bankmachine0_syncfifo0_writable = (main_bankmachine0_level != 5'd16);
assign main_bankmachine0_syncfifo0_readable = (main_bankmachine0_level != 1'd0);
assign main_bankmachine0_pipe_valid_sink_ready = ((~main_bankmachine0_pipe_valid_source_valid) | main_bankmachine0_pipe_valid_source_ready);
assign main_bankmachine0_pipe_valid_sink_valid = main_bankmachine0_sink_sink_valid;
assign main_bankmachine0_sink_sink_ready = main_bankmachine0_pipe_valid_sink_ready;
assign main_bankmachine0_pipe_valid_sink_first = main_bankmachine0_sink_sink_first;
assign main_bankmachine0_pipe_valid_sink_last = main_bankmachine0_sink_sink_last;
assign main_bankmachine0_pipe_valid_sink_payload_we = main_bankmachine0_sink_sink_payload_we;
assign main_bankmachine0_pipe_valid_sink_payload_addr = main_bankmachine0_sink_sink_payload_addr;
assign main_bankmachine0_source_source_valid = main_bankmachine0_pipe_valid_source_valid;
assign main_bankmachine0_pipe_valid_source_ready = main_bankmachine0_source_source_ready;
assign main_bankmachine0_source_source_first = main_bankmachine0_pipe_valid_source_first;
assign main_bankmachine0_source_source_last = main_bankmachine0_pipe_valid_source_last;
assign main_bankmachine0_source_source_payload_we = main_bankmachine0_pipe_valid_source_payload_we;
assign main_bankmachine0_source_source_payload_addr = main_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine0_next_state <= 3'd0;
    builder_litedramcore_bankmachine0_next_state <= builder_litedramcore_bankmachine0_state;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((main_bankmachine0_twtpcon_ready & main_bankmachine0_trascon_ready)) begin
                if (main_bankmachine0_cmd_ready) begin
                    builder_litedramcore_bankmachine0_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine0_twtpcon_ready & main_bankmachine0_trascon_ready)) begin
                builder_litedramcore_bankmachine0_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine0_trccon_ready) begin
                if (main_bankmachine0_cmd_ready) begin
                    builder_litedramcore_bankmachine0_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine0_refresh_req)) begin
                builder_litedramcore_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine0_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
                builder_litedramcore_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            if ((main_bankmachine0_cmd_ready & main_bankmachine0_auto_precharge)) begin
                                builder_litedramcore_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            main_bankmachine0_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((main_bankmachine0_twtpcon_ready & main_bankmachine0_trascon_ready)) begin
                main_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine0_trccon_ready) begin
                main_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((main_bankmachine0_twtpcon_ready & main_bankmachine0_trascon_ready)) begin
                main_bankmachine0_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            if (main_bankmachine0_source_source_payload_we) begin
                                main_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((main_bankmachine0_twtpcon_ready & main_bankmachine0_trascon_ready)) begin
                main_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine0_trccon_ready) begin
                main_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine0_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            if (main_bankmachine0_source_source_payload_we) begin
                            end else begin
                                main_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            if (main_bankmachine0_source_source_payload_we) begin
                                main_bankmachine0_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            if (main_bankmachine0_source_source_payload_we) begin
                                main_bankmachine0_req_wdata_ready <= main_bankmachine0_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            if (main_bankmachine0_source_source_payload_we) begin
                            end else begin
                                main_bankmachine0_req_rdata_valid <= main_bankmachine0_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine0_twtpcon_ready) begin
                main_bankmachine0_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine0_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine0_trccon_ready) begin
                main_bankmachine0_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine0_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((main_bankmachine0_twtpcon_ready & main_bankmachine0_trascon_ready)) begin
                main_bankmachine0_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine0_trccon_ready) begin
                main_bankmachine0_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine0_refresh_req) begin
            end else begin
                if (main_bankmachine0_source_source_valid) begin
                    if (main_bankmachine0_row_opened) begin
                        if (main_bankmachine0_row_hit) begin
                            main_bankmachine0_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine0_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
            main_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine0_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine0_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine0_trccon_ready) begin
                main_bankmachine0_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
assign main_bankmachine1_sink_valid = main_bankmachine1_req_valid;
assign main_bankmachine1_req_ready = main_bankmachine1_sink_ready;
assign main_bankmachine1_sink_payload_we = main_bankmachine1_req_we;
assign main_bankmachine1_sink_payload_addr = main_bankmachine1_req_addr;
assign main_bankmachine1_sink_sink_valid = main_bankmachine1_source_valid;
assign main_bankmachine1_source_ready = main_bankmachine1_sink_sink_ready;
assign main_bankmachine1_sink_sink_first = main_bankmachine1_source_first;
assign main_bankmachine1_sink_sink_last = main_bankmachine1_source_last;
assign main_bankmachine1_sink_sink_payload_we = main_bankmachine1_source_payload_we;
assign main_bankmachine1_sink_sink_payload_addr = main_bankmachine1_source_payload_addr;
assign main_bankmachine1_source_source_ready = (main_bankmachine1_req_wdata_ready | main_bankmachine1_req_rdata_valid);
assign main_bankmachine1_req_lock = (main_bankmachine1_source_valid | main_bankmachine1_source_source_valid);
assign main_bankmachine1_row_hit = (main_bankmachine1_row == main_bankmachine1_source_source_payload_addr[20:7]);
assign main_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_bankmachine1_cmd_payload_a <= 14'd0;
    if (main_bankmachine1_row_col_n_addr_sel) begin
        main_bankmachine1_cmd_payload_a <= main_bankmachine1_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine1_cmd_payload_a <= ((main_bankmachine1_auto_precharge <<< 4'd10) | {main_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine1_twtpcon_valid = ((main_bankmachine1_cmd_valid & main_bankmachine1_cmd_ready) & main_bankmachine1_cmd_payload_is_write);
assign main_bankmachine1_trccon_valid = ((main_bankmachine1_cmd_valid & main_bankmachine1_cmd_ready) & main_bankmachine1_row_open);
assign main_bankmachine1_trascon_valid = ((main_bankmachine1_cmd_valid & main_bankmachine1_cmd_ready) & main_bankmachine1_row_open);
always @(*) begin
    main_bankmachine1_auto_precharge <= 1'd0;
    if ((main_bankmachine1_source_valid & main_bankmachine1_source_source_valid)) begin
        if ((main_bankmachine1_source_payload_addr[20:7] != main_bankmachine1_source_source_payload_addr[20:7])) begin
            main_bankmachine1_auto_precharge <= (main_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_bankmachine1_syncfifo1_din = {main_bankmachine1_fifo_in_last, main_bankmachine1_fifo_in_first, main_bankmachine1_fifo_in_payload_addr, main_bankmachine1_fifo_in_payload_we};
assign {main_bankmachine1_fifo_out_last, main_bankmachine1_fifo_out_first, main_bankmachine1_fifo_out_payload_addr, main_bankmachine1_fifo_out_payload_we} = main_bankmachine1_syncfifo1_dout;
assign {main_bankmachine1_fifo_out_last, main_bankmachine1_fifo_out_first, main_bankmachine1_fifo_out_payload_addr, main_bankmachine1_fifo_out_payload_we} = main_bankmachine1_syncfifo1_dout;
assign {main_bankmachine1_fifo_out_last, main_bankmachine1_fifo_out_first, main_bankmachine1_fifo_out_payload_addr, main_bankmachine1_fifo_out_payload_we} = main_bankmachine1_syncfifo1_dout;
assign {main_bankmachine1_fifo_out_last, main_bankmachine1_fifo_out_first, main_bankmachine1_fifo_out_payload_addr, main_bankmachine1_fifo_out_payload_we} = main_bankmachine1_syncfifo1_dout;
assign main_bankmachine1_sink_ready = main_bankmachine1_syncfifo1_writable;
assign main_bankmachine1_syncfifo1_we = main_bankmachine1_sink_valid;
assign main_bankmachine1_fifo_in_first = main_bankmachine1_sink_first;
assign main_bankmachine1_fifo_in_last = main_bankmachine1_sink_last;
assign main_bankmachine1_fifo_in_payload_we = main_bankmachine1_sink_payload_we;
assign main_bankmachine1_fifo_in_payload_addr = main_bankmachine1_sink_payload_addr;
assign main_bankmachine1_source_valid = main_bankmachine1_syncfifo1_readable;
assign main_bankmachine1_source_first = main_bankmachine1_fifo_out_first;
assign main_bankmachine1_source_last = main_bankmachine1_fifo_out_last;
assign main_bankmachine1_source_payload_we = main_bankmachine1_fifo_out_payload_we;
assign main_bankmachine1_source_payload_addr = main_bankmachine1_fifo_out_payload_addr;
assign main_bankmachine1_syncfifo1_re = main_bankmachine1_source_ready;
always @(*) begin
    main_bankmachine1_wrport_adr <= 4'd0;
    if (main_bankmachine1_replace) begin
        main_bankmachine1_wrport_adr <= (main_bankmachine1_produce - 1'd1);
    end else begin
        main_bankmachine1_wrport_adr <= main_bankmachine1_produce;
    end
end
assign main_bankmachine1_wrport_dat_w = main_bankmachine1_syncfifo1_din;
assign main_bankmachine1_wrport_we = (main_bankmachine1_syncfifo1_we & (main_bankmachine1_syncfifo1_writable | main_bankmachine1_replace));
assign main_bankmachine1_do_read = (main_bankmachine1_syncfifo1_readable & main_bankmachine1_syncfifo1_re);
assign main_bankmachine1_rdport_adr = main_bankmachine1_consume;
assign main_bankmachine1_syncfifo1_dout = main_bankmachine1_rdport_dat_r;
assign main_bankmachine1_syncfifo1_writable = (main_bankmachine1_level != 5'd16);
assign main_bankmachine1_syncfifo1_readable = (main_bankmachine1_level != 1'd0);
assign main_bankmachine1_pipe_valid_sink_ready = ((~main_bankmachine1_pipe_valid_source_valid) | main_bankmachine1_pipe_valid_source_ready);
assign main_bankmachine1_pipe_valid_sink_valid = main_bankmachine1_sink_sink_valid;
assign main_bankmachine1_sink_sink_ready = main_bankmachine1_pipe_valid_sink_ready;
assign main_bankmachine1_pipe_valid_sink_first = main_bankmachine1_sink_sink_first;
assign main_bankmachine1_pipe_valid_sink_last = main_bankmachine1_sink_sink_last;
assign main_bankmachine1_pipe_valid_sink_payload_we = main_bankmachine1_sink_sink_payload_we;
assign main_bankmachine1_pipe_valid_sink_payload_addr = main_bankmachine1_sink_sink_payload_addr;
assign main_bankmachine1_source_source_valid = main_bankmachine1_pipe_valid_source_valid;
assign main_bankmachine1_pipe_valid_source_ready = main_bankmachine1_source_source_ready;
assign main_bankmachine1_source_source_first = main_bankmachine1_pipe_valid_source_first;
assign main_bankmachine1_source_source_last = main_bankmachine1_pipe_valid_source_last;
assign main_bankmachine1_source_source_payload_we = main_bankmachine1_pipe_valid_source_payload_we;
assign main_bankmachine1_source_source_payload_addr = main_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine1_next_state <= 3'd0;
    builder_litedramcore_bankmachine1_next_state <= builder_litedramcore_bankmachine1_state;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((main_bankmachine1_twtpcon_ready & main_bankmachine1_trascon_ready)) begin
                if (main_bankmachine1_cmd_ready) begin
                    builder_litedramcore_bankmachine1_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine1_twtpcon_ready & main_bankmachine1_trascon_ready)) begin
                builder_litedramcore_bankmachine1_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine1_trccon_ready) begin
                if (main_bankmachine1_cmd_ready) begin
                    builder_litedramcore_bankmachine1_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine1_refresh_req)) begin
                builder_litedramcore_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine1_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
                builder_litedramcore_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            if ((main_bankmachine1_cmd_ready & main_bankmachine1_auto_precharge)) begin
                                builder_litedramcore_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            if (main_bankmachine1_source_source_payload_we) begin
                            end else begin
                                main_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            if (main_bankmachine1_source_source_payload_we) begin
                                main_bankmachine1_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            if (main_bankmachine1_source_source_payload_we) begin
                                main_bankmachine1_req_wdata_ready <= main_bankmachine1_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            if (main_bankmachine1_source_source_payload_we) begin
                            end else begin
                                main_bankmachine1_req_rdata_valid <= main_bankmachine1_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine1_twtpcon_ready) begin
                main_bankmachine1_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine1_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine1_trccon_ready) begin
                main_bankmachine1_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((main_bankmachine1_twtpcon_ready & main_bankmachine1_trascon_ready)) begin
                main_bankmachine1_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine1_trccon_ready) begin
                main_bankmachine1_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            main_bankmachine1_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
            main_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine1_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine1_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine1_trccon_ready) begin
                main_bankmachine1_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            main_bankmachine1_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((main_bankmachine1_twtpcon_ready & main_bankmachine1_trascon_ready)) begin
                main_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine1_trccon_ready) begin
                main_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((main_bankmachine1_twtpcon_ready & main_bankmachine1_trascon_ready)) begin
                main_bankmachine1_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine1_refresh_req) begin
            end else begin
                if (main_bankmachine1_source_source_valid) begin
                    if (main_bankmachine1_row_opened) begin
                        if (main_bankmachine1_row_hit) begin
                            if (main_bankmachine1_source_source_payload_we) begin
                                main_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((main_bankmachine1_twtpcon_ready & main_bankmachine1_trascon_ready)) begin
                main_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine1_trccon_ready) begin
                main_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine1_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
assign main_bankmachine2_sink_valid = main_bankmachine2_req_valid;
assign main_bankmachine2_req_ready = main_bankmachine2_sink_ready;
assign main_bankmachine2_sink_payload_we = main_bankmachine2_req_we;
assign main_bankmachine2_sink_payload_addr = main_bankmachine2_req_addr;
assign main_bankmachine2_sink_sink_valid = main_bankmachine2_source_valid;
assign main_bankmachine2_source_ready = main_bankmachine2_sink_sink_ready;
assign main_bankmachine2_sink_sink_first = main_bankmachine2_source_first;
assign main_bankmachine2_sink_sink_last = main_bankmachine2_source_last;
assign main_bankmachine2_sink_sink_payload_we = main_bankmachine2_source_payload_we;
assign main_bankmachine2_sink_sink_payload_addr = main_bankmachine2_source_payload_addr;
assign main_bankmachine2_source_source_ready = (main_bankmachine2_req_wdata_ready | main_bankmachine2_req_rdata_valid);
assign main_bankmachine2_req_lock = (main_bankmachine2_source_valid | main_bankmachine2_source_source_valid);
assign main_bankmachine2_row_hit = (main_bankmachine2_row == main_bankmachine2_source_source_payload_addr[20:7]);
assign main_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_bankmachine2_cmd_payload_a <= 14'd0;
    if (main_bankmachine2_row_col_n_addr_sel) begin
        main_bankmachine2_cmd_payload_a <= main_bankmachine2_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine2_cmd_payload_a <= ((main_bankmachine2_auto_precharge <<< 4'd10) | {main_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine2_twtpcon_valid = ((main_bankmachine2_cmd_valid & main_bankmachine2_cmd_ready) & main_bankmachine2_cmd_payload_is_write);
assign main_bankmachine2_trccon_valid = ((main_bankmachine2_cmd_valid & main_bankmachine2_cmd_ready) & main_bankmachine2_row_open);
assign main_bankmachine2_trascon_valid = ((main_bankmachine2_cmd_valid & main_bankmachine2_cmd_ready) & main_bankmachine2_row_open);
always @(*) begin
    main_bankmachine2_auto_precharge <= 1'd0;
    if ((main_bankmachine2_source_valid & main_bankmachine2_source_source_valid)) begin
        if ((main_bankmachine2_source_payload_addr[20:7] != main_bankmachine2_source_source_payload_addr[20:7])) begin
            main_bankmachine2_auto_precharge <= (main_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_bankmachine2_syncfifo2_din = {main_bankmachine2_fifo_in_last, main_bankmachine2_fifo_in_first, main_bankmachine2_fifo_in_payload_addr, main_bankmachine2_fifo_in_payload_we};
assign {main_bankmachine2_fifo_out_last, main_bankmachine2_fifo_out_first, main_bankmachine2_fifo_out_payload_addr, main_bankmachine2_fifo_out_payload_we} = main_bankmachine2_syncfifo2_dout;
assign {main_bankmachine2_fifo_out_last, main_bankmachine2_fifo_out_first, main_bankmachine2_fifo_out_payload_addr, main_bankmachine2_fifo_out_payload_we} = main_bankmachine2_syncfifo2_dout;
assign {main_bankmachine2_fifo_out_last, main_bankmachine2_fifo_out_first, main_bankmachine2_fifo_out_payload_addr, main_bankmachine2_fifo_out_payload_we} = main_bankmachine2_syncfifo2_dout;
assign {main_bankmachine2_fifo_out_last, main_bankmachine2_fifo_out_first, main_bankmachine2_fifo_out_payload_addr, main_bankmachine2_fifo_out_payload_we} = main_bankmachine2_syncfifo2_dout;
assign main_bankmachine2_sink_ready = main_bankmachine2_syncfifo2_writable;
assign main_bankmachine2_syncfifo2_we = main_bankmachine2_sink_valid;
assign main_bankmachine2_fifo_in_first = main_bankmachine2_sink_first;
assign main_bankmachine2_fifo_in_last = main_bankmachine2_sink_last;
assign main_bankmachine2_fifo_in_payload_we = main_bankmachine2_sink_payload_we;
assign main_bankmachine2_fifo_in_payload_addr = main_bankmachine2_sink_payload_addr;
assign main_bankmachine2_source_valid = main_bankmachine2_syncfifo2_readable;
assign main_bankmachine2_source_first = main_bankmachine2_fifo_out_first;
assign main_bankmachine2_source_last = main_bankmachine2_fifo_out_last;
assign main_bankmachine2_source_payload_we = main_bankmachine2_fifo_out_payload_we;
assign main_bankmachine2_source_payload_addr = main_bankmachine2_fifo_out_payload_addr;
assign main_bankmachine2_syncfifo2_re = main_bankmachine2_source_ready;
always @(*) begin
    main_bankmachine2_wrport_adr <= 4'd0;
    if (main_bankmachine2_replace) begin
        main_bankmachine2_wrport_adr <= (main_bankmachine2_produce - 1'd1);
    end else begin
        main_bankmachine2_wrport_adr <= main_bankmachine2_produce;
    end
end
assign main_bankmachine2_wrport_dat_w = main_bankmachine2_syncfifo2_din;
assign main_bankmachine2_wrport_we = (main_bankmachine2_syncfifo2_we & (main_bankmachine2_syncfifo2_writable | main_bankmachine2_replace));
assign main_bankmachine2_do_read = (main_bankmachine2_syncfifo2_readable & main_bankmachine2_syncfifo2_re);
assign main_bankmachine2_rdport_adr = main_bankmachine2_consume;
assign main_bankmachine2_syncfifo2_dout = main_bankmachine2_rdport_dat_r;
assign main_bankmachine2_syncfifo2_writable = (main_bankmachine2_level != 5'd16);
assign main_bankmachine2_syncfifo2_readable = (main_bankmachine2_level != 1'd0);
assign main_bankmachine2_pipe_valid_sink_ready = ((~main_bankmachine2_pipe_valid_source_valid) | main_bankmachine2_pipe_valid_source_ready);
assign main_bankmachine2_pipe_valid_sink_valid = main_bankmachine2_sink_sink_valid;
assign main_bankmachine2_sink_sink_ready = main_bankmachine2_pipe_valid_sink_ready;
assign main_bankmachine2_pipe_valid_sink_first = main_bankmachine2_sink_sink_first;
assign main_bankmachine2_pipe_valid_sink_last = main_bankmachine2_sink_sink_last;
assign main_bankmachine2_pipe_valid_sink_payload_we = main_bankmachine2_sink_sink_payload_we;
assign main_bankmachine2_pipe_valid_sink_payload_addr = main_bankmachine2_sink_sink_payload_addr;
assign main_bankmachine2_source_source_valid = main_bankmachine2_pipe_valid_source_valid;
assign main_bankmachine2_pipe_valid_source_ready = main_bankmachine2_source_source_ready;
assign main_bankmachine2_source_source_first = main_bankmachine2_pipe_valid_source_first;
assign main_bankmachine2_source_source_last = main_bankmachine2_pipe_valid_source_last;
assign main_bankmachine2_source_source_payload_we = main_bankmachine2_pipe_valid_source_payload_we;
assign main_bankmachine2_source_source_payload_addr = main_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine2_next_state <= 3'd0;
    builder_litedramcore_bankmachine2_next_state <= builder_litedramcore_bankmachine2_state;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((main_bankmachine2_twtpcon_ready & main_bankmachine2_trascon_ready)) begin
                if (main_bankmachine2_cmd_ready) begin
                    builder_litedramcore_bankmachine2_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine2_twtpcon_ready & main_bankmachine2_trascon_ready)) begin
                builder_litedramcore_bankmachine2_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine2_trccon_ready) begin
                if (main_bankmachine2_cmd_ready) begin
                    builder_litedramcore_bankmachine2_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine2_refresh_req)) begin
                builder_litedramcore_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine2_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
                builder_litedramcore_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            if ((main_bankmachine2_cmd_ready & main_bankmachine2_auto_precharge)) begin
                                builder_litedramcore_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine2_twtpcon_ready) begin
                main_bankmachine2_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine2_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine2_trccon_ready) begin
                main_bankmachine2_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((main_bankmachine2_twtpcon_ready & main_bankmachine2_trascon_ready)) begin
                main_bankmachine2_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine2_trccon_ready) begin
                main_bankmachine2_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            main_bankmachine2_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
            main_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine2_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine2_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine2_trccon_ready) begin
                main_bankmachine2_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            main_bankmachine2_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((main_bankmachine2_twtpcon_ready & main_bankmachine2_trascon_ready)) begin
                main_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine2_trccon_ready) begin
                main_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((main_bankmachine2_twtpcon_ready & main_bankmachine2_trascon_ready)) begin
                main_bankmachine2_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            if (main_bankmachine2_source_source_payload_we) begin
                                main_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((main_bankmachine2_twtpcon_ready & main_bankmachine2_trascon_ready)) begin
                main_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine2_trccon_ready) begin
                main_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine2_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            if (main_bankmachine2_source_source_payload_we) begin
                            end else begin
                                main_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            if (main_bankmachine2_source_source_payload_we) begin
                                main_bankmachine2_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            if (main_bankmachine2_source_source_payload_we) begin
                                main_bankmachine2_req_wdata_ready <= main_bankmachine2_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine2_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine2_refresh_req) begin
            end else begin
                if (main_bankmachine2_source_source_valid) begin
                    if (main_bankmachine2_row_opened) begin
                        if (main_bankmachine2_row_hit) begin
                            if (main_bankmachine2_source_source_payload_we) begin
                            end else begin
                                main_bankmachine2_req_rdata_valid <= main_bankmachine2_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign main_bankmachine3_sink_valid = main_bankmachine3_req_valid;
assign main_bankmachine3_req_ready = main_bankmachine3_sink_ready;
assign main_bankmachine3_sink_payload_we = main_bankmachine3_req_we;
assign main_bankmachine3_sink_payload_addr = main_bankmachine3_req_addr;
assign main_bankmachine3_sink_sink_valid = main_bankmachine3_source_valid;
assign main_bankmachine3_source_ready = main_bankmachine3_sink_sink_ready;
assign main_bankmachine3_sink_sink_first = main_bankmachine3_source_first;
assign main_bankmachine3_sink_sink_last = main_bankmachine3_source_last;
assign main_bankmachine3_sink_sink_payload_we = main_bankmachine3_source_payload_we;
assign main_bankmachine3_sink_sink_payload_addr = main_bankmachine3_source_payload_addr;
assign main_bankmachine3_source_source_ready = (main_bankmachine3_req_wdata_ready | main_bankmachine3_req_rdata_valid);
assign main_bankmachine3_req_lock = (main_bankmachine3_source_valid | main_bankmachine3_source_source_valid);
assign main_bankmachine3_row_hit = (main_bankmachine3_row == main_bankmachine3_source_source_payload_addr[20:7]);
assign main_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_bankmachine3_cmd_payload_a <= 14'd0;
    if (main_bankmachine3_row_col_n_addr_sel) begin
        main_bankmachine3_cmd_payload_a <= main_bankmachine3_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine3_cmd_payload_a <= ((main_bankmachine3_auto_precharge <<< 4'd10) | {main_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine3_twtpcon_valid = ((main_bankmachine3_cmd_valid & main_bankmachine3_cmd_ready) & main_bankmachine3_cmd_payload_is_write);
assign main_bankmachine3_trccon_valid = ((main_bankmachine3_cmd_valid & main_bankmachine3_cmd_ready) & main_bankmachine3_row_open);
assign main_bankmachine3_trascon_valid = ((main_bankmachine3_cmd_valid & main_bankmachine3_cmd_ready) & main_bankmachine3_row_open);
always @(*) begin
    main_bankmachine3_auto_precharge <= 1'd0;
    if ((main_bankmachine3_source_valid & main_bankmachine3_source_source_valid)) begin
        if ((main_bankmachine3_source_payload_addr[20:7] != main_bankmachine3_source_source_payload_addr[20:7])) begin
            main_bankmachine3_auto_precharge <= (main_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_bankmachine3_syncfifo3_din = {main_bankmachine3_fifo_in_last, main_bankmachine3_fifo_in_first, main_bankmachine3_fifo_in_payload_addr, main_bankmachine3_fifo_in_payload_we};
assign {main_bankmachine3_fifo_out_last, main_bankmachine3_fifo_out_first, main_bankmachine3_fifo_out_payload_addr, main_bankmachine3_fifo_out_payload_we} = main_bankmachine3_syncfifo3_dout;
assign {main_bankmachine3_fifo_out_last, main_bankmachine3_fifo_out_first, main_bankmachine3_fifo_out_payload_addr, main_bankmachine3_fifo_out_payload_we} = main_bankmachine3_syncfifo3_dout;
assign {main_bankmachine3_fifo_out_last, main_bankmachine3_fifo_out_first, main_bankmachine3_fifo_out_payload_addr, main_bankmachine3_fifo_out_payload_we} = main_bankmachine3_syncfifo3_dout;
assign {main_bankmachine3_fifo_out_last, main_bankmachine3_fifo_out_first, main_bankmachine3_fifo_out_payload_addr, main_bankmachine3_fifo_out_payload_we} = main_bankmachine3_syncfifo3_dout;
assign main_bankmachine3_sink_ready = main_bankmachine3_syncfifo3_writable;
assign main_bankmachine3_syncfifo3_we = main_bankmachine3_sink_valid;
assign main_bankmachine3_fifo_in_first = main_bankmachine3_sink_first;
assign main_bankmachine3_fifo_in_last = main_bankmachine3_sink_last;
assign main_bankmachine3_fifo_in_payload_we = main_bankmachine3_sink_payload_we;
assign main_bankmachine3_fifo_in_payload_addr = main_bankmachine3_sink_payload_addr;
assign main_bankmachine3_source_valid = main_bankmachine3_syncfifo3_readable;
assign main_bankmachine3_source_first = main_bankmachine3_fifo_out_first;
assign main_bankmachine3_source_last = main_bankmachine3_fifo_out_last;
assign main_bankmachine3_source_payload_we = main_bankmachine3_fifo_out_payload_we;
assign main_bankmachine3_source_payload_addr = main_bankmachine3_fifo_out_payload_addr;
assign main_bankmachine3_syncfifo3_re = main_bankmachine3_source_ready;
always @(*) begin
    main_bankmachine3_wrport_adr <= 4'd0;
    if (main_bankmachine3_replace) begin
        main_bankmachine3_wrport_adr <= (main_bankmachine3_produce - 1'd1);
    end else begin
        main_bankmachine3_wrport_adr <= main_bankmachine3_produce;
    end
end
assign main_bankmachine3_wrport_dat_w = main_bankmachine3_syncfifo3_din;
assign main_bankmachine3_wrport_we = (main_bankmachine3_syncfifo3_we & (main_bankmachine3_syncfifo3_writable | main_bankmachine3_replace));
assign main_bankmachine3_do_read = (main_bankmachine3_syncfifo3_readable & main_bankmachine3_syncfifo3_re);
assign main_bankmachine3_rdport_adr = main_bankmachine3_consume;
assign main_bankmachine3_syncfifo3_dout = main_bankmachine3_rdport_dat_r;
assign main_bankmachine3_syncfifo3_writable = (main_bankmachine3_level != 5'd16);
assign main_bankmachine3_syncfifo3_readable = (main_bankmachine3_level != 1'd0);
assign main_bankmachine3_pipe_valid_sink_ready = ((~main_bankmachine3_pipe_valid_source_valid) | main_bankmachine3_pipe_valid_source_ready);
assign main_bankmachine3_pipe_valid_sink_valid = main_bankmachine3_sink_sink_valid;
assign main_bankmachine3_sink_sink_ready = main_bankmachine3_pipe_valid_sink_ready;
assign main_bankmachine3_pipe_valid_sink_first = main_bankmachine3_sink_sink_first;
assign main_bankmachine3_pipe_valid_sink_last = main_bankmachine3_sink_sink_last;
assign main_bankmachine3_pipe_valid_sink_payload_we = main_bankmachine3_sink_sink_payload_we;
assign main_bankmachine3_pipe_valid_sink_payload_addr = main_bankmachine3_sink_sink_payload_addr;
assign main_bankmachine3_source_source_valid = main_bankmachine3_pipe_valid_source_valid;
assign main_bankmachine3_pipe_valid_source_ready = main_bankmachine3_source_source_ready;
assign main_bankmachine3_source_source_first = main_bankmachine3_pipe_valid_source_first;
assign main_bankmachine3_source_source_last = main_bankmachine3_pipe_valid_source_last;
assign main_bankmachine3_source_source_payload_we = main_bankmachine3_pipe_valid_source_payload_we;
assign main_bankmachine3_source_source_payload_addr = main_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine3_next_state <= 3'd0;
    builder_litedramcore_bankmachine3_next_state <= builder_litedramcore_bankmachine3_state;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((main_bankmachine3_twtpcon_ready & main_bankmachine3_trascon_ready)) begin
                if (main_bankmachine3_cmd_ready) begin
                    builder_litedramcore_bankmachine3_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine3_twtpcon_ready & main_bankmachine3_trascon_ready)) begin
                builder_litedramcore_bankmachine3_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine3_trccon_ready) begin
                if (main_bankmachine3_cmd_ready) begin
                    builder_litedramcore_bankmachine3_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine3_refresh_req)) begin
                builder_litedramcore_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine3_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
                builder_litedramcore_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            if ((main_bankmachine3_cmd_ready & main_bankmachine3_auto_precharge)) begin
                                builder_litedramcore_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine3_trccon_ready) begin
                main_bankmachine3_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            main_bankmachine3_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((main_bankmachine3_twtpcon_ready & main_bankmachine3_trascon_ready)) begin
                main_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine3_trccon_ready) begin
                main_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((main_bankmachine3_twtpcon_ready & main_bankmachine3_trascon_ready)) begin
                main_bankmachine3_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            if (main_bankmachine3_source_source_payload_we) begin
                                main_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((main_bankmachine3_twtpcon_ready & main_bankmachine3_trascon_ready)) begin
                main_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine3_trccon_ready) begin
                main_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine3_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            if (main_bankmachine3_source_source_payload_we) begin
                            end else begin
                                main_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            if (main_bankmachine3_source_source_payload_we) begin
                                main_bankmachine3_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            if (main_bankmachine3_source_source_payload_we) begin
                                main_bankmachine3_req_wdata_ready <= main_bankmachine3_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            if (main_bankmachine3_source_source_payload_we) begin
                            end else begin
                                main_bankmachine3_req_rdata_valid <= main_bankmachine3_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine3_twtpcon_ready) begin
                main_bankmachine3_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine3_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine3_trccon_ready) begin
                main_bankmachine3_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine3_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((main_bankmachine3_twtpcon_ready & main_bankmachine3_trascon_ready)) begin
                main_bankmachine3_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine3_trccon_ready) begin
                main_bankmachine3_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine3_refresh_req) begin
            end else begin
                if (main_bankmachine3_source_source_valid) begin
                    if (main_bankmachine3_row_opened) begin
                        if (main_bankmachine3_row_hit) begin
                            main_bankmachine3_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine3_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine3_state)
        1'd1: begin
            main_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine3_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
assign main_bankmachine4_sink_valid = main_bankmachine4_req_valid;
assign main_bankmachine4_req_ready = main_bankmachine4_sink_ready;
assign main_bankmachine4_sink_payload_we = main_bankmachine4_req_we;
assign main_bankmachine4_sink_payload_addr = main_bankmachine4_req_addr;
assign main_bankmachine4_sink_sink_valid = main_bankmachine4_source_valid;
assign main_bankmachine4_source_ready = main_bankmachine4_sink_sink_ready;
assign main_bankmachine4_sink_sink_first = main_bankmachine4_source_first;
assign main_bankmachine4_sink_sink_last = main_bankmachine4_source_last;
assign main_bankmachine4_sink_sink_payload_we = main_bankmachine4_source_payload_we;
assign main_bankmachine4_sink_sink_payload_addr = main_bankmachine4_source_payload_addr;
assign main_bankmachine4_source_source_ready = (main_bankmachine4_req_wdata_ready | main_bankmachine4_req_rdata_valid);
assign main_bankmachine4_req_lock = (main_bankmachine4_source_valid | main_bankmachine4_source_source_valid);
assign main_bankmachine4_row_hit = (main_bankmachine4_row == main_bankmachine4_source_source_payload_addr[20:7]);
assign main_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_bankmachine4_cmd_payload_a <= 14'd0;
    if (main_bankmachine4_row_col_n_addr_sel) begin
        main_bankmachine4_cmd_payload_a <= main_bankmachine4_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine4_cmd_payload_a <= ((main_bankmachine4_auto_precharge <<< 4'd10) | {main_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine4_twtpcon_valid = ((main_bankmachine4_cmd_valid & main_bankmachine4_cmd_ready) & main_bankmachine4_cmd_payload_is_write);
assign main_bankmachine4_trccon_valid = ((main_bankmachine4_cmd_valid & main_bankmachine4_cmd_ready) & main_bankmachine4_row_open);
assign main_bankmachine4_trascon_valid = ((main_bankmachine4_cmd_valid & main_bankmachine4_cmd_ready) & main_bankmachine4_row_open);
always @(*) begin
    main_bankmachine4_auto_precharge <= 1'd0;
    if ((main_bankmachine4_source_valid & main_bankmachine4_source_source_valid)) begin
        if ((main_bankmachine4_source_payload_addr[20:7] != main_bankmachine4_source_source_payload_addr[20:7])) begin
            main_bankmachine4_auto_precharge <= (main_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_bankmachine4_syncfifo4_din = {main_bankmachine4_fifo_in_last, main_bankmachine4_fifo_in_first, main_bankmachine4_fifo_in_payload_addr, main_bankmachine4_fifo_in_payload_we};
assign {main_bankmachine4_fifo_out_last, main_bankmachine4_fifo_out_first, main_bankmachine4_fifo_out_payload_addr, main_bankmachine4_fifo_out_payload_we} = main_bankmachine4_syncfifo4_dout;
assign {main_bankmachine4_fifo_out_last, main_bankmachine4_fifo_out_first, main_bankmachine4_fifo_out_payload_addr, main_bankmachine4_fifo_out_payload_we} = main_bankmachine4_syncfifo4_dout;
assign {main_bankmachine4_fifo_out_last, main_bankmachine4_fifo_out_first, main_bankmachine4_fifo_out_payload_addr, main_bankmachine4_fifo_out_payload_we} = main_bankmachine4_syncfifo4_dout;
assign {main_bankmachine4_fifo_out_last, main_bankmachine4_fifo_out_first, main_bankmachine4_fifo_out_payload_addr, main_bankmachine4_fifo_out_payload_we} = main_bankmachine4_syncfifo4_dout;
assign main_bankmachine4_sink_ready = main_bankmachine4_syncfifo4_writable;
assign main_bankmachine4_syncfifo4_we = main_bankmachine4_sink_valid;
assign main_bankmachine4_fifo_in_first = main_bankmachine4_sink_first;
assign main_bankmachine4_fifo_in_last = main_bankmachine4_sink_last;
assign main_bankmachine4_fifo_in_payload_we = main_bankmachine4_sink_payload_we;
assign main_bankmachine4_fifo_in_payload_addr = main_bankmachine4_sink_payload_addr;
assign main_bankmachine4_source_valid = main_bankmachine4_syncfifo4_readable;
assign main_bankmachine4_source_first = main_bankmachine4_fifo_out_first;
assign main_bankmachine4_source_last = main_bankmachine4_fifo_out_last;
assign main_bankmachine4_source_payload_we = main_bankmachine4_fifo_out_payload_we;
assign main_bankmachine4_source_payload_addr = main_bankmachine4_fifo_out_payload_addr;
assign main_bankmachine4_syncfifo4_re = main_bankmachine4_source_ready;
always @(*) begin
    main_bankmachine4_wrport_adr <= 4'd0;
    if (main_bankmachine4_replace) begin
        main_bankmachine4_wrport_adr <= (main_bankmachine4_produce - 1'd1);
    end else begin
        main_bankmachine4_wrport_adr <= main_bankmachine4_produce;
    end
end
assign main_bankmachine4_wrport_dat_w = main_bankmachine4_syncfifo4_din;
assign main_bankmachine4_wrport_we = (main_bankmachine4_syncfifo4_we & (main_bankmachine4_syncfifo4_writable | main_bankmachine4_replace));
assign main_bankmachine4_do_read = (main_bankmachine4_syncfifo4_readable & main_bankmachine4_syncfifo4_re);
assign main_bankmachine4_rdport_adr = main_bankmachine4_consume;
assign main_bankmachine4_syncfifo4_dout = main_bankmachine4_rdport_dat_r;
assign main_bankmachine4_syncfifo4_writable = (main_bankmachine4_level != 5'd16);
assign main_bankmachine4_syncfifo4_readable = (main_bankmachine4_level != 1'd0);
assign main_bankmachine4_pipe_valid_sink_ready = ((~main_bankmachine4_pipe_valid_source_valid) | main_bankmachine4_pipe_valid_source_ready);
assign main_bankmachine4_pipe_valid_sink_valid = main_bankmachine4_sink_sink_valid;
assign main_bankmachine4_sink_sink_ready = main_bankmachine4_pipe_valid_sink_ready;
assign main_bankmachine4_pipe_valid_sink_first = main_bankmachine4_sink_sink_first;
assign main_bankmachine4_pipe_valid_sink_last = main_bankmachine4_sink_sink_last;
assign main_bankmachine4_pipe_valid_sink_payload_we = main_bankmachine4_sink_sink_payload_we;
assign main_bankmachine4_pipe_valid_sink_payload_addr = main_bankmachine4_sink_sink_payload_addr;
assign main_bankmachine4_source_source_valid = main_bankmachine4_pipe_valid_source_valid;
assign main_bankmachine4_pipe_valid_source_ready = main_bankmachine4_source_source_ready;
assign main_bankmachine4_source_source_first = main_bankmachine4_pipe_valid_source_first;
assign main_bankmachine4_source_source_last = main_bankmachine4_pipe_valid_source_last;
assign main_bankmachine4_source_source_payload_we = main_bankmachine4_pipe_valid_source_payload_we;
assign main_bankmachine4_source_source_payload_addr = main_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine4_next_state <= 3'd0;
    builder_litedramcore_bankmachine4_next_state <= builder_litedramcore_bankmachine4_state;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
            if ((main_bankmachine4_twtpcon_ready & main_bankmachine4_trascon_ready)) begin
                if (main_bankmachine4_cmd_ready) begin
                    builder_litedramcore_bankmachine4_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine4_twtpcon_ready & main_bankmachine4_trascon_ready)) begin
                builder_litedramcore_bankmachine4_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine4_trccon_ready) begin
                if (main_bankmachine4_cmd_ready) begin
                    builder_litedramcore_bankmachine4_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine4_refresh_req)) begin
                builder_litedramcore_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine4_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
                builder_litedramcore_bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            if ((main_bankmachine4_cmd_ready & main_bankmachine4_auto_precharge)) begin
                                builder_litedramcore_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            main_bankmachine4_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
            if ((main_bankmachine4_twtpcon_ready & main_bankmachine4_trascon_ready)) begin
                main_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine4_trccon_ready) begin
                main_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
            if ((main_bankmachine4_twtpcon_ready & main_bankmachine4_trascon_ready)) begin
                main_bankmachine4_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            if (main_bankmachine4_source_source_payload_we) begin
                                main_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
            if ((main_bankmachine4_twtpcon_ready & main_bankmachine4_trascon_ready)) begin
                main_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine4_trccon_ready) begin
                main_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine4_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            if (main_bankmachine4_source_source_payload_we) begin
                            end else begin
                                main_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            if (main_bankmachine4_source_source_payload_we) begin
                                main_bankmachine4_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            if (main_bankmachine4_source_source_payload_we) begin
                                main_bankmachine4_req_wdata_ready <= main_bankmachine4_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            if (main_bankmachine4_source_source_payload_we) begin
                            end else begin
                                main_bankmachine4_req_rdata_valid <= main_bankmachine4_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine4_twtpcon_ready) begin
                main_bankmachine4_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine4_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine4_trccon_ready) begin
                main_bankmachine4_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine4_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
            if ((main_bankmachine4_twtpcon_ready & main_bankmachine4_trascon_ready)) begin
                main_bankmachine4_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine4_trccon_ready) begin
                main_bankmachine4_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine4_refresh_req) begin
            end else begin
                if (main_bankmachine4_source_source_valid) begin
                    if (main_bankmachine4_row_opened) begin
                        if (main_bankmachine4_row_hit) begin
                            main_bankmachine4_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine4_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
            main_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine4_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine4_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine4_trccon_ready) begin
                main_bankmachine4_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
assign main_bankmachine5_sink_valid = main_bankmachine5_req_valid;
assign main_bankmachine5_req_ready = main_bankmachine5_sink_ready;
assign main_bankmachine5_sink_payload_we = main_bankmachine5_req_we;
assign main_bankmachine5_sink_payload_addr = main_bankmachine5_req_addr;
assign main_bankmachine5_sink_sink_valid = main_bankmachine5_source_valid;
assign main_bankmachine5_source_ready = main_bankmachine5_sink_sink_ready;
assign main_bankmachine5_sink_sink_first = main_bankmachine5_source_first;
assign main_bankmachine5_sink_sink_last = main_bankmachine5_source_last;
assign main_bankmachine5_sink_sink_payload_we = main_bankmachine5_source_payload_we;
assign main_bankmachine5_sink_sink_payload_addr = main_bankmachine5_source_payload_addr;
assign main_bankmachine5_source_source_ready = (main_bankmachine5_req_wdata_ready | main_bankmachine5_req_rdata_valid);
assign main_bankmachine5_req_lock = (main_bankmachine5_source_valid | main_bankmachine5_source_source_valid);
assign main_bankmachine5_row_hit = (main_bankmachine5_row == main_bankmachine5_source_source_payload_addr[20:7]);
assign main_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_bankmachine5_cmd_payload_a <= 14'd0;
    if (main_bankmachine5_row_col_n_addr_sel) begin
        main_bankmachine5_cmd_payload_a <= main_bankmachine5_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine5_cmd_payload_a <= ((main_bankmachine5_auto_precharge <<< 4'd10) | {main_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine5_twtpcon_valid = ((main_bankmachine5_cmd_valid & main_bankmachine5_cmd_ready) & main_bankmachine5_cmd_payload_is_write);
assign main_bankmachine5_trccon_valid = ((main_bankmachine5_cmd_valid & main_bankmachine5_cmd_ready) & main_bankmachine5_row_open);
assign main_bankmachine5_trascon_valid = ((main_bankmachine5_cmd_valid & main_bankmachine5_cmd_ready) & main_bankmachine5_row_open);
always @(*) begin
    main_bankmachine5_auto_precharge <= 1'd0;
    if ((main_bankmachine5_source_valid & main_bankmachine5_source_source_valid)) begin
        if ((main_bankmachine5_source_payload_addr[20:7] != main_bankmachine5_source_source_payload_addr[20:7])) begin
            main_bankmachine5_auto_precharge <= (main_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_bankmachine5_syncfifo5_din = {main_bankmachine5_fifo_in_last, main_bankmachine5_fifo_in_first, main_bankmachine5_fifo_in_payload_addr, main_bankmachine5_fifo_in_payload_we};
assign {main_bankmachine5_fifo_out_last, main_bankmachine5_fifo_out_first, main_bankmachine5_fifo_out_payload_addr, main_bankmachine5_fifo_out_payload_we} = main_bankmachine5_syncfifo5_dout;
assign {main_bankmachine5_fifo_out_last, main_bankmachine5_fifo_out_first, main_bankmachine5_fifo_out_payload_addr, main_bankmachine5_fifo_out_payload_we} = main_bankmachine5_syncfifo5_dout;
assign {main_bankmachine5_fifo_out_last, main_bankmachine5_fifo_out_first, main_bankmachine5_fifo_out_payload_addr, main_bankmachine5_fifo_out_payload_we} = main_bankmachine5_syncfifo5_dout;
assign {main_bankmachine5_fifo_out_last, main_bankmachine5_fifo_out_first, main_bankmachine5_fifo_out_payload_addr, main_bankmachine5_fifo_out_payload_we} = main_bankmachine5_syncfifo5_dout;
assign main_bankmachine5_sink_ready = main_bankmachine5_syncfifo5_writable;
assign main_bankmachine5_syncfifo5_we = main_bankmachine5_sink_valid;
assign main_bankmachine5_fifo_in_first = main_bankmachine5_sink_first;
assign main_bankmachine5_fifo_in_last = main_bankmachine5_sink_last;
assign main_bankmachine5_fifo_in_payload_we = main_bankmachine5_sink_payload_we;
assign main_bankmachine5_fifo_in_payload_addr = main_bankmachine5_sink_payload_addr;
assign main_bankmachine5_source_valid = main_bankmachine5_syncfifo5_readable;
assign main_bankmachine5_source_first = main_bankmachine5_fifo_out_first;
assign main_bankmachine5_source_last = main_bankmachine5_fifo_out_last;
assign main_bankmachine5_source_payload_we = main_bankmachine5_fifo_out_payload_we;
assign main_bankmachine5_source_payload_addr = main_bankmachine5_fifo_out_payload_addr;
assign main_bankmachine5_syncfifo5_re = main_bankmachine5_source_ready;
always @(*) begin
    main_bankmachine5_wrport_adr <= 4'd0;
    if (main_bankmachine5_replace) begin
        main_bankmachine5_wrport_adr <= (main_bankmachine5_produce - 1'd1);
    end else begin
        main_bankmachine5_wrport_adr <= main_bankmachine5_produce;
    end
end
assign main_bankmachine5_wrport_dat_w = main_bankmachine5_syncfifo5_din;
assign main_bankmachine5_wrport_we = (main_bankmachine5_syncfifo5_we & (main_bankmachine5_syncfifo5_writable | main_bankmachine5_replace));
assign main_bankmachine5_do_read = (main_bankmachine5_syncfifo5_readable & main_bankmachine5_syncfifo5_re);
assign main_bankmachine5_rdport_adr = main_bankmachine5_consume;
assign main_bankmachine5_syncfifo5_dout = main_bankmachine5_rdport_dat_r;
assign main_bankmachine5_syncfifo5_writable = (main_bankmachine5_level != 5'd16);
assign main_bankmachine5_syncfifo5_readable = (main_bankmachine5_level != 1'd0);
assign main_bankmachine5_pipe_valid_sink_ready = ((~main_bankmachine5_pipe_valid_source_valid) | main_bankmachine5_pipe_valid_source_ready);
assign main_bankmachine5_pipe_valid_sink_valid = main_bankmachine5_sink_sink_valid;
assign main_bankmachine5_sink_sink_ready = main_bankmachine5_pipe_valid_sink_ready;
assign main_bankmachine5_pipe_valid_sink_first = main_bankmachine5_sink_sink_first;
assign main_bankmachine5_pipe_valid_sink_last = main_bankmachine5_sink_sink_last;
assign main_bankmachine5_pipe_valid_sink_payload_we = main_bankmachine5_sink_sink_payload_we;
assign main_bankmachine5_pipe_valid_sink_payload_addr = main_bankmachine5_sink_sink_payload_addr;
assign main_bankmachine5_source_source_valid = main_bankmachine5_pipe_valid_source_valid;
assign main_bankmachine5_pipe_valid_source_ready = main_bankmachine5_source_source_ready;
assign main_bankmachine5_source_source_first = main_bankmachine5_pipe_valid_source_first;
assign main_bankmachine5_source_source_last = main_bankmachine5_pipe_valid_source_last;
assign main_bankmachine5_source_source_payload_we = main_bankmachine5_pipe_valid_source_payload_we;
assign main_bankmachine5_source_source_payload_addr = main_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine5_next_state <= 3'd0;
    builder_litedramcore_bankmachine5_next_state <= builder_litedramcore_bankmachine5_state;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
            if ((main_bankmachine5_twtpcon_ready & main_bankmachine5_trascon_ready)) begin
                if (main_bankmachine5_cmd_ready) begin
                    builder_litedramcore_bankmachine5_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine5_twtpcon_ready & main_bankmachine5_trascon_ready)) begin
                builder_litedramcore_bankmachine5_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine5_trccon_ready) begin
                if (main_bankmachine5_cmd_ready) begin
                    builder_litedramcore_bankmachine5_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine5_refresh_req)) begin
                builder_litedramcore_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine5_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
                builder_litedramcore_bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            if ((main_bankmachine5_cmd_ready & main_bankmachine5_auto_precharge)) begin
                                builder_litedramcore_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            if (main_bankmachine5_source_source_payload_we) begin
                            end else begin
                                main_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            if (main_bankmachine5_source_source_payload_we) begin
                                main_bankmachine5_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            if (main_bankmachine5_source_source_payload_we) begin
                                main_bankmachine5_req_wdata_ready <= main_bankmachine5_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            if (main_bankmachine5_source_source_payload_we) begin
                            end else begin
                                main_bankmachine5_req_rdata_valid <= main_bankmachine5_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine5_twtpcon_ready) begin
                main_bankmachine5_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
            if ((main_bankmachine5_twtpcon_ready & main_bankmachine5_trascon_ready)) begin
                main_bankmachine5_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine5_trccon_ready) begin
                main_bankmachine5_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            main_bankmachine5_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
            main_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine5_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine5_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine5_trccon_ready) begin
                main_bankmachine5_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine5_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine5_trccon_ready) begin
                main_bankmachine5_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            main_bankmachine5_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
            if ((main_bankmachine5_twtpcon_ready & main_bankmachine5_trascon_ready)) begin
                main_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine5_trccon_ready) begin
                main_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
            if ((main_bankmachine5_twtpcon_ready & main_bankmachine5_trascon_ready)) begin
                main_bankmachine5_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine5_refresh_req) begin
            end else begin
                if (main_bankmachine5_source_source_valid) begin
                    if (main_bankmachine5_row_opened) begin
                        if (main_bankmachine5_row_hit) begin
                            if (main_bankmachine5_source_source_payload_we) begin
                                main_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine5_state)
        1'd1: begin
            if ((main_bankmachine5_twtpcon_ready & main_bankmachine5_trascon_ready)) begin
                main_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine5_trccon_ready) begin
                main_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine5_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
assign main_bankmachine6_sink_valid = main_bankmachine6_req_valid;
assign main_bankmachine6_req_ready = main_bankmachine6_sink_ready;
assign main_bankmachine6_sink_payload_we = main_bankmachine6_req_we;
assign main_bankmachine6_sink_payload_addr = main_bankmachine6_req_addr;
assign main_bankmachine6_sink_sink_valid = main_bankmachine6_source_valid;
assign main_bankmachine6_source_ready = main_bankmachine6_sink_sink_ready;
assign main_bankmachine6_sink_sink_first = main_bankmachine6_source_first;
assign main_bankmachine6_sink_sink_last = main_bankmachine6_source_last;
assign main_bankmachine6_sink_sink_payload_we = main_bankmachine6_source_payload_we;
assign main_bankmachine6_sink_sink_payload_addr = main_bankmachine6_source_payload_addr;
assign main_bankmachine6_source_source_ready = (main_bankmachine6_req_wdata_ready | main_bankmachine6_req_rdata_valid);
assign main_bankmachine6_req_lock = (main_bankmachine6_source_valid | main_bankmachine6_source_source_valid);
assign main_bankmachine6_row_hit = (main_bankmachine6_row == main_bankmachine6_source_source_payload_addr[20:7]);
assign main_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_bankmachine6_cmd_payload_a <= 14'd0;
    if (main_bankmachine6_row_col_n_addr_sel) begin
        main_bankmachine6_cmd_payload_a <= main_bankmachine6_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine6_cmd_payload_a <= ((main_bankmachine6_auto_precharge <<< 4'd10) | {main_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine6_twtpcon_valid = ((main_bankmachine6_cmd_valid & main_bankmachine6_cmd_ready) & main_bankmachine6_cmd_payload_is_write);
assign main_bankmachine6_trccon_valid = ((main_bankmachine6_cmd_valid & main_bankmachine6_cmd_ready) & main_bankmachine6_row_open);
assign main_bankmachine6_trascon_valid = ((main_bankmachine6_cmd_valid & main_bankmachine6_cmd_ready) & main_bankmachine6_row_open);
always @(*) begin
    main_bankmachine6_auto_precharge <= 1'd0;
    if ((main_bankmachine6_source_valid & main_bankmachine6_source_source_valid)) begin
        if ((main_bankmachine6_source_payload_addr[20:7] != main_bankmachine6_source_source_payload_addr[20:7])) begin
            main_bankmachine6_auto_precharge <= (main_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_bankmachine6_syncfifo6_din = {main_bankmachine6_fifo_in_last, main_bankmachine6_fifo_in_first, main_bankmachine6_fifo_in_payload_addr, main_bankmachine6_fifo_in_payload_we};
assign {main_bankmachine6_fifo_out_last, main_bankmachine6_fifo_out_first, main_bankmachine6_fifo_out_payload_addr, main_bankmachine6_fifo_out_payload_we} = main_bankmachine6_syncfifo6_dout;
assign {main_bankmachine6_fifo_out_last, main_bankmachine6_fifo_out_first, main_bankmachine6_fifo_out_payload_addr, main_bankmachine6_fifo_out_payload_we} = main_bankmachine6_syncfifo6_dout;
assign {main_bankmachine6_fifo_out_last, main_bankmachine6_fifo_out_first, main_bankmachine6_fifo_out_payload_addr, main_bankmachine6_fifo_out_payload_we} = main_bankmachine6_syncfifo6_dout;
assign {main_bankmachine6_fifo_out_last, main_bankmachine6_fifo_out_first, main_bankmachine6_fifo_out_payload_addr, main_bankmachine6_fifo_out_payload_we} = main_bankmachine6_syncfifo6_dout;
assign main_bankmachine6_sink_ready = main_bankmachine6_syncfifo6_writable;
assign main_bankmachine6_syncfifo6_we = main_bankmachine6_sink_valid;
assign main_bankmachine6_fifo_in_first = main_bankmachine6_sink_first;
assign main_bankmachine6_fifo_in_last = main_bankmachine6_sink_last;
assign main_bankmachine6_fifo_in_payload_we = main_bankmachine6_sink_payload_we;
assign main_bankmachine6_fifo_in_payload_addr = main_bankmachine6_sink_payload_addr;
assign main_bankmachine6_source_valid = main_bankmachine6_syncfifo6_readable;
assign main_bankmachine6_source_first = main_bankmachine6_fifo_out_first;
assign main_bankmachine6_source_last = main_bankmachine6_fifo_out_last;
assign main_bankmachine6_source_payload_we = main_bankmachine6_fifo_out_payload_we;
assign main_bankmachine6_source_payload_addr = main_bankmachine6_fifo_out_payload_addr;
assign main_bankmachine6_syncfifo6_re = main_bankmachine6_source_ready;
always @(*) begin
    main_bankmachine6_wrport_adr <= 4'd0;
    if (main_bankmachine6_replace) begin
        main_bankmachine6_wrport_adr <= (main_bankmachine6_produce - 1'd1);
    end else begin
        main_bankmachine6_wrport_adr <= main_bankmachine6_produce;
    end
end
assign main_bankmachine6_wrport_dat_w = main_bankmachine6_syncfifo6_din;
assign main_bankmachine6_wrport_we = (main_bankmachine6_syncfifo6_we & (main_bankmachine6_syncfifo6_writable | main_bankmachine6_replace));
assign main_bankmachine6_do_read = (main_bankmachine6_syncfifo6_readable & main_bankmachine6_syncfifo6_re);
assign main_bankmachine6_rdport_adr = main_bankmachine6_consume;
assign main_bankmachine6_syncfifo6_dout = main_bankmachine6_rdport_dat_r;
assign main_bankmachine6_syncfifo6_writable = (main_bankmachine6_level != 5'd16);
assign main_bankmachine6_syncfifo6_readable = (main_bankmachine6_level != 1'd0);
assign main_bankmachine6_pipe_valid_sink_ready = ((~main_bankmachine6_pipe_valid_source_valid) | main_bankmachine6_pipe_valid_source_ready);
assign main_bankmachine6_pipe_valid_sink_valid = main_bankmachine6_sink_sink_valid;
assign main_bankmachine6_sink_sink_ready = main_bankmachine6_pipe_valid_sink_ready;
assign main_bankmachine6_pipe_valid_sink_first = main_bankmachine6_sink_sink_first;
assign main_bankmachine6_pipe_valid_sink_last = main_bankmachine6_sink_sink_last;
assign main_bankmachine6_pipe_valid_sink_payload_we = main_bankmachine6_sink_sink_payload_we;
assign main_bankmachine6_pipe_valid_sink_payload_addr = main_bankmachine6_sink_sink_payload_addr;
assign main_bankmachine6_source_source_valid = main_bankmachine6_pipe_valid_source_valid;
assign main_bankmachine6_pipe_valid_source_ready = main_bankmachine6_source_source_ready;
assign main_bankmachine6_source_source_first = main_bankmachine6_pipe_valid_source_first;
assign main_bankmachine6_source_source_last = main_bankmachine6_pipe_valid_source_last;
assign main_bankmachine6_source_source_payload_we = main_bankmachine6_pipe_valid_source_payload_we;
assign main_bankmachine6_source_source_payload_addr = main_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine6_next_state <= 3'd0;
    builder_litedramcore_bankmachine6_next_state <= builder_litedramcore_bankmachine6_state;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
            if ((main_bankmachine6_twtpcon_ready & main_bankmachine6_trascon_ready)) begin
                if (main_bankmachine6_cmd_ready) begin
                    builder_litedramcore_bankmachine6_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine6_twtpcon_ready & main_bankmachine6_trascon_ready)) begin
                builder_litedramcore_bankmachine6_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine6_trccon_ready) begin
                if (main_bankmachine6_cmd_ready) begin
                    builder_litedramcore_bankmachine6_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine6_refresh_req)) begin
                builder_litedramcore_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine6_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
                builder_litedramcore_bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            if ((main_bankmachine6_cmd_ready & main_bankmachine6_auto_precharge)) begin
                                builder_litedramcore_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine6_twtpcon_ready) begin
                main_bankmachine6_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine6_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine6_trccon_ready) begin
                main_bankmachine6_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
            if ((main_bankmachine6_twtpcon_ready & main_bankmachine6_trascon_ready)) begin
                main_bankmachine6_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine6_trccon_ready) begin
                main_bankmachine6_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            main_bankmachine6_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
            main_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine6_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine6_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine6_trccon_ready) begin
                main_bankmachine6_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            main_bankmachine6_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
            if ((main_bankmachine6_twtpcon_ready & main_bankmachine6_trascon_ready)) begin
                main_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine6_trccon_ready) begin
                main_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
            if ((main_bankmachine6_twtpcon_ready & main_bankmachine6_trascon_ready)) begin
                main_bankmachine6_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            if (main_bankmachine6_source_source_payload_we) begin
                                main_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
            if ((main_bankmachine6_twtpcon_ready & main_bankmachine6_trascon_ready)) begin
                main_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine6_trccon_ready) begin
                main_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine6_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            if (main_bankmachine6_source_source_payload_we) begin
                            end else begin
                                main_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            if (main_bankmachine6_source_source_payload_we) begin
                                main_bankmachine6_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            if (main_bankmachine6_source_source_payload_we) begin
                                main_bankmachine6_req_wdata_ready <= main_bankmachine6_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine6_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine6_refresh_req) begin
            end else begin
                if (main_bankmachine6_source_source_valid) begin
                    if (main_bankmachine6_row_opened) begin
                        if (main_bankmachine6_row_hit) begin
                            if (main_bankmachine6_source_source_payload_we) begin
                            end else begin
                                main_bankmachine6_req_rdata_valid <= main_bankmachine6_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign main_bankmachine7_sink_valid = main_bankmachine7_req_valid;
assign main_bankmachine7_req_ready = main_bankmachine7_sink_ready;
assign main_bankmachine7_sink_payload_we = main_bankmachine7_req_we;
assign main_bankmachine7_sink_payload_addr = main_bankmachine7_req_addr;
assign main_bankmachine7_sink_sink_valid = main_bankmachine7_source_valid;
assign main_bankmachine7_source_ready = main_bankmachine7_sink_sink_ready;
assign main_bankmachine7_sink_sink_first = main_bankmachine7_source_first;
assign main_bankmachine7_sink_sink_last = main_bankmachine7_source_last;
assign main_bankmachine7_sink_sink_payload_we = main_bankmachine7_source_payload_we;
assign main_bankmachine7_sink_sink_payload_addr = main_bankmachine7_source_payload_addr;
assign main_bankmachine7_source_source_ready = (main_bankmachine7_req_wdata_ready | main_bankmachine7_req_rdata_valid);
assign main_bankmachine7_req_lock = (main_bankmachine7_source_valid | main_bankmachine7_source_source_valid);
assign main_bankmachine7_row_hit = (main_bankmachine7_row == main_bankmachine7_source_source_payload_addr[20:7]);
assign main_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_bankmachine7_cmd_payload_a <= 14'd0;
    if (main_bankmachine7_row_col_n_addr_sel) begin
        main_bankmachine7_cmd_payload_a <= main_bankmachine7_source_source_payload_addr[20:7];
    end else begin
        main_bankmachine7_cmd_payload_a <= ((main_bankmachine7_auto_precharge <<< 4'd10) | {main_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_bankmachine7_twtpcon_valid = ((main_bankmachine7_cmd_valid & main_bankmachine7_cmd_ready) & main_bankmachine7_cmd_payload_is_write);
assign main_bankmachine7_trccon_valid = ((main_bankmachine7_cmd_valid & main_bankmachine7_cmd_ready) & main_bankmachine7_row_open);
assign main_bankmachine7_trascon_valid = ((main_bankmachine7_cmd_valid & main_bankmachine7_cmd_ready) & main_bankmachine7_row_open);
always @(*) begin
    main_bankmachine7_auto_precharge <= 1'd0;
    if ((main_bankmachine7_source_valid & main_bankmachine7_source_source_valid)) begin
        if ((main_bankmachine7_source_payload_addr[20:7] != main_bankmachine7_source_source_payload_addr[20:7])) begin
            main_bankmachine7_auto_precharge <= (main_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_bankmachine7_syncfifo7_din = {main_bankmachine7_fifo_in_last, main_bankmachine7_fifo_in_first, main_bankmachine7_fifo_in_payload_addr, main_bankmachine7_fifo_in_payload_we};
assign {main_bankmachine7_fifo_out_last, main_bankmachine7_fifo_out_first, main_bankmachine7_fifo_out_payload_addr, main_bankmachine7_fifo_out_payload_we} = main_bankmachine7_syncfifo7_dout;
assign {main_bankmachine7_fifo_out_last, main_bankmachine7_fifo_out_first, main_bankmachine7_fifo_out_payload_addr, main_bankmachine7_fifo_out_payload_we} = main_bankmachine7_syncfifo7_dout;
assign {main_bankmachine7_fifo_out_last, main_bankmachine7_fifo_out_first, main_bankmachine7_fifo_out_payload_addr, main_bankmachine7_fifo_out_payload_we} = main_bankmachine7_syncfifo7_dout;
assign {main_bankmachine7_fifo_out_last, main_bankmachine7_fifo_out_first, main_bankmachine7_fifo_out_payload_addr, main_bankmachine7_fifo_out_payload_we} = main_bankmachine7_syncfifo7_dout;
assign main_bankmachine7_sink_ready = main_bankmachine7_syncfifo7_writable;
assign main_bankmachine7_syncfifo7_we = main_bankmachine7_sink_valid;
assign main_bankmachine7_fifo_in_first = main_bankmachine7_sink_first;
assign main_bankmachine7_fifo_in_last = main_bankmachine7_sink_last;
assign main_bankmachine7_fifo_in_payload_we = main_bankmachine7_sink_payload_we;
assign main_bankmachine7_fifo_in_payload_addr = main_bankmachine7_sink_payload_addr;
assign main_bankmachine7_source_valid = main_bankmachine7_syncfifo7_readable;
assign main_bankmachine7_source_first = main_bankmachine7_fifo_out_first;
assign main_bankmachine7_source_last = main_bankmachine7_fifo_out_last;
assign main_bankmachine7_source_payload_we = main_bankmachine7_fifo_out_payload_we;
assign main_bankmachine7_source_payload_addr = main_bankmachine7_fifo_out_payload_addr;
assign main_bankmachine7_syncfifo7_re = main_bankmachine7_source_ready;
always @(*) begin
    main_bankmachine7_wrport_adr <= 4'd0;
    if (main_bankmachine7_replace) begin
        main_bankmachine7_wrport_adr <= (main_bankmachine7_produce - 1'd1);
    end else begin
        main_bankmachine7_wrport_adr <= main_bankmachine7_produce;
    end
end
assign main_bankmachine7_wrport_dat_w = main_bankmachine7_syncfifo7_din;
assign main_bankmachine7_wrport_we = (main_bankmachine7_syncfifo7_we & (main_bankmachine7_syncfifo7_writable | main_bankmachine7_replace));
assign main_bankmachine7_do_read = (main_bankmachine7_syncfifo7_readable & main_bankmachine7_syncfifo7_re);
assign main_bankmachine7_rdport_adr = main_bankmachine7_consume;
assign main_bankmachine7_syncfifo7_dout = main_bankmachine7_rdport_dat_r;
assign main_bankmachine7_syncfifo7_writable = (main_bankmachine7_level != 5'd16);
assign main_bankmachine7_syncfifo7_readable = (main_bankmachine7_level != 1'd0);
assign main_bankmachine7_pipe_valid_sink_ready = ((~main_bankmachine7_pipe_valid_source_valid) | main_bankmachine7_pipe_valid_source_ready);
assign main_bankmachine7_pipe_valid_sink_valid = main_bankmachine7_sink_sink_valid;
assign main_bankmachine7_sink_sink_ready = main_bankmachine7_pipe_valid_sink_ready;
assign main_bankmachine7_pipe_valid_sink_first = main_bankmachine7_sink_sink_first;
assign main_bankmachine7_pipe_valid_sink_last = main_bankmachine7_sink_sink_last;
assign main_bankmachine7_pipe_valid_sink_payload_we = main_bankmachine7_sink_sink_payload_we;
assign main_bankmachine7_pipe_valid_sink_payload_addr = main_bankmachine7_sink_sink_payload_addr;
assign main_bankmachine7_source_source_valid = main_bankmachine7_pipe_valid_source_valid;
assign main_bankmachine7_pipe_valid_source_ready = main_bankmachine7_source_source_ready;
assign main_bankmachine7_source_source_first = main_bankmachine7_pipe_valid_source_first;
assign main_bankmachine7_source_source_last = main_bankmachine7_pipe_valid_source_last;
assign main_bankmachine7_source_source_payload_we = main_bankmachine7_pipe_valid_source_payload_we;
assign main_bankmachine7_source_source_payload_addr = main_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    builder_litedramcore_bankmachine7_next_state <= 3'd0;
    builder_litedramcore_bankmachine7_next_state <= builder_litedramcore_bankmachine7_state;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
            if ((main_bankmachine7_twtpcon_ready & main_bankmachine7_trascon_ready)) begin
                if (main_bankmachine7_cmd_ready) begin
                    builder_litedramcore_bankmachine7_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((main_bankmachine7_twtpcon_ready & main_bankmachine7_trascon_ready)) begin
                builder_litedramcore_bankmachine7_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (main_bankmachine7_trccon_ready) begin
                if (main_bankmachine7_cmd_ready) begin
                    builder_litedramcore_bankmachine7_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~main_bankmachine7_refresh_req)) begin
                builder_litedramcore_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_litedramcore_bankmachine7_next_state <= 2'd3;
        end
        3'd6: begin
            builder_litedramcore_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
                builder_litedramcore_bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            if ((main_bankmachine7_cmd_ready & main_bankmachine7_auto_precharge)) begin
                                builder_litedramcore_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_litedramcore_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_litedramcore_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_row_col_n_addr_sel <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine7_trccon_ready) begin
                main_bankmachine7_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_payload_cas <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            main_bankmachine7_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_payload_ras <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
            if ((main_bankmachine7_twtpcon_ready & main_bankmachine7_trascon_ready)) begin
                main_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine7_trccon_ready) begin
                main_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
            if ((main_bankmachine7_twtpcon_ready & main_bankmachine7_trascon_ready)) begin
                main_bankmachine7_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            if (main_bankmachine7_source_source_payload_we) begin
                                main_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
            if ((main_bankmachine7_twtpcon_ready & main_bankmachine7_trascon_ready)) begin
                main_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine7_trccon_ready) begin
                main_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            main_bankmachine7_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_payload_is_read <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            if (main_bankmachine7_source_source_payload_we) begin
                            end else begin
                                main_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_payload_is_write <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            if (main_bankmachine7_source_source_payload_we) begin
                                main_bankmachine7_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_req_wdata_ready <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            if (main_bankmachine7_source_source_payload_we) begin
                                main_bankmachine7_req_wdata_ready <= main_bankmachine7_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_req_rdata_valid <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            if (main_bankmachine7_source_source_payload_we) begin
                            end else begin
                                main_bankmachine7_req_rdata_valid <= main_bankmachine7_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_refresh_gnt <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (main_bankmachine7_twtpcon_ready) begin
                main_bankmachine7_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine7_row_open <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine7_trccon_ready) begin
                main_bankmachine7_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_bankmachine7_cmd_valid <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
            if ((main_bankmachine7_twtpcon_ready & main_bankmachine7_trascon_ready)) begin
                main_bankmachine7_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (main_bankmachine7_trccon_ready) begin
                main_bankmachine7_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (main_bankmachine7_refresh_req) begin
            end else begin
                if (main_bankmachine7_source_source_valid) begin
                    if (main_bankmachine7_row_opened) begin
                        if (main_bankmachine7_row_hit) begin
                            main_bankmachine7_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    main_bankmachine7_row_close <= 1'd0;
    case (builder_litedramcore_bankmachine7_state)
        1'd1: begin
            main_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            main_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            main_bankmachine7_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
assign main_nphases = (main_a7ddrphy_rdphase_storage - 1'd1);
assign main_rdphase = (main_a7ddrphy_wrphase_storage - 1'd1);
assign main_trrdcon_valid = ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & ((main_choose_cmd_cmd_payload_ras & (~main_choose_cmd_cmd_payload_cas)) & (~main_choose_cmd_cmd_payload_we)));
assign main_tfawcon_valid = ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & ((main_choose_cmd_cmd_payload_ras & (~main_choose_cmd_cmd_payload_cas)) & (~main_choose_cmd_cmd_payload_we)));
assign main_ras_allowed = (main_trrdcon_ready & main_tfawcon_ready);
assign main_tccdcon_valid = ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_cmd_payload_is_write | main_choose_req_cmd_payload_is_read));
assign main_cas_allowed = main_tccdcon_ready;
assign main_twtrcon_valid = ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_write);
assign main_read_available = ((((((((main_bankmachine0_cmd_valid & main_bankmachine0_cmd_payload_is_read) | (main_bankmachine1_cmd_valid & main_bankmachine1_cmd_payload_is_read)) | (main_bankmachine2_cmd_valid & main_bankmachine2_cmd_payload_is_read)) | (main_bankmachine3_cmd_valid & main_bankmachine3_cmd_payload_is_read)) | (main_bankmachine4_cmd_valid & main_bankmachine4_cmd_payload_is_read)) | (main_bankmachine5_cmd_valid & main_bankmachine5_cmd_payload_is_read)) | (main_bankmachine6_cmd_valid & main_bankmachine6_cmd_payload_is_read)) | (main_bankmachine7_cmd_valid & main_bankmachine7_cmd_payload_is_read));
assign main_write_available = ((((((((main_bankmachine0_cmd_valid & main_bankmachine0_cmd_payload_is_write) | (main_bankmachine1_cmd_valid & main_bankmachine1_cmd_payload_is_write)) | (main_bankmachine2_cmd_valid & main_bankmachine2_cmd_payload_is_write)) | (main_bankmachine3_cmd_valid & main_bankmachine3_cmd_payload_is_write)) | (main_bankmachine4_cmd_valid & main_bankmachine4_cmd_payload_is_write)) | (main_bankmachine5_cmd_valid & main_bankmachine5_cmd_payload_is_write)) | (main_bankmachine6_cmd_valid & main_bankmachine6_cmd_payload_is_write)) | (main_bankmachine7_cmd_valid & main_bankmachine7_cmd_payload_is_write));
assign main_max_time0 = (main_time0 == 1'd0);
assign main_max_time1 = (main_time1 == 1'd0);
assign main_bankmachine0_refresh_req = main_cmd_valid;
assign main_bankmachine1_refresh_req = main_cmd_valid;
assign main_bankmachine2_refresh_req = main_cmd_valid;
assign main_bankmachine3_refresh_req = main_cmd_valid;
assign main_bankmachine4_refresh_req = main_cmd_valid;
assign main_bankmachine5_refresh_req = main_cmd_valid;
assign main_bankmachine6_refresh_req = main_cmd_valid;
assign main_bankmachine7_refresh_req = main_cmd_valid;
assign main_go_to_refresh = (((((((main_bankmachine0_refresh_gnt & main_bankmachine1_refresh_gnt) & main_bankmachine2_refresh_gnt) & main_bankmachine3_refresh_gnt) & main_bankmachine4_refresh_gnt) & main_bankmachine5_refresh_gnt) & main_bankmachine6_refresh_gnt) & main_bankmachine7_refresh_gnt);
assign main_interface_rdata = {main_dfi_p3_rddata, main_dfi_p2_rddata, main_dfi_p1_rddata, main_dfi_p0_rddata};
assign {main_dfi_p3_wrdata, main_dfi_p2_wrdata, main_dfi_p1_wrdata, main_dfi_p0_wrdata} = main_interface_wdata;
assign {main_dfi_p3_wrdata, main_dfi_p2_wrdata, main_dfi_p1_wrdata, main_dfi_p0_wrdata} = main_interface_wdata;
assign {main_dfi_p3_wrdata, main_dfi_p2_wrdata, main_dfi_p1_wrdata, main_dfi_p0_wrdata} = main_interface_wdata;
assign {main_dfi_p3_wrdata, main_dfi_p2_wrdata, main_dfi_p1_wrdata, main_dfi_p0_wrdata} = main_interface_wdata;
assign {main_dfi_p3_wrdata_mask, main_dfi_p2_wrdata_mask, main_dfi_p1_wrdata_mask, main_dfi_p0_wrdata_mask} = (~main_interface_wdata_we);
assign {main_dfi_p3_wrdata_mask, main_dfi_p2_wrdata_mask, main_dfi_p1_wrdata_mask, main_dfi_p0_wrdata_mask} = (~main_interface_wdata_we);
assign {main_dfi_p3_wrdata_mask, main_dfi_p2_wrdata_mask, main_dfi_p1_wrdata_mask, main_dfi_p0_wrdata_mask} = (~main_interface_wdata_we);
assign {main_dfi_p3_wrdata_mask, main_dfi_p2_wrdata_mask, main_dfi_p1_wrdata_mask, main_dfi_p0_wrdata_mask} = (~main_interface_wdata_we);
always @(*) begin
    main_choose_cmd_valids <= 8'd0;
    main_choose_cmd_valids[0] <= (main_bankmachine0_cmd_valid & (((main_bankmachine0_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine0_cmd_payload_ras & (~main_bankmachine0_cmd_payload_cas)) & (~main_bankmachine0_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine0_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine0_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[1] <= (main_bankmachine1_cmd_valid & (((main_bankmachine1_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine1_cmd_payload_ras & (~main_bankmachine1_cmd_payload_cas)) & (~main_bankmachine1_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine1_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine1_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[2] <= (main_bankmachine2_cmd_valid & (((main_bankmachine2_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine2_cmd_payload_ras & (~main_bankmachine2_cmd_payload_cas)) & (~main_bankmachine2_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine2_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine2_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[3] <= (main_bankmachine3_cmd_valid & (((main_bankmachine3_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine3_cmd_payload_ras & (~main_bankmachine3_cmd_payload_cas)) & (~main_bankmachine3_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine3_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine3_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[4] <= (main_bankmachine4_cmd_valid & (((main_bankmachine4_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine4_cmd_payload_ras & (~main_bankmachine4_cmd_payload_cas)) & (~main_bankmachine4_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine4_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine4_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[5] <= (main_bankmachine5_cmd_valid & (((main_bankmachine5_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine5_cmd_payload_ras & (~main_bankmachine5_cmd_payload_cas)) & (~main_bankmachine5_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine5_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine5_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[6] <= (main_bankmachine6_cmd_valid & (((main_bankmachine6_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine6_cmd_payload_ras & (~main_bankmachine6_cmd_payload_cas)) & (~main_bankmachine6_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine6_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine6_cmd_payload_is_write == main_choose_cmd_want_writes))));
    main_choose_cmd_valids[7] <= (main_bankmachine7_cmd_valid & (((main_bankmachine7_cmd_payload_is_cmd & main_choose_cmd_want_cmds) & ((~((main_bankmachine7_cmd_payload_ras & (~main_bankmachine7_cmd_payload_cas)) & (~main_bankmachine7_cmd_payload_we))) | main_choose_cmd_want_activates)) | ((main_bankmachine7_cmd_payload_is_read == main_choose_cmd_want_reads) & (main_bankmachine7_cmd_payload_is_write == main_choose_cmd_want_writes))));
end
assign main_choose_cmd_request = main_choose_cmd_valids;
assign main_choose_cmd_cmd_valid = builder_rhs_self0;
assign main_choose_cmd_cmd_payload_a = builder_rhs_self1;
assign main_choose_cmd_cmd_payload_ba = builder_rhs_self2;
assign main_choose_cmd_cmd_payload_is_read = builder_rhs_self3;
assign main_choose_cmd_cmd_payload_is_write = builder_rhs_self4;
assign main_choose_cmd_cmd_payload_is_cmd = builder_rhs_self5;
always @(*) begin
    main_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_choose_cmd_cmd_valid) begin
        main_choose_cmd_cmd_payload_cas <= builder_t_self0;
    end
end
always @(*) begin
    main_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_choose_cmd_cmd_valid) begin
        main_choose_cmd_cmd_payload_ras <= builder_t_self1;
    end
end
always @(*) begin
    main_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_choose_cmd_cmd_valid) begin
        main_choose_cmd_cmd_payload_we <= builder_t_self2;
    end
end
always @(*) begin
    main_bankmachine0_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 1'd0))) begin
        main_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 1'd0))) begin
        main_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine1_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 1'd1))) begin
        main_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 1'd1))) begin
        main_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine2_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 2'd2))) begin
        main_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 2'd2))) begin
        main_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine3_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 2'd3))) begin
        main_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 2'd3))) begin
        main_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine4_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 3'd4))) begin
        main_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 3'd4))) begin
        main_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine5_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 3'd5))) begin
        main_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 3'd5))) begin
        main_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine6_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 3'd6))) begin
        main_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 3'd6))) begin
        main_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_bankmachine7_cmd_ready <= 1'd0;
    if (((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & (main_choose_cmd_grant == 3'd7))) begin
        main_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & (main_choose_req_grant == 3'd7))) begin
        main_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_choose_cmd_ce = (main_choose_cmd_cmd_ready | (~main_choose_cmd_cmd_valid));
always @(*) begin
    main_choose_req_valids <= 8'd0;
    main_choose_req_valids[0] <= (main_bankmachine0_cmd_valid & (((main_bankmachine0_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine0_cmd_payload_ras & (~main_bankmachine0_cmd_payload_cas)) & (~main_bankmachine0_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine0_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine0_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[1] <= (main_bankmachine1_cmd_valid & (((main_bankmachine1_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine1_cmd_payload_ras & (~main_bankmachine1_cmd_payload_cas)) & (~main_bankmachine1_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine1_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine1_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[2] <= (main_bankmachine2_cmd_valid & (((main_bankmachine2_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine2_cmd_payload_ras & (~main_bankmachine2_cmd_payload_cas)) & (~main_bankmachine2_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine2_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine2_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[3] <= (main_bankmachine3_cmd_valid & (((main_bankmachine3_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine3_cmd_payload_ras & (~main_bankmachine3_cmd_payload_cas)) & (~main_bankmachine3_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine3_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine3_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[4] <= (main_bankmachine4_cmd_valid & (((main_bankmachine4_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine4_cmd_payload_ras & (~main_bankmachine4_cmd_payload_cas)) & (~main_bankmachine4_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine4_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine4_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[5] <= (main_bankmachine5_cmd_valid & (((main_bankmachine5_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine5_cmd_payload_ras & (~main_bankmachine5_cmd_payload_cas)) & (~main_bankmachine5_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine5_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine5_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[6] <= (main_bankmachine6_cmd_valid & (((main_bankmachine6_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine6_cmd_payload_ras & (~main_bankmachine6_cmd_payload_cas)) & (~main_bankmachine6_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine6_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine6_cmd_payload_is_write == main_choose_req_want_writes))));
    main_choose_req_valids[7] <= (main_bankmachine7_cmd_valid & (((main_bankmachine7_cmd_payload_is_cmd & main_choose_req_want_cmds) & ((~((main_bankmachine7_cmd_payload_ras & (~main_bankmachine7_cmd_payload_cas)) & (~main_bankmachine7_cmd_payload_we))) | main_choose_req_want_activates)) | ((main_bankmachine7_cmd_payload_is_read == main_choose_req_want_reads) & (main_bankmachine7_cmd_payload_is_write == main_choose_req_want_writes))));
end
assign main_choose_req_request = main_choose_req_valids;
assign main_choose_req_cmd_valid = builder_rhs_self6;
assign main_choose_req_cmd_payload_a = builder_rhs_self7;
assign main_choose_req_cmd_payload_ba = builder_rhs_self8;
assign main_choose_req_cmd_payload_is_read = builder_rhs_self9;
assign main_choose_req_cmd_payload_is_write = builder_rhs_self10;
assign main_choose_req_cmd_payload_is_cmd = builder_rhs_self11;
always @(*) begin
    main_choose_req_cmd_payload_cas <= 1'd0;
    if (main_choose_req_cmd_valid) begin
        main_choose_req_cmd_payload_cas <= builder_t_self3;
    end
end
always @(*) begin
    main_choose_req_cmd_payload_ras <= 1'd0;
    if (main_choose_req_cmd_valid) begin
        main_choose_req_cmd_payload_ras <= builder_t_self4;
    end
end
always @(*) begin
    main_choose_req_cmd_payload_we <= 1'd0;
    if (main_choose_req_cmd_valid) begin
        main_choose_req_cmd_payload_we <= builder_t_self5;
    end
end
assign main_choose_req_ce = (main_choose_req_cmd_ready | (~main_choose_req_cmd_valid));
assign main_dfi_p0_reset_n = 1'd1;
assign main_dfi_p0_cke = {1{main_steerer4}};
assign main_dfi_p0_odt = {1{main_steerer5}};
assign main_dfi_p1_reset_n = 1'd1;
assign main_dfi_p1_cke = {1{main_steerer6}};
assign main_dfi_p1_odt = {1{main_steerer7}};
assign main_dfi_p2_reset_n = 1'd1;
assign main_dfi_p2_cke = {1{main_steerer8}};
assign main_dfi_p2_odt = {1{main_steerer9}};
assign main_dfi_p3_reset_n = 1'd1;
assign main_dfi_p3_cke = {1{main_steerer10}};
assign main_dfi_p3_odt = {1{main_steerer11}};
assign main_tfawcon_count = ((main_tfawcon_window[0] + main_tfawcon_window[1]) + main_tfawcon_window[2]);
always @(*) begin
    builder_litedramcore_multiplexer_next_state <= 4'd0;
    builder_litedramcore_multiplexer_next_state <= builder_litedramcore_multiplexer_state;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            if (main_read_available) begin
                if (((~main_write_available) | main_max_time1)) begin
                    builder_litedramcore_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_go_to_refresh) begin
                builder_litedramcore_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (main_cmd_last) begin
                builder_litedramcore_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_twtrcon_ready) begin
                builder_litedramcore_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_litedramcore_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_litedramcore_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_litedramcore_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_litedramcore_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_litedramcore_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_litedramcore_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_litedramcore_multiplexer_next_state <= 1'd1;
        end
        default: begin
            if (main_write_available) begin
                if (((~main_read_available) | main_max_time0)) begin
                    builder_litedramcore_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_go_to_refresh) begin
                builder_litedramcore_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
always @(*) begin
    main_choose_req_cmd_ready <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            if (1'd0) begin
                main_choose_req_cmd_ready <= (main_cas_allowed & ((~((main_choose_req_cmd_payload_ras & (~main_choose_req_cmd_payload_cas)) & (~main_choose_req_cmd_payload_we))) | main_ras_allowed));
            end else begin
                main_choose_req_cmd_ready <= main_cas_allowed;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            if (1'd0) begin
                main_choose_req_cmd_ready <= (main_cas_allowed & ((~((main_choose_req_cmd_payload_ras & (~main_choose_req_cmd_payload_cas)) & (~main_choose_req_cmd_payload_we))) | main_ras_allowed));
            end else begin
                main_choose_req_cmd_ready <= main_cas_allowed;
            end
        end
    endcase
end
always @(*) begin
    main_en1 <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            main_en1 <= 1'd1;
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_steerer0 <= 2'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            main_steerer0 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 1'd0)) begin
                main_steerer0 <= 2'd2;
            end
            if ((main_rdphase == 1'd0)) begin
                main_steerer0 <= 1'd1;
            end
        end
        2'd2: begin
            main_steerer0 <= 2'd3;
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            main_steerer0 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 1'd0)) begin
                main_steerer0 <= 2'd2;
            end
            if ((main_nphases == 1'd0)) begin
                main_steerer0 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_cmd_ready <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
        end
        2'd2: begin
            main_cmd_ready <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_steerer1 <= 2'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            main_steerer1 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 1'd1)) begin
                main_steerer1 <= 2'd2;
            end
            if ((main_rdphase == 1'd1)) begin
                main_steerer1 <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            main_steerer1 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 1'd1)) begin
                main_steerer1 <= 2'd2;
            end
            if ((main_nphases == 1'd1)) begin
                main_steerer1 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_en0 <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            main_en0 <= 1'd1;
        end
    endcase
end
always @(*) begin
    main_steerer2 <= 2'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            main_steerer2 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 2'd2)) begin
                main_steerer2 <= 2'd2;
            end
            if ((main_rdphase == 2'd2)) begin
                main_steerer2 <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            main_steerer2 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 2'd2)) begin
                main_steerer2 <= 2'd2;
            end
            if ((main_nphases == 2'd2)) begin
                main_steerer2 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_choose_cmd_want_activates <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            if (1'd0) begin
            end else begin
                main_choose_cmd_want_activates <= main_ras_allowed;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            if (1'd0) begin
            end else begin
                main_choose_cmd_want_activates <= main_ras_allowed;
            end
        end
    endcase
end
always @(*) begin
    main_steerer3 <= 2'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            main_steerer3 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 2'd3)) begin
                main_steerer3 <= 2'd2;
            end
            if ((main_rdphase == 2'd3)) begin
                main_steerer3 <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            main_steerer3 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 2'd3)) begin
                main_steerer3 <= 2'd2;
            end
            if ((main_nphases == 2'd3)) begin
                main_steerer3 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_choose_cmd_cmd_ready <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            if (1'd0) begin
            end else begin
                main_choose_cmd_cmd_ready <= ((~((main_choose_cmd_cmd_payload_ras & (~main_choose_cmd_cmd_payload_cas)) & (~main_choose_cmd_cmd_payload_we))) | main_ras_allowed);
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            if (1'd0) begin
            end else begin
                main_choose_cmd_cmd_ready <= ((~((main_choose_cmd_cmd_payload_ras & (~main_choose_cmd_cmd_payload_cas)) & (~main_choose_cmd_cmd_payload_we))) | main_ras_allowed);
            end
        end
    endcase
end
always @(*) begin
    main_choose_req_want_reads <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            main_choose_req_want_reads <= 1'd1;
        end
    endcase
end
always @(*) begin
    main_choose_req_want_writes <= 1'd0;
    case (builder_litedramcore_multiplexer_state)
        1'd1: begin
            main_choose_req_want_writes <= 1'd1;
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
        end
    endcase
end
assign builder_litedramcore_roundrobin0_request = {(((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_litedramcore_locked0 | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin0_ce = ((~main_interface_bank0_valid) & (~main_interface_bank0_lock));
assign main_interface_bank0_addr = builder_rhs_self12;
assign main_interface_bank0_we = builder_rhs_self13;
assign main_interface_bank0_valid = builder_rhs_self14;
assign builder_litedramcore_roundrobin1_request = {(((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_litedramcore_locked1 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin1_ce = ((~main_interface_bank1_valid) & (~main_interface_bank1_lock));
assign main_interface_bank1_addr = builder_rhs_self15;
assign main_interface_bank1_we = builder_rhs_self16;
assign main_interface_bank1_valid = builder_rhs_self17;
assign builder_litedramcore_roundrobin2_request = {(((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_litedramcore_locked2 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin2_ce = ((~main_interface_bank2_valid) & (~main_interface_bank2_lock));
assign main_interface_bank2_addr = builder_rhs_self18;
assign main_interface_bank2_we = builder_rhs_self19;
assign main_interface_bank2_valid = builder_rhs_self20;
assign builder_litedramcore_roundrobin3_request = {(((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_litedramcore_locked3 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin3_ce = ((~main_interface_bank3_valid) & (~main_interface_bank3_lock));
assign main_interface_bank3_addr = builder_rhs_self21;
assign main_interface_bank3_we = builder_rhs_self22;
assign main_interface_bank3_valid = builder_rhs_self23;
assign builder_litedramcore_roundrobin4_request = {(((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_litedramcore_locked4 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin4_ce = ((~main_interface_bank4_valid) & (~main_interface_bank4_lock));
assign main_interface_bank4_addr = builder_rhs_self24;
assign main_interface_bank4_we = builder_rhs_self25;
assign main_interface_bank4_valid = builder_rhs_self26;
assign builder_litedramcore_roundrobin5_request = {(((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_litedramcore_locked5 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin5_ce = ((~main_interface_bank5_valid) & (~main_interface_bank5_lock));
assign main_interface_bank5_addr = builder_rhs_self27;
assign main_interface_bank5_we = builder_rhs_self28;
assign main_interface_bank5_valid = builder_rhs_self29;
assign builder_litedramcore_roundrobin6_request = {(((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_litedramcore_locked6 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin6_ce = ((~main_interface_bank6_valid) & (~main_interface_bank6_lock));
assign main_interface_bank6_addr = builder_rhs_self30;
assign main_interface_bank6_we = builder_rhs_self31;
assign main_interface_bank6_valid = builder_rhs_self32;
assign builder_litedramcore_roundrobin7_request = {(((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_litedramcore_locked7 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_litedramcore_roundrobin7_ce = ((~main_interface_bank7_valid) & (~main_interface_bank7_lock));
assign main_interface_bank7_addr = builder_rhs_self33;
assign main_interface_bank7_we = builder_rhs_self34;
assign main_interface_bank7_valid = builder_rhs_self35;
assign main_port_cmd_ready = ((((((((1'd0 | (((builder_litedramcore_roundrobin0_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_litedramcore_locked0 | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank0_ready)) | (((builder_litedramcore_roundrobin1_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_litedramcore_locked1 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank1_ready)) | (((builder_litedramcore_roundrobin2_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_litedramcore_locked2 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank2_ready)) | (((builder_litedramcore_roundrobin3_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_litedramcore_locked3 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank3_ready)) | (((builder_litedramcore_roundrobin4_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_litedramcore_locked4 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank4_ready)) | (((builder_litedramcore_roundrobin5_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_litedramcore_locked5 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank5_ready)) | (((builder_litedramcore_roundrobin6_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_litedramcore_locked6 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_interface_bank6_ready)) | (((builder_litedramcore_roundrobin7_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_litedramcore_locked7 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0)))))) & main_interface_bank7_ready));
assign main_port_wdata_ready = builder_litedramcore_new_master_wdata_ready1;
assign main_port_rdata_valid = builder_litedramcore_new_master_rdata_valid8;
always @(*) begin
    main_interface_wdata <= 128'd0;
    case ({builder_litedramcore_new_master_wdata_ready1})
        1'd1: begin
            main_interface_wdata <= main_port_wdata_payload_data;
        end
        default: begin
            main_interface_wdata <= 1'd0;
        end
    endcase
end
always @(*) begin
    main_interface_wdata_we <= 16'd0;
    case ({builder_litedramcore_new_master_wdata_ready1})
        1'd1: begin
            main_interface_wdata_we <= main_port_wdata_payload_we;
        end
        default: begin
            main_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_port_rdata_payload_data = main_interface_rdata;
assign main_litedramnativeportconverter_cmd_buffer_source_ready = (main_litedramnativeportconverter_wdata_finished | main_litedramnativeportconverter_rdata_finished);
assign main_litedramnativeportconverter_addr_changed = (main_litedramnativeportconverter_cmd_addr[25:2] != main_new_port_cmd_payload_addr[25:2]);
assign main_litedramnativeportconverter_rw_collision = ((main_litedramnativeportconverter_cmd_we & (main_new_port_cmd_valid & (~main_new_port_cmd_payload_we))) & (~main_litedramnativeportconverter_addr_changed));
assign main_litedramnativeportconverter_next_cmd = ((((main_litedramnativeportconverter_addr_changed | (main_litedramnativeportconverter_cmd_we != main_new_port_cmd_payload_we)) | (main_litedramnativeportconverter_sel == 4'd15)) | main_litedramnativeportconverter_cmd_last) | main_new_port_flush);
assign main_litedramnativeportconverter_rdata_fifo_sink_valid = main_port_rdata_valid;
assign main_port_rdata_ready = main_litedramnativeportconverter_rdata_fifo_sink_ready;
assign main_litedramnativeportconverter_rdata_fifo_sink_first = main_port_rdata_first;
assign main_litedramnativeportconverter_rdata_fifo_sink_last = main_port_rdata_last;
assign main_litedramnativeportconverter_rdata_fifo_sink_payload_data = main_port_rdata_payload_data;
assign main_litedramnativeportconverter_rdata_converter_sink_valid = main_litedramnativeportconverter_rdata_fifo_source_valid;
assign main_litedramnativeportconverter_rdata_fifo_source_ready = main_litedramnativeportconverter_rdata_converter_sink_ready;
assign main_litedramnativeportconverter_rdata_converter_sink_first = main_litedramnativeportconverter_rdata_fifo_source_first;
assign main_litedramnativeportconverter_rdata_converter_sink_last = main_litedramnativeportconverter_rdata_fifo_source_last;
assign main_litedramnativeportconverter_rdata_converter_sink_payload_data = main_litedramnativeportconverter_rdata_fifo_source_payload_data;
assign main_litedramnativeportconverter_rdata_chunk_valid = ((main_litedramnativeportconverter_cmd_buffer_source_payload_sel & main_litedramnativeportconverter_rdata_chunk) != 1'd0);
always @(*) begin
    main_new_port_rdata_valid <= 1'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & (~main_litedramnativeportconverter_cmd_buffer_source_payload_we))) begin
        if (main_litedramnativeportconverter_rdata_chunk_valid) begin
            main_new_port_rdata_valid <= main_litedramnativeportconverter_rdata_converter_source_valid;
        end else begin
        end
    end
end
always @(*) begin
    main_new_port_rdata_payload_data <= 32'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & (~main_litedramnativeportconverter_cmd_buffer_source_payload_we))) begin
        if (main_litedramnativeportconverter_rdata_chunk_valid) begin
            main_new_port_rdata_payload_data <= main_litedramnativeportconverter_rdata_converter_source_payload_data;
        end else begin
        end
    end
end
always @(*) begin
    main_litedramnativeportconverter_rdata_converter_source_ready <= 1'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & (~main_litedramnativeportconverter_cmd_buffer_source_payload_we))) begin
        if (main_litedramnativeportconverter_rdata_chunk_valid) begin
            main_litedramnativeportconverter_rdata_converter_source_ready <= main_new_port_rdata_ready;
        end else begin
            main_litedramnativeportconverter_rdata_converter_source_ready <= 1'd1;
        end
    end
end
always @(*) begin
    main_litedramnativeportconverter_rdata_finished <= 1'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & (~main_litedramnativeportconverter_cmd_buffer_source_payload_we))) begin
        main_litedramnativeportconverter_rdata_finished <= ((main_litedramnativeportconverter_rdata_converter_source_valid & main_litedramnativeportconverter_rdata_converter_source_ready) & main_litedramnativeportconverter_rdata_chunk[3]);
    end
end
assign main_litedramnativeportconverter_wdata_fifo_sink_valid = main_new_port_wdata_valid;
assign main_new_port_wdata_ready = main_litedramnativeportconverter_wdata_fifo_sink_ready;
assign main_litedramnativeportconverter_wdata_fifo_sink_first = main_new_port_wdata_first;
assign main_litedramnativeportconverter_wdata_fifo_sink_last = main_new_port_wdata_last;
assign main_litedramnativeportconverter_wdata_fifo_sink_payload_data = main_new_port_wdata_payload_data;
assign main_litedramnativeportconverter_wdata_fifo_sink_payload_we = main_new_port_wdata_payload_we;
assign main_port_wdata_valid = main_litedramnativeportconverter_wdata_buffer_source_source_valid;
assign main_litedramnativeportconverter_wdata_buffer_source_source_ready = main_port_wdata_ready;
assign main_port_wdata_first = main_litedramnativeportconverter_wdata_buffer_source_source_first;
assign main_port_wdata_last = main_litedramnativeportconverter_wdata_buffer_source_source_last;
assign main_port_wdata_payload_data = main_litedramnativeportconverter_wdata_buffer_source_source_payload_data;
assign main_port_wdata_payload_we = main_litedramnativeportconverter_wdata_buffer_source_source_payload_we;
assign main_litedramnativeportconverter_wdata_chunk_valid = ((main_litedramnativeportconverter_cmd_buffer_source_payload_sel & main_litedramnativeportconverter_wdata_chunk) != 1'd0);
always @(*) begin
    main_litedramnativeportconverter_wdata_converter_sink_payload_we <= 4'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & main_litedramnativeportconverter_cmd_buffer_source_payload_we)) begin
        if (main_litedramnativeportconverter_wdata_chunk_valid) begin
            main_litedramnativeportconverter_wdata_converter_sink_payload_we <= main_litedramnativeportconverter_wdata_fifo_source_payload_we;
        end else begin
        end
    end
end
always @(*) begin
    main_litedramnativeportconverter_wdata_converter_sink_valid <= 1'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & main_litedramnativeportconverter_cmd_buffer_source_payload_we)) begin
        if (main_litedramnativeportconverter_wdata_chunk_valid) begin
            main_litedramnativeportconverter_wdata_converter_sink_valid <= main_litedramnativeportconverter_wdata_fifo_source_valid;
        end else begin
            main_litedramnativeportconverter_wdata_converter_sink_valid <= 1'd1;
        end
    end
end
always @(*) begin
    main_litedramnativeportconverter_wdata_fifo_source_ready <= 1'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & main_litedramnativeportconverter_cmd_buffer_source_payload_we)) begin
        if (main_litedramnativeportconverter_wdata_chunk_valid) begin
            main_litedramnativeportconverter_wdata_fifo_source_ready <= main_litedramnativeportconverter_wdata_converter_sink_ready;
        end else begin
        end
    end
end
always @(*) begin
    main_litedramnativeportconverter_wdata_converter_sink_payload_data <= 32'd0;
    if ((main_litedramnativeportconverter_cmd_buffer_source_valid & main_litedramnativeportconverter_cmd_buffer_source_payload_we)) begin
        if (main_litedramnativeportconverter_wdata_chunk_valid) begin
            main_litedramnativeportconverter_wdata_converter_sink_payload_data <= main_litedramnativeportconverter_wdata_fifo_source_payload_data;
        end else begin
        end
    end
end
assign main_litedramnativeportconverter_wdata_buffer_sink_sink_valid = main_litedramnativeportconverter_wdata_converter_source_valid;
assign main_litedramnativeportconverter_wdata_buffer_sink_sink_payload_data = main_litedramnativeportconverter_wdata_converter_source_payload_data;
assign main_litedramnativeportconverter_wdata_buffer_sink_sink_payload_we = (main_litedramnativeportconverter_wdata_converter_source_payload_we & main_litedramnativeportconverter_wdata_sel);
assign main_litedramnativeportconverter_wdata_converter_source_ready = main_litedramnativeportconverter_wdata_buffer_sink_sink_ready;
assign main_litedramnativeportconverter_wdata_finished = ((main_litedramnativeportconverter_wdata_converter_sink_valid & main_litedramnativeportconverter_wdata_converter_sink_ready) & main_litedramnativeportconverter_wdata_chunk[3]);
assign main_litedramnativeportconverter_cmd_buffer_source_valid = main_litedramnativeportconverter_cmd_buffer_sink_valid;
assign main_litedramnativeportconverter_cmd_buffer_sink_ready = main_litedramnativeportconverter_cmd_buffer_source_ready;
assign main_litedramnativeportconverter_cmd_buffer_source_first = main_litedramnativeportconverter_cmd_buffer_sink_first;
assign main_litedramnativeportconverter_cmd_buffer_source_last = main_litedramnativeportconverter_cmd_buffer_sink_last;
assign main_litedramnativeportconverter_cmd_buffer_source_payload_sel = main_litedramnativeportconverter_cmd_buffer_sink_payload_sel;
assign main_litedramnativeportconverter_cmd_buffer_source_payload_we = main_litedramnativeportconverter_cmd_buffer_sink_payload_we;
always @(*) begin
    builder_litedramcore_next_state <= 2'd0;
    builder_litedramcore_next_state <= builder_litedramcore_state;
    case (builder_litedramcore_state)
        1'd1: begin
            if (main_port_cmd_ready) begin
                if (main_litedramnativeportconverter_cmd_we) begin
                    builder_litedramcore_next_state <= 1'd0;
                end else begin
                    builder_litedramcore_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            if (main_litedramnativeportconverter_next_cmd) begin
                builder_litedramcore_next_state <= 2'd3;
            end else begin
            end
        end
        2'd3: begin
            if (main_litedramnativeportconverter_cmd_buffer_sink_ready) begin
                if (main_litedramnativeportconverter_cmd_we) begin
                    builder_litedramcore_next_state <= 1'd1;
                end else begin
                    builder_litedramcore_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                if (main_new_port_cmd_payload_we) begin
                    builder_litedramcore_next_state <= 2'd2;
                end else begin
                    builder_litedramcore_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_sel_litedramcore_next_value_ce3 <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_litedramnativeportconverter_next_cmd) begin
            end else begin
                if (main_new_port_cmd_valid) begin
                    main_litedramnativeportconverter_sel_litedramcore_next_value_ce3 <= 1'd1;
                end
            end
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_sel_litedramcore_next_value_ce3 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_port_cmd_valid <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
            main_port_cmd_valid <= 1'd1;
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_new_port_cmd_ready <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_litedramnativeportconverter_next_cmd) begin
            end else begin
                main_new_port_cmd_ready <= main_new_port_cmd_valid;
            end
        end
        2'd3: begin
        end
        default: begin
            main_new_port_cmd_ready <= (main_new_port_cmd_valid & (~main_litedramnativeportconverter_read_lock));
        end
    endcase
end
always @(*) begin
    main_port_cmd_payload_we <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
            main_port_cmd_payload_we <= main_litedramnativeportconverter_cmd_we;
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_port_cmd_payload_addr <= 24'd0;
    case (builder_litedramcore_state)
        1'd1: begin
            main_port_cmd_payload_addr <= main_litedramnativeportconverter_cmd_addr[25:2];
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_buffer_sink_valid <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            main_litedramnativeportconverter_cmd_buffer_sink_valid <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_addr_litedramcore_next_value0 <= 26'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_cmd_addr_litedramcore_next_value0 <= main_new_port_cmd_payload_addr;
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_addr_litedramcore_next_value_ce0 <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_cmd_addr_litedramcore_next_value_ce0 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_buffer_sink_payload_sel <= 4'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            main_litedramnativeportconverter_cmd_buffer_sink_payload_sel <= main_litedramnativeportconverter_sel;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_we_litedramcore_next_value1 <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_cmd_we_litedramcore_next_value1 <= main_new_port_cmd_payload_we;
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_buffer_sink_payload_we <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            main_litedramnativeportconverter_cmd_buffer_sink_payload_we <= main_litedramnativeportconverter_cmd_we;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_we_litedramcore_next_value_ce1 <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_cmd_we_litedramcore_next_value_ce1 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_last_litedramcore_next_value2 <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_litedramnativeportconverter_next_cmd) begin
            end else begin
                main_litedramnativeportconverter_cmd_last_litedramcore_next_value2 <= main_new_port_cmd_last;
            end
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_cmd_last_litedramcore_next_value2 <= main_new_port_cmd_last;
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_cmd_last_litedramcore_next_value_ce2 <= 1'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_litedramnativeportconverter_next_cmd) begin
            end else begin
                main_litedramnativeportconverter_cmd_last_litedramcore_next_value_ce2 <= 1'd1;
            end
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_cmd_last_litedramcore_next_value_ce2 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_litedramnativeportconverter_sel_litedramcore_next_value3 <= 4'd0;
    case (builder_litedramcore_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_litedramnativeportconverter_next_cmd) begin
            end else begin
                if (main_new_port_cmd_valid) begin
                    main_litedramnativeportconverter_sel_litedramcore_next_value3 <= (main_litedramnativeportconverter_sel | (1'd1 <<< main_new_port_cmd_payload_addr[1:0]));
                end
            end
        end
        2'd3: begin
        end
        default: begin
            if (main_new_port_cmd_ready) begin
                main_litedramnativeportconverter_sel_litedramcore_next_value3 <= (1'd1 <<< main_new_port_cmd_payload_addr[1:0]);
            end
        end
    endcase
end
assign main_litedramnativeportconverter_rdata_fifo_syncfifo_din = {main_litedramnativeportconverter_rdata_fifo_fifo_in_last, main_litedramnativeportconverter_rdata_fifo_fifo_in_first, main_litedramnativeportconverter_rdata_fifo_fifo_in_payload_data};
assign {main_litedramnativeportconverter_rdata_fifo_fifo_out_last, main_litedramnativeportconverter_rdata_fifo_fifo_out_first, main_litedramnativeportconverter_rdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_rdata_fifo_syncfifo_dout;
assign {main_litedramnativeportconverter_rdata_fifo_fifo_out_last, main_litedramnativeportconverter_rdata_fifo_fifo_out_first, main_litedramnativeportconverter_rdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_rdata_fifo_syncfifo_dout;
assign {main_litedramnativeportconverter_rdata_fifo_fifo_out_last, main_litedramnativeportconverter_rdata_fifo_fifo_out_first, main_litedramnativeportconverter_rdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_rdata_fifo_syncfifo_dout;
assign main_litedramnativeportconverter_rdata_fifo_sink_ready = main_litedramnativeportconverter_rdata_fifo_syncfifo_writable;
assign main_litedramnativeportconverter_rdata_fifo_syncfifo_we = main_litedramnativeportconverter_rdata_fifo_sink_valid;
assign main_litedramnativeportconverter_rdata_fifo_fifo_in_first = main_litedramnativeportconverter_rdata_fifo_sink_first;
assign main_litedramnativeportconverter_rdata_fifo_fifo_in_last = main_litedramnativeportconverter_rdata_fifo_sink_last;
assign main_litedramnativeportconverter_rdata_fifo_fifo_in_payload_data = main_litedramnativeportconverter_rdata_fifo_sink_payload_data;
assign main_litedramnativeportconverter_rdata_fifo_source_valid = main_litedramnativeportconverter_rdata_fifo_syncfifo_readable;
assign main_litedramnativeportconverter_rdata_fifo_source_first = main_litedramnativeportconverter_rdata_fifo_fifo_out_first;
assign main_litedramnativeportconverter_rdata_fifo_source_last = main_litedramnativeportconverter_rdata_fifo_fifo_out_last;
assign main_litedramnativeportconverter_rdata_fifo_source_payload_data = main_litedramnativeportconverter_rdata_fifo_fifo_out_payload_data;
assign main_litedramnativeportconverter_rdata_fifo_syncfifo_re = main_litedramnativeportconverter_rdata_fifo_source_ready;
always @(*) begin
    main_litedramnativeportconverter_rdata_fifo_wrport_adr <= 2'd0;
    if (main_litedramnativeportconverter_rdata_fifo_replace) begin
        main_litedramnativeportconverter_rdata_fifo_wrport_adr <= (main_litedramnativeportconverter_rdata_fifo_produce - 1'd1);
    end else begin
        main_litedramnativeportconverter_rdata_fifo_wrport_adr <= main_litedramnativeportconverter_rdata_fifo_produce;
    end
end
assign main_litedramnativeportconverter_rdata_fifo_wrport_dat_w = main_litedramnativeportconverter_rdata_fifo_syncfifo_din;
assign main_litedramnativeportconverter_rdata_fifo_wrport_we = (main_litedramnativeportconverter_rdata_fifo_syncfifo_we & (main_litedramnativeportconverter_rdata_fifo_syncfifo_writable | main_litedramnativeportconverter_rdata_fifo_replace));
assign main_litedramnativeportconverter_rdata_fifo_do_read = (main_litedramnativeportconverter_rdata_fifo_syncfifo_readable & main_litedramnativeportconverter_rdata_fifo_syncfifo_re);
assign main_litedramnativeportconverter_rdata_fifo_rdport_adr = main_litedramnativeportconverter_rdata_fifo_consume;
assign main_litedramnativeportconverter_rdata_fifo_syncfifo_dout = main_litedramnativeportconverter_rdata_fifo_rdport_dat_r;
assign main_litedramnativeportconverter_rdata_fifo_syncfifo_writable = (main_litedramnativeportconverter_rdata_fifo_level != 2'd3);
assign main_litedramnativeportconverter_rdata_fifo_syncfifo_readable = (main_litedramnativeportconverter_rdata_fifo_level != 1'd0);
assign main_litedramnativeportconverter_rdata_converter_converter_sink_valid = main_litedramnativeportconverter_rdata_converter_sink_valid;
assign main_litedramnativeportconverter_rdata_converter_converter_sink_first = main_litedramnativeportconverter_rdata_converter_sink_first;
assign main_litedramnativeportconverter_rdata_converter_converter_sink_last = main_litedramnativeportconverter_rdata_converter_sink_last;
assign main_litedramnativeportconverter_rdata_converter_sink_ready = main_litedramnativeportconverter_rdata_converter_converter_sink_ready;
always @(*) begin
    main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data <= 128'd0;
    main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[31:0] <= main_litedramnativeportconverter_rdata_converter_sink_payload_data[31:0];
    main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[63:32] <= main_litedramnativeportconverter_rdata_converter_sink_payload_data[63:32];
    main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[95:64] <= main_litedramnativeportconverter_rdata_converter_sink_payload_data[95:64];
    main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[127:96] <= main_litedramnativeportconverter_rdata_converter_sink_payload_data[127:96];
end
assign main_litedramnativeportconverter_rdata_converter_source_valid = main_litedramnativeportconverter_rdata_converter_source_source_valid;
assign main_litedramnativeportconverter_rdata_converter_source_first = main_litedramnativeportconverter_rdata_converter_source_source_first;
assign main_litedramnativeportconverter_rdata_converter_source_last = main_litedramnativeportconverter_rdata_converter_source_source_last;
assign main_litedramnativeportconverter_rdata_converter_source_source_ready = main_litedramnativeportconverter_rdata_converter_source_ready;
assign {main_litedramnativeportconverter_rdata_converter_source_payload_data} = main_litedramnativeportconverter_rdata_converter_source_source_payload_data;
assign main_litedramnativeportconverter_rdata_converter_source_source_valid = main_litedramnativeportconverter_rdata_converter_converter_source_valid;
assign main_litedramnativeportconverter_rdata_converter_converter_source_ready = main_litedramnativeportconverter_rdata_converter_source_source_ready;
assign main_litedramnativeportconverter_rdata_converter_source_source_first = main_litedramnativeportconverter_rdata_converter_converter_source_first;
assign main_litedramnativeportconverter_rdata_converter_source_source_last = main_litedramnativeportconverter_rdata_converter_converter_source_last;
assign main_litedramnativeportconverter_rdata_converter_source_source_payload_data = main_litedramnativeportconverter_rdata_converter_converter_source_payload_data;
assign main_litedramnativeportconverter_rdata_converter_converter_first = (main_litedramnativeportconverter_rdata_converter_converter_mux == 1'd0);
assign main_litedramnativeportconverter_rdata_converter_converter_last = (main_litedramnativeportconverter_rdata_converter_converter_mux == 2'd3);
assign main_litedramnativeportconverter_rdata_converter_converter_source_valid = main_litedramnativeportconverter_rdata_converter_converter_sink_valid;
assign main_litedramnativeportconverter_rdata_converter_converter_source_first = (main_litedramnativeportconverter_rdata_converter_converter_sink_first & main_litedramnativeportconverter_rdata_converter_converter_first);
assign main_litedramnativeportconverter_rdata_converter_converter_source_last = (main_litedramnativeportconverter_rdata_converter_converter_sink_last & main_litedramnativeportconverter_rdata_converter_converter_last);
assign main_litedramnativeportconverter_rdata_converter_converter_sink_ready = (main_litedramnativeportconverter_rdata_converter_converter_last & main_litedramnativeportconverter_rdata_converter_converter_source_ready);
always @(*) begin
    main_litedramnativeportconverter_rdata_converter_converter_source_payload_data <= 32'd0;
    case (main_litedramnativeportconverter_rdata_converter_converter_mux)
        1'd0: begin
            main_litedramnativeportconverter_rdata_converter_converter_source_payload_data <= main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[31:0];
        end
        1'd1: begin
            main_litedramnativeportconverter_rdata_converter_converter_source_payload_data <= main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[63:32];
        end
        2'd2: begin
            main_litedramnativeportconverter_rdata_converter_converter_source_payload_data <= main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[95:64];
        end
        default: begin
            main_litedramnativeportconverter_rdata_converter_converter_source_payload_data <= main_litedramnativeportconverter_rdata_converter_converter_sink_payload_data[127:96];
        end
    endcase
end
assign main_litedramnativeportconverter_rdata_converter_converter_source_payload_valid_token_count = main_litedramnativeportconverter_rdata_converter_converter_last;
assign main_litedramnativeportconverter_wdata_converter_converter_sink_valid = main_litedramnativeportconverter_wdata_converter_sink_valid;
assign main_litedramnativeportconverter_wdata_converter_converter_sink_first = main_litedramnativeportconverter_wdata_converter_sink_first;
assign main_litedramnativeportconverter_wdata_converter_converter_sink_last = main_litedramnativeportconverter_wdata_converter_sink_last;
assign main_litedramnativeportconverter_wdata_converter_sink_ready = main_litedramnativeportconverter_wdata_converter_converter_sink_ready;
assign main_litedramnativeportconverter_wdata_converter_converter_sink_payload_data = {main_litedramnativeportconverter_wdata_converter_sink_payload_we, main_litedramnativeportconverter_wdata_converter_sink_payload_data};
assign main_litedramnativeportconverter_wdata_converter_source_valid = main_litedramnativeportconverter_wdata_converter_source_source_valid;
assign main_litedramnativeportconverter_wdata_converter_source_first = main_litedramnativeportconverter_wdata_converter_source_source_first;
assign main_litedramnativeportconverter_wdata_converter_source_last = main_litedramnativeportconverter_wdata_converter_source_source_last;
assign main_litedramnativeportconverter_wdata_converter_source_source_ready = main_litedramnativeportconverter_wdata_converter_source_ready;
always @(*) begin
    main_litedramnativeportconverter_wdata_converter_source_payload_data <= 128'd0;
    main_litedramnativeportconverter_wdata_converter_source_payload_data[31:0] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[31:0];
    main_litedramnativeportconverter_wdata_converter_source_payload_data[63:32] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[67:36];
    main_litedramnativeportconverter_wdata_converter_source_payload_data[95:64] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[103:72];
    main_litedramnativeportconverter_wdata_converter_source_payload_data[127:96] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[139:108];
end
always @(*) begin
    main_litedramnativeportconverter_wdata_converter_source_payload_we <= 16'd0;
    main_litedramnativeportconverter_wdata_converter_source_payload_we[3:0] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[35:32];
    main_litedramnativeportconverter_wdata_converter_source_payload_we[7:4] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[71:68];
    main_litedramnativeportconverter_wdata_converter_source_payload_we[11:8] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[107:104];
    main_litedramnativeportconverter_wdata_converter_source_payload_we[15:12] <= main_litedramnativeportconverter_wdata_converter_source_source_payload_data[143:140];
end
assign main_litedramnativeportconverter_wdata_converter_source_source_valid = main_litedramnativeportconverter_wdata_converter_converter_source_valid;
assign main_litedramnativeportconverter_wdata_converter_converter_source_ready = main_litedramnativeportconverter_wdata_converter_source_source_ready;
assign main_litedramnativeportconverter_wdata_converter_source_source_first = main_litedramnativeportconverter_wdata_converter_converter_source_first;
assign main_litedramnativeportconverter_wdata_converter_source_source_last = main_litedramnativeportconverter_wdata_converter_converter_source_last;
assign main_litedramnativeportconverter_wdata_converter_source_source_payload_data = main_litedramnativeportconverter_wdata_converter_converter_source_payload_data;
assign main_litedramnativeportconverter_wdata_converter_converter_sink_ready = ((~main_litedramnativeportconverter_wdata_converter_converter_strobe_all) | main_litedramnativeportconverter_wdata_converter_converter_source_ready);
assign main_litedramnativeportconverter_wdata_converter_converter_source_valid = main_litedramnativeportconverter_wdata_converter_converter_strobe_all;
assign main_litedramnativeportconverter_wdata_converter_converter_load_part = (main_litedramnativeportconverter_wdata_converter_converter_sink_valid & main_litedramnativeportconverter_wdata_converter_converter_sink_ready);
assign main_litedramnativeportconverter_wdata_fifo_syncfifo_din = {main_litedramnativeportconverter_wdata_fifo_fifo_in_last, main_litedramnativeportconverter_wdata_fifo_fifo_in_first, main_litedramnativeportconverter_wdata_fifo_fifo_in_payload_we, main_litedramnativeportconverter_wdata_fifo_fifo_in_payload_data};
assign {main_litedramnativeportconverter_wdata_fifo_fifo_out_last, main_litedramnativeportconverter_wdata_fifo_fifo_out_first, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_we, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_wdata_fifo_syncfifo_dout;
assign {main_litedramnativeportconverter_wdata_fifo_fifo_out_last, main_litedramnativeportconverter_wdata_fifo_fifo_out_first, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_we, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_wdata_fifo_syncfifo_dout;
assign {main_litedramnativeportconverter_wdata_fifo_fifo_out_last, main_litedramnativeportconverter_wdata_fifo_fifo_out_first, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_we, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_wdata_fifo_syncfifo_dout;
assign {main_litedramnativeportconverter_wdata_fifo_fifo_out_last, main_litedramnativeportconverter_wdata_fifo_fifo_out_first, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_we, main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_data} = main_litedramnativeportconverter_wdata_fifo_syncfifo_dout;
assign main_litedramnativeportconverter_wdata_fifo_sink_ready = main_litedramnativeportconverter_wdata_fifo_syncfifo_writable;
assign main_litedramnativeportconverter_wdata_fifo_syncfifo_we = main_litedramnativeportconverter_wdata_fifo_sink_valid;
assign main_litedramnativeportconverter_wdata_fifo_fifo_in_first = main_litedramnativeportconverter_wdata_fifo_sink_first;
assign main_litedramnativeportconverter_wdata_fifo_fifo_in_last = main_litedramnativeportconverter_wdata_fifo_sink_last;
assign main_litedramnativeportconverter_wdata_fifo_fifo_in_payload_data = main_litedramnativeportconverter_wdata_fifo_sink_payload_data;
assign main_litedramnativeportconverter_wdata_fifo_fifo_in_payload_we = main_litedramnativeportconverter_wdata_fifo_sink_payload_we;
assign main_litedramnativeportconverter_wdata_fifo_source_valid = main_litedramnativeportconverter_wdata_fifo_syncfifo_readable;
assign main_litedramnativeportconverter_wdata_fifo_source_first = main_litedramnativeportconverter_wdata_fifo_fifo_out_first;
assign main_litedramnativeportconverter_wdata_fifo_source_last = main_litedramnativeportconverter_wdata_fifo_fifo_out_last;
assign main_litedramnativeportconverter_wdata_fifo_source_payload_data = main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_data;
assign main_litedramnativeportconverter_wdata_fifo_source_payload_we = main_litedramnativeportconverter_wdata_fifo_fifo_out_payload_we;
assign main_litedramnativeportconverter_wdata_fifo_syncfifo_re = main_litedramnativeportconverter_wdata_fifo_source_ready;
always @(*) begin
    main_litedramnativeportconverter_wdata_fifo_wrport_adr <= 2'd0;
    if (main_litedramnativeportconverter_wdata_fifo_replace) begin
        main_litedramnativeportconverter_wdata_fifo_wrport_adr <= (main_litedramnativeportconverter_wdata_fifo_produce - 1'd1);
    end else begin
        main_litedramnativeportconverter_wdata_fifo_wrport_adr <= main_litedramnativeportconverter_wdata_fifo_produce;
    end
end
assign main_litedramnativeportconverter_wdata_fifo_wrport_dat_w = main_litedramnativeportconverter_wdata_fifo_syncfifo_din;
assign main_litedramnativeportconverter_wdata_fifo_wrport_we = (main_litedramnativeportconverter_wdata_fifo_syncfifo_we & (main_litedramnativeportconverter_wdata_fifo_syncfifo_writable | main_litedramnativeportconverter_wdata_fifo_replace));
assign main_litedramnativeportconverter_wdata_fifo_do_read = (main_litedramnativeportconverter_wdata_fifo_syncfifo_readable & main_litedramnativeportconverter_wdata_fifo_syncfifo_re);
assign main_litedramnativeportconverter_wdata_fifo_rdport_adr = main_litedramnativeportconverter_wdata_fifo_consume;
assign main_litedramnativeportconverter_wdata_fifo_syncfifo_dout = main_litedramnativeportconverter_wdata_fifo_rdport_dat_r;
assign main_litedramnativeportconverter_wdata_fifo_syncfifo_writable = (main_litedramnativeportconverter_wdata_fifo_level != 2'd3);
assign main_litedramnativeportconverter_wdata_fifo_syncfifo_readable = (main_litedramnativeportconverter_wdata_fifo_level != 1'd0);
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_ready = ((~main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_valid) | main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_ready);
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_valid = main_litedramnativeportconverter_wdata_buffer_sink_sink_valid;
assign main_litedramnativeportconverter_wdata_buffer_sink_sink_ready = main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_ready;
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_first = main_litedramnativeportconverter_wdata_buffer_sink_sink_first;
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_last = main_litedramnativeportconverter_wdata_buffer_sink_sink_last;
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_payload_data = main_litedramnativeportconverter_wdata_buffer_sink_sink_payload_data;
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_payload_we = main_litedramnativeportconverter_wdata_buffer_sink_sink_payload_we;
assign main_litedramnativeportconverter_wdata_buffer_source_source_valid = main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_valid;
assign main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_ready = main_litedramnativeportconverter_wdata_buffer_source_source_ready;
assign main_litedramnativeportconverter_wdata_buffer_source_source_first = main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_first;
assign main_litedramnativeportconverter_wdata_buffer_source_source_last = main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_last;
assign main_litedramnativeportconverter_wdata_buffer_source_source_payload_data = main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data;
assign main_litedramnativeportconverter_wdata_buffer_source_source_payload_we = main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_we;
assign builder_litedramcore_roundrobin0_grant = 1'd0;
assign builder_litedramcore_roundrobin1_grant = 1'd0;
assign builder_litedramcore_roundrobin2_grant = 1'd0;
assign builder_litedramcore_roundrobin3_grant = 1'd0;
assign builder_litedramcore_roundrobin4_grant = 1'd0;
assign builder_litedramcore_roundrobin5_grant = 1'd0;
assign builder_litedramcore_roundrobin6_grant = 1'd0;
assign builder_litedramcore_roundrobin7_grant = 1'd0;
assign main_new_port_cmd_payload_addr = (main_wb_port_adr - 1'd0);
assign main_new_port_cmd_payload_we = main_wb_port_we;
assign main_new_port_cmd_last = (~main_wb_port_we);
assign main_new_port_flush = 1'd1;
always @(*) begin
    main_new_port_wdata_valid <= 1'd0;
    main_new_port_wdata_valid <= (main_wb_port_stb & main_wb_port_we);
    if (1'd1) begin
        if ((~main_is_ongoing)) begin
            main_new_port_wdata_valid <= 1'd0;
        end
    end
end
assign main_new_port_wdata_payload_data = main_wb_port_dat_w;
assign main_new_port_wdata_payload_we = main_wb_port_sel;
assign main_new_port_rdata_ready = 1'd1;
always @(*) begin
    builder_litedramwishbone2native_next_state <= 2'd0;
    builder_litedramwishbone2native_next_state <= builder_litedramwishbone2native_state;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            if ((main_new_port_wdata_valid & main_new_port_wdata_ready)) begin
                builder_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            if (main_new_port_rdata_valid) begin
                builder_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            if (((main_new_port_cmd_valid & main_new_port_cmd_ready) & main_wb_port_we)) begin
                builder_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((main_new_port_cmd_valid & main_new_port_cmd_ready) & (~main_wb_port_we))) begin
                builder_litedramwishbone2native_next_state <= 2'd2;
            end
        end
    endcase
end
always @(*) begin
    main_aborted_litedramwishbone2native_next_value <= 1'd0;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            main_aborted_litedramwishbone2native_next_value <= ((~main_wb_port_cyc) | main_aborted);
        end
        2'd2: begin
            main_aborted_litedramwishbone2native_next_value <= ((~main_wb_port_cyc) | main_aborted);
        end
        default: begin
            main_aborted_litedramwishbone2native_next_value <= 1'd0;
        end
    endcase
end
always @(*) begin
    main_is_ongoing <= 1'd0;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            main_is_ongoing <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            main_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
        2'd2: begin
            main_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
        default: begin
            main_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
always @(*) begin
    main_wb_port_dat_r <= 32'd0;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
        end
        2'd2: begin
            if (main_new_port_rdata_valid) begin
                main_wb_port_dat_r <= main_new_port_rdata_payload_data;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    main_new_port_cmd_valid <= 1'd0;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            main_new_port_cmd_valid <= (main_wb_port_cyc & main_wb_port_stb);
        end
    endcase
end
always @(*) begin
    main_wb_port_ack <= 1'd0;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            if ((main_new_port_wdata_valid & main_new_port_wdata_ready)) begin
                main_wb_port_ack <= (main_wb_port_cyc & (~main_aborted));
            end
        end
        2'd2: begin
            if (main_new_port_rdata_valid) begin
                main_wb_port_ack <= (main_wb_port_cyc & (~main_aborted));
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    builder_wishbone2csr_next_state <= 2'd0;
    builder_wishbone2csr_next_state <= builder_wishbone2csr_state;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_adr_wishbone2csr_next_value1 <= 1'd0;
        end
        2'd2: begin
        end
        default: begin
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr_wishbone2csr_next_value1 <= builder_interface0_adr[29:0];
            end
        end
    endcase
end
always @(*) begin
    builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_interface1_we_wishbone2csr_next_value2 <= 1'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_we_wishbone2csr_next_value2 <= 1'd0;
        end
        2'd2: begin
        end
        default: begin
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_we_wishbone2csr_next_value2 <= (builder_interface0_we & (builder_interface0_sel != 1'd0));
            end
        end
    endcase
end
always @(*) begin
    builder_interface1_we_wishbone2csr_next_value_ce2 <= 1'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_we_wishbone2csr_next_value_ce2 <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_we_wishbone2csr_next_value_ce2 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_interface0_dat_r <= 32'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
            builder_interface0_dat_r <= builder_interface1_dat_r;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    builder_interface0_ack <= 1'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
            builder_interface0_ack <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    builder_interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            builder_interface1_dat_w_wishbone2csr_next_value0 <= builder_interface0_dat_w;
        end
    endcase
end
always @(*) begin
    builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    case (builder_wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
        end
    endcase
end
assign builder_csrbank0_sel = (builder_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csrbank0_init_done0_r = builder_interface0_bank_bus_dat_w[0];
always @(*) begin
    builder_csrbank0_init_done0_we <= 1'd0;
    if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csrbank0_init_done0_we <= (~builder_interface0_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank0_init_done0_re <= 1'd0;
    if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csrbank0_init_done0_re <= builder_interface0_bank_bus_we;
    end
end
assign builder_csrbank0_init_error0_r = builder_interface0_bank_bus_dat_w[0];
always @(*) begin
    builder_csrbank0_init_error0_re <= 1'd0;
    if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csrbank0_init_error0_re <= builder_interface0_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank0_init_error0_we <= 1'd0;
    if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csrbank0_init_error0_we <= (~builder_interface0_bank_bus_we);
    end
end
assign builder_csrbank0_init_done0_w = main_init_done_storage;
assign builder_csrbank0_init_error0_w = main_init_error_storage;
assign builder_csrbank1_sel = (builder_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csrbank1_rst0_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csrbank1_rst0_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csrbank1_rst0_re <= builder_interface1_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank1_rst0_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csrbank1_rst0_we <= (~builder_interface1_bank_bus_we);
    end
end
assign builder_csrbank1_dly_sel0_r = builder_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csrbank1_dly_sel0_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csrbank1_dly_sel0_re <= builder_interface1_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank1_dly_sel0_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csrbank1_dly_sel0_we <= (~builder_interface1_bank_bus_we);
    end
end
assign builder_csrbank1_half_sys8x_taps0_r = builder_interface1_bank_bus_dat_w[4:0];
always @(*) begin
    builder_csrbank1_half_sys8x_taps0_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csrbank1_half_sys8x_taps0_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank1_half_sys8x_taps0_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csrbank1_half_sys8x_taps0_re <= builder_interface1_bank_bus_we;
    end
end
assign builder_csrbank1_wlevel_en0_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csrbank1_wlevel_en0_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csrbank1_wlevel_en0_re <= builder_interface1_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank1_wlevel_en0_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csrbank1_wlevel_en0_we <= (~builder_interface1_bank_bus_we);
    end
end
assign main_a7ddrphy_wlevel_strobe_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wlevel_strobe_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_a7ddrphy_wlevel_strobe_re <= builder_interface1_bank_bus_we;
    end
end
always @(*) begin
    main_a7ddrphy_wlevel_strobe_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_a7ddrphy_wlevel_strobe_we <= (~builder_interface1_bank_bus_we);
    end
end
assign main_a7ddrphy_rdly_dq_rst_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_rst_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_a7ddrphy_rdly_dq_rst_re <= builder_interface1_bank_bus_we;
    end
end
always @(*) begin
    main_a7ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_a7ddrphy_rdly_dq_rst_we <= (~builder_interface1_bank_bus_we);
    end
end
assign main_a7ddrphy_rdly_dq_inc_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        main_a7ddrphy_rdly_dq_inc_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    main_a7ddrphy_rdly_dq_inc_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        main_a7ddrphy_rdly_dq_inc_re <= builder_interface1_bank_bus_we;
    end
end
assign main_a7ddrphy_rdly_dq_bitslip_rst_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        main_a7ddrphy_rdly_dq_bitslip_rst_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        main_a7ddrphy_rdly_dq_bitslip_rst_re <= builder_interface1_bank_bus_we;
    end
end
assign main_a7ddrphy_rdly_dq_bitslip_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        main_a7ddrphy_rdly_dq_bitslip_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        main_a7ddrphy_rdly_dq_bitslip_re <= builder_interface1_bank_bus_we;
    end
end
assign main_a7ddrphy_wdly_dq_bitslip_rst_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        main_a7ddrphy_wdly_dq_bitslip_rst_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        main_a7ddrphy_wdly_dq_bitslip_rst_re <= builder_interface1_bank_bus_we;
    end
end
assign main_a7ddrphy_wdly_dq_bitslip_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        main_a7ddrphy_wdly_dq_bitslip_re <= builder_interface1_bank_bus_we;
    end
end
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        main_a7ddrphy_wdly_dq_bitslip_we <= (~builder_interface1_bank_bus_we);
    end
end
assign builder_csrbank1_rdphase0_r = builder_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csrbank1_rdphase0_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csrbank1_rdphase0_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank1_rdphase0_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csrbank1_rdphase0_re <= builder_interface1_bank_bus_we;
    end
end
assign builder_csrbank1_wrphase0_r = builder_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csrbank1_wrphase0_we <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csrbank1_wrphase0_we <= (~builder_interface1_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank1_wrphase0_re <= 1'd0;
    if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csrbank1_wrphase0_re <= builder_interface1_bank_bus_we;
    end
end
assign builder_csrbank1_rst0_w = main_a7ddrphy_rst_storage;
assign builder_csrbank1_dly_sel0_w = main_a7ddrphy_dly_sel_storage[1:0];
assign builder_csrbank1_half_sys8x_taps0_w = main_a7ddrphy_half_sys8x_taps_storage[4:0];
assign builder_csrbank1_wlevel_en0_w = main_a7ddrphy_wlevel_en_storage;
assign builder_csrbank1_rdphase0_w = main_a7ddrphy_rdphase_storage[1:0];
assign builder_csrbank1_wrphase0_w = main_a7ddrphy_wrphase_storage[1:0];
assign builder_csrbank2_sel = (builder_interface2_bank_bus_adr[13:9] == 2'd2);
assign builder_csrbank2_dfii_control0_r = builder_interface2_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csrbank2_dfii_control0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csrbank2_dfii_control0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_control0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csrbank2_dfii_control0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi0_command0_r = builder_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csrbank2_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csrbank2_dfii_pi0_command0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi0_command0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csrbank2_dfii_pi0_command0_re <= builder_interface2_bank_bus_we;
    end
end
assign main_phaseinjector0_command_issue_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_phaseinjector0_command_issue_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        main_phaseinjector0_command_issue_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    main_phaseinjector0_command_issue_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        main_phaseinjector0_command_issue_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi0_address0_r = builder_interface2_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csrbank2_dfii_pi0_address0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csrbank2_dfii_pi0_address0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csrbank2_dfii_pi0_address0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi0_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csrbank2_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csrbank2_dfii_pi0_baddress0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi0_baddress0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csrbank2_dfii_pi0_baddress0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi0_wrdata0_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi0_wrdata0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csrbank2_dfii_pi0_wrdata0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi0_wrdata0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csrbank2_dfii_pi0_wrdata0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi0_rddata_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi0_rddata_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csrbank2_dfii_pi0_rddata_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi0_rddata_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csrbank2_dfii_pi0_rddata_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi1_command0_r = builder_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csrbank2_dfii_pi1_command0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csrbank2_dfii_pi1_command0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi1_command0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csrbank2_dfii_pi1_command0_re <= builder_interface2_bank_bus_we;
    end
end
assign main_phaseinjector1_command_issue_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_phaseinjector1_command_issue_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd8))) begin
        main_phaseinjector1_command_issue_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    main_phaseinjector1_command_issue_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd8))) begin
        main_phaseinjector1_command_issue_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi1_address0_r = builder_interface2_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csrbank2_dfii_pi1_address0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csrbank2_dfii_pi1_address0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi1_address0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csrbank2_dfii_pi1_address0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi1_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csrbank2_dfii_pi1_baddress0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csrbank2_dfii_pi1_baddress0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi1_baddress0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csrbank2_dfii_pi1_baddress0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi1_wrdata0_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi1_wrdata0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csrbank2_dfii_pi1_wrdata0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi1_wrdata0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csrbank2_dfii_pi1_wrdata0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi1_rddata_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi1_rddata_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csrbank2_dfii_pi1_rddata_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi1_rddata_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csrbank2_dfii_pi1_rddata_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi2_command0_r = builder_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csrbank2_dfii_pi2_command0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csrbank2_dfii_pi2_command0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi2_command0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csrbank2_dfii_pi2_command0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign main_phaseinjector2_command_issue_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_phaseinjector2_command_issue_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd14))) begin
        main_phaseinjector2_command_issue_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    main_phaseinjector2_command_issue_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd14))) begin
        main_phaseinjector2_command_issue_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi2_address0_r = builder_interface2_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csrbank2_dfii_pi2_address0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csrbank2_dfii_pi2_address0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi2_address0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csrbank2_dfii_pi2_address0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi2_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csrbank2_dfii_pi2_baddress0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csrbank2_dfii_pi2_baddress0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi2_baddress0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csrbank2_dfii_pi2_baddress0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi2_wrdata0_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi2_wrdata0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csrbank2_dfii_pi2_wrdata0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi2_wrdata0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csrbank2_dfii_pi2_wrdata0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi2_rddata_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi2_rddata_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csrbank2_dfii_pi2_rddata_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi2_rddata_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csrbank2_dfii_pi2_rddata_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi3_command0_r = builder_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csrbank2_dfii_pi3_command0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csrbank2_dfii_pi3_command0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi3_command0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csrbank2_dfii_pi3_command0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign main_phaseinjector3_command_issue_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_phaseinjector3_command_issue_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd20))) begin
        main_phaseinjector3_command_issue_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    main_phaseinjector3_command_issue_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd20))) begin
        main_phaseinjector3_command_issue_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi3_address0_r = builder_interface2_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csrbank2_dfii_pi3_address0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csrbank2_dfii_pi3_address0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi3_address0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csrbank2_dfii_pi3_address0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi3_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csrbank2_dfii_pi3_baddress0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csrbank2_dfii_pi3_baddress0_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi3_baddress0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csrbank2_dfii_pi3_baddress0_re <= builder_interface2_bank_bus_we;
    end
end
assign builder_csrbank2_dfii_pi3_wrdata0_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi3_wrdata0_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csrbank2_dfii_pi3_wrdata0_re <= builder_interface2_bank_bus_we;
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi3_wrdata0_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csrbank2_dfii_pi3_wrdata0_we <= (~builder_interface2_bank_bus_we);
    end
end
assign builder_csrbank2_dfii_pi3_rddata_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csrbank2_dfii_pi3_rddata_we <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csrbank2_dfii_pi3_rddata_we <= (~builder_interface2_bank_bus_we);
    end
end
always @(*) begin
    builder_csrbank2_dfii_pi3_rddata_re <= 1'd0;
    if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csrbank2_dfii_pi3_rddata_re <= builder_interface2_bank_bus_we;
    end
end
assign main_sel = main_storage[0];
assign main_cke = main_storage[1];
assign main_odt = main_storage[2];
assign main_reset_n = main_storage[3];
assign builder_csrbank2_dfii_control0_w = main_storage[3:0];
assign main_phaseinjector0_csrfield_cs = main_phaseinjector0_command_storage[0];
assign main_phaseinjector0_csrfield_we = main_phaseinjector0_command_storage[1];
assign main_phaseinjector0_csrfield_cas = main_phaseinjector0_command_storage[2];
assign main_phaseinjector0_csrfield_ras = main_phaseinjector0_command_storage[3];
assign main_phaseinjector0_csrfield_wren = main_phaseinjector0_command_storage[4];
assign main_phaseinjector0_csrfield_rden = main_phaseinjector0_command_storage[5];
assign main_phaseinjector0_csrfield_cs_top = main_phaseinjector0_command_storage[6];
assign main_phaseinjector0_csrfield_cs_bottom = main_phaseinjector0_command_storage[7];
assign builder_csrbank2_dfii_pi0_command0_w = main_phaseinjector0_command_storage[7:0];
assign builder_csrbank2_dfii_pi0_address0_w = main_phaseinjector0_address_storage[13:0];
assign builder_csrbank2_dfii_pi0_baddress0_w = main_phaseinjector0_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi0_wrdata0_w = main_phaseinjector0_wrdata_storage[31:0];
assign builder_csrbank2_dfii_pi0_rddata_w = main_phaseinjector0_rddata_status[31:0];
assign main_phaseinjector0_rddata_we = builder_csrbank2_dfii_pi0_rddata_we;
assign main_phaseinjector1_csrfield_cs = main_phaseinjector1_command_storage[0];
assign main_phaseinjector1_csrfield_we = main_phaseinjector1_command_storage[1];
assign main_phaseinjector1_csrfield_cas = main_phaseinjector1_command_storage[2];
assign main_phaseinjector1_csrfield_ras = main_phaseinjector1_command_storage[3];
assign main_phaseinjector1_csrfield_wren = main_phaseinjector1_command_storage[4];
assign main_phaseinjector1_csrfield_rden = main_phaseinjector1_command_storage[5];
assign main_phaseinjector1_csrfield_cs_top = main_phaseinjector1_command_storage[6];
assign main_phaseinjector1_csrfield_cs_bottom = main_phaseinjector1_command_storage[7];
assign builder_csrbank2_dfii_pi1_command0_w = main_phaseinjector1_command_storage[7:0];
assign builder_csrbank2_dfii_pi1_address0_w = main_phaseinjector1_address_storage[13:0];
assign builder_csrbank2_dfii_pi1_baddress0_w = main_phaseinjector1_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi1_wrdata0_w = main_phaseinjector1_wrdata_storage[31:0];
assign builder_csrbank2_dfii_pi1_rddata_w = main_phaseinjector1_rddata_status[31:0];
assign main_phaseinjector1_rddata_we = builder_csrbank2_dfii_pi1_rddata_we;
assign main_phaseinjector2_csrfield_cs = main_phaseinjector2_command_storage[0];
assign main_phaseinjector2_csrfield_we = main_phaseinjector2_command_storage[1];
assign main_phaseinjector2_csrfield_cas = main_phaseinjector2_command_storage[2];
assign main_phaseinjector2_csrfield_ras = main_phaseinjector2_command_storage[3];
assign main_phaseinjector2_csrfield_wren = main_phaseinjector2_command_storage[4];
assign main_phaseinjector2_csrfield_rden = main_phaseinjector2_command_storage[5];
assign main_phaseinjector2_csrfield_cs_top = main_phaseinjector2_command_storage[6];
assign main_phaseinjector2_csrfield_cs_bottom = main_phaseinjector2_command_storage[7];
assign builder_csrbank2_dfii_pi2_command0_w = main_phaseinjector2_command_storage[7:0];
assign builder_csrbank2_dfii_pi2_address0_w = main_phaseinjector2_address_storage[13:0];
assign builder_csrbank2_dfii_pi2_baddress0_w = main_phaseinjector2_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi2_wrdata0_w = main_phaseinjector2_wrdata_storage[31:0];
assign builder_csrbank2_dfii_pi2_rddata_w = main_phaseinjector2_rddata_status[31:0];
assign main_phaseinjector2_rddata_we = builder_csrbank2_dfii_pi2_rddata_we;
assign main_phaseinjector3_csrfield_cs = main_phaseinjector3_command_storage[0];
assign main_phaseinjector3_csrfield_we = main_phaseinjector3_command_storage[1];
assign main_phaseinjector3_csrfield_cas = main_phaseinjector3_command_storage[2];
assign main_phaseinjector3_csrfield_ras = main_phaseinjector3_command_storage[3];
assign main_phaseinjector3_csrfield_wren = main_phaseinjector3_command_storage[4];
assign main_phaseinjector3_csrfield_rden = main_phaseinjector3_command_storage[5];
assign main_phaseinjector3_csrfield_cs_top = main_phaseinjector3_command_storage[6];
assign main_phaseinjector3_csrfield_cs_bottom = main_phaseinjector3_command_storage[7];
assign builder_csrbank2_dfii_pi3_command0_w = main_phaseinjector3_command_storage[7:0];
assign builder_csrbank2_dfii_pi3_address0_w = main_phaseinjector3_address_storage[13:0];
assign builder_csrbank2_dfii_pi3_baddress0_w = main_phaseinjector3_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi3_wrdata0_w = main_phaseinjector3_wrdata_storage[31:0];
assign builder_csrbank2_dfii_pi3_rddata_w = main_phaseinjector3_rddata_status[31:0];
assign main_phaseinjector3_rddata_we = builder_csrbank2_dfii_pi3_rddata_we;
assign builder_adr = builder_interface1_adr;
assign builder_we = builder_interface1_we;
assign builder_dat_w = builder_interface1_dat_w;
assign builder_interface1_dat_r = builder_dat_r;
assign builder_interface0_bank_bus_adr = builder_adr;
assign builder_interface1_bank_bus_adr = builder_adr;
assign builder_interface2_bank_bus_adr = builder_adr;
assign builder_interface0_bank_bus_we = builder_we;
assign builder_interface1_bank_bus_we = builder_we;
assign builder_interface2_bank_bus_we = builder_we;
assign builder_interface0_bank_bus_dat_w = builder_dat_w;
assign builder_interface1_bank_bus_dat_w = builder_dat_w;
assign builder_interface2_bank_bus_dat_w = builder_dat_w;
assign builder_dat_r = ((builder_interface0_bank_bus_dat_r | builder_interface1_bank_bus_dat_r) | builder_interface2_bank_bus_dat_r);
always @(*) begin
    builder_rhs_self0 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self0 <= main_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_rhs_self0 <= main_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_rhs_self0 <= main_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_rhs_self0 <= main_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_rhs_self0 <= main_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_rhs_self0 <= main_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_rhs_self0 <= main_choose_cmd_valids[6];
        end
        default: begin
            builder_rhs_self0 <= main_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_self1 <= 14'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self1 <= main_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_self1 <= main_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_self1 <= main_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_self1 <= main_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_self1 <= main_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_self1 <= main_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_self1 <= main_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_self1 <= main_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_self2 <= 3'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self2 <= main_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_self2 <= main_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_self2 <= main_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_self2 <= main_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_self2 <= main_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_self2 <= main_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_self2 <= main_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_self2 <= main_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_self3 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self3 <= main_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_self3 <= main_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_self3 <= main_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_self3 <= main_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_self3 <= main_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_self3 <= main_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_self3 <= main_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_self3 <= main_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_self4 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self4 <= main_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_self4 <= main_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_self4 <= main_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_self4 <= main_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_self4 <= main_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_self4 <= main_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_self4 <= main_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_self4 <= main_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_self5 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self5 <= main_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_self5 <= main_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_self5 <= main_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_self5 <= main_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_self5 <= main_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_self5 <= main_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_self5 <= main_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_self5 <= main_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_self0 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_t_self0 <= main_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_self0 <= main_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_self0 <= main_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_self0 <= main_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_self0 <= main_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_self0 <= main_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_self0 <= main_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_self0 <= main_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_self1 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_t_self1 <= main_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_self1 <= main_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_self1 <= main_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_self1 <= main_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_self1 <= main_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_self1 <= main_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_self1 <= main_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_self1 <= main_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_self2 <= 1'd0;
    case (main_choose_cmd_grant)
        1'd0: begin
            builder_t_self2 <= main_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_self2 <= main_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_self2 <= main_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_self2 <= main_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_self2 <= main_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_self2 <= main_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_self2 <= main_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_self2 <= main_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self6 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_rhs_self6 <= main_choose_req_valids[0];
        end
        1'd1: begin
            builder_rhs_self6 <= main_choose_req_valids[1];
        end
        2'd2: begin
            builder_rhs_self6 <= main_choose_req_valids[2];
        end
        2'd3: begin
            builder_rhs_self6 <= main_choose_req_valids[3];
        end
        3'd4: begin
            builder_rhs_self6 <= main_choose_req_valids[4];
        end
        3'd5: begin
            builder_rhs_self6 <= main_choose_req_valids[5];
        end
        3'd6: begin
            builder_rhs_self6 <= main_choose_req_valids[6];
        end
        default: begin
            builder_rhs_self6 <= main_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_self7 <= 14'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_rhs_self7 <= main_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_self7 <= main_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_self7 <= main_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_self7 <= main_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_self7 <= main_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_self7 <= main_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_self7 <= main_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_self7 <= main_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_self8 <= 3'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_rhs_self8 <= main_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_self8 <= main_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_self8 <= main_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_self8 <= main_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_self8 <= main_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_self8 <= main_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_self8 <= main_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_self8 <= main_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_self9 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_rhs_self9 <= main_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_self9 <= main_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_self9 <= main_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_self9 <= main_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_self9 <= main_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_self9 <= main_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_self9 <= main_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_self9 <= main_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_self10 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_rhs_self10 <= main_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_self10 <= main_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_self10 <= main_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_self10 <= main_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_self10 <= main_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_self10 <= main_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_self10 <= main_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_self10 <= main_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_self11 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_rhs_self11 <= main_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_self11 <= main_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_self11 <= main_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_self11 <= main_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_self11 <= main_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_self11 <= main_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_self11 <= main_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_self11 <= main_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_self3 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_t_self3 <= main_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_self3 <= main_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_self3 <= main_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_self3 <= main_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_self3 <= main_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_self3 <= main_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_self3 <= main_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_self3 <= main_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_self4 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_t_self4 <= main_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_self4 <= main_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_self4 <= main_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_self4 <= main_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_self4 <= main_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_self4 <= main_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_self4 <= main_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_self4 <= main_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_self5 <= 1'd0;
    case (main_choose_req_grant)
        1'd0: begin
            builder_t_self5 <= main_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_self5 <= main_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_self5 <= main_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_self5 <= main_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_self5 <= main_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_self5 <= main_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_self5 <= main_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_self5 <= main_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self12 <= 21'd0;
    case (builder_litedramcore_roundrobin0_grant)
        default: begin
            builder_rhs_self12 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self13 <= 1'd0;
    case (builder_litedramcore_roundrobin0_grant)
        default: begin
            builder_rhs_self13 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self14 <= 1'd0;
    case (builder_litedramcore_roundrobin0_grant)
        default: begin
            builder_rhs_self14 <= (((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_litedramcore_locked0 | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self15 <= 21'd0;
    case (builder_litedramcore_roundrobin1_grant)
        default: begin
            builder_rhs_self15 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self16 <= 1'd0;
    case (builder_litedramcore_roundrobin1_grant)
        default: begin
            builder_rhs_self16 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self17 <= 1'd0;
    case (builder_litedramcore_roundrobin1_grant)
        default: begin
            builder_rhs_self17 <= (((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_litedramcore_locked1 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self18 <= 21'd0;
    case (builder_litedramcore_roundrobin2_grant)
        default: begin
            builder_rhs_self18 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self19 <= 1'd0;
    case (builder_litedramcore_roundrobin2_grant)
        default: begin
            builder_rhs_self19 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self20 <= 1'd0;
    case (builder_litedramcore_roundrobin2_grant)
        default: begin
            builder_rhs_self20 <= (((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_litedramcore_locked2 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self21 <= 21'd0;
    case (builder_litedramcore_roundrobin3_grant)
        default: begin
            builder_rhs_self21 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self22 <= 1'd0;
    case (builder_litedramcore_roundrobin3_grant)
        default: begin
            builder_rhs_self22 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self23 <= 1'd0;
    case (builder_litedramcore_roundrobin3_grant)
        default: begin
            builder_rhs_self23 <= (((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_litedramcore_locked3 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self24 <= 21'd0;
    case (builder_litedramcore_roundrobin4_grant)
        default: begin
            builder_rhs_self24 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self25 <= 1'd0;
    case (builder_litedramcore_roundrobin4_grant)
        default: begin
            builder_rhs_self25 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self26 <= 1'd0;
    case (builder_litedramcore_roundrobin4_grant)
        default: begin
            builder_rhs_self26 <= (((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_litedramcore_locked4 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self27 <= 21'd0;
    case (builder_litedramcore_roundrobin5_grant)
        default: begin
            builder_rhs_self27 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self28 <= 1'd0;
    case (builder_litedramcore_roundrobin5_grant)
        default: begin
            builder_rhs_self28 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self29 <= 1'd0;
    case (builder_litedramcore_roundrobin5_grant)
        default: begin
            builder_rhs_self29 <= (((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_litedramcore_locked5 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self30 <= 21'd0;
    case (builder_litedramcore_roundrobin6_grant)
        default: begin
            builder_rhs_self30 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self31 <= 1'd0;
    case (builder_litedramcore_roundrobin6_grant)
        default: begin
            builder_rhs_self31 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self32 <= 1'd0;
    case (builder_litedramcore_roundrobin6_grant)
        default: begin
            builder_rhs_self32 <= (((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_litedramcore_locked6 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self33 <= 21'd0;
    case (builder_litedramcore_roundrobin7_grant)
        default: begin
            builder_rhs_self33 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self34 <= 1'd0;
    case (builder_litedramcore_roundrobin7_grant)
        default: begin
            builder_rhs_self34 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self35 <= 1'd0;
    case (builder_litedramcore_roundrobin7_grant)
        default: begin
            builder_rhs_self35 <= (((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_litedramcore_locked7 | (main_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_self0 <= 3'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self0 <= main_nop_ba[2:0];
        end
        1'd1: begin
            builder_self0 <= main_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self0 <= main_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self0 <= main_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self1 <= 14'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self1 <= main_nop_a;
        end
        1'd1: begin
            builder_self1 <= main_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self1 <= main_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self1 <= main_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self2 <= 1'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self2 <= 1'd0;
        end
        1'd1: begin
            builder_self2 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self2 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self2 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self3 <= 1'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self3 <= 1'd0;
        end
        1'd1: begin
            builder_self3 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self3 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self3 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self4 <= 1'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self4 <= 1'd0;
        end
        1'd1: begin
            builder_self4 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self4 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self4 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self5 <= 1'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self5 <= 1'd0;
        end
        1'd1: begin
            builder_self5 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self5 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self5 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self6 <= 1'd0;
    case (main_steerer0)
        1'd0: begin
            builder_self6 <= 1'd0;
        end
        1'd1: begin
            builder_self6 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self6 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self6 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self7 <= 3'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self7 <= main_nop_ba[2:0];
        end
        1'd1: begin
            builder_self7 <= main_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self7 <= main_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self7 <= main_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self8 <= 14'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self8 <= main_nop_a;
        end
        1'd1: begin
            builder_self8 <= main_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self8 <= main_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self8 <= main_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self9 <= 1'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self9 <= 1'd0;
        end
        1'd1: begin
            builder_self9 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self9 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self9 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self10 <= 1'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self10 <= 1'd0;
        end
        1'd1: begin
            builder_self10 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self10 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self10 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self11 <= 1'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self11 <= 1'd0;
        end
        1'd1: begin
            builder_self11 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self11 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self11 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self12 <= 1'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self12 <= 1'd0;
        end
        1'd1: begin
            builder_self12 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self12 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self12 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self13 <= 1'd0;
    case (main_steerer1)
        1'd0: begin
            builder_self13 <= 1'd0;
        end
        1'd1: begin
            builder_self13 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self13 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self13 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self14 <= 3'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self14 <= main_nop_ba[2:0];
        end
        1'd1: begin
            builder_self14 <= main_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self14 <= main_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self14 <= main_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self15 <= 14'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self15 <= main_nop_a;
        end
        1'd1: begin
            builder_self15 <= main_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self15 <= main_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self15 <= main_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self16 <= 1'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self16 <= 1'd0;
        end
        1'd1: begin
            builder_self16 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self16 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self16 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self17 <= 1'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self17 <= 1'd0;
        end
        1'd1: begin
            builder_self17 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self17 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self17 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self18 <= 1'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self18 <= 1'd0;
        end
        1'd1: begin
            builder_self18 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self18 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self18 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self19 <= 1'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self19 <= 1'd0;
        end
        1'd1: begin
            builder_self19 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self19 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self19 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self20 <= 1'd0;
    case (main_steerer2)
        1'd0: begin
            builder_self20 <= 1'd0;
        end
        1'd1: begin
            builder_self20 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self20 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self20 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self21 <= 3'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self21 <= main_nop_ba[2:0];
        end
        1'd1: begin
            builder_self21 <= main_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self21 <= main_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self21 <= main_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self22 <= 14'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self22 <= main_nop_a;
        end
        1'd1: begin
            builder_self22 <= main_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self22 <= main_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self22 <= main_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self23 <= 1'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self23 <= 1'd0;
        end
        1'd1: begin
            builder_self23 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self23 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self23 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self24 <= 1'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self24 <= 1'd0;
        end
        1'd1: begin
            builder_self24 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self24 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self24 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self25 <= 1'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self25 <= 1'd0;
        end
        1'd1: begin
            builder_self25 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self25 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self25 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self26 <= 1'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self26 <= 1'd0;
        end
        1'd1: begin
            builder_self26 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self26 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self26 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self27 <= 1'd0;
    case (main_steerer3)
        1'd0: begin
            builder_self27 <= 1'd0;
        end
        1'd1: begin
            builder_self27 <= ((main_choose_cmd_cmd_valid & main_choose_cmd_cmd_ready) & main_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self27 <= ((main_choose_req_cmd_valid & main_choose_req_cmd_ready) & main_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self27 <= ((main_cmd_valid & main_cmd_ready) & main_cmd_payload_is_write);
        end
    endcase
end
assign builder_xilinxasyncresetsynchronizerimpl0_async_reset = (~main_locked);
assign builder_xilinxasyncresetsynchronizerimpl1_async_reset = (~main_locked);
assign builder_xilinxasyncresetsynchronizerimpl2_async_reset = (~main_locked);
assign builder_xilinxasyncresetsynchronizerimpl3_async_reset = (~main_locked);
assign builder_xilinxasyncresetsynchronizerimpl4_async_reset = (~main_locked);


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge iodelay_clk) begin
    if ((main_reset_counter != 1'd0)) begin
        main_reset_counter <= (main_reset_counter - 1'd1);
    end else begin
        main_ic_reset <= 1'd0;
    end
    if (iodelay_rst) begin
        main_reset_counter <= 4'd15;
        main_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    main_user_enable <= (main_init_done_storage & (~main_init_error_storage));
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= main_a7ddrphy_dqs_oe_delay_tappeddelayline;
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0;
    main_a7ddrphy_dqspattern_o1 <= main_a7ddrphy_dqspattern_o0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value0 <= (main_a7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip0_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value0 <= (main_a7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip1_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value1 <= (main_a7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r1 <= {{main_a7ddrphy_dfi_p3_wrdata_mask[2], main_a7ddrphy_dfi_p3_wrdata_mask[0], main_a7ddrphy_dfi_p2_wrdata_mask[2], main_a7ddrphy_dfi_p2_wrdata_mask[0], main_a7ddrphy_dfi_p1_wrdata_mask[2], main_a7ddrphy_dfi_p1_wrdata_mask[0], main_a7ddrphy_dfi_p0_wrdata_mask[2], main_a7ddrphy_dfi_p0_wrdata_mask[0]}, main_a7ddrphy_bitslip0_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value1 <= (main_a7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r1 <= {{main_a7ddrphy_dfi_p3_wrdata_mask[3], main_a7ddrphy_dfi_p3_wrdata_mask[1], main_a7ddrphy_dfi_p2_wrdata_mask[3], main_a7ddrphy_dfi_p2_wrdata_mask[1], main_a7ddrphy_dfi_p1_wrdata_mask[3], main_a7ddrphy_dfi_p1_wrdata_mask[1], main_a7ddrphy_dfi_p0_wrdata_mask[3], main_a7ddrphy_dfi_p0_wrdata_mask[1]}, main_a7ddrphy_bitslip1_r1[15:8]};
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= main_a7ddrphy_dq_oe_delay_tappeddelayline;
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value2 <= (main_a7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r2 <= {{main_a7ddrphy_dfi_p3_wrdata[16], main_a7ddrphy_dfi_p3_wrdata[0], main_a7ddrphy_dfi_p2_wrdata[16], main_a7ddrphy_dfi_p2_wrdata[0], main_a7ddrphy_dfi_p1_wrdata[16], main_a7ddrphy_dfi_p1_wrdata[0], main_a7ddrphy_dfi_p0_wrdata[16], main_a7ddrphy_dfi_p0_wrdata[0]}, main_a7ddrphy_bitslip0_r2[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value3 <= (main_a7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r3 <= {main_a7ddrphy_bitslip03, main_a7ddrphy_bitslip0_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value2 <= (main_a7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r2 <= {{main_a7ddrphy_dfi_p3_wrdata[17], main_a7ddrphy_dfi_p3_wrdata[1], main_a7ddrphy_dfi_p2_wrdata[17], main_a7ddrphy_dfi_p2_wrdata[1], main_a7ddrphy_dfi_p1_wrdata[17], main_a7ddrphy_dfi_p1_wrdata[1], main_a7ddrphy_dfi_p0_wrdata[17], main_a7ddrphy_dfi_p0_wrdata[1]}, main_a7ddrphy_bitslip1_r2[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value3 <= (main_a7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r3 <= {main_a7ddrphy_bitslip13, main_a7ddrphy_bitslip1_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip2_value0 <= (main_a7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip2_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[18], main_a7ddrphy_dfi_p3_wrdata[2], main_a7ddrphy_dfi_p2_wrdata[18], main_a7ddrphy_dfi_p2_wrdata[2], main_a7ddrphy_dfi_p1_wrdata[18], main_a7ddrphy_dfi_p1_wrdata[2], main_a7ddrphy_dfi_p0_wrdata[18], main_a7ddrphy_dfi_p0_wrdata[2]}, main_a7ddrphy_bitslip2_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip2_value1 <= (main_a7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip2_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r1 <= {main_a7ddrphy_bitslip21, main_a7ddrphy_bitslip2_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip3_value0 <= (main_a7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip3_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[19], main_a7ddrphy_dfi_p3_wrdata[3], main_a7ddrphy_dfi_p2_wrdata[19], main_a7ddrphy_dfi_p2_wrdata[3], main_a7ddrphy_dfi_p1_wrdata[19], main_a7ddrphy_dfi_p1_wrdata[3], main_a7ddrphy_dfi_p0_wrdata[19], main_a7ddrphy_dfi_p0_wrdata[3]}, main_a7ddrphy_bitslip3_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip3_value1 <= (main_a7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip3_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r1 <= {main_a7ddrphy_bitslip31, main_a7ddrphy_bitslip3_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip4_value0 <= (main_a7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip4_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[20], main_a7ddrphy_dfi_p3_wrdata[4], main_a7ddrphy_dfi_p2_wrdata[20], main_a7ddrphy_dfi_p2_wrdata[4], main_a7ddrphy_dfi_p1_wrdata[20], main_a7ddrphy_dfi_p1_wrdata[4], main_a7ddrphy_dfi_p0_wrdata[20], main_a7ddrphy_dfi_p0_wrdata[4]}, main_a7ddrphy_bitslip4_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip4_value1 <= (main_a7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip4_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r1 <= {main_a7ddrphy_bitslip41, main_a7ddrphy_bitslip4_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip5_value0 <= (main_a7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip5_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[21], main_a7ddrphy_dfi_p3_wrdata[5], main_a7ddrphy_dfi_p2_wrdata[21], main_a7ddrphy_dfi_p2_wrdata[5], main_a7ddrphy_dfi_p1_wrdata[21], main_a7ddrphy_dfi_p1_wrdata[5], main_a7ddrphy_dfi_p0_wrdata[21], main_a7ddrphy_dfi_p0_wrdata[5]}, main_a7ddrphy_bitslip5_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip5_value1 <= (main_a7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip5_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r1 <= {main_a7ddrphy_bitslip51, main_a7ddrphy_bitslip5_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip6_value0 <= (main_a7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip6_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[22], main_a7ddrphy_dfi_p3_wrdata[6], main_a7ddrphy_dfi_p2_wrdata[22], main_a7ddrphy_dfi_p2_wrdata[6], main_a7ddrphy_dfi_p1_wrdata[22], main_a7ddrphy_dfi_p1_wrdata[6], main_a7ddrphy_dfi_p0_wrdata[22], main_a7ddrphy_dfi_p0_wrdata[6]}, main_a7ddrphy_bitslip6_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip6_value1 <= (main_a7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip6_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r1 <= {main_a7ddrphy_bitslip61, main_a7ddrphy_bitslip6_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip7_value0 <= (main_a7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip7_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[23], main_a7ddrphy_dfi_p3_wrdata[7], main_a7ddrphy_dfi_p2_wrdata[23], main_a7ddrphy_dfi_p2_wrdata[7], main_a7ddrphy_dfi_p1_wrdata[23], main_a7ddrphy_dfi_p1_wrdata[7], main_a7ddrphy_dfi_p0_wrdata[23], main_a7ddrphy_dfi_p0_wrdata[7]}, main_a7ddrphy_bitslip7_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip7_value1 <= (main_a7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip7_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r1 <= {main_a7ddrphy_bitslip71, main_a7ddrphy_bitslip7_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip8_value0 <= (main_a7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip8_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[24], main_a7ddrphy_dfi_p3_wrdata[8], main_a7ddrphy_dfi_p2_wrdata[24], main_a7ddrphy_dfi_p2_wrdata[8], main_a7ddrphy_dfi_p1_wrdata[24], main_a7ddrphy_dfi_p1_wrdata[8], main_a7ddrphy_dfi_p0_wrdata[24], main_a7ddrphy_dfi_p0_wrdata[8]}, main_a7ddrphy_bitslip8_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip8_value1 <= (main_a7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip8_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r1 <= {main_a7ddrphy_bitslip81, main_a7ddrphy_bitslip8_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip9_value0 <= (main_a7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip9_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[25], main_a7ddrphy_dfi_p3_wrdata[9], main_a7ddrphy_dfi_p2_wrdata[25], main_a7ddrphy_dfi_p2_wrdata[9], main_a7ddrphy_dfi_p1_wrdata[25], main_a7ddrphy_dfi_p1_wrdata[9], main_a7ddrphy_dfi_p0_wrdata[25], main_a7ddrphy_dfi_p0_wrdata[9]}, main_a7ddrphy_bitslip9_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip9_value1 <= (main_a7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip9_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r1 <= {main_a7ddrphy_bitslip91, main_a7ddrphy_bitslip9_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip10_value0 <= (main_a7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip10_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[26], main_a7ddrphy_dfi_p3_wrdata[10], main_a7ddrphy_dfi_p2_wrdata[26], main_a7ddrphy_dfi_p2_wrdata[10], main_a7ddrphy_dfi_p1_wrdata[26], main_a7ddrphy_dfi_p1_wrdata[10], main_a7ddrphy_dfi_p0_wrdata[26], main_a7ddrphy_dfi_p0_wrdata[10]}, main_a7ddrphy_bitslip10_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip10_value1 <= (main_a7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip10_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r1 <= {main_a7ddrphy_bitslip101, main_a7ddrphy_bitslip10_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip11_value0 <= (main_a7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip11_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[27], main_a7ddrphy_dfi_p3_wrdata[11], main_a7ddrphy_dfi_p2_wrdata[27], main_a7ddrphy_dfi_p2_wrdata[11], main_a7ddrphy_dfi_p1_wrdata[27], main_a7ddrphy_dfi_p1_wrdata[11], main_a7ddrphy_dfi_p0_wrdata[27], main_a7ddrphy_dfi_p0_wrdata[11]}, main_a7ddrphy_bitslip11_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip11_value1 <= (main_a7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip11_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r1 <= {main_a7ddrphy_bitslip111, main_a7ddrphy_bitslip11_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip12_value0 <= (main_a7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip12_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[28], main_a7ddrphy_dfi_p3_wrdata[12], main_a7ddrphy_dfi_p2_wrdata[28], main_a7ddrphy_dfi_p2_wrdata[12], main_a7ddrphy_dfi_p1_wrdata[28], main_a7ddrphy_dfi_p1_wrdata[12], main_a7ddrphy_dfi_p0_wrdata[28], main_a7ddrphy_dfi_p0_wrdata[12]}, main_a7ddrphy_bitslip12_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip12_value1 <= (main_a7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip12_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r1 <= {main_a7ddrphy_bitslip121, main_a7ddrphy_bitslip12_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip13_value0 <= (main_a7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip13_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[29], main_a7ddrphy_dfi_p3_wrdata[13], main_a7ddrphy_dfi_p2_wrdata[29], main_a7ddrphy_dfi_p2_wrdata[13], main_a7ddrphy_dfi_p1_wrdata[29], main_a7ddrphy_dfi_p1_wrdata[13], main_a7ddrphy_dfi_p0_wrdata[29], main_a7ddrphy_dfi_p0_wrdata[13]}, main_a7ddrphy_bitslip13_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip13_value1 <= (main_a7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip13_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r1 <= {main_a7ddrphy_bitslip131, main_a7ddrphy_bitslip13_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip14_value0 <= (main_a7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip14_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[30], main_a7ddrphy_dfi_p3_wrdata[14], main_a7ddrphy_dfi_p2_wrdata[30], main_a7ddrphy_dfi_p2_wrdata[14], main_a7ddrphy_dfi_p1_wrdata[30], main_a7ddrphy_dfi_p1_wrdata[14], main_a7ddrphy_dfi_p0_wrdata[30], main_a7ddrphy_dfi_p0_wrdata[14]}, main_a7ddrphy_bitslip14_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip14_value1 <= (main_a7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip14_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r1 <= {main_a7ddrphy_bitslip141, main_a7ddrphy_bitslip14_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip15_value0 <= (main_a7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip15_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[31], main_a7ddrphy_dfi_p3_wrdata[15], main_a7ddrphy_dfi_p2_wrdata[31], main_a7ddrphy_dfi_p2_wrdata[15], main_a7ddrphy_dfi_p1_wrdata[31], main_a7ddrphy_dfi_p1_wrdata[15], main_a7ddrphy_dfi_p0_wrdata[31], main_a7ddrphy_dfi_p0_wrdata[15]}, main_a7ddrphy_bitslip15_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip15_value1 <= (main_a7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip15_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r1 <= {main_a7ddrphy_bitslip151, main_a7ddrphy_bitslip15_r1[15:8]};
    main_a7ddrphy_rddata_en_tappeddelayline0 <= (((main_a7ddrphy_dfi_p0_rddata_en | main_a7ddrphy_dfi_p1_rddata_en) | main_a7ddrphy_dfi_p2_rddata_en) | main_a7ddrphy_dfi_p3_rddata_en);
    main_a7ddrphy_rddata_en_tappeddelayline1 <= main_a7ddrphy_rddata_en_tappeddelayline0;
    main_a7ddrphy_rddata_en_tappeddelayline2 <= main_a7ddrphy_rddata_en_tappeddelayline1;
    main_a7ddrphy_rddata_en_tappeddelayline3 <= main_a7ddrphy_rddata_en_tappeddelayline2;
    main_a7ddrphy_rddata_en_tappeddelayline4 <= main_a7ddrphy_rddata_en_tappeddelayline3;
    main_a7ddrphy_rddata_en_tappeddelayline5 <= main_a7ddrphy_rddata_en_tappeddelayline4;
    main_a7ddrphy_rddata_en_tappeddelayline6 <= main_a7ddrphy_rddata_en_tappeddelayline5;
    main_a7ddrphy_rddata_en_tappeddelayline7 <= main_a7ddrphy_rddata_en_tappeddelayline6;
    main_a7ddrphy_wrdata_en_tappeddelayline0 <= (((main_a7ddrphy_dfi_p0_wrdata_en | main_a7ddrphy_dfi_p1_wrdata_en) | main_a7ddrphy_dfi_p2_wrdata_en) | main_a7ddrphy_dfi_p3_wrdata_en);
    main_a7ddrphy_wrdata_en_tappeddelayline1 <= main_a7ddrphy_wrdata_en_tappeddelayline0;
    main_a7ddrphy_wrdata_en_tappeddelayline2 <= main_a7ddrphy_wrdata_en_tappeddelayline1;
    if (main_csr_dfi_p0_rddata_valid) begin
        main_phaseinjector0_rddata_status <= main_csr_dfi_p0_rddata;
    end
    if (main_csr_dfi_p1_rddata_valid) begin
        main_phaseinjector1_rddata_status <= main_csr_dfi_p1_rddata;
    end
    if (main_csr_dfi_p2_rddata_valid) begin
        main_phaseinjector2_rddata_status <= main_csr_dfi_p2_rddata;
    end
    if (main_csr_dfi_p3_rddata_valid) begin
        main_phaseinjector3_rddata_status <= main_csr_dfi_p3_rddata;
    end
    if ((main_timer_wait & (~main_timer_done0))) begin
        main_timer_count1 <= (main_timer_count1 - 1'd1);
    end else begin
        main_timer_count1 <= 9'd390;
    end
    main_postponer_req_o <= 1'd0;
    if (main_postponer_req_i) begin
        main_postponer_count <= (main_postponer_count - 1'd1);
        if ((main_postponer_count == 1'd0)) begin
            main_postponer_count <= 1'd0;
            main_postponer_req_o <= 1'd1;
        end
    end
    if (main_sequencer_start0) begin
        main_sequencer_count <= 1'd0;
    end else begin
        if (main_sequencer_done1) begin
            if ((main_sequencer_count != 1'd0)) begin
                main_sequencer_count <= (main_sequencer_count - 1'd1);
            end
        end
    end
    main_cmd_payload_a <= 1'd0;
    main_cmd_payload_ba <= 1'd0;
    main_cmd_payload_cas <= 1'd0;
    main_cmd_payload_ras <= 1'd0;
    main_cmd_payload_we <= 1'd0;
    main_sequencer_done1 <= 1'd0;
    if ((main_sequencer_start1 & (main_sequencer_trigger == 1'd0))) begin
        main_cmd_payload_a <= 11'd1024;
        main_cmd_payload_ba <= 1'd0;
        main_cmd_payload_cas <= 1'd0;
        main_cmd_payload_ras <= 1'd1;
        main_cmd_payload_we <= 1'd1;
    end
    if ((main_sequencer_trigger == 2'd2)) begin
        main_cmd_payload_a <= 11'd1024;
        main_cmd_payload_ba <= 1'd0;
        main_cmd_payload_cas <= 1'd1;
        main_cmd_payload_ras <= 1'd1;
        main_cmd_payload_we <= 1'd0;
    end
    if ((main_sequencer_trigger == 6'd34)) begin
        main_cmd_payload_a <= 1'd0;
        main_cmd_payload_ba <= 1'd0;
        main_cmd_payload_cas <= 1'd0;
        main_cmd_payload_ras <= 1'd0;
        main_cmd_payload_we <= 1'd0;
        main_sequencer_done1 <= 1'd1;
    end
    if ((main_sequencer_trigger == 6'd34)) begin
        main_sequencer_trigger <= 1'd0;
    end else begin
        if ((main_sequencer_trigger != 1'd0)) begin
            main_sequencer_trigger <= (main_sequencer_trigger + 1'd1);
        end else begin
            if (main_sequencer_start1) begin
                main_sequencer_trigger <= 1'd1;
            end
        end
    end
    if ((main_zqcs_timer_wait & (~main_zqcs_timer_done0))) begin
        main_zqcs_timer_count1 <= (main_zqcs_timer_count1 - 1'd1);
    end else begin
        main_zqcs_timer_count1 <= 26'd49999999;
    end
    main_zqcs_executer_done <= 1'd0;
    if ((main_zqcs_executer_start & (main_zqcs_executer_trigger == 1'd0))) begin
        main_cmd_payload_a <= 11'd1024;
        main_cmd_payload_ba <= 1'd0;
        main_cmd_payload_cas <= 1'd0;
        main_cmd_payload_ras <= 1'd1;
        main_cmd_payload_we <= 1'd1;
    end
    if ((main_zqcs_executer_trigger == 2'd2)) begin
        main_cmd_payload_a <= 1'd0;
        main_cmd_payload_ba <= 1'd0;
        main_cmd_payload_cas <= 1'd0;
        main_cmd_payload_ras <= 1'd0;
        main_cmd_payload_we <= 1'd1;
    end
    if ((main_zqcs_executer_trigger == 5'd18)) begin
        main_cmd_payload_a <= 1'd0;
        main_cmd_payload_ba <= 1'd0;
        main_cmd_payload_cas <= 1'd0;
        main_cmd_payload_ras <= 1'd0;
        main_cmd_payload_we <= 1'd0;
        main_zqcs_executer_done <= 1'd1;
    end
    if ((main_zqcs_executer_trigger == 5'd18)) begin
        main_zqcs_executer_trigger <= 1'd0;
    end else begin
        if ((main_zqcs_executer_trigger != 1'd0)) begin
            main_zqcs_executer_trigger <= (main_zqcs_executer_trigger + 1'd1);
        end else begin
            if (main_zqcs_executer_start) begin
                main_zqcs_executer_trigger <= 1'd1;
            end
        end
    end
    builder_litedramcore_refresher_state <= builder_litedramcore_refresher_next_state;
    if (main_bankmachine0_row_close) begin
        main_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine0_row_open) begin
            main_bankmachine0_row_opened <= 1'd1;
            main_bankmachine0_row <= main_bankmachine0_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine0_syncfifo0_we & main_bankmachine0_syncfifo0_writable) & (~main_bankmachine0_replace))) begin
        main_bankmachine0_produce <= (main_bankmachine0_produce + 1'd1);
    end
    if (main_bankmachine0_do_read) begin
        main_bankmachine0_consume <= (main_bankmachine0_consume + 1'd1);
    end
    if (((main_bankmachine0_syncfifo0_we & main_bankmachine0_syncfifo0_writable) & (~main_bankmachine0_replace))) begin
        if ((~main_bankmachine0_do_read)) begin
            main_bankmachine0_level <= (main_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_bankmachine0_do_read) begin
            main_bankmachine0_level <= (main_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_bankmachine0_pipe_valid_source_valid) | main_bankmachine0_pipe_valid_source_ready)) begin
        main_bankmachine0_pipe_valid_source_valid <= main_bankmachine0_pipe_valid_sink_valid;
        main_bankmachine0_pipe_valid_source_first <= main_bankmachine0_pipe_valid_sink_first;
        main_bankmachine0_pipe_valid_source_last <= main_bankmachine0_pipe_valid_sink_last;
        main_bankmachine0_pipe_valid_source_payload_we <= main_bankmachine0_pipe_valid_sink_payload_we;
        main_bankmachine0_pipe_valid_source_payload_addr <= main_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine0_twtpcon_valid) begin
        main_bankmachine0_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine0_twtpcon_ready)) begin
            main_bankmachine0_twtpcon_count <= (main_bankmachine0_twtpcon_count - 1'd1);
            if ((main_bankmachine0_twtpcon_count == 1'd1)) begin
                main_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine0_trccon_valid) begin
        main_bankmachine0_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine0_trccon_ready)) begin
            main_bankmachine0_trccon_count <= (main_bankmachine0_trccon_count - 1'd1);
            if ((main_bankmachine0_trccon_count == 1'd1)) begin
                main_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine0_trascon_valid) begin
        main_bankmachine0_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine0_trascon_ready)) begin
            main_bankmachine0_trascon_count <= (main_bankmachine0_trascon_count - 1'd1);
            if ((main_bankmachine0_trascon_count == 1'd1)) begin
                main_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine0_state <= builder_litedramcore_bankmachine0_next_state;
    if (main_bankmachine1_row_close) begin
        main_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine1_row_open) begin
            main_bankmachine1_row_opened <= 1'd1;
            main_bankmachine1_row <= main_bankmachine1_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine1_syncfifo1_we & main_bankmachine1_syncfifo1_writable) & (~main_bankmachine1_replace))) begin
        main_bankmachine1_produce <= (main_bankmachine1_produce + 1'd1);
    end
    if (main_bankmachine1_do_read) begin
        main_bankmachine1_consume <= (main_bankmachine1_consume + 1'd1);
    end
    if (((main_bankmachine1_syncfifo1_we & main_bankmachine1_syncfifo1_writable) & (~main_bankmachine1_replace))) begin
        if ((~main_bankmachine1_do_read)) begin
            main_bankmachine1_level <= (main_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_bankmachine1_do_read) begin
            main_bankmachine1_level <= (main_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_bankmachine1_pipe_valid_source_valid) | main_bankmachine1_pipe_valid_source_ready)) begin
        main_bankmachine1_pipe_valid_source_valid <= main_bankmachine1_pipe_valid_sink_valid;
        main_bankmachine1_pipe_valid_source_first <= main_bankmachine1_pipe_valid_sink_first;
        main_bankmachine1_pipe_valid_source_last <= main_bankmachine1_pipe_valid_sink_last;
        main_bankmachine1_pipe_valid_source_payload_we <= main_bankmachine1_pipe_valid_sink_payload_we;
        main_bankmachine1_pipe_valid_source_payload_addr <= main_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine1_twtpcon_valid) begin
        main_bankmachine1_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine1_twtpcon_ready)) begin
            main_bankmachine1_twtpcon_count <= (main_bankmachine1_twtpcon_count - 1'd1);
            if ((main_bankmachine1_twtpcon_count == 1'd1)) begin
                main_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine1_trccon_valid) begin
        main_bankmachine1_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine1_trccon_ready)) begin
            main_bankmachine1_trccon_count <= (main_bankmachine1_trccon_count - 1'd1);
            if ((main_bankmachine1_trccon_count == 1'd1)) begin
                main_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine1_trascon_valid) begin
        main_bankmachine1_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine1_trascon_ready)) begin
            main_bankmachine1_trascon_count <= (main_bankmachine1_trascon_count - 1'd1);
            if ((main_bankmachine1_trascon_count == 1'd1)) begin
                main_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine1_state <= builder_litedramcore_bankmachine1_next_state;
    if (main_bankmachine2_row_close) begin
        main_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine2_row_open) begin
            main_bankmachine2_row_opened <= 1'd1;
            main_bankmachine2_row <= main_bankmachine2_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine2_syncfifo2_we & main_bankmachine2_syncfifo2_writable) & (~main_bankmachine2_replace))) begin
        main_bankmachine2_produce <= (main_bankmachine2_produce + 1'd1);
    end
    if (main_bankmachine2_do_read) begin
        main_bankmachine2_consume <= (main_bankmachine2_consume + 1'd1);
    end
    if (((main_bankmachine2_syncfifo2_we & main_bankmachine2_syncfifo2_writable) & (~main_bankmachine2_replace))) begin
        if ((~main_bankmachine2_do_read)) begin
            main_bankmachine2_level <= (main_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_bankmachine2_do_read) begin
            main_bankmachine2_level <= (main_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_bankmachine2_pipe_valid_source_valid) | main_bankmachine2_pipe_valid_source_ready)) begin
        main_bankmachine2_pipe_valid_source_valid <= main_bankmachine2_pipe_valid_sink_valid;
        main_bankmachine2_pipe_valid_source_first <= main_bankmachine2_pipe_valid_sink_first;
        main_bankmachine2_pipe_valid_source_last <= main_bankmachine2_pipe_valid_sink_last;
        main_bankmachine2_pipe_valid_source_payload_we <= main_bankmachine2_pipe_valid_sink_payload_we;
        main_bankmachine2_pipe_valid_source_payload_addr <= main_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine2_twtpcon_valid) begin
        main_bankmachine2_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine2_twtpcon_ready)) begin
            main_bankmachine2_twtpcon_count <= (main_bankmachine2_twtpcon_count - 1'd1);
            if ((main_bankmachine2_twtpcon_count == 1'd1)) begin
                main_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine2_trccon_valid) begin
        main_bankmachine2_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine2_trccon_ready)) begin
            main_bankmachine2_trccon_count <= (main_bankmachine2_trccon_count - 1'd1);
            if ((main_bankmachine2_trccon_count == 1'd1)) begin
                main_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine2_trascon_valid) begin
        main_bankmachine2_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine2_trascon_ready)) begin
            main_bankmachine2_trascon_count <= (main_bankmachine2_trascon_count - 1'd1);
            if ((main_bankmachine2_trascon_count == 1'd1)) begin
                main_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine2_state <= builder_litedramcore_bankmachine2_next_state;
    if (main_bankmachine3_row_close) begin
        main_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine3_row_open) begin
            main_bankmachine3_row_opened <= 1'd1;
            main_bankmachine3_row <= main_bankmachine3_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine3_syncfifo3_we & main_bankmachine3_syncfifo3_writable) & (~main_bankmachine3_replace))) begin
        main_bankmachine3_produce <= (main_bankmachine3_produce + 1'd1);
    end
    if (main_bankmachine3_do_read) begin
        main_bankmachine3_consume <= (main_bankmachine3_consume + 1'd1);
    end
    if (((main_bankmachine3_syncfifo3_we & main_bankmachine3_syncfifo3_writable) & (~main_bankmachine3_replace))) begin
        if ((~main_bankmachine3_do_read)) begin
            main_bankmachine3_level <= (main_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_bankmachine3_do_read) begin
            main_bankmachine3_level <= (main_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_bankmachine3_pipe_valid_source_valid) | main_bankmachine3_pipe_valid_source_ready)) begin
        main_bankmachine3_pipe_valid_source_valid <= main_bankmachine3_pipe_valid_sink_valid;
        main_bankmachine3_pipe_valid_source_first <= main_bankmachine3_pipe_valid_sink_first;
        main_bankmachine3_pipe_valid_source_last <= main_bankmachine3_pipe_valid_sink_last;
        main_bankmachine3_pipe_valid_source_payload_we <= main_bankmachine3_pipe_valid_sink_payload_we;
        main_bankmachine3_pipe_valid_source_payload_addr <= main_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine3_twtpcon_valid) begin
        main_bankmachine3_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine3_twtpcon_ready)) begin
            main_bankmachine3_twtpcon_count <= (main_bankmachine3_twtpcon_count - 1'd1);
            if ((main_bankmachine3_twtpcon_count == 1'd1)) begin
                main_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine3_trccon_valid) begin
        main_bankmachine3_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine3_trccon_ready)) begin
            main_bankmachine3_trccon_count <= (main_bankmachine3_trccon_count - 1'd1);
            if ((main_bankmachine3_trccon_count == 1'd1)) begin
                main_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine3_trascon_valid) begin
        main_bankmachine3_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine3_trascon_ready)) begin
            main_bankmachine3_trascon_count <= (main_bankmachine3_trascon_count - 1'd1);
            if ((main_bankmachine3_trascon_count == 1'd1)) begin
                main_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine3_state <= builder_litedramcore_bankmachine3_next_state;
    if (main_bankmachine4_row_close) begin
        main_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine4_row_open) begin
            main_bankmachine4_row_opened <= 1'd1;
            main_bankmachine4_row <= main_bankmachine4_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine4_syncfifo4_we & main_bankmachine4_syncfifo4_writable) & (~main_bankmachine4_replace))) begin
        main_bankmachine4_produce <= (main_bankmachine4_produce + 1'd1);
    end
    if (main_bankmachine4_do_read) begin
        main_bankmachine4_consume <= (main_bankmachine4_consume + 1'd1);
    end
    if (((main_bankmachine4_syncfifo4_we & main_bankmachine4_syncfifo4_writable) & (~main_bankmachine4_replace))) begin
        if ((~main_bankmachine4_do_read)) begin
            main_bankmachine4_level <= (main_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_bankmachine4_do_read) begin
            main_bankmachine4_level <= (main_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_bankmachine4_pipe_valid_source_valid) | main_bankmachine4_pipe_valid_source_ready)) begin
        main_bankmachine4_pipe_valid_source_valid <= main_bankmachine4_pipe_valid_sink_valid;
        main_bankmachine4_pipe_valid_source_first <= main_bankmachine4_pipe_valid_sink_first;
        main_bankmachine4_pipe_valid_source_last <= main_bankmachine4_pipe_valid_sink_last;
        main_bankmachine4_pipe_valid_source_payload_we <= main_bankmachine4_pipe_valid_sink_payload_we;
        main_bankmachine4_pipe_valid_source_payload_addr <= main_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine4_twtpcon_valid) begin
        main_bankmachine4_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine4_twtpcon_ready)) begin
            main_bankmachine4_twtpcon_count <= (main_bankmachine4_twtpcon_count - 1'd1);
            if ((main_bankmachine4_twtpcon_count == 1'd1)) begin
                main_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine4_trccon_valid) begin
        main_bankmachine4_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine4_trccon_ready)) begin
            main_bankmachine4_trccon_count <= (main_bankmachine4_trccon_count - 1'd1);
            if ((main_bankmachine4_trccon_count == 1'd1)) begin
                main_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine4_trascon_valid) begin
        main_bankmachine4_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine4_trascon_ready)) begin
            main_bankmachine4_trascon_count <= (main_bankmachine4_trascon_count - 1'd1);
            if ((main_bankmachine4_trascon_count == 1'd1)) begin
                main_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine4_state <= builder_litedramcore_bankmachine4_next_state;
    if (main_bankmachine5_row_close) begin
        main_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine5_row_open) begin
            main_bankmachine5_row_opened <= 1'd1;
            main_bankmachine5_row <= main_bankmachine5_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine5_syncfifo5_we & main_bankmachine5_syncfifo5_writable) & (~main_bankmachine5_replace))) begin
        main_bankmachine5_produce <= (main_bankmachine5_produce + 1'd1);
    end
    if (main_bankmachine5_do_read) begin
        main_bankmachine5_consume <= (main_bankmachine5_consume + 1'd1);
    end
    if (((main_bankmachine5_syncfifo5_we & main_bankmachine5_syncfifo5_writable) & (~main_bankmachine5_replace))) begin
        if ((~main_bankmachine5_do_read)) begin
            main_bankmachine5_level <= (main_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_bankmachine5_do_read) begin
            main_bankmachine5_level <= (main_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_bankmachine5_pipe_valid_source_valid) | main_bankmachine5_pipe_valid_source_ready)) begin
        main_bankmachine5_pipe_valid_source_valid <= main_bankmachine5_pipe_valid_sink_valid;
        main_bankmachine5_pipe_valid_source_first <= main_bankmachine5_pipe_valid_sink_first;
        main_bankmachine5_pipe_valid_source_last <= main_bankmachine5_pipe_valid_sink_last;
        main_bankmachine5_pipe_valid_source_payload_we <= main_bankmachine5_pipe_valid_sink_payload_we;
        main_bankmachine5_pipe_valid_source_payload_addr <= main_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine5_twtpcon_valid) begin
        main_bankmachine5_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine5_twtpcon_ready)) begin
            main_bankmachine5_twtpcon_count <= (main_bankmachine5_twtpcon_count - 1'd1);
            if ((main_bankmachine5_twtpcon_count == 1'd1)) begin
                main_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine5_trccon_valid) begin
        main_bankmachine5_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine5_trccon_ready)) begin
            main_bankmachine5_trccon_count <= (main_bankmachine5_trccon_count - 1'd1);
            if ((main_bankmachine5_trccon_count == 1'd1)) begin
                main_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine5_trascon_valid) begin
        main_bankmachine5_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine5_trascon_ready)) begin
            main_bankmachine5_trascon_count <= (main_bankmachine5_trascon_count - 1'd1);
            if ((main_bankmachine5_trascon_count == 1'd1)) begin
                main_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine5_state <= builder_litedramcore_bankmachine5_next_state;
    if (main_bankmachine6_row_close) begin
        main_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine6_row_open) begin
            main_bankmachine6_row_opened <= 1'd1;
            main_bankmachine6_row <= main_bankmachine6_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine6_syncfifo6_we & main_bankmachine6_syncfifo6_writable) & (~main_bankmachine6_replace))) begin
        main_bankmachine6_produce <= (main_bankmachine6_produce + 1'd1);
    end
    if (main_bankmachine6_do_read) begin
        main_bankmachine6_consume <= (main_bankmachine6_consume + 1'd1);
    end
    if (((main_bankmachine6_syncfifo6_we & main_bankmachine6_syncfifo6_writable) & (~main_bankmachine6_replace))) begin
        if ((~main_bankmachine6_do_read)) begin
            main_bankmachine6_level <= (main_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_bankmachine6_do_read) begin
            main_bankmachine6_level <= (main_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_bankmachine6_pipe_valid_source_valid) | main_bankmachine6_pipe_valid_source_ready)) begin
        main_bankmachine6_pipe_valid_source_valid <= main_bankmachine6_pipe_valid_sink_valid;
        main_bankmachine6_pipe_valid_source_first <= main_bankmachine6_pipe_valid_sink_first;
        main_bankmachine6_pipe_valid_source_last <= main_bankmachine6_pipe_valid_sink_last;
        main_bankmachine6_pipe_valid_source_payload_we <= main_bankmachine6_pipe_valid_sink_payload_we;
        main_bankmachine6_pipe_valid_source_payload_addr <= main_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine6_twtpcon_valid) begin
        main_bankmachine6_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine6_twtpcon_ready)) begin
            main_bankmachine6_twtpcon_count <= (main_bankmachine6_twtpcon_count - 1'd1);
            if ((main_bankmachine6_twtpcon_count == 1'd1)) begin
                main_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine6_trccon_valid) begin
        main_bankmachine6_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine6_trccon_ready)) begin
            main_bankmachine6_trccon_count <= (main_bankmachine6_trccon_count - 1'd1);
            if ((main_bankmachine6_trccon_count == 1'd1)) begin
                main_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine6_trascon_valid) begin
        main_bankmachine6_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine6_trascon_ready)) begin
            main_bankmachine6_trascon_count <= (main_bankmachine6_trascon_count - 1'd1);
            if ((main_bankmachine6_trascon_count == 1'd1)) begin
                main_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine6_state <= builder_litedramcore_bankmachine6_next_state;
    if (main_bankmachine7_row_close) begin
        main_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_bankmachine7_row_open) begin
            main_bankmachine7_row_opened <= 1'd1;
            main_bankmachine7_row <= main_bankmachine7_source_source_payload_addr[20:7];
        end
    end
    if (((main_bankmachine7_syncfifo7_we & main_bankmachine7_syncfifo7_writable) & (~main_bankmachine7_replace))) begin
        main_bankmachine7_produce <= (main_bankmachine7_produce + 1'd1);
    end
    if (main_bankmachine7_do_read) begin
        main_bankmachine7_consume <= (main_bankmachine7_consume + 1'd1);
    end
    if (((main_bankmachine7_syncfifo7_we & main_bankmachine7_syncfifo7_writable) & (~main_bankmachine7_replace))) begin
        if ((~main_bankmachine7_do_read)) begin
            main_bankmachine7_level <= (main_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_bankmachine7_do_read) begin
            main_bankmachine7_level <= (main_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_bankmachine7_pipe_valid_source_valid) | main_bankmachine7_pipe_valid_source_ready)) begin
        main_bankmachine7_pipe_valid_source_valid <= main_bankmachine7_pipe_valid_sink_valid;
        main_bankmachine7_pipe_valid_source_first <= main_bankmachine7_pipe_valid_sink_first;
        main_bankmachine7_pipe_valid_source_last <= main_bankmachine7_pipe_valid_sink_last;
        main_bankmachine7_pipe_valid_source_payload_we <= main_bankmachine7_pipe_valid_sink_payload_we;
        main_bankmachine7_pipe_valid_source_payload_addr <= main_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_bankmachine7_twtpcon_valid) begin
        main_bankmachine7_twtpcon_count <= 3'd4;
        if (1'd0) begin
            main_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine7_twtpcon_ready)) begin
            main_bankmachine7_twtpcon_count <= (main_bankmachine7_twtpcon_count - 1'd1);
            if ((main_bankmachine7_twtpcon_count == 1'd1)) begin
                main_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine7_trccon_valid) begin
        main_bankmachine7_trccon_count <= 2'd3;
        if (1'd0) begin
            main_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            main_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine7_trccon_ready)) begin
            main_bankmachine7_trccon_count <= (main_bankmachine7_trccon_count - 1'd1);
            if ((main_bankmachine7_trccon_count == 1'd1)) begin
                main_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_bankmachine7_trascon_valid) begin
        main_bankmachine7_trascon_count <= 2'd2;
        if (1'd0) begin
            main_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            main_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_bankmachine7_trascon_ready)) begin
            main_bankmachine7_trascon_count <= (main_bankmachine7_trascon_count - 1'd1);
            if ((main_bankmachine7_trascon_count == 1'd1)) begin
                main_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_bankmachine7_state <= builder_litedramcore_bankmachine7_next_state;
    if ((~main_en0)) begin
        main_time0 <= 5'd31;
    end else begin
        if ((~main_max_time0)) begin
            main_time0 <= (main_time0 - 1'd1);
        end
    end
    if ((~main_en1)) begin
        main_time1 <= 4'd15;
    end else begin
        if ((~main_max_time1)) begin
            main_time1 <= (main_time1 - 1'd1);
        end
    end
    if (main_choose_cmd_ce) begin
        case (main_choose_cmd_grant)
            1'd0: begin
                if (main_choose_cmd_request[1]) begin
                    main_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_choose_cmd_request[2]) begin
                        main_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_choose_cmd_request[3]) begin
                            main_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_choose_cmd_request[4]) begin
                                main_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_choose_cmd_request[5]) begin
                                    main_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_choose_cmd_request[6]) begin
                                        main_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_choose_cmd_request[7]) begin
                                            main_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_choose_cmd_request[2]) begin
                    main_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_choose_cmd_request[3]) begin
                        main_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_choose_cmd_request[4]) begin
                            main_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_choose_cmd_request[5]) begin
                                main_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_choose_cmd_request[6]) begin
                                    main_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_choose_cmd_request[7]) begin
                                        main_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_choose_cmd_request[0]) begin
                                            main_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_choose_cmd_request[3]) begin
                    main_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_choose_cmd_request[4]) begin
                        main_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_choose_cmd_request[5]) begin
                            main_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_choose_cmd_request[6]) begin
                                main_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_choose_cmd_request[7]) begin
                                    main_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_choose_cmd_request[0]) begin
                                        main_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_choose_cmd_request[1]) begin
                                            main_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_choose_cmd_request[4]) begin
                    main_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_choose_cmd_request[5]) begin
                        main_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_choose_cmd_request[6]) begin
                            main_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_choose_cmd_request[7]) begin
                                main_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_choose_cmd_request[0]) begin
                                    main_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_choose_cmd_request[1]) begin
                                        main_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_choose_cmd_request[2]) begin
                                            main_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_choose_cmd_request[5]) begin
                    main_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_choose_cmd_request[6]) begin
                        main_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_choose_cmd_request[7]) begin
                            main_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_choose_cmd_request[0]) begin
                                main_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_choose_cmd_request[1]) begin
                                    main_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_choose_cmd_request[2]) begin
                                        main_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_choose_cmd_request[3]) begin
                                            main_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_choose_cmd_request[6]) begin
                    main_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_choose_cmd_request[7]) begin
                        main_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_choose_cmd_request[0]) begin
                            main_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_choose_cmd_request[1]) begin
                                main_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_choose_cmd_request[2]) begin
                                    main_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_choose_cmd_request[3]) begin
                                        main_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_choose_cmd_request[4]) begin
                                            main_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_choose_cmd_request[7]) begin
                    main_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_choose_cmd_request[0]) begin
                        main_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_choose_cmd_request[1]) begin
                            main_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_choose_cmd_request[2]) begin
                                main_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_choose_cmd_request[3]) begin
                                    main_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_choose_cmd_request[4]) begin
                                        main_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_choose_cmd_request[5]) begin
                                            main_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_choose_cmd_request[0]) begin
                    main_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_choose_cmd_request[1]) begin
                        main_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_choose_cmd_request[2]) begin
                            main_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_choose_cmd_request[3]) begin
                                main_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_choose_cmd_request[4]) begin
                                    main_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_choose_cmd_request[5]) begin
                                        main_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_choose_cmd_request[6]) begin
                                            main_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_choose_req_ce) begin
        case (main_choose_req_grant)
            1'd0: begin
                if (main_choose_req_request[1]) begin
                    main_choose_req_grant <= 1'd1;
                end else begin
                    if (main_choose_req_request[2]) begin
                        main_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_choose_req_request[3]) begin
                            main_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_choose_req_request[4]) begin
                                main_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_choose_req_request[5]) begin
                                    main_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_choose_req_request[6]) begin
                                        main_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_choose_req_request[7]) begin
                                            main_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_choose_req_request[2]) begin
                    main_choose_req_grant <= 2'd2;
                end else begin
                    if (main_choose_req_request[3]) begin
                        main_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_choose_req_request[4]) begin
                            main_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_choose_req_request[5]) begin
                                main_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_choose_req_request[6]) begin
                                    main_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_choose_req_request[7]) begin
                                        main_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_choose_req_request[0]) begin
                                            main_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_choose_req_request[3]) begin
                    main_choose_req_grant <= 2'd3;
                end else begin
                    if (main_choose_req_request[4]) begin
                        main_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_choose_req_request[5]) begin
                            main_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_choose_req_request[6]) begin
                                main_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_choose_req_request[7]) begin
                                    main_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_choose_req_request[0]) begin
                                        main_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_choose_req_request[1]) begin
                                            main_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_choose_req_request[4]) begin
                    main_choose_req_grant <= 3'd4;
                end else begin
                    if (main_choose_req_request[5]) begin
                        main_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_choose_req_request[6]) begin
                            main_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_choose_req_request[7]) begin
                                main_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_choose_req_request[0]) begin
                                    main_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_choose_req_request[1]) begin
                                        main_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_choose_req_request[2]) begin
                                            main_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_choose_req_request[5]) begin
                    main_choose_req_grant <= 3'd5;
                end else begin
                    if (main_choose_req_request[6]) begin
                        main_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_choose_req_request[7]) begin
                            main_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_choose_req_request[0]) begin
                                main_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_choose_req_request[1]) begin
                                    main_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_choose_req_request[2]) begin
                                        main_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_choose_req_request[3]) begin
                                            main_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_choose_req_request[6]) begin
                    main_choose_req_grant <= 3'd6;
                end else begin
                    if (main_choose_req_request[7]) begin
                        main_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_choose_req_request[0]) begin
                            main_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_choose_req_request[1]) begin
                                main_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_choose_req_request[2]) begin
                                    main_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_choose_req_request[3]) begin
                                        main_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_choose_req_request[4]) begin
                                            main_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_choose_req_request[7]) begin
                    main_choose_req_grant <= 3'd7;
                end else begin
                    if (main_choose_req_request[0]) begin
                        main_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_choose_req_request[1]) begin
                            main_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_choose_req_request[2]) begin
                                main_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_choose_req_request[3]) begin
                                    main_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_choose_req_request[4]) begin
                                        main_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_choose_req_request[5]) begin
                                            main_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_choose_req_request[0]) begin
                    main_choose_req_grant <= 1'd0;
                end else begin
                    if (main_choose_req_request[1]) begin
                        main_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_choose_req_request[2]) begin
                            main_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_choose_req_request[3]) begin
                                main_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_choose_req_request[4]) begin
                                    main_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_choose_req_request[5]) begin
                                        main_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_choose_req_request[6]) begin
                                            main_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_dfi_p0_cs_n <= 1'd0;
    main_dfi_p0_bank <= builder_self0;
    main_dfi_p0_address <= builder_self1;
    main_dfi_p0_cas_n <= (~builder_self2);
    main_dfi_p0_ras_n <= (~builder_self3);
    main_dfi_p0_we_n <= (~builder_self4);
    main_dfi_p0_rddata_en <= builder_self5;
    main_dfi_p0_wrdata_en <= builder_self6;
    main_dfi_p1_cs_n <= 1'd0;
    main_dfi_p1_bank <= builder_self7;
    main_dfi_p1_address <= builder_self8;
    main_dfi_p1_cas_n <= (~builder_self9);
    main_dfi_p1_ras_n <= (~builder_self10);
    main_dfi_p1_we_n <= (~builder_self11);
    main_dfi_p1_rddata_en <= builder_self12;
    main_dfi_p1_wrdata_en <= builder_self13;
    main_dfi_p2_cs_n <= 1'd0;
    main_dfi_p2_bank <= builder_self14;
    main_dfi_p2_address <= builder_self15;
    main_dfi_p2_cas_n <= (~builder_self16);
    main_dfi_p2_ras_n <= (~builder_self17);
    main_dfi_p2_we_n <= (~builder_self18);
    main_dfi_p2_rddata_en <= builder_self19;
    main_dfi_p2_wrdata_en <= builder_self20;
    main_dfi_p3_cs_n <= 1'd0;
    main_dfi_p3_bank <= builder_self21;
    main_dfi_p3_address <= builder_self22;
    main_dfi_p3_cas_n <= (~builder_self23);
    main_dfi_p3_ras_n <= (~builder_self24);
    main_dfi_p3_we_n <= (~builder_self25);
    main_dfi_p3_rddata_en <= builder_self26;
    main_dfi_p3_wrdata_en <= builder_self27;
    if (main_trrdcon_valid) begin
        main_trrdcon_count <= 1'd1;
        if (1'd0) begin
            main_trrdcon_ready <= 1'd1;
        end else begin
            main_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_trrdcon_ready)) begin
            main_trrdcon_count <= (main_trrdcon_count - 1'd1);
            if ((main_trrdcon_count == 1'd1)) begin
                main_trrdcon_ready <= 1'd1;
            end
        end
    end
    main_tfawcon_window <= {main_tfawcon_window, main_tfawcon_valid};
    if ((main_tfawcon_count < 3'd4)) begin
        if ((main_tfawcon_count == 2'd3)) begin
            main_tfawcon_ready <= (~main_tfawcon_valid);
        end else begin
            main_tfawcon_ready <= 1'd1;
        end
    end
    if (main_tccdcon_valid) begin
        main_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_tccdcon_ready <= 1'd1;
        end else begin
            main_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_tccdcon_ready)) begin
            main_tccdcon_count <= (main_tccdcon_count - 1'd1);
            if ((main_tccdcon_count == 1'd1)) begin
                main_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_twtrcon_valid) begin
        main_twtrcon_count <= 3'd4;
        if (1'd0) begin
            main_twtrcon_ready <= 1'd1;
        end else begin
            main_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_twtrcon_ready)) begin
            main_twtrcon_count <= (main_twtrcon_count - 1'd1);
            if ((main_twtrcon_count == 1'd1)) begin
                main_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_litedramcore_multiplexer_state <= builder_litedramcore_multiplexer_next_state;
    builder_litedramcore_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_litedramcore_roundrobin0_grant == 1'd0) & main_interface_bank0_wdata_ready)) | ((builder_litedramcore_roundrobin1_grant == 1'd0) & main_interface_bank1_wdata_ready)) | ((builder_litedramcore_roundrobin2_grant == 1'd0) & main_interface_bank2_wdata_ready)) | ((builder_litedramcore_roundrobin3_grant == 1'd0) & main_interface_bank3_wdata_ready)) | ((builder_litedramcore_roundrobin4_grant == 1'd0) & main_interface_bank4_wdata_ready)) | ((builder_litedramcore_roundrobin5_grant == 1'd0) & main_interface_bank5_wdata_ready)) | ((builder_litedramcore_roundrobin6_grant == 1'd0) & main_interface_bank6_wdata_ready)) | ((builder_litedramcore_roundrobin7_grant == 1'd0) & main_interface_bank7_wdata_ready));
    builder_litedramcore_new_master_wdata_ready1 <= builder_litedramcore_new_master_wdata_ready0;
    builder_litedramcore_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_litedramcore_roundrobin0_grant == 1'd0) & main_interface_bank0_rdata_valid)) | ((builder_litedramcore_roundrobin1_grant == 1'd0) & main_interface_bank1_rdata_valid)) | ((builder_litedramcore_roundrobin2_grant == 1'd0) & main_interface_bank2_rdata_valid)) | ((builder_litedramcore_roundrobin3_grant == 1'd0) & main_interface_bank3_rdata_valid)) | ((builder_litedramcore_roundrobin4_grant == 1'd0) & main_interface_bank4_rdata_valid)) | ((builder_litedramcore_roundrobin5_grant == 1'd0) & main_interface_bank5_rdata_valid)) | ((builder_litedramcore_roundrobin6_grant == 1'd0) & main_interface_bank6_rdata_valid)) | ((builder_litedramcore_roundrobin7_grant == 1'd0) & main_interface_bank7_rdata_valid));
    builder_litedramcore_new_master_rdata_valid1 <= builder_litedramcore_new_master_rdata_valid0;
    builder_litedramcore_new_master_rdata_valid2 <= builder_litedramcore_new_master_rdata_valid1;
    builder_litedramcore_new_master_rdata_valid3 <= builder_litedramcore_new_master_rdata_valid2;
    builder_litedramcore_new_master_rdata_valid4 <= builder_litedramcore_new_master_rdata_valid3;
    builder_litedramcore_new_master_rdata_valid5 <= builder_litedramcore_new_master_rdata_valid4;
    builder_litedramcore_new_master_rdata_valid6 <= builder_litedramcore_new_master_rdata_valid5;
    builder_litedramcore_new_master_rdata_valid7 <= builder_litedramcore_new_master_rdata_valid6;
    builder_litedramcore_new_master_rdata_valid8 <= builder_litedramcore_new_master_rdata_valid7;
    if (main_litedramnativeportconverter_wdata_finished) begin
        main_litedramnativeportconverter_read_lock <= 1'd0;
        main_litedramnativeportconverter_read_unlocked <= 1'd1;
    end else begin
        if (((main_litedramnativeportconverter_rw_collision & (~main_port_cmd_valid)) & (~main_litedramnativeportconverter_read_unlocked))) begin
            main_litedramnativeportconverter_read_lock <= 1'd1;
        end
    end
    if ((main_new_port_cmd_valid & main_new_port_cmd_ready)) begin
        main_litedramnativeportconverter_read_unlocked <= 1'd0;
    end
    if ((main_litedramnativeportconverter_rdata_converter_source_valid & main_litedramnativeportconverter_rdata_converter_source_ready)) begin
        main_litedramnativeportconverter_rdata_chunk <= {main_litedramnativeportconverter_rdata_chunk[2:0], main_litedramnativeportconverter_rdata_chunk[3]};
    end
    if ((main_litedramnativeportconverter_wdata_converter_sink_valid & main_litedramnativeportconverter_wdata_converter_sink_ready)) begin
        main_litedramnativeportconverter_wdata_chunk <= {main_litedramnativeportconverter_wdata_chunk[2:0], main_litedramnativeportconverter_wdata_chunk[3]};
    end
    if (((main_litedramnativeportconverter_cmd_buffer_source_valid & main_litedramnativeportconverter_cmd_buffer_source_payload_we) & main_litedramnativeportconverter_wdata_chunk[3])) begin
        main_litedramnativeportconverter_wdata_sel <= {{4{main_litedramnativeportconverter_cmd_buffer_source_payload_sel[3]}}, {4{main_litedramnativeportconverter_cmd_buffer_source_payload_sel[2]}}, {4{main_litedramnativeportconverter_cmd_buffer_source_payload_sel[1]}}, {4{main_litedramnativeportconverter_cmd_buffer_source_payload_sel[0]}}};
    end
    builder_litedramcore_state <= builder_litedramcore_next_state;
    if (main_litedramnativeportconverter_cmd_addr_litedramcore_next_value_ce0) begin
        main_litedramnativeportconverter_cmd_addr <= main_litedramnativeportconverter_cmd_addr_litedramcore_next_value0;
    end
    if (main_litedramnativeportconverter_cmd_we_litedramcore_next_value_ce1) begin
        main_litedramnativeportconverter_cmd_we <= main_litedramnativeportconverter_cmd_we_litedramcore_next_value1;
    end
    if (main_litedramnativeportconverter_cmd_last_litedramcore_next_value_ce2) begin
        main_litedramnativeportconverter_cmd_last <= main_litedramnativeportconverter_cmd_last_litedramcore_next_value2;
    end
    if (main_litedramnativeportconverter_sel_litedramcore_next_value_ce3) begin
        main_litedramnativeportconverter_sel <= main_litedramnativeportconverter_sel_litedramcore_next_value3;
    end
    if (((main_litedramnativeportconverter_rdata_fifo_syncfifo_we & main_litedramnativeportconverter_rdata_fifo_syncfifo_writable) & (~main_litedramnativeportconverter_rdata_fifo_replace))) begin
        if ((main_litedramnativeportconverter_rdata_fifo_produce == 2'd2)) begin
            main_litedramnativeportconverter_rdata_fifo_produce <= 1'd0;
        end else begin
            main_litedramnativeportconverter_rdata_fifo_produce <= (main_litedramnativeportconverter_rdata_fifo_produce + 1'd1);
        end
    end
    if (main_litedramnativeportconverter_rdata_fifo_do_read) begin
        if ((main_litedramnativeportconverter_rdata_fifo_consume == 2'd2)) begin
            main_litedramnativeportconverter_rdata_fifo_consume <= 1'd0;
        end else begin
            main_litedramnativeportconverter_rdata_fifo_consume <= (main_litedramnativeportconverter_rdata_fifo_consume + 1'd1);
        end
    end
    if (((main_litedramnativeportconverter_rdata_fifo_syncfifo_we & main_litedramnativeportconverter_rdata_fifo_syncfifo_writable) & (~main_litedramnativeportconverter_rdata_fifo_replace))) begin
        if ((~main_litedramnativeportconverter_rdata_fifo_do_read)) begin
            main_litedramnativeportconverter_rdata_fifo_level <= (main_litedramnativeportconverter_rdata_fifo_level + 1'd1);
        end
    end else begin
        if (main_litedramnativeportconverter_rdata_fifo_do_read) begin
            main_litedramnativeportconverter_rdata_fifo_level <= (main_litedramnativeportconverter_rdata_fifo_level - 1'd1);
        end
    end
    if ((main_litedramnativeportconverter_rdata_converter_converter_source_valid & main_litedramnativeportconverter_rdata_converter_converter_source_ready)) begin
        if (main_litedramnativeportconverter_rdata_converter_converter_last) begin
            main_litedramnativeportconverter_rdata_converter_converter_mux <= 1'd0;
        end else begin
            main_litedramnativeportconverter_rdata_converter_converter_mux <= (main_litedramnativeportconverter_rdata_converter_converter_mux + 1'd1);
        end
    end
    if (main_litedramnativeportconverter_wdata_converter_converter_source_ready) begin
        main_litedramnativeportconverter_wdata_converter_converter_strobe_all <= 1'd0;
    end
    if (main_litedramnativeportconverter_wdata_converter_converter_load_part) begin
        if (((main_litedramnativeportconverter_wdata_converter_converter_demux == 2'd3) | main_litedramnativeportconverter_wdata_converter_converter_sink_last)) begin
            main_litedramnativeportconverter_wdata_converter_converter_demux <= 1'd0;
            main_litedramnativeportconverter_wdata_converter_converter_strobe_all <= 1'd1;
        end else begin
            main_litedramnativeportconverter_wdata_converter_converter_demux <= (main_litedramnativeportconverter_wdata_converter_converter_demux + 1'd1);
        end
    end
    if ((main_litedramnativeportconverter_wdata_converter_converter_source_valid & main_litedramnativeportconverter_wdata_converter_converter_source_ready)) begin
        if ((main_litedramnativeportconverter_wdata_converter_converter_sink_valid & main_litedramnativeportconverter_wdata_converter_converter_sink_ready)) begin
            main_litedramnativeportconverter_wdata_converter_converter_source_first <= main_litedramnativeportconverter_wdata_converter_converter_sink_first;
            main_litedramnativeportconverter_wdata_converter_converter_source_last <= main_litedramnativeportconverter_wdata_converter_converter_sink_last;
        end else begin
            main_litedramnativeportconverter_wdata_converter_converter_source_first <= 1'd0;
            main_litedramnativeportconverter_wdata_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_litedramnativeportconverter_wdata_converter_converter_sink_valid & main_litedramnativeportconverter_wdata_converter_converter_sink_ready)) begin
            main_litedramnativeportconverter_wdata_converter_converter_source_first <= (main_litedramnativeportconverter_wdata_converter_converter_sink_first | main_litedramnativeportconverter_wdata_converter_converter_source_first);
            main_litedramnativeportconverter_wdata_converter_converter_source_last <= (main_litedramnativeportconverter_wdata_converter_converter_sink_last | main_litedramnativeportconverter_wdata_converter_converter_source_last);
        end
    end
    if (main_litedramnativeportconverter_wdata_converter_converter_load_part) begin
        case (main_litedramnativeportconverter_wdata_converter_converter_demux)
            1'd0: begin
                main_litedramnativeportconverter_wdata_converter_converter_source_payload_data[35:0] <= main_litedramnativeportconverter_wdata_converter_converter_sink_payload_data;
            end
            1'd1: begin
                main_litedramnativeportconverter_wdata_converter_converter_source_payload_data[71:36] <= main_litedramnativeportconverter_wdata_converter_converter_sink_payload_data;
            end
            2'd2: begin
                main_litedramnativeportconverter_wdata_converter_converter_source_payload_data[107:72] <= main_litedramnativeportconverter_wdata_converter_converter_sink_payload_data;
            end
            2'd3: begin
                main_litedramnativeportconverter_wdata_converter_converter_source_payload_data[143:108] <= main_litedramnativeportconverter_wdata_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (main_litedramnativeportconverter_wdata_converter_converter_load_part) begin
        main_litedramnativeportconverter_wdata_converter_converter_source_payload_valid_token_count <= (main_litedramnativeportconverter_wdata_converter_converter_demux + 1'd1);
    end
    if (((main_litedramnativeportconverter_wdata_fifo_syncfifo_we & main_litedramnativeportconverter_wdata_fifo_syncfifo_writable) & (~main_litedramnativeportconverter_wdata_fifo_replace))) begin
        if ((main_litedramnativeportconverter_wdata_fifo_produce == 2'd2)) begin
            main_litedramnativeportconverter_wdata_fifo_produce <= 1'd0;
        end else begin
            main_litedramnativeportconverter_wdata_fifo_produce <= (main_litedramnativeportconverter_wdata_fifo_produce + 1'd1);
        end
    end
    if (main_litedramnativeportconverter_wdata_fifo_do_read) begin
        if ((main_litedramnativeportconverter_wdata_fifo_consume == 2'd2)) begin
            main_litedramnativeportconverter_wdata_fifo_consume <= 1'd0;
        end else begin
            main_litedramnativeportconverter_wdata_fifo_consume <= (main_litedramnativeportconverter_wdata_fifo_consume + 1'd1);
        end
    end
    if (((main_litedramnativeportconverter_wdata_fifo_syncfifo_we & main_litedramnativeportconverter_wdata_fifo_syncfifo_writable) & (~main_litedramnativeportconverter_wdata_fifo_replace))) begin
        if ((~main_litedramnativeportconverter_wdata_fifo_do_read)) begin
            main_litedramnativeportconverter_wdata_fifo_level <= (main_litedramnativeportconverter_wdata_fifo_level + 1'd1);
        end
    end else begin
        if (main_litedramnativeportconverter_wdata_fifo_do_read) begin
            main_litedramnativeportconverter_wdata_fifo_level <= (main_litedramnativeportconverter_wdata_fifo_level - 1'd1);
        end
    end
    if (((~main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_valid) | main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_ready)) begin
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_valid <= main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_valid;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_first <= main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_first;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_last <= main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_last;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data <= main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_payload_data;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_we <= main_litedramnativeportconverter_wdata_buffer_pipe_valid_sink_payload_we;
    end
    builder_litedramwishbone2native_state <= builder_litedramwishbone2native_next_state;
    if (main_aborted_litedramwishbone2native_next_value_ce) begin
        main_aborted <= main_aborted_litedramwishbone2native_next_value;
    end
    builder_wishbone2csr_state <= builder_wishbone2csr_next_state;
    if (builder_interface1_dat_w_wishbone2csr_next_value_ce0) begin
        builder_interface1_dat_w <= builder_interface1_dat_w_wishbone2csr_next_value0;
    end
    if (builder_interface1_adr_wishbone2csr_next_value_ce1) begin
        builder_interface1_adr <= builder_interface1_adr_wishbone2csr_next_value1;
    end
    if (builder_interface1_we_wishbone2csr_next_value_ce2) begin
        builder_interface1_we <= builder_interface1_we_wishbone2csr_next_value2;
    end
    builder_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csrbank0_sel) begin
        case (builder_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_interface0_bank_bus_dat_r <= builder_csrbank0_init_done0_w;
            end
            1'd1: begin
                builder_interface0_bank_bus_dat_r <= builder_csrbank0_init_error0_w;
            end
        endcase
    end
    if (builder_csrbank0_init_done0_re) begin
        main_init_done_storage <= builder_csrbank0_init_done0_r;
    end
    main_init_done_re <= builder_csrbank0_init_done0_re;
    if (builder_csrbank0_init_error0_re) begin
        main_init_error_storage <= builder_csrbank0_init_error0_r;
    end
    main_init_error_re <= builder_csrbank0_init_error0_re;
    builder_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csrbank1_sel) begin
        case (builder_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_interface1_bank_bus_dat_r <= builder_csrbank1_rst0_w;
            end
            1'd1: begin
                builder_interface1_bank_bus_dat_r <= builder_csrbank1_dly_sel0_w;
            end
            2'd2: begin
                builder_interface1_bank_bus_dat_r <= builder_csrbank1_half_sys8x_taps0_w;
            end
            2'd3: begin
                builder_interface1_bank_bus_dat_r <= builder_csrbank1_wlevel_en0_w;
            end
            3'd4: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_rst_w;
            end
            3'd6: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_inc_w;
            end
            3'd7: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd8: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_w;
            end
            4'd9: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_rst_w;
            end
            4'd10: begin
                builder_interface1_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_w;
            end
            4'd11: begin
                builder_interface1_bank_bus_dat_r <= builder_csrbank1_rdphase0_w;
            end
            4'd12: begin
                builder_interface1_bank_bus_dat_r <= builder_csrbank1_wrphase0_w;
            end
        endcase
    end
    if (builder_csrbank1_rst0_re) begin
        main_a7ddrphy_rst_storage <= builder_csrbank1_rst0_r;
    end
    main_a7ddrphy_rst_re <= builder_csrbank1_rst0_re;
    if (builder_csrbank1_dly_sel0_re) begin
        main_a7ddrphy_dly_sel_storage[1:0] <= builder_csrbank1_dly_sel0_r;
    end
    main_a7ddrphy_dly_sel_re <= builder_csrbank1_dly_sel0_re;
    if (builder_csrbank1_half_sys8x_taps0_re) begin
        main_a7ddrphy_half_sys8x_taps_storage[4:0] <= builder_csrbank1_half_sys8x_taps0_r;
    end
    main_a7ddrphy_half_sys8x_taps_re <= builder_csrbank1_half_sys8x_taps0_re;
    if (builder_csrbank1_wlevel_en0_re) begin
        main_a7ddrphy_wlevel_en_storage <= builder_csrbank1_wlevel_en0_r;
    end
    main_a7ddrphy_wlevel_en_re <= builder_csrbank1_wlevel_en0_re;
    if (builder_csrbank1_rdphase0_re) begin
        main_a7ddrphy_rdphase_storage[1:0] <= builder_csrbank1_rdphase0_r;
    end
    main_a7ddrphy_rdphase_re <= builder_csrbank1_rdphase0_re;
    if (builder_csrbank1_wrphase0_re) begin
        main_a7ddrphy_wrphase_storage[1:0] <= builder_csrbank1_wrphase0_r;
    end
    main_a7ddrphy_wrphase_re <= builder_csrbank1_wrphase0_re;
    builder_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csrbank2_sel) begin
        case (builder_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_control0_w;
            end
            1'd1: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_interface2_bank_bus_dat_r <= main_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata_w;
            end
            3'd7: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_command0_w;
            end
            4'd8: begin
                builder_interface2_bank_bus_dat_r <= main_phaseinjector1_command_issue_w;
            end
            4'd9: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_address0_w;
            end
            4'd10: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_baddress0_w;
            end
            4'd11: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata0_w;
            end
            4'd12: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata_w;
            end
            4'd13: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_command0_w;
            end
            4'd14: begin
                builder_interface2_bank_bus_dat_r <= main_phaseinjector2_command_issue_w;
            end
            4'd15: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_address0_w;
            end
            5'd16: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_baddress0_w;
            end
            5'd17: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata0_w;
            end
            5'd18: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata_w;
            end
            5'd19: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_command0_w;
            end
            5'd20: begin
                builder_interface2_bank_bus_dat_r <= main_phaseinjector3_command_issue_w;
            end
            5'd21: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_address0_w;
            end
            5'd22: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_baddress0_w;
            end
            5'd23: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata0_w;
            end
            5'd24: begin
                builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata_w;
            end
        endcase
    end
    if (builder_csrbank2_dfii_control0_re) begin
        main_storage[3:0] <= builder_csrbank2_dfii_control0_r;
    end
    main_re <= builder_csrbank2_dfii_control0_re;
    if (builder_csrbank2_dfii_pi0_command0_re) begin
        main_phaseinjector0_command_storage[7:0] <= builder_csrbank2_dfii_pi0_command0_r;
    end
    main_phaseinjector0_command_re <= builder_csrbank2_dfii_pi0_command0_re;
    if (builder_csrbank2_dfii_pi0_address0_re) begin
        main_phaseinjector0_address_storage[13:0] <= builder_csrbank2_dfii_pi0_address0_r;
    end
    main_phaseinjector0_address_re <= builder_csrbank2_dfii_pi0_address0_re;
    if (builder_csrbank2_dfii_pi0_baddress0_re) begin
        main_phaseinjector0_baddress_storage[2:0] <= builder_csrbank2_dfii_pi0_baddress0_r;
    end
    main_phaseinjector0_baddress_re <= builder_csrbank2_dfii_pi0_baddress0_re;
    if (builder_csrbank2_dfii_pi0_wrdata0_re) begin
        main_phaseinjector0_wrdata_storage[31:0] <= builder_csrbank2_dfii_pi0_wrdata0_r;
    end
    main_phaseinjector0_wrdata_re <= builder_csrbank2_dfii_pi0_wrdata0_re;
    main_phaseinjector0_rddata_re <= builder_csrbank2_dfii_pi0_rddata_re;
    if (builder_csrbank2_dfii_pi1_command0_re) begin
        main_phaseinjector1_command_storage[7:0] <= builder_csrbank2_dfii_pi1_command0_r;
    end
    main_phaseinjector1_command_re <= builder_csrbank2_dfii_pi1_command0_re;
    if (builder_csrbank2_dfii_pi1_address0_re) begin
        main_phaseinjector1_address_storage[13:0] <= builder_csrbank2_dfii_pi1_address0_r;
    end
    main_phaseinjector1_address_re <= builder_csrbank2_dfii_pi1_address0_re;
    if (builder_csrbank2_dfii_pi1_baddress0_re) begin
        main_phaseinjector1_baddress_storage[2:0] <= builder_csrbank2_dfii_pi1_baddress0_r;
    end
    main_phaseinjector1_baddress_re <= builder_csrbank2_dfii_pi1_baddress0_re;
    if (builder_csrbank2_dfii_pi1_wrdata0_re) begin
        main_phaseinjector1_wrdata_storage[31:0] <= builder_csrbank2_dfii_pi1_wrdata0_r;
    end
    main_phaseinjector1_wrdata_re <= builder_csrbank2_dfii_pi1_wrdata0_re;
    main_phaseinjector1_rddata_re <= builder_csrbank2_dfii_pi1_rddata_re;
    if (builder_csrbank2_dfii_pi2_command0_re) begin
        main_phaseinjector2_command_storage[7:0] <= builder_csrbank2_dfii_pi2_command0_r;
    end
    main_phaseinjector2_command_re <= builder_csrbank2_dfii_pi2_command0_re;
    if (builder_csrbank2_dfii_pi2_address0_re) begin
        main_phaseinjector2_address_storage[13:0] <= builder_csrbank2_dfii_pi2_address0_r;
    end
    main_phaseinjector2_address_re <= builder_csrbank2_dfii_pi2_address0_re;
    if (builder_csrbank2_dfii_pi2_baddress0_re) begin
        main_phaseinjector2_baddress_storage[2:0] <= builder_csrbank2_dfii_pi2_baddress0_r;
    end
    main_phaseinjector2_baddress_re <= builder_csrbank2_dfii_pi2_baddress0_re;
    if (builder_csrbank2_dfii_pi2_wrdata0_re) begin
        main_phaseinjector2_wrdata_storage[31:0] <= builder_csrbank2_dfii_pi2_wrdata0_r;
    end
    main_phaseinjector2_wrdata_re <= builder_csrbank2_dfii_pi2_wrdata0_re;
    main_phaseinjector2_rddata_re <= builder_csrbank2_dfii_pi2_rddata_re;
    if (builder_csrbank2_dfii_pi3_command0_re) begin
        main_phaseinjector3_command_storage[7:0] <= builder_csrbank2_dfii_pi3_command0_r;
    end
    main_phaseinjector3_command_re <= builder_csrbank2_dfii_pi3_command0_re;
    if (builder_csrbank2_dfii_pi3_address0_re) begin
        main_phaseinjector3_address_storage[13:0] <= builder_csrbank2_dfii_pi3_address0_r;
    end
    main_phaseinjector3_address_re <= builder_csrbank2_dfii_pi3_address0_re;
    if (builder_csrbank2_dfii_pi3_baddress0_re) begin
        main_phaseinjector3_baddress_storage[2:0] <= builder_csrbank2_dfii_pi3_baddress0_r;
    end
    main_phaseinjector3_baddress_re <= builder_csrbank2_dfii_pi3_baddress0_re;
    if (builder_csrbank2_dfii_pi3_wrdata0_re) begin
        main_phaseinjector3_wrdata_storage[31:0] <= builder_csrbank2_dfii_pi3_wrdata0_r;
    end
    main_phaseinjector3_wrdata_re <= builder_csrbank2_dfii_pi3_wrdata0_re;
    main_phaseinjector3_rddata_re <= builder_csrbank2_dfii_pi3_rddata_re;
    if (sys_rst) begin
        main_a7ddrphy_rst_storage <= 1'd0;
        main_a7ddrphy_rst_re <= 1'd0;
        main_a7ddrphy_dly_sel_storage <= 2'd0;
        main_a7ddrphy_dly_sel_re <= 1'd0;
        main_a7ddrphy_half_sys8x_taps_storage <= 5'd16;
        main_a7ddrphy_half_sys8x_taps_re <= 1'd0;
        main_a7ddrphy_wlevel_en_storage <= 1'd0;
        main_a7ddrphy_wlevel_en_re <= 1'd0;
        main_a7ddrphy_rdphase_storage <= 2'd2;
        main_a7ddrphy_rdphase_re <= 1'd0;
        main_a7ddrphy_wrphase_storage <= 2'd3;
        main_a7ddrphy_wrphase_re <= 1'd0;
        main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_dqspattern_o1 <= 8'd0;
        main_a7ddrphy_bitslip0_value0 <= 3'd7;
        main_a7ddrphy_bitslip1_value0 <= 3'd7;
        main_a7ddrphy_bitslip0_value1 <= 3'd7;
        main_a7ddrphy_bitslip1_value1 <= 3'd7;
        main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_bitslip0_value2 <= 3'd7;
        main_a7ddrphy_bitslip0_value3 <= 3'd7;
        main_a7ddrphy_bitslip1_value2 <= 3'd7;
        main_a7ddrphy_bitslip1_value3 <= 3'd7;
        main_a7ddrphy_bitslip2_value0 <= 3'd7;
        main_a7ddrphy_bitslip2_value1 <= 3'd7;
        main_a7ddrphy_bitslip3_value0 <= 3'd7;
        main_a7ddrphy_bitslip3_value1 <= 3'd7;
        main_a7ddrphy_bitslip4_value0 <= 3'd7;
        main_a7ddrphy_bitslip4_value1 <= 3'd7;
        main_a7ddrphy_bitslip5_value0 <= 3'd7;
        main_a7ddrphy_bitslip5_value1 <= 3'd7;
        main_a7ddrphy_bitslip6_value0 <= 3'd7;
        main_a7ddrphy_bitslip6_value1 <= 3'd7;
        main_a7ddrphy_bitslip7_value0 <= 3'd7;
        main_a7ddrphy_bitslip7_value1 <= 3'd7;
        main_a7ddrphy_bitslip8_value0 <= 3'd7;
        main_a7ddrphy_bitslip8_value1 <= 3'd7;
        main_a7ddrphy_bitslip9_value0 <= 3'd7;
        main_a7ddrphy_bitslip9_value1 <= 3'd7;
        main_a7ddrphy_bitslip10_value0 <= 3'd7;
        main_a7ddrphy_bitslip10_value1 <= 3'd7;
        main_a7ddrphy_bitslip11_value0 <= 3'd7;
        main_a7ddrphy_bitslip11_value1 <= 3'd7;
        main_a7ddrphy_bitslip12_value0 <= 3'd7;
        main_a7ddrphy_bitslip12_value1 <= 3'd7;
        main_a7ddrphy_bitslip13_value0 <= 3'd7;
        main_a7ddrphy_bitslip13_value1 <= 3'd7;
        main_a7ddrphy_bitslip14_value0 <= 3'd7;
        main_a7ddrphy_bitslip14_value1 <= 3'd7;
        main_a7ddrphy_bitslip15_value0 <= 3'd7;
        main_a7ddrphy_bitslip15_value1 <= 3'd7;
        main_a7ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        main_storage <= 4'd1;
        main_re <= 1'd0;
        main_phaseinjector0_command_storage <= 8'd0;
        main_phaseinjector0_command_re <= 1'd0;
        main_phaseinjector0_address_re <= 1'd0;
        main_phaseinjector0_baddress_re <= 1'd0;
        main_phaseinjector0_wrdata_re <= 1'd0;
        main_phaseinjector0_rddata_status <= 32'd0;
        main_phaseinjector0_rddata_re <= 1'd0;
        main_phaseinjector1_command_storage <= 8'd0;
        main_phaseinjector1_command_re <= 1'd0;
        main_phaseinjector1_address_re <= 1'd0;
        main_phaseinjector1_baddress_re <= 1'd0;
        main_phaseinjector1_wrdata_re <= 1'd0;
        main_phaseinjector1_rddata_status <= 32'd0;
        main_phaseinjector1_rddata_re <= 1'd0;
        main_phaseinjector2_command_storage <= 8'd0;
        main_phaseinjector2_command_re <= 1'd0;
        main_phaseinjector2_address_re <= 1'd0;
        main_phaseinjector2_baddress_re <= 1'd0;
        main_phaseinjector2_wrdata_re <= 1'd0;
        main_phaseinjector2_rddata_status <= 32'd0;
        main_phaseinjector2_rddata_re <= 1'd0;
        main_phaseinjector3_command_storage <= 8'd0;
        main_phaseinjector3_command_re <= 1'd0;
        main_phaseinjector3_address_re <= 1'd0;
        main_phaseinjector3_baddress_re <= 1'd0;
        main_phaseinjector3_wrdata_re <= 1'd0;
        main_phaseinjector3_rddata_status <= 32'd0;
        main_phaseinjector3_rddata_re <= 1'd0;
        main_dfi_p0_address <= 14'd0;
        main_dfi_p0_bank <= 3'd0;
        main_dfi_p0_cas_n <= 1'd1;
        main_dfi_p0_cs_n <= 1'd1;
        main_dfi_p0_ras_n <= 1'd1;
        main_dfi_p0_we_n <= 1'd1;
        main_dfi_p0_wrdata_en <= 1'd0;
        main_dfi_p0_rddata_en <= 1'd0;
        main_dfi_p1_address <= 14'd0;
        main_dfi_p1_bank <= 3'd0;
        main_dfi_p1_cas_n <= 1'd1;
        main_dfi_p1_cs_n <= 1'd1;
        main_dfi_p1_ras_n <= 1'd1;
        main_dfi_p1_we_n <= 1'd1;
        main_dfi_p1_wrdata_en <= 1'd0;
        main_dfi_p1_rddata_en <= 1'd0;
        main_dfi_p2_address <= 14'd0;
        main_dfi_p2_bank <= 3'd0;
        main_dfi_p2_cas_n <= 1'd1;
        main_dfi_p2_cs_n <= 1'd1;
        main_dfi_p2_ras_n <= 1'd1;
        main_dfi_p2_we_n <= 1'd1;
        main_dfi_p2_wrdata_en <= 1'd0;
        main_dfi_p2_rddata_en <= 1'd0;
        main_dfi_p3_address <= 14'd0;
        main_dfi_p3_bank <= 3'd0;
        main_dfi_p3_cas_n <= 1'd1;
        main_dfi_p3_cs_n <= 1'd1;
        main_dfi_p3_ras_n <= 1'd1;
        main_dfi_p3_we_n <= 1'd1;
        main_dfi_p3_wrdata_en <= 1'd0;
        main_dfi_p3_rddata_en <= 1'd0;
        main_cmd_payload_a <= 14'd0;
        main_cmd_payload_ba <= 3'd0;
        main_cmd_payload_cas <= 1'd0;
        main_cmd_payload_ras <= 1'd0;
        main_cmd_payload_we <= 1'd0;
        main_timer_count1 <= 9'd390;
        main_postponer_req_o <= 1'd0;
        main_postponer_count <= 1'd0;
        main_sequencer_done1 <= 1'd0;
        main_sequencer_trigger <= 6'd0;
        main_sequencer_count <= 1'd0;
        main_zqcs_timer_count1 <= 26'd49999999;
        main_zqcs_executer_done <= 1'd0;
        main_zqcs_executer_trigger <= 5'd0;
        main_bankmachine0_level <= 5'd0;
        main_bankmachine0_produce <= 4'd0;
        main_bankmachine0_consume <= 4'd0;
        main_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine0_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine0_row <= 14'd0;
        main_bankmachine0_row_opened <= 1'd0;
        main_bankmachine0_twtpcon_ready <= 1'd0;
        main_bankmachine0_twtpcon_count <= 3'd0;
        main_bankmachine0_trccon_ready <= 1'd0;
        main_bankmachine0_trccon_count <= 2'd0;
        main_bankmachine0_trascon_ready <= 1'd0;
        main_bankmachine0_trascon_count <= 2'd0;
        main_bankmachine1_level <= 5'd0;
        main_bankmachine1_produce <= 4'd0;
        main_bankmachine1_consume <= 4'd0;
        main_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine1_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine1_row <= 14'd0;
        main_bankmachine1_row_opened <= 1'd0;
        main_bankmachine1_twtpcon_ready <= 1'd0;
        main_bankmachine1_twtpcon_count <= 3'd0;
        main_bankmachine1_trccon_ready <= 1'd0;
        main_bankmachine1_trccon_count <= 2'd0;
        main_bankmachine1_trascon_ready <= 1'd0;
        main_bankmachine1_trascon_count <= 2'd0;
        main_bankmachine2_level <= 5'd0;
        main_bankmachine2_produce <= 4'd0;
        main_bankmachine2_consume <= 4'd0;
        main_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine2_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine2_row <= 14'd0;
        main_bankmachine2_row_opened <= 1'd0;
        main_bankmachine2_twtpcon_ready <= 1'd0;
        main_bankmachine2_twtpcon_count <= 3'd0;
        main_bankmachine2_trccon_ready <= 1'd0;
        main_bankmachine2_trccon_count <= 2'd0;
        main_bankmachine2_trascon_ready <= 1'd0;
        main_bankmachine2_trascon_count <= 2'd0;
        main_bankmachine3_level <= 5'd0;
        main_bankmachine3_produce <= 4'd0;
        main_bankmachine3_consume <= 4'd0;
        main_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine3_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine3_row <= 14'd0;
        main_bankmachine3_row_opened <= 1'd0;
        main_bankmachine3_twtpcon_ready <= 1'd0;
        main_bankmachine3_twtpcon_count <= 3'd0;
        main_bankmachine3_trccon_ready <= 1'd0;
        main_bankmachine3_trccon_count <= 2'd0;
        main_bankmachine3_trascon_ready <= 1'd0;
        main_bankmachine3_trascon_count <= 2'd0;
        main_bankmachine4_level <= 5'd0;
        main_bankmachine4_produce <= 4'd0;
        main_bankmachine4_consume <= 4'd0;
        main_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine4_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine4_row <= 14'd0;
        main_bankmachine4_row_opened <= 1'd0;
        main_bankmachine4_twtpcon_ready <= 1'd0;
        main_bankmachine4_twtpcon_count <= 3'd0;
        main_bankmachine4_trccon_ready <= 1'd0;
        main_bankmachine4_trccon_count <= 2'd0;
        main_bankmachine4_trascon_ready <= 1'd0;
        main_bankmachine4_trascon_count <= 2'd0;
        main_bankmachine5_level <= 5'd0;
        main_bankmachine5_produce <= 4'd0;
        main_bankmachine5_consume <= 4'd0;
        main_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine5_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine5_row <= 14'd0;
        main_bankmachine5_row_opened <= 1'd0;
        main_bankmachine5_twtpcon_ready <= 1'd0;
        main_bankmachine5_twtpcon_count <= 3'd0;
        main_bankmachine5_trccon_ready <= 1'd0;
        main_bankmachine5_trccon_count <= 2'd0;
        main_bankmachine5_trascon_ready <= 1'd0;
        main_bankmachine5_trascon_count <= 2'd0;
        main_bankmachine6_level <= 5'd0;
        main_bankmachine6_produce <= 4'd0;
        main_bankmachine6_consume <= 4'd0;
        main_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine6_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine6_row <= 14'd0;
        main_bankmachine6_row_opened <= 1'd0;
        main_bankmachine6_twtpcon_ready <= 1'd0;
        main_bankmachine6_twtpcon_count <= 3'd0;
        main_bankmachine6_trccon_ready <= 1'd0;
        main_bankmachine6_trccon_count <= 2'd0;
        main_bankmachine6_trascon_ready <= 1'd0;
        main_bankmachine6_trascon_count <= 2'd0;
        main_bankmachine7_level <= 5'd0;
        main_bankmachine7_produce <= 4'd0;
        main_bankmachine7_consume <= 4'd0;
        main_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_bankmachine7_pipe_valid_source_payload_addr <= 21'd0;
        main_bankmachine7_row <= 14'd0;
        main_bankmachine7_row_opened <= 1'd0;
        main_bankmachine7_twtpcon_ready <= 1'd0;
        main_bankmachine7_twtpcon_count <= 3'd0;
        main_bankmachine7_trccon_ready <= 1'd0;
        main_bankmachine7_trccon_count <= 2'd0;
        main_bankmachine7_trascon_ready <= 1'd0;
        main_bankmachine7_trascon_count <= 2'd0;
        main_choose_cmd_grant <= 3'd0;
        main_choose_req_grant <= 3'd0;
        main_trrdcon_ready <= 1'd0;
        main_trrdcon_count <= 1'd0;
        main_tfawcon_ready <= 1'd1;
        main_tfawcon_window <= 3'd0;
        main_tccdcon_ready <= 1'd0;
        main_tccdcon_count <= 1'd0;
        main_twtrcon_ready <= 1'd0;
        main_twtrcon_count <= 3'd0;
        main_time0 <= 5'd0;
        main_time1 <= 4'd0;
        main_init_done_storage <= 1'd0;
        main_init_done_re <= 1'd0;
        main_init_error_storage <= 1'd0;
        main_init_error_re <= 1'd0;
        main_user_enable <= 1'd0;
        main_litedramnativeportconverter_sel <= 4'd0;
        main_litedramnativeportconverter_cmd_addr <= 26'd0;
        main_litedramnativeportconverter_cmd_we <= 1'd0;
        main_litedramnativeportconverter_cmd_last <= 1'd0;
        main_litedramnativeportconverter_read_lock <= 1'd0;
        main_litedramnativeportconverter_read_unlocked <= 1'd0;
        main_litedramnativeportconverter_rdata_fifo_level <= 2'd0;
        main_litedramnativeportconverter_rdata_fifo_produce <= 2'd0;
        main_litedramnativeportconverter_rdata_fifo_consume <= 2'd0;
        main_litedramnativeportconverter_rdata_converter_converter_mux <= 2'd0;
        main_litedramnativeportconverter_rdata_chunk <= 4'd1;
        main_litedramnativeportconverter_wdata_fifo_level <= 2'd0;
        main_litedramnativeportconverter_wdata_fifo_produce <= 2'd0;
        main_litedramnativeportconverter_wdata_fifo_consume <= 2'd0;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_valid <= 1'd0;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data <= 128'd0;
        main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_we <= 16'd0;
        main_litedramnativeportconverter_wdata_converter_converter_source_payload_data <= 144'd0;
        main_litedramnativeportconverter_wdata_converter_converter_source_payload_valid_token_count <= 3'd0;
        main_litedramnativeportconverter_wdata_converter_converter_demux <= 2'd0;
        main_litedramnativeportconverter_wdata_converter_converter_strobe_all <= 1'd0;
        main_litedramnativeportconverter_wdata_chunk <= 4'd1;
        main_litedramnativeportconverter_wdata_sel <= 16'd0;
        main_aborted <= 1'd0;
        builder_interface1_we <= 1'd0;
        builder_litedramcore_refresher_state <= 2'd0;
        builder_litedramcore_bankmachine0_state <= 3'd0;
        builder_litedramcore_bankmachine1_state <= 3'd0;
        builder_litedramcore_bankmachine2_state <= 3'd0;
        builder_litedramcore_bankmachine3_state <= 3'd0;
        builder_litedramcore_bankmachine4_state <= 3'd0;
        builder_litedramcore_bankmachine5_state <= 3'd0;
        builder_litedramcore_bankmachine6_state <= 3'd0;
        builder_litedramcore_bankmachine7_state <= 3'd0;
        builder_litedramcore_multiplexer_state <= 4'd0;
        builder_litedramcore_state <= 2'd0;
        builder_litedramcore_new_master_wdata_ready0 <= 1'd0;
        builder_litedramcore_new_master_wdata_ready1 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid0 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid1 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid2 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid3 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid4 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid5 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid6 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid7 <= 1'd0;
        builder_litedramcore_new_master_rdata_valid8 <= 1'd0;
        builder_litedramwishbone2native_state <= 2'd0;
        builder_wishbone2csr_state <= 2'd0;
    end
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (main_clkout0),

	// Outputs.
	.O (main_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (main_clkout1),

	// Outputs.
	.O (main_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFG_2 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_2(
	// Inputs.
	.I (main_clkout2),

	// Outputs.
	.O (main_clkout_buf2)
);

//------------------------------------------------------------------------------
// Instance BUFG_3 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_3(
	// Inputs.
	.I (main_clkout3),

	// Outputs.
	.O (main_clkout_buf3)
);

//------------------------------------------------------------------------------
// Instance BUFG_4 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_4(
	// Inputs.
	.I (main_clkout4),

	// Outputs.
	.O (main_clkout_buf4)
);

//------------------------------------------------------------------------------
// Instance IDELAYCTRL of IDELAYCTRL Module.
//------------------------------------------------------------------------------
IDELAYCTRL IDELAYCTRL(
	// Inputs.
	.REFCLK (iodelay_clk),
	.RST    (main_ic_reset)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (1'd0),
	.D2     (1'd1),
	.D3     (1'd0),
	.D4     (1'd1),
	.D5     (1'd0),
	.D6     (1'd1),
	.D7     (1'd0),
	.D8     (1'd1),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_sd_clk_se_nodelay)
);

//------------------------------------------------------------------------------
// Instance OBUFDS of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS(
	// Inputs.
	.I  (main_a7ddrphy_sd_clk_se_nodelay),

	// Outputs.
	.O  (ddram_clk_p),
	.OB (ddram_clk_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_1 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_1 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_reset_n),
	.D2     (main_a7ddrphy_dfi_p0_reset_n),
	.D3     (main_a7ddrphy_dfi_p1_reset_n),
	.D4     (main_a7ddrphy_dfi_p1_reset_n),
	.D5     (main_a7ddrphy_dfi_p2_reset_n),
	.D6     (main_a7ddrphy_dfi_p2_reset_n),
	.D7     (main_a7ddrphy_dfi_p3_reset_n),
	.D8     (main_a7ddrphy_dfi_p3_reset_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_reset_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_2 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cs_n),
	.D2     (main_a7ddrphy_dfi_p0_cs_n),
	.D3     (main_a7ddrphy_dfi_p1_cs_n),
	.D4     (main_a7ddrphy_dfi_p1_cs_n),
	.D5     (main_a7ddrphy_dfi_p2_cs_n),
	.D6     (main_a7ddrphy_dfi_p2_cs_n),
	.D7     (main_a7ddrphy_dfi_p3_cs_n),
	.D8     (main_a7ddrphy_dfi_p3_cs_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cs_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_3 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_3 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[0]),
	.D2     (main_a7ddrphy_dfi_p0_address[0]),
	.D3     (main_a7ddrphy_dfi_p1_address[0]),
	.D4     (main_a7ddrphy_dfi_p1_address[0]),
	.D5     (main_a7ddrphy_dfi_p2_address[0]),
	.D6     (main_a7ddrphy_dfi_p2_address[0]),
	.D7     (main_a7ddrphy_dfi_p3_address[0]),
	.D8     (main_a7ddrphy_dfi_p3_address[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_4 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_4 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[1]),
	.D2     (main_a7ddrphy_dfi_p0_address[1]),
	.D3     (main_a7ddrphy_dfi_p1_address[1]),
	.D4     (main_a7ddrphy_dfi_p1_address[1]),
	.D5     (main_a7ddrphy_dfi_p2_address[1]),
	.D6     (main_a7ddrphy_dfi_p2_address[1]),
	.D7     (main_a7ddrphy_dfi_p3_address[1]),
	.D8     (main_a7ddrphy_dfi_p3_address[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_5 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_5 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[2]),
	.D2     (main_a7ddrphy_dfi_p0_address[2]),
	.D3     (main_a7ddrphy_dfi_p1_address[2]),
	.D4     (main_a7ddrphy_dfi_p1_address[2]),
	.D5     (main_a7ddrphy_dfi_p2_address[2]),
	.D6     (main_a7ddrphy_dfi_p2_address[2]),
	.D7     (main_a7ddrphy_dfi_p3_address[2]),
	.D8     (main_a7ddrphy_dfi_p3_address[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_6 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_6 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[3]),
	.D2     (main_a7ddrphy_dfi_p0_address[3]),
	.D3     (main_a7ddrphy_dfi_p1_address[3]),
	.D4     (main_a7ddrphy_dfi_p1_address[3]),
	.D5     (main_a7ddrphy_dfi_p2_address[3]),
	.D6     (main_a7ddrphy_dfi_p2_address[3]),
	.D7     (main_a7ddrphy_dfi_p3_address[3]),
	.D8     (main_a7ddrphy_dfi_p3_address[3]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_7 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_7 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[4]),
	.D2     (main_a7ddrphy_dfi_p0_address[4]),
	.D3     (main_a7ddrphy_dfi_p1_address[4]),
	.D4     (main_a7ddrphy_dfi_p1_address[4]),
	.D5     (main_a7ddrphy_dfi_p2_address[4]),
	.D6     (main_a7ddrphy_dfi_p2_address[4]),
	.D7     (main_a7ddrphy_dfi_p3_address[4]),
	.D8     (main_a7ddrphy_dfi_p3_address[4]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_8 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_8 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[5]),
	.D2     (main_a7ddrphy_dfi_p0_address[5]),
	.D3     (main_a7ddrphy_dfi_p1_address[5]),
	.D4     (main_a7ddrphy_dfi_p1_address[5]),
	.D5     (main_a7ddrphy_dfi_p2_address[5]),
	.D6     (main_a7ddrphy_dfi_p2_address[5]),
	.D7     (main_a7ddrphy_dfi_p3_address[5]),
	.D8     (main_a7ddrphy_dfi_p3_address[5]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_9 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_9 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[6]),
	.D2     (main_a7ddrphy_dfi_p0_address[6]),
	.D3     (main_a7ddrphy_dfi_p1_address[6]),
	.D4     (main_a7ddrphy_dfi_p1_address[6]),
	.D5     (main_a7ddrphy_dfi_p2_address[6]),
	.D6     (main_a7ddrphy_dfi_p2_address[6]),
	.D7     (main_a7ddrphy_dfi_p3_address[6]),
	.D8     (main_a7ddrphy_dfi_p3_address[6]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_10 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_10 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[7]),
	.D2     (main_a7ddrphy_dfi_p0_address[7]),
	.D3     (main_a7ddrphy_dfi_p1_address[7]),
	.D4     (main_a7ddrphy_dfi_p1_address[7]),
	.D5     (main_a7ddrphy_dfi_p2_address[7]),
	.D6     (main_a7ddrphy_dfi_p2_address[7]),
	.D7     (main_a7ddrphy_dfi_p3_address[7]),
	.D8     (main_a7ddrphy_dfi_p3_address[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_11 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_11 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[8]),
	.D2     (main_a7ddrphy_dfi_p0_address[8]),
	.D3     (main_a7ddrphy_dfi_p1_address[8]),
	.D4     (main_a7ddrphy_dfi_p1_address[8]),
	.D5     (main_a7ddrphy_dfi_p2_address[8]),
	.D6     (main_a7ddrphy_dfi_p2_address[8]),
	.D7     (main_a7ddrphy_dfi_p3_address[8]),
	.D8     (main_a7ddrphy_dfi_p3_address[8]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_12 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_12 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[9]),
	.D2     (main_a7ddrphy_dfi_p0_address[9]),
	.D3     (main_a7ddrphy_dfi_p1_address[9]),
	.D4     (main_a7ddrphy_dfi_p1_address[9]),
	.D5     (main_a7ddrphy_dfi_p2_address[9]),
	.D6     (main_a7ddrphy_dfi_p2_address[9]),
	.D7     (main_a7ddrphy_dfi_p3_address[9]),
	.D8     (main_a7ddrphy_dfi_p3_address[9]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_13 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_13 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[10]),
	.D2     (main_a7ddrphy_dfi_p0_address[10]),
	.D3     (main_a7ddrphy_dfi_p1_address[10]),
	.D4     (main_a7ddrphy_dfi_p1_address[10]),
	.D5     (main_a7ddrphy_dfi_p2_address[10]),
	.D6     (main_a7ddrphy_dfi_p2_address[10]),
	.D7     (main_a7ddrphy_dfi_p3_address[10]),
	.D8     (main_a7ddrphy_dfi_p3_address[10]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_14 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_14 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[11]),
	.D2     (main_a7ddrphy_dfi_p0_address[11]),
	.D3     (main_a7ddrphy_dfi_p1_address[11]),
	.D4     (main_a7ddrphy_dfi_p1_address[11]),
	.D5     (main_a7ddrphy_dfi_p2_address[11]),
	.D6     (main_a7ddrphy_dfi_p2_address[11]),
	.D7     (main_a7ddrphy_dfi_p3_address[11]),
	.D8     (main_a7ddrphy_dfi_p3_address[11]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_15 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_15 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[12]),
	.D2     (main_a7ddrphy_dfi_p0_address[12]),
	.D3     (main_a7ddrphy_dfi_p1_address[12]),
	.D4     (main_a7ddrphy_dfi_p1_address[12]),
	.D5     (main_a7ddrphy_dfi_p2_address[12]),
	.D6     (main_a7ddrphy_dfi_p2_address[12]),
	.D7     (main_a7ddrphy_dfi_p3_address[12]),
	.D8     (main_a7ddrphy_dfi_p3_address[12]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_16 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_16 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[13]),
	.D2     (main_a7ddrphy_dfi_p0_address[13]),
	.D3     (main_a7ddrphy_dfi_p1_address[13]),
	.D4     (main_a7ddrphy_dfi_p1_address[13]),
	.D5     (main_a7ddrphy_dfi_p2_address[13]),
	.D6     (main_a7ddrphy_dfi_p2_address[13]),
	.D7     (main_a7ddrphy_dfi_p3_address[13]),
	.D8     (main_a7ddrphy_dfi_p3_address[13]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_17 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_17 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[0]),
	.D2     (main_a7ddrphy_dfi_p0_bank[0]),
	.D3     (main_a7ddrphy_dfi_p1_bank[0]),
	.D4     (main_a7ddrphy_dfi_p1_bank[0]),
	.D5     (main_a7ddrphy_dfi_p2_bank[0]),
	.D6     (main_a7ddrphy_dfi_p2_bank[0]),
	.D7     (main_a7ddrphy_dfi_p3_bank[0]),
	.D8     (main_a7ddrphy_dfi_p3_bank[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_18 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_18 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[1]),
	.D2     (main_a7ddrphy_dfi_p0_bank[1]),
	.D3     (main_a7ddrphy_dfi_p1_bank[1]),
	.D4     (main_a7ddrphy_dfi_p1_bank[1]),
	.D5     (main_a7ddrphy_dfi_p2_bank[1]),
	.D6     (main_a7ddrphy_dfi_p2_bank[1]),
	.D7     (main_a7ddrphy_dfi_p3_bank[1]),
	.D8     (main_a7ddrphy_dfi_p3_bank[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_19 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_19 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[2]),
	.D2     (main_a7ddrphy_dfi_p0_bank[2]),
	.D3     (main_a7ddrphy_dfi_p1_bank[2]),
	.D4     (main_a7ddrphy_dfi_p1_bank[2]),
	.D5     (main_a7ddrphy_dfi_p2_bank[2]),
	.D6     (main_a7ddrphy_dfi_p2_bank[2]),
	.D7     (main_a7ddrphy_dfi_p3_bank[2]),
	.D8     (main_a7ddrphy_dfi_p3_bank[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_20 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_20 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_ras_n),
	.D2     (main_a7ddrphy_dfi_p0_ras_n),
	.D3     (main_a7ddrphy_dfi_p1_ras_n),
	.D4     (main_a7ddrphy_dfi_p1_ras_n),
	.D5     (main_a7ddrphy_dfi_p2_ras_n),
	.D6     (main_a7ddrphy_dfi_p2_ras_n),
	.D7     (main_a7ddrphy_dfi_p3_ras_n),
	.D8     (main_a7ddrphy_dfi_p3_ras_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_21 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_21 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cas_n),
	.D2     (main_a7ddrphy_dfi_p0_cas_n),
	.D3     (main_a7ddrphy_dfi_p1_cas_n),
	.D4     (main_a7ddrphy_dfi_p1_cas_n),
	.D5     (main_a7ddrphy_dfi_p2_cas_n),
	.D6     (main_a7ddrphy_dfi_p2_cas_n),
	.D7     (main_a7ddrphy_dfi_p3_cas_n),
	.D8     (main_a7ddrphy_dfi_p3_cas_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_22 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_22 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_we_n),
	.D2     (main_a7ddrphy_dfi_p0_we_n),
	.D3     (main_a7ddrphy_dfi_p1_we_n),
	.D4     (main_a7ddrphy_dfi_p1_we_n),
	.D5     (main_a7ddrphy_dfi_p2_we_n),
	.D6     (main_a7ddrphy_dfi_p2_we_n),
	.D7     (main_a7ddrphy_dfi_p3_we_n),
	.D8     (main_a7ddrphy_dfi_p3_we_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_we_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_23 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_23 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cke),
	.D2     (main_a7ddrphy_dfi_p0_cke),
	.D3     (main_a7ddrphy_dfi_p1_cke),
	.D4     (main_a7ddrphy_dfi_p1_cke),
	.D5     (main_a7ddrphy_dfi_p2_cke),
	.D6     (main_a7ddrphy_dfi_p2_cke),
	.D7     (main_a7ddrphy_dfi_p3_cke),
	.D8     (main_a7ddrphy_dfi_p3_cke),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cke)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_24 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_24 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_odt),
	.D2     (main_a7ddrphy_dfi_p0_odt),
	.D3     (main_a7ddrphy_dfi_p1_odt),
	.D4     (main_a7ddrphy_dfi_p1_odt),
	.D5     (main_a7ddrphy_dfi_p2_odt),
	.D6     (main_a7ddrphy_dfi_p2_odt),
	.D7     (main_a7ddrphy_dfi_p3_odt),
	.D8     (main_a7ddrphy_dfi_p3_odt),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_odt)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_25 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_25 (
	// Inputs.
	.CLK    (sys4x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip00[0]),
	.D2     (main_a7ddrphy_bitslip00[1]),
	.D3     (main_a7ddrphy_bitslip00[2]),
	.D4     (main_a7ddrphy_bitslip00[3]),
	.D5     (main_a7ddrphy_bitslip00[4]),
	.D6     (main_a7ddrphy_bitslip00[5]),
	.D7     (main_a7ddrphy_bitslip00[6]),
	.D8     (main_a7ddrphy_bitslip00[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (main_a7ddrphy0),
	.OQ     (main_a7ddrphy_dqs_o_no_delay0),
	.TQ     (main_a7ddrphy_dqs_t0)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS(
	// Inputs.
	.I   (main_a7ddrphy_dqs_o_no_delay0),
	.T   (main_a7ddrphy_dqs_t0),

	// InOuts.
	.IO  (ddram_dqs_p[0]),
	.IOB (ddram_dqs_n[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_26 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_26 (
	// Inputs.
	.CLK    (sys4x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip10[0]),
	.D2     (main_a7ddrphy_bitslip10[1]),
	.D3     (main_a7ddrphy_bitslip10[2]),
	.D4     (main_a7ddrphy_bitslip10[3]),
	.D5     (main_a7ddrphy_bitslip10[4]),
	.D6     (main_a7ddrphy_bitslip10[5]),
	.D7     (main_a7ddrphy_bitslip10[6]),
	.D8     (main_a7ddrphy_bitslip10[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (main_a7ddrphy1),
	.OQ     (main_a7ddrphy_dqs_o_no_delay1),
	.TQ     (main_a7ddrphy_dqs_t1)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS_1 of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS_1(
	// Inputs.
	.I   (main_a7ddrphy_dqs_o_no_delay1),
	.T   (main_a7ddrphy_dqs_t1),

	// InOuts.
	.IO  (ddram_dqs_p[1]),
	.IOB (ddram_dqs_n[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_27 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_27 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip01[0]),
	.D2     (main_a7ddrphy_bitslip01[1]),
	.D3     (main_a7ddrphy_bitslip01[2]),
	.D4     (main_a7ddrphy_bitslip01[3]),
	.D5     (main_a7ddrphy_bitslip01[4]),
	.D6     (main_a7ddrphy_bitslip01[5]),
	.D7     (main_a7ddrphy_bitslip01[6]),
	.D8     (main_a7ddrphy_bitslip01[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_28 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_28 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip11[0]),
	.D2     (main_a7ddrphy_bitslip11[1]),
	.D3     (main_a7ddrphy_bitslip11[2]),
	.D4     (main_a7ddrphy_bitslip11[3]),
	.D5     (main_a7ddrphy_bitslip11[4]),
	.D6     (main_a7ddrphy_bitslip11[5]),
	.D7     (main_a7ddrphy_bitslip11[6]),
	.D8     (main_a7ddrphy_bitslip11[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_29 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_29 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip02[0]),
	.D2     (main_a7ddrphy_bitslip02[1]),
	.D3     (main_a7ddrphy_bitslip02[2]),
	.D4     (main_a7ddrphy_bitslip02[3]),
	.D5     (main_a7ddrphy_bitslip02[4]),
	.D6     (main_a7ddrphy_bitslip02[5]),
	.D7     (main_a7ddrphy_bitslip02[6]),
	.D8     (main_a7ddrphy_bitslip02[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay0),
	.TQ     (main_a7ddrphy_dq_t0)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed0),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip03[7]),
	.Q2      (main_a7ddrphy_bitslip03[6]),
	.Q3      (main_a7ddrphy_bitslip03[5]),
	.Q4      (main_a7ddrphy_bitslip03[4]),
	.Q5      (main_a7ddrphy_bitslip03[3]),
	.Q6      (main_a7ddrphy_bitslip03[2]),
	.Q7      (main_a7ddrphy_bitslip03[1]),
	.Q8      (main_a7ddrphy_bitslip03[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay0),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed0)
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay0),
	.T  (main_a7ddrphy_dq_t0),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay0),

	// InOuts.
	.IO (ddram_dq[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_30 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_30 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip12[0]),
	.D2     (main_a7ddrphy_bitslip12[1]),
	.D3     (main_a7ddrphy_bitslip12[2]),
	.D4     (main_a7ddrphy_bitslip12[3]),
	.D5     (main_a7ddrphy_bitslip12[4]),
	.D6     (main_a7ddrphy_bitslip12[5]),
	.D7     (main_a7ddrphy_bitslip12[6]),
	.D8     (main_a7ddrphy_bitslip12[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay1),
	.TQ     (main_a7ddrphy_dq_t1)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_1 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_1 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed1),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip13[7]),
	.Q2      (main_a7ddrphy_bitslip13[6]),
	.Q3      (main_a7ddrphy_bitslip13[5]),
	.Q4      (main_a7ddrphy_bitslip13[4]),
	.Q5      (main_a7ddrphy_bitslip13[3]),
	.Q6      (main_a7ddrphy_bitslip13[2]),
	.Q7      (main_a7ddrphy_bitslip13[1]),
	.Q8      (main_a7ddrphy_bitslip13[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_1 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_1 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay1),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed1)
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay1),
	.T  (main_a7ddrphy_dq_t1),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay1),

	// InOuts.
	.IO (ddram_dq[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_31 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_31 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip20[0]),
	.D2     (main_a7ddrphy_bitslip20[1]),
	.D3     (main_a7ddrphy_bitslip20[2]),
	.D4     (main_a7ddrphy_bitslip20[3]),
	.D5     (main_a7ddrphy_bitslip20[4]),
	.D6     (main_a7ddrphy_bitslip20[5]),
	.D7     (main_a7ddrphy_bitslip20[6]),
	.D8     (main_a7ddrphy_bitslip20[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay2),
	.TQ     (main_a7ddrphy_dq_t2)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed2),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip21[7]),
	.Q2      (main_a7ddrphy_bitslip21[6]),
	.Q3      (main_a7ddrphy_bitslip21[5]),
	.Q4      (main_a7ddrphy_bitslip21[4]),
	.Q5      (main_a7ddrphy_bitslip21[3]),
	.Q6      (main_a7ddrphy_bitslip21[2]),
	.Q7      (main_a7ddrphy_bitslip21[1]),
	.Q8      (main_a7ddrphy_bitslip21[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay2),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed2)
);

//------------------------------------------------------------------------------
// Instance IOBUF_2 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_2(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay2),
	.T  (main_a7ddrphy_dq_t2),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay2),

	// InOuts.
	.IO (ddram_dq[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_32 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_32 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip30[0]),
	.D2     (main_a7ddrphy_bitslip30[1]),
	.D3     (main_a7ddrphy_bitslip30[2]),
	.D4     (main_a7ddrphy_bitslip30[3]),
	.D5     (main_a7ddrphy_bitslip30[4]),
	.D6     (main_a7ddrphy_bitslip30[5]),
	.D7     (main_a7ddrphy_bitslip30[6]),
	.D8     (main_a7ddrphy_bitslip30[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay3),
	.TQ     (main_a7ddrphy_dq_t3)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_3 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_3 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed3),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip31[7]),
	.Q2      (main_a7ddrphy_bitslip31[6]),
	.Q3      (main_a7ddrphy_bitslip31[5]),
	.Q4      (main_a7ddrphy_bitslip31[4]),
	.Q5      (main_a7ddrphy_bitslip31[3]),
	.Q6      (main_a7ddrphy_bitslip31[2]),
	.Q7      (main_a7ddrphy_bitslip31[1]),
	.Q8      (main_a7ddrphy_bitslip31[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_3 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_3 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay3),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed3)
);

//------------------------------------------------------------------------------
// Instance IOBUF_3 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_3(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay3),
	.T  (main_a7ddrphy_dq_t3),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay3),

	// InOuts.
	.IO (ddram_dq[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_33 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_33 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip40[0]),
	.D2     (main_a7ddrphy_bitslip40[1]),
	.D3     (main_a7ddrphy_bitslip40[2]),
	.D4     (main_a7ddrphy_bitslip40[3]),
	.D5     (main_a7ddrphy_bitslip40[4]),
	.D6     (main_a7ddrphy_bitslip40[5]),
	.D7     (main_a7ddrphy_bitslip40[6]),
	.D8     (main_a7ddrphy_bitslip40[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay4),
	.TQ     (main_a7ddrphy_dq_t4)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_4 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_4 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed4),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip41[7]),
	.Q2      (main_a7ddrphy_bitslip41[6]),
	.Q3      (main_a7ddrphy_bitslip41[5]),
	.Q4      (main_a7ddrphy_bitslip41[4]),
	.Q5      (main_a7ddrphy_bitslip41[3]),
	.Q6      (main_a7ddrphy_bitslip41[2]),
	.Q7      (main_a7ddrphy_bitslip41[1]),
	.Q8      (main_a7ddrphy_bitslip41[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_4 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_4 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay4),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed4)
);

//------------------------------------------------------------------------------
// Instance IOBUF_4 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_4(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay4),
	.T  (main_a7ddrphy_dq_t4),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay4),

	// InOuts.
	.IO (ddram_dq[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_34 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_34 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip50[0]),
	.D2     (main_a7ddrphy_bitslip50[1]),
	.D3     (main_a7ddrphy_bitslip50[2]),
	.D4     (main_a7ddrphy_bitslip50[3]),
	.D5     (main_a7ddrphy_bitslip50[4]),
	.D6     (main_a7ddrphy_bitslip50[5]),
	.D7     (main_a7ddrphy_bitslip50[6]),
	.D8     (main_a7ddrphy_bitslip50[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay5),
	.TQ     (main_a7ddrphy_dq_t5)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_5 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_5 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed5),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip51[7]),
	.Q2      (main_a7ddrphy_bitslip51[6]),
	.Q3      (main_a7ddrphy_bitslip51[5]),
	.Q4      (main_a7ddrphy_bitslip51[4]),
	.Q5      (main_a7ddrphy_bitslip51[3]),
	.Q6      (main_a7ddrphy_bitslip51[2]),
	.Q7      (main_a7ddrphy_bitslip51[1]),
	.Q8      (main_a7ddrphy_bitslip51[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_5 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_5 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay5),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed5)
);

//------------------------------------------------------------------------------
// Instance IOBUF_5 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_5(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay5),
	.T  (main_a7ddrphy_dq_t5),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay5),

	// InOuts.
	.IO (ddram_dq[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_35 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_35 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip60[0]),
	.D2     (main_a7ddrphy_bitslip60[1]),
	.D3     (main_a7ddrphy_bitslip60[2]),
	.D4     (main_a7ddrphy_bitslip60[3]),
	.D5     (main_a7ddrphy_bitslip60[4]),
	.D6     (main_a7ddrphy_bitslip60[5]),
	.D7     (main_a7ddrphy_bitslip60[6]),
	.D8     (main_a7ddrphy_bitslip60[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay6),
	.TQ     (main_a7ddrphy_dq_t6)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_6 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_6 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed6),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip61[7]),
	.Q2      (main_a7ddrphy_bitslip61[6]),
	.Q3      (main_a7ddrphy_bitslip61[5]),
	.Q4      (main_a7ddrphy_bitslip61[4]),
	.Q5      (main_a7ddrphy_bitslip61[3]),
	.Q6      (main_a7ddrphy_bitslip61[2]),
	.Q7      (main_a7ddrphy_bitslip61[1]),
	.Q8      (main_a7ddrphy_bitslip61[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_6 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_6 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay6),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed6)
);

//------------------------------------------------------------------------------
// Instance IOBUF_6 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_6(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay6),
	.T  (main_a7ddrphy_dq_t6),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay6),

	// InOuts.
	.IO (ddram_dq[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_36 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_36 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip70[0]),
	.D2     (main_a7ddrphy_bitslip70[1]),
	.D3     (main_a7ddrphy_bitslip70[2]),
	.D4     (main_a7ddrphy_bitslip70[3]),
	.D5     (main_a7ddrphy_bitslip70[4]),
	.D6     (main_a7ddrphy_bitslip70[5]),
	.D7     (main_a7ddrphy_bitslip70[6]),
	.D8     (main_a7ddrphy_bitslip70[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay7),
	.TQ     (main_a7ddrphy_dq_t7)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_7 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_7 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed7),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip71[7]),
	.Q2      (main_a7ddrphy_bitslip71[6]),
	.Q3      (main_a7ddrphy_bitslip71[5]),
	.Q4      (main_a7ddrphy_bitslip71[4]),
	.Q5      (main_a7ddrphy_bitslip71[3]),
	.Q6      (main_a7ddrphy_bitslip71[2]),
	.Q7      (main_a7ddrphy_bitslip71[1]),
	.Q8      (main_a7ddrphy_bitslip71[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_7 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_7 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay7),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed7)
);

//------------------------------------------------------------------------------
// Instance IOBUF_7 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_7(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay7),
	.T  (main_a7ddrphy_dq_t7),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay7),

	// InOuts.
	.IO (ddram_dq[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_37 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_37 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip80[0]),
	.D2     (main_a7ddrphy_bitslip80[1]),
	.D3     (main_a7ddrphy_bitslip80[2]),
	.D4     (main_a7ddrphy_bitslip80[3]),
	.D5     (main_a7ddrphy_bitslip80[4]),
	.D6     (main_a7ddrphy_bitslip80[5]),
	.D7     (main_a7ddrphy_bitslip80[6]),
	.D8     (main_a7ddrphy_bitslip80[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay8),
	.TQ     (main_a7ddrphy_dq_t8)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_8 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_8 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed8),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip81[7]),
	.Q2      (main_a7ddrphy_bitslip81[6]),
	.Q3      (main_a7ddrphy_bitslip81[5]),
	.Q4      (main_a7ddrphy_bitslip81[4]),
	.Q5      (main_a7ddrphy_bitslip81[3]),
	.Q6      (main_a7ddrphy_bitslip81[2]),
	.Q7      (main_a7ddrphy_bitslip81[1]),
	.Q8      (main_a7ddrphy_bitslip81[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_8 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_8 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay8),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed8)
);

//------------------------------------------------------------------------------
// Instance IOBUF_8 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_8(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay8),
	.T  (main_a7ddrphy_dq_t8),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay8),

	// InOuts.
	.IO (ddram_dq[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_38 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_38 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip90[0]),
	.D2     (main_a7ddrphy_bitslip90[1]),
	.D3     (main_a7ddrphy_bitslip90[2]),
	.D4     (main_a7ddrphy_bitslip90[3]),
	.D5     (main_a7ddrphy_bitslip90[4]),
	.D6     (main_a7ddrphy_bitslip90[5]),
	.D7     (main_a7ddrphy_bitslip90[6]),
	.D8     (main_a7ddrphy_bitslip90[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay9),
	.TQ     (main_a7ddrphy_dq_t9)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_9 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_9 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed9),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip91[7]),
	.Q2      (main_a7ddrphy_bitslip91[6]),
	.Q3      (main_a7ddrphy_bitslip91[5]),
	.Q4      (main_a7ddrphy_bitslip91[4]),
	.Q5      (main_a7ddrphy_bitslip91[3]),
	.Q6      (main_a7ddrphy_bitslip91[2]),
	.Q7      (main_a7ddrphy_bitslip91[1]),
	.Q8      (main_a7ddrphy_bitslip91[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_9 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_9 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay9),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed9)
);

//------------------------------------------------------------------------------
// Instance IOBUF_9 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_9(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay9),
	.T  (main_a7ddrphy_dq_t9),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay9),

	// InOuts.
	.IO (ddram_dq[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_39 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_39 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip100[0]),
	.D2     (main_a7ddrphy_bitslip100[1]),
	.D3     (main_a7ddrphy_bitslip100[2]),
	.D4     (main_a7ddrphy_bitslip100[3]),
	.D5     (main_a7ddrphy_bitslip100[4]),
	.D6     (main_a7ddrphy_bitslip100[5]),
	.D7     (main_a7ddrphy_bitslip100[6]),
	.D8     (main_a7ddrphy_bitslip100[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay10),
	.TQ     (main_a7ddrphy_dq_t10)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_10 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_10 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed10),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip101[7]),
	.Q2      (main_a7ddrphy_bitslip101[6]),
	.Q3      (main_a7ddrphy_bitslip101[5]),
	.Q4      (main_a7ddrphy_bitslip101[4]),
	.Q5      (main_a7ddrphy_bitslip101[3]),
	.Q6      (main_a7ddrphy_bitslip101[2]),
	.Q7      (main_a7ddrphy_bitslip101[1]),
	.Q8      (main_a7ddrphy_bitslip101[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_10 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_10 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay10),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed10)
);

//------------------------------------------------------------------------------
// Instance IOBUF_10 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_10(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay10),
	.T  (main_a7ddrphy_dq_t10),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay10),

	// InOuts.
	.IO (ddram_dq[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_40 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_40 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip110[0]),
	.D2     (main_a7ddrphy_bitslip110[1]),
	.D3     (main_a7ddrphy_bitslip110[2]),
	.D4     (main_a7ddrphy_bitslip110[3]),
	.D5     (main_a7ddrphy_bitslip110[4]),
	.D6     (main_a7ddrphy_bitslip110[5]),
	.D7     (main_a7ddrphy_bitslip110[6]),
	.D8     (main_a7ddrphy_bitslip110[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay11),
	.TQ     (main_a7ddrphy_dq_t11)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_11 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_11 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed11),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip111[7]),
	.Q2      (main_a7ddrphy_bitslip111[6]),
	.Q3      (main_a7ddrphy_bitslip111[5]),
	.Q4      (main_a7ddrphy_bitslip111[4]),
	.Q5      (main_a7ddrphy_bitslip111[3]),
	.Q6      (main_a7ddrphy_bitslip111[2]),
	.Q7      (main_a7ddrphy_bitslip111[1]),
	.Q8      (main_a7ddrphy_bitslip111[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_11 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_11 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay11),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed11)
);

//------------------------------------------------------------------------------
// Instance IOBUF_11 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_11(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay11),
	.T  (main_a7ddrphy_dq_t11),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay11),

	// InOuts.
	.IO (ddram_dq[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_41 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_41 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip120[0]),
	.D2     (main_a7ddrphy_bitslip120[1]),
	.D3     (main_a7ddrphy_bitslip120[2]),
	.D4     (main_a7ddrphy_bitslip120[3]),
	.D5     (main_a7ddrphy_bitslip120[4]),
	.D6     (main_a7ddrphy_bitslip120[5]),
	.D7     (main_a7ddrphy_bitslip120[6]),
	.D8     (main_a7ddrphy_bitslip120[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay12),
	.TQ     (main_a7ddrphy_dq_t12)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_12 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_12 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed12),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip121[7]),
	.Q2      (main_a7ddrphy_bitslip121[6]),
	.Q3      (main_a7ddrphy_bitslip121[5]),
	.Q4      (main_a7ddrphy_bitslip121[4]),
	.Q5      (main_a7ddrphy_bitslip121[3]),
	.Q6      (main_a7ddrphy_bitslip121[2]),
	.Q7      (main_a7ddrphy_bitslip121[1]),
	.Q8      (main_a7ddrphy_bitslip121[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_12 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_12 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay12),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed12)
);

//------------------------------------------------------------------------------
// Instance IOBUF_12 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_12(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay12),
	.T  (main_a7ddrphy_dq_t12),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay12),

	// InOuts.
	.IO (ddram_dq[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_42 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_42 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip130[0]),
	.D2     (main_a7ddrphy_bitslip130[1]),
	.D3     (main_a7ddrphy_bitslip130[2]),
	.D4     (main_a7ddrphy_bitslip130[3]),
	.D5     (main_a7ddrphy_bitslip130[4]),
	.D6     (main_a7ddrphy_bitslip130[5]),
	.D7     (main_a7ddrphy_bitslip130[6]),
	.D8     (main_a7ddrphy_bitslip130[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay13),
	.TQ     (main_a7ddrphy_dq_t13)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_13 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_13 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed13),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip131[7]),
	.Q2      (main_a7ddrphy_bitslip131[6]),
	.Q3      (main_a7ddrphy_bitslip131[5]),
	.Q4      (main_a7ddrphy_bitslip131[4]),
	.Q5      (main_a7ddrphy_bitslip131[3]),
	.Q6      (main_a7ddrphy_bitslip131[2]),
	.Q7      (main_a7ddrphy_bitslip131[1]),
	.Q8      (main_a7ddrphy_bitslip131[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_13 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_13 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay13),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed13)
);

//------------------------------------------------------------------------------
// Instance IOBUF_13 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_13(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay13),
	.T  (main_a7ddrphy_dq_t13),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay13),

	// InOuts.
	.IO (ddram_dq[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_43 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_43 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip140[0]),
	.D2     (main_a7ddrphy_bitslip140[1]),
	.D3     (main_a7ddrphy_bitslip140[2]),
	.D4     (main_a7ddrphy_bitslip140[3]),
	.D5     (main_a7ddrphy_bitslip140[4]),
	.D6     (main_a7ddrphy_bitslip140[5]),
	.D7     (main_a7ddrphy_bitslip140[6]),
	.D8     (main_a7ddrphy_bitslip140[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay14),
	.TQ     (main_a7ddrphy_dq_t14)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_14 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_14 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed14),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip141[7]),
	.Q2      (main_a7ddrphy_bitslip141[6]),
	.Q3      (main_a7ddrphy_bitslip141[5]),
	.Q4      (main_a7ddrphy_bitslip141[4]),
	.Q5      (main_a7ddrphy_bitslip141[3]),
	.Q6      (main_a7ddrphy_bitslip141[2]),
	.Q7      (main_a7ddrphy_bitslip141[1]),
	.Q8      (main_a7ddrphy_bitslip141[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_14 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_14 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay14),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed14)
);

//------------------------------------------------------------------------------
// Instance IOBUF_14 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_14(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay14),
	.T  (main_a7ddrphy_dq_t14),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay14),

	// InOuts.
	.IO (ddram_dq[14])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_44 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_44 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip150[0]),
	.D2     (main_a7ddrphy_bitslip150[1]),
	.D3     (main_a7ddrphy_bitslip150[2]),
	.D4     (main_a7ddrphy_bitslip150[3]),
	.D5     (main_a7ddrphy_bitslip150[4]),
	.D6     (main_a7ddrphy_bitslip150[5]),
	.D7     (main_a7ddrphy_bitslip150[6]),
	.D8     (main_a7ddrphy_bitslip150[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay15),
	.TQ     (main_a7ddrphy_dq_t15)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_15 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_15 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed15),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip151[7]),
	.Q2      (main_a7ddrphy_bitslip151[6]),
	.Q3      (main_a7ddrphy_bitslip151[5]),
	.Q4      (main_a7ddrphy_bitslip151[4]),
	.Q5      (main_a7ddrphy_bitslip151[3]),
	.Q6      (main_a7ddrphy_bitslip151[2]),
	.Q7      (main_a7ddrphy_bitslip151[1]),
	.Q8      (main_a7ddrphy_bitslip151[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_15 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_15 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay15),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed15)
);

//------------------------------------------------------------------------------
// Instance IOBUF_15 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_15(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay15),
	.T  (main_a7ddrphy_dq_t15),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay15),

	// InOuts.
	.IO (ddram_dq[15])
);

//------------------------------------------------------------------------------
// Memory storage: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage[0:15];
reg [23:0] storage_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine0_wrport_we)
		storage[main_bankmachine0_wrport_adr] <= main_bankmachine0_wrport_dat_w;
	storage_dat0 <= storage[main_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine0_wrport_dat_r = storage_dat0;
assign main_bankmachine0_rdport_dat_r = storage[main_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_1[0:15];
reg [23:0] storage_1_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine1_wrport_we)
		storage_1[main_bankmachine1_wrport_adr] <= main_bankmachine1_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine1_wrport_dat_r = storage_1_dat0;
assign main_bankmachine1_rdport_dat_r = storage_1[main_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_2: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_2[0:15];
reg [23:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine2_wrport_we)
		storage_2[main_bankmachine2_wrport_adr] <= main_bankmachine2_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine2_wrport_dat_r = storage_2_dat0;
assign main_bankmachine2_rdport_dat_r = storage_2[main_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_3[0:15];
reg [23:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine3_wrport_we)
		storage_3[main_bankmachine3_wrport_adr] <= main_bankmachine3_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine3_wrport_dat_r = storage_3_dat0;
assign main_bankmachine3_rdport_dat_r = storage_3[main_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_4[0:15];
reg [23:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine4_wrport_we)
		storage_4[main_bankmachine4_wrport_adr] <= main_bankmachine4_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine4_wrport_dat_r = storage_4_dat0;
assign main_bankmachine4_rdport_dat_r = storage_4[main_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_5[0:15];
reg [23:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine5_wrport_we)
		storage_5[main_bankmachine5_wrport_adr] <= main_bankmachine5_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine5_wrport_dat_r = storage_5_dat0;
assign main_bankmachine5_rdport_dat_r = storage_5[main_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_6[0:15];
reg [23:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine6_wrport_we)
		storage_6[main_bankmachine6_wrport_adr] <= main_bankmachine6_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine6_wrport_dat_r = storage_6_dat0;
assign main_bankmachine6_rdport_dat_r = storage_6[main_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_7[0:15];
reg [23:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_bankmachine7_wrport_we)
		storage_7[main_bankmachine7_wrport_adr] <= main_bankmachine7_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_bankmachine7_wrport_dat_r = storage_7_dat0;
assign main_bankmachine7_rdport_dat_r = storage_7[main_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 3-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Async | Write: ---- | 
reg [129:0] storage_8[0:2];
reg [129:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_litedramnativeportconverter_rdata_fifo_wrport_we)
		storage_8[main_litedramnativeportconverter_rdata_fifo_wrport_adr] <= main_litedramnativeportconverter_rdata_fifo_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_litedramnativeportconverter_rdata_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_litedramnativeportconverter_rdata_fifo_wrport_dat_r = storage_8_dat0;
assign main_litedramnativeportconverter_rdata_fifo_rdport_dat_r = storage_8[main_litedramnativeportconverter_rdata_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 3-words x 38-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 38 
// Port 1 | Read: Async | Write: ---- | 
reg [37:0] storage_9[0:2];
reg [37:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_litedramnativeportconverter_wdata_fifo_wrport_we)
		storage_9[main_litedramnativeportconverter_wdata_fifo_wrport_adr] <= main_litedramnativeportconverter_wdata_fifo_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_litedramnativeportconverter_wdata_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_litedramnativeportconverter_wdata_fifo_wrport_dat_r = storage_9_dat0;
assign main_litedramnativeportconverter_wdata_fifo_rdport_dat_r = storage_9[main_litedramnativeportconverter_wdata_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (main_reset),

	// Outputs.
	.Q   (builder_reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset0),

	// Outputs.
	.Q   (builder_reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset1),

	// Outputs.
	.Q   (builder_reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset2),

	// Outputs.
	.Q   (builder_reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset3),

	// Outputs.
	.Q   (builder_reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset4),

	// Outputs.
	.Q   (builder_reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset5),

	// Outputs.
	.Q   (builder_reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset6),

	// Outputs.
	.Q   (builder_reset7)
);

//------------------------------------------------------------------------------
// Instance PLLE2_ADV of PLLE2_ADV Module.
//------------------------------------------------------------------------------
PLLE2_ADV #(
	// Parameters.
	.CLKFBOUT_MULT  (5'd16),
	.CLKIN1_PERIOD  (10.0),
	.CLKOUT0_DIVIDE (4'd8),
	.CLKOUT0_PHASE  (1'd0),
	.CLKOUT1_DIVIDE (6'd32),
	.CLKOUT1_PHASE  (1'd0),
	.CLKOUT2_DIVIDE (5'd16),
	.CLKOUT2_PHASE  (1'd0),
	.CLKOUT3_DIVIDE (4'd8),
	.CLKOUT3_PHASE  (1'd0),
	.CLKOUT4_DIVIDE (4'd8),
	.CLKOUT4_PHASE  (7'd90),
	.DIVCLK_DIVIDE  (1'd1),
	.REF_JITTER1    (0.01),
	.STARTUP_WAIT   ("FALSE")
) PLLE2_ADV (
	// Inputs.
	.CLKFBIN  (builder_pll_fb),
	.CLKIN1   (main_clkin),
	.PWRDWN   (main_power_down),
	.RST      (builder_reset7),

	// Outputs.
	.CLKFBOUT (builder_pll_fb),
	.CLKOUT0  (main_clkout0),
	.CLKOUT1  (main_clkout1),
	.CLKOUT2  (main_clkout2),
	.CLKOUT3  (main_clkout3),
	.CLKOUT4  (main_clkout4),
	.LOCKED   (main_locked)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (iodelay_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl0_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (iodelay_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl0_async_reset),

	// Outputs.
	.Q   (iodelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl1_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl1_async_reset),

	// Outputs.
	.Q   (sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (sys2x_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl2_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (sys2x_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl2_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl2_expr)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_6 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_6 (
	// Inputs.
	.C   (sys4x_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl3_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_7 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_7 (
	// Inputs.
	.C   (sys4x_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl3_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl3_expr)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_8 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_8 (
	// Inputs.
	.C   (sys4x_dqs_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl4_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_9 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_9 (
	// Inputs.
	.C   (sys4x_dqs_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl4_async_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl4_expr)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-01-31 22:29:27.
//------------------------------------------------------------------------------
