0.7
2020.1
May 27 2020
20:09:33
C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.sim/sim_1/impl/func/xsim/tb_design_1_wrapper_func_impl.v,1617438501,verilog,,C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v,,clk_x_pntrs;clk_x_pntrs_7;dbg_hub;design_1;design_1_FreqCounter_0_5;design_1_FreqCounter_0_5_FreqCounter_v1_0;design_1_FreqCounter_0_5_FreqCounter_v1_0_S00_AXI;design_1_RO1_0_4;design_1_RO1_0_4_RO1_v1_0;design_1_RO1_0_4_RO1_v1_0_S00_AXI;design_1_RO1_0_4_RoS1;design_1_auto_pc_0;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_axi_protocol_converter;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_ar_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_aw_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_b_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_cmd_translator;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_cmd_translator_1;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_incr_cmd;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_incr_cmd_2;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_r_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wrap_cmd;design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3;design_1_auto_pc_0__axi_register_slice_v2_1_21_axi_register_slice;design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice;design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice_0;design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice__parameterized1;design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice__parameterized2;design_1_processing_system7_0_0;design_1_processing_system7_0_0__processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_50M_0;design_1_rst_ps7_0_50M_0__cdc_sync;design_1_rst_ps7_0_50M_0__cdc_sync_0;design_1_rst_ps7_0_50M_0__lpf;design_1_rst_ps7_0_50M_0__proc_sys_reset;design_1_rst_ps7_0_50M_0__sequence_psr;design_1_rst_ps7_0_50M_0__upcnt_n;design_1_vio_0_0;design_1_vio_0_0_vio_v3_0_19_decoder;design_1_vio_0_0_vio_v3_0_19_probe_in_one;design_1_vio_0_0_vio_v3_0_19_vio;design_1_vio_0_0_xsdbs_v1_0_2_xsdbs;design_1_wrapper;design_1_xbar_0;design_1_xbar_0__axi_crossbar_v2_1_22_addr_arbiter_sasd;design_1_xbar_0__axi_crossbar_v2_1_22_axi_crossbar;design_1_xbar_0__axi_crossbar_v2_1_22_crossbar_sasd;design_1_xbar_0__axi_crossbar_v2_1_22_decerr_slave;design_1_xbar_0__axi_crossbar_v2_1_22_splitter;design_1_xbar_0__axi_crossbar_v2_1_22_splitter__parameterized0;design_1_xbar_0__axi_register_slice_v2_1_21_axic_register_slice;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ltlib_v1_0_0_bscan;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;s00_couplers_imp_UYSKKA;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/FPGAtool/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v,1617420540,verilog,,,,tb_design_1_wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/FPGAtool/Vivado/2020.1/data/xilinx_vip/include,,,,,
