
Rectifier_TPA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b958  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000964  0800bb38  0800bb38  0000cb38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c49c  0800c49c  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c49c  0800c49c  0000d49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4a4  0800c4a4  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4a4  0800c4a4  0000d4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4a8  0800c4a8  0000d4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c4ac  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a8  200001d4  0800c680  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800c680  0000e67c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b91f  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003460  00000000  00000000  00029b23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019a0  00000000  00000000  0002cf88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013eb  00000000  00000000  0002e928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004cfc  00000000  00000000  0002fd13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bea4  00000000  00000000  00034a0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0cce  00000000  00000000  000508b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131581  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008080  00000000  00000000  001315c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00139644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bb20 	.word	0x0800bb20

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800bb20 	.word	0x0800bb20

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1700000));
 8000f30:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <NRF24_DelayMicroSeconds+0x3c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a0b      	ldr	r2, [pc, #44]	@ (8000f64 <NRF24_DelayMicroSeconds+0x40>)
 8000f36:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3a:	0c9a      	lsrs	r2, r3, #18
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	fb02 f303 	mul.w	r3, r2, r3
 8000f42:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8000f44:	bf00      	nop
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	1e5a      	subs	r2, r3, #1
 8000f4a:	60fa      	str	r2, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d1fa      	bne.n	8000f46 <NRF24_DelayMicroSeconds+0x22>
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000000 	.word	0x20000000
 8000f64:	2779ce2f 	.word	0x2779ce2f

08000f68 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_SET);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d005      	beq.n	8000f82 <NRF24_csn+0x1a>
 8000f76:	2201      	movs	r2, #1
 8000f78:	2101      	movs	r1, #1
 8000f7a:	4806      	ldr	r0, [pc, #24]	@ (8000f94 <NRF24_csn+0x2c>)
 8000f7c:	f004 fba2 	bl	80056c4 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
}
 8000f80:	e004      	b.n	8000f8c <NRF24_csn+0x24>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2101      	movs	r1, #1
 8000f86:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <NRF24_csn+0x2c>)
 8000f88:	f004 fb9c 	bl	80056c4 <HAL_GPIO_WritePin>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	48000400 	.word	0x48000400

08000f98 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_SET);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d006      	beq.n	8000fb4 <NRF24_ce+0x1c>
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2110      	movs	r1, #16
 8000faa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fae:	f004 fb89 	bl	80056c4 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
}
 8000fb2:	e005      	b.n	8000fc0 <NRF24_ce+0x28>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f004 fb82 	bl	80056c4 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff ffc8 	bl	8000f68 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 031f 	and.w	r3, r3, #31
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000fe2:	f107 010c 	add.w	r1, r7, #12
 8000fe6:	2364      	movs	r3, #100	@ 0x64
 8000fe8:	2201      	movs	r2, #1
 8000fea:	480a      	ldr	r0, [pc, #40]	@ (8001014 <NRF24_read_register+0x4c>)
 8000fec:	f005 fcae 	bl	800694c <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	1c59      	adds	r1, r3, #1
 8000ff6:	2364      	movs	r3, #100	@ 0x64
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4806      	ldr	r0, [pc, #24]	@ (8001014 <NRF24_read_register+0x4c>)
 8000ffc:	f005 fe1b 	bl	8006c36 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8001000:	7b7b      	ldrb	r3, [r7, #13]
 8001002:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8001004:	2001      	movs	r0, #1
 8001006:	f7ff ffaf 	bl	8000f68 <NRF24_csn>
	return retData;
 800100a:	7bfb      	ldrb	r3, [r7, #15]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200001f8 	.word	0x200001f8

08001018 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
 8001024:	4613      	mov	r3, r2
 8001026:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff ff9d 	bl	8000f68 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	f003 031f 	and.w	r3, r3, #31
 8001034:	b2db      	uxtb	r3, r3
 8001036:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8001038:	f107 010c 	add.w	r1, r7, #12
 800103c:	2364      	movs	r3, #100	@ 0x64
 800103e:	2201      	movs	r2, #1
 8001040:	4808      	ldr	r0, [pc, #32]	@ (8001064 <NRF24_read_registerN+0x4c>)
 8001042:	f005 fc83 	bl	800694c <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	b29a      	uxth	r2, r3
 800104a:	2364      	movs	r3, #100	@ 0x64
 800104c:	6839      	ldr	r1, [r7, #0]
 800104e:	4805      	ldr	r0, [pc, #20]	@ (8001064 <NRF24_read_registerN+0x4c>)
 8001050:	f005 fdf1 	bl	8006c36 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f7ff ff87 	bl	8000f68 <NRF24_csn>
}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200001f8 	.word	0x200001f8

08001068 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	460a      	mov	r2, r1
 8001072:	71fb      	strb	r3, [r7, #7]
 8001074:	4613      	mov	r3, r2
 8001076:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001078:	2000      	movs	r0, #0
 800107a:	f7ff ff75 	bl	8000f68 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f043 0320 	orr.w	r3, r3, #32
 8001084:	b2db      	uxtb	r3, r3
 8001086:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8001088:	79bb      	ldrb	r3, [r7, #6]
 800108a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 800108c:	f107 010c 	add.w	r1, r7, #12
 8001090:	2364      	movs	r3, #100	@ 0x64
 8001092:	2202      	movs	r2, #2
 8001094:	4804      	ldr	r0, [pc, #16]	@ (80010a8 <NRF24_write_register+0x40>)
 8001096:	f005 fc59 	bl	800694c <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f7ff ff64 	bl	8000f68 <NRF24_csn>
}
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200001f8 	.word	0x200001f8

080010ac <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
 80010b8:	4613      	mov	r3, r2
 80010ba:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ff53 	bl	8000f68 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f043 0320 	orr.w	r3, r3, #32
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80010cc:	f107 010c 	add.w	r1, r7, #12
 80010d0:	2364      	movs	r3, #100	@ 0x64
 80010d2:	2201      	movs	r2, #1
 80010d4:	4808      	ldr	r0, [pc, #32]	@ (80010f8 <NRF24_write_registerN+0x4c>)
 80010d6:	f005 fc39 	bl	800694c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 80010da:	79bb      	ldrb	r3, [r7, #6]
 80010dc:	b29a      	uxth	r2, r3
 80010de:	2364      	movs	r3, #100	@ 0x64
 80010e0:	6839      	ldr	r1, [r7, #0]
 80010e2:	4805      	ldr	r0, [pc, #20]	@ (80010f8 <NRF24_write_registerN+0x4c>)
 80010e4:	f005 fc32 	bl	800694c <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80010e8:	2001      	movs	r0, #1
 80010ea:	f7ff ff3d 	bl	8000f68 <NRF24_csn>
}
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001f8 	.word	0x200001f8

080010fc <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8001108:	2000      	movs	r0, #0
 800110a:	f7ff ff2d 	bl	8000f68 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 800110e:	23a0      	movs	r3, #160	@ 0xa0
 8001110:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8001112:	f107 010f 	add.w	r1, r7, #15
 8001116:	2364      	movs	r3, #100	@ 0x64
 8001118:	2201      	movs	r2, #1
 800111a:	4808      	ldr	r0, [pc, #32]	@ (800113c <NRF24_write_payload+0x40>)
 800111c:	f005 fc16 	bl	800694c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	b29a      	uxth	r2, r3
 8001124:	2364      	movs	r3, #100	@ 0x64
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	4804      	ldr	r0, [pc, #16]	@ (800113c <NRF24_write_payload+0x40>)
 800112a:	f005 fc0f 	bl	800694c <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800112e:	2001      	movs	r0, #1
 8001130:	f7ff ff1a 	bl	8000f68 <NRF24_csn>
}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	200001f8 	.word	0x200001f8

08001140 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8001144:	21ff      	movs	r1, #255	@ 0xff
 8001146:	20e1      	movs	r0, #225	@ 0xe1
 8001148:	f7ff ff8e 	bl	8001068 <NRF24_write_register>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8001154:	21ff      	movs	r1, #255	@ 0xff
 8001156:	20e2      	movs	r0, #226	@ 0xe2
 8001158:	f7ff ff86 	bl	8001068 <NRF24_write_register>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8001166:	2007      	movs	r0, #7
 8001168:	f7ff ff2e 	bl	8000fc8 <NRF24_read_register>
 800116c:	4603      	mov	r3, r0
 800116e:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8001170:	79fb      	ldrb	r3, [r7, #7]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <NRF24_begin>:

//12. Begin function
//void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
void NRF24_begin(SPI_HandleTypeDef nrfSPI)
{
 800117c:	b084      	sub	sp, #16
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	f107 0c10 	add.w	ip, r7, #16
 8001188:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 800118c:	4b60      	ldr	r3, [pc, #384]	@ (8001310 <NRF24_begin+0x194>)
 800118e:	4618      	mov	r0, r3
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	2264      	movs	r2, #100	@ 0x64
 8001196:	4619      	mov	r1, r3
 8001198:	f008 fc71 	bl	8009a7e <memcpy>
//	nrf24_PORT = nrf24PORT;
//	nrf24_CSN_PIN = nrfCSN_Pin;
//	nrf24_CE_PIN = nrfCE_Pin;

	//Put pins to idle state
	NRF24_csn(1);
 800119c:	2001      	movs	r0, #1
 800119e:	f7ff fee3 	bl	8000f68 <NRF24_csn>
	NRF24_ce(0);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7ff fef8 	bl	8000f98 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 80011a8:	2005      	movs	r0, #5
 80011aa:	f001 ff91 	bl	80030d0 <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 80011ae:	2108      	movs	r1, #8
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff ff59 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 80011b6:	213f      	movs	r1, #63	@ 0x3f
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff ff55 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80011be:	2103      	movs	r1, #3
 80011c0:	2002      	movs	r0, #2
 80011c2:	f7ff ff51 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80011c6:	2103      	movs	r1, #3
 80011c8:	2003      	movs	r0, #3
 80011ca:	f7ff ff4d 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80011ce:	2103      	movs	r1, #3
 80011d0:	2004      	movs	r0, #4
 80011d2:	f7ff ff49 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80011d6:	2102      	movs	r1, #2
 80011d8:	2005      	movs	r0, #5
 80011da:	f7ff ff45 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 80011de:	210f      	movs	r1, #15
 80011e0:	2006      	movs	r0, #6
 80011e2:	f7ff ff41 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 80011e6:	210e      	movs	r1, #14
 80011e8:	2007      	movs	r0, #7
 80011ea:	f7ff ff3d 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 80011ee:	2100      	movs	r1, #0
 80011f0:	2008      	movs	r0, #8
 80011f2:	f7ff ff39 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 80011f6:	2100      	movs	r1, #0
 80011f8:	2009      	movs	r0, #9
 80011fa:	f7ff ff35 	bl	8001068 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80011fe:	23e7      	movs	r3, #231	@ 0xe7
 8001200:	713b      	strb	r3, [r7, #4]
 8001202:	23e7      	movs	r3, #231	@ 0xe7
 8001204:	70fb      	strb	r3, [r7, #3]
 8001206:	23e7      	movs	r3, #231	@ 0xe7
 8001208:	70bb      	strb	r3, [r7, #2]
 800120a:	23e7      	movs	r3, #231	@ 0xe7
 800120c:	707b      	strb	r3, [r7, #1]
 800120e:	23e7      	movs	r3, #231	@ 0xe7
 8001210:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8001212:	463b      	mov	r3, r7
 8001214:	2205      	movs	r2, #5
 8001216:	4619      	mov	r1, r3
 8001218:	200a      	movs	r0, #10
 800121a:	f7ff ff47 	bl	80010ac <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 800121e:	23c2      	movs	r3, #194	@ 0xc2
 8001220:	713b      	strb	r3, [r7, #4]
 8001222:	23c2      	movs	r3, #194	@ 0xc2
 8001224:	70fb      	strb	r3, [r7, #3]
 8001226:	23c2      	movs	r3, #194	@ 0xc2
 8001228:	70bb      	strb	r3, [r7, #2]
 800122a:	23c2      	movs	r3, #194	@ 0xc2
 800122c:	707b      	strb	r3, [r7, #1]
 800122e:	23c2      	movs	r3, #194	@ 0xc2
 8001230:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8001232:	463b      	mov	r3, r7
 8001234:	2205      	movs	r2, #5
 8001236:	4619      	mov	r1, r3
 8001238:	200b      	movs	r0, #11
 800123a:	f7ff ff37 	bl	80010ac <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 800123e:	21c3      	movs	r1, #195	@ 0xc3
 8001240:	200c      	movs	r0, #12
 8001242:	f7ff ff11 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8001246:	21c4      	movs	r1, #196	@ 0xc4
 8001248:	200d      	movs	r0, #13
 800124a:	f7ff ff0d 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 800124e:	21c5      	movs	r1, #197	@ 0xc5
 8001250:	200e      	movs	r0, #14
 8001252:	f7ff ff09 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8001256:	21c6      	movs	r1, #198	@ 0xc6
 8001258:	200f      	movs	r0, #15
 800125a:	f7ff ff05 	bl	8001068 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 800125e:	23e7      	movs	r3, #231	@ 0xe7
 8001260:	713b      	strb	r3, [r7, #4]
 8001262:	23e7      	movs	r3, #231	@ 0xe7
 8001264:	70fb      	strb	r3, [r7, #3]
 8001266:	23e7      	movs	r3, #231	@ 0xe7
 8001268:	70bb      	strb	r3, [r7, #2]
 800126a:	23e7      	movs	r3, #231	@ 0xe7
 800126c:	707b      	strb	r3, [r7, #1]
 800126e:	23e7      	movs	r3, #231	@ 0xe7
 8001270:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8001272:	463b      	mov	r3, r7
 8001274:	2205      	movs	r2, #5
 8001276:	4619      	mov	r1, r3
 8001278:	2010      	movs	r0, #16
 800127a:	f7ff ff17 	bl	80010ac <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800127e:	2100      	movs	r1, #0
 8001280:	2011      	movs	r0, #17
 8001282:	f7ff fef1 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8001286:	2100      	movs	r1, #0
 8001288:	2012      	movs	r0, #18
 800128a:	f7ff feed 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800128e:	2100      	movs	r1, #0
 8001290:	2013      	movs	r0, #19
 8001292:	f7ff fee9 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001296:	2100      	movs	r1, #0
 8001298:	2014      	movs	r0, #20
 800129a:	f7ff fee5 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800129e:	2100      	movs	r1, #0
 80012a0:	2015      	movs	r0, #21
 80012a2:	f7ff fee1 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 80012a6:	2100      	movs	r1, #0
 80012a8:	2016      	movs	r0, #22
 80012aa:	f7ff fedd 	bl	8001068 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 80012ae:	f000 fa93 	bl	80017d8 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 80012b2:	2100      	movs	r1, #0
 80012b4:	201c      	movs	r0, #28
 80012b6:	f7ff fed7 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80012ba:	2100      	movs	r1, #0
 80012bc:	201d      	movs	r0, #29
 80012be:	f7ff fed3 	bl	8001068 <NRF24_write_register>
	printRadioSettings();
 80012c2:	f000 faa3 	bl	800180c <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 80012c6:	210f      	movs	r1, #15
 80012c8:	200f      	movs	r0, #15
 80012ca:	f000 f8a7 	bl	800141c <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 80012ce:	2003      	movs	r0, #3
 80012d0:	f000 f923 	bl	800151a <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 80012d4:	2001      	movs	r0, #1
 80012d6:	f000 f959 	bl	800158c <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 80012da:	2002      	movs	r0, #2
 80012dc:	f000 f99c 	bl	8001618 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 80012e0:	f000 f8ee 	bl	80014c0 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 80012e4:	2020      	movs	r0, #32
 80012e6:	f000 f8cb 	bl	8001480 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 80012ea:	f000 fa6d 	bl	80017c8 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 80012ee:	204c      	movs	r0, #76	@ 0x4c
 80012f0:	f000 f8b0 	bl	8001454 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80012f4:	f7ff ff24 	bl	8001140 <NRF24_flush_tx>
	NRF24_flush_rx();
 80012f8:	f7ff ff2a 	bl	8001150 <NRF24_flush_rx>

	NRF24_powerDown();
 80012fc:	f000 f9c3 	bl	8001686 <NRF24_powerDown>

}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800130a:	b004      	add	sp, #16
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	200001f8 	.word	0x200001f8

08001314 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff fe3d 	bl	8000f98 <NRF24_ce>
	NRF24_flush_tx();
 800131e:	f7ff ff0f 	bl	8001140 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001322:	f7ff ff15 	bl	8001150 <NRF24_flush_rx>
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8001338:	f000 fa46 	bl	80017c8 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 800133c:	78fb      	ldrb	r3, [r7, #3]
 800133e:	4619      	mov	r1, r3
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f9df 	bl	8001704 <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8001346:	f001 feb7 	bl	80030b8 <HAL_GetTick>
 800134a:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 800134c:	230a      	movs	r3, #10
 800134e:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8001350:	f107 030d 	add.w	r3, r7, #13
 8001354:	2201      	movs	r2, #1
 8001356:	4619      	mov	r1, r3
 8001358:	2008      	movs	r0, #8
 800135a:	f7ff fe5d 	bl	8001018 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 800135e:	f7ff feff 	bl	8001160 <NRF24_get_status>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800136c:	2b00      	cmp	r3, #0
 800136e:	d107      	bne.n	8001380 <NRF24_write+0x54>
 8001370:	f001 fea2 	bl	80030b8 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	429a      	cmp	r2, r3
 800137e:	d8e7      	bhi.n	8001350 <NRF24_write+0x24>

//	printConfigReg();
//	printStatusReg();

	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8001380:	f107 010b 	add.w	r1, r7, #11
 8001384:	f107 030c 	add.w	r3, r7, #12
 8001388:	4a0c      	ldr	r2, [pc, #48]	@ (80013bc <NRF24_write+0x90>)
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f9e9 	bl	8001762 <NRF24_whatHappened>
	retStatus = tx_ok;
 8001390:	7b3b      	ldrb	r3, [r7, #12]
 8001392:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <NRF24_write+0x90>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d005      	beq.n	80013a8 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 800139c:	f000 f888 	bl	80014b0 <NRF24_getDynamicPayloadSize>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <NRF24_write+0x94>)
 80013a6:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 80013a8:	f000 f80c 	bl	80013c4 <NRF24_available>
	NRF24_flush_tx();
 80013ac:	f7ff fec8 	bl	8001140 <NRF24_flush_tx>
	return retStatus;
 80013b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3718      	adds	r7, #24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200001f0 	.word	0x200001f0
 80013c0:	200001f1 	.word	0x200001f1

080013c4 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 80013c8:	2000      	movs	r0, #0
 80013ca:	f000 f96b 	bl	80016a4 <NRF24_availablePipe>
 80013ce:	4603      	mov	r3, r0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 80013de:	463b      	mov	r3, r7
 80013e0:	2205      	movs	r2, #5
 80013e2:	4619      	mov	r1, r3
 80013e4:	200a      	movs	r0, #10
 80013e6:	f7ff fe61 	bl	80010ac <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80013ea:	463b      	mov	r3, r7
 80013ec:	2205      	movs	r2, #5
 80013ee:	4619      	mov	r1, r3
 80013f0:	2010      	movs	r0, #16
 80013f2:	f7ff fe5b 	bl	80010ac <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 80013f6:	2320      	movs	r3, #32
 80013f8:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 80013fa:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <NRF24_openWritingPipe+0x44>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	4293      	cmp	r3, r2
 8001402:	bf28      	it	cs
 8001404:	4613      	movcs	r3, r2
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4619      	mov	r1, r3
 800140a:	2011      	movs	r0, #17
 800140c:	f7ff fe2c 	bl	8001068 <NRF24_write_register>
}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200001f2 	.word	0x200001f2

0800141c <NRF24_setRetries>:
	}

}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	460a      	mov	r2, r1
 8001426:	71fb      	strb	r3, [r7, #7]
 8001428:	4613      	mov	r3, r2
 800142a:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	b25a      	sxtb	r2, r3
 8001434:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001438:	f003 030f 	and.w	r3, r3, #15
 800143c:	b25b      	sxtb	r3, r3
 800143e:	4313      	orrs	r3, r2
 8001440:	b25b      	sxtb	r3, r3
 8001442:	b2db      	uxtb	r3, r3
 8001444:	4619      	mov	r1, r3
 8001446:	2004      	movs	r0, #4
 8001448:	f7ff fe0e 	bl	8001068 <NRF24_write_register>
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 800145e:	237f      	movs	r3, #127	@ 0x7f
 8001460:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8001462:	7bfa      	ldrb	r2, [r7, #15]
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	4293      	cmp	r3, r2
 8001468:	bf28      	it	cs
 800146a:	4613      	movcs	r3, r2
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4619      	mov	r1, r3
 8001470:	2005      	movs	r0, #5
 8001472:	f7ff fdf9 	bl	8001068 <NRF24_write_register>
}
 8001476:	bf00      	nop
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 800148a:	2320      	movs	r3, #32
 800148c:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 800148e:	7bfa      	ldrb	r2, [r7, #15]
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4293      	cmp	r3, r2
 8001494:	bf28      	it	cs
 8001496:	4613      	movcs	r3, r2
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <NRF24_setPayloadSize+0x2c>)
 800149c:	701a      	strb	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	200001f2 	.word	0x200001f2

080014b0 <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 80014b4:	2060      	movs	r0, #96	@ 0x60
 80014b6:	f7ff fd87 	bl	8000fc8 <NRF24_read_register>
 80014ba:	4603      	mov	r3, r0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	bd80      	pop	{r7, pc}

080014c0 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 80014c4:	201d      	movs	r0, #29
 80014c6:	f7ff fd7f 	bl	8000fc8 <NRF24_read_register>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f023 0304 	bic.w	r3, r3, #4
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	201d      	movs	r0, #29
 80014d6:	f7ff fdc7 	bl	8001068 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 80014da:	2100      	movs	r1, #0
 80014dc:	201c      	movs	r0, #28
 80014de:	f7ff fdc3 	bl	8001068 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 80014e2:	4b02      	ldr	r3, [pc, #8]	@ (80014ec <NRF24_disableDynamicPayloads+0x2c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	200001f3 	.word	0x200001f3

080014f0 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8001500:	213f      	movs	r1, #63	@ 0x3f
 8001502:	2001      	movs	r0, #1
 8001504:	f7ff fdb0 	bl	8001068 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8001508:	e003      	b.n	8001512 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 800150a:	2100      	movs	r1, #0
 800150c:	2001      	movs	r0, #1
 800150e:	f7ff fdab 	bl	8001068 <NRF24_write_register>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	4603      	mov	r3, r0
 8001522:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001524:	2006      	movs	r0, #6
 8001526:	f7ff fd4f 	bl	8000fc8 <NRF24_read_register>
 800152a:	4603      	mov	r3, r0
 800152c:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	f023 0306 	bic.w	r3, r3, #6
 8001534:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b03      	cmp	r3, #3
 800153a:	d104      	bne.n	8001546 <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	f043 0306 	orr.w	r3, r3, #6
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e019      	b.n	800157a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d104      	bne.n	8001556 <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e011      	b.n	800157a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d104      	bne.n	8001566 <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	f043 0302 	orr.w	r3, r3, #2
 8001562:	73fb      	strb	r3, [r7, #15]
 8001564:	e009      	b.n	800157a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d006      	beq.n	800157a <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b04      	cmp	r3, #4
 8001570:	d103      	bne.n	800157a <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	f043 0306 	orr.w	r3, r3, #6
 8001578:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	4619      	mov	r1, r3
 800157e:	2006      	movs	r0, #6
 8001580:	f7ff fd72 	bl	8001068 <NRF24_write_register>
}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800159a:	2006      	movs	r0, #6
 800159c:	f7ff fd14 	bl	8000fc8 <NRF24_read_register>
 80015a0:	4603      	mov	r3, r0
 80015a2:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80015b0:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d107      	bne.n	80015c8 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 80015b8:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 80015be:	7bbb      	ldrb	r3, [r7, #14]
 80015c0:	f043 0320 	orr.w	r3, r3, #32
 80015c4:	73bb      	strb	r3, [r7, #14]
 80015c6:	e00d      	b.n	80015e4 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d107      	bne.n	80015de <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015d0:	2201      	movs	r2, #1
 80015d2:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
 80015d6:	f043 0308 	orr.w	r3, r3, #8
 80015da:	73bb      	strb	r3, [r7, #14]
 80015dc:	e002      	b.n	80015e4 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	4619      	mov	r1, r3
 80015e8:	2006      	movs	r0, #6
 80015ea:	f7ff fd3d 	bl	8001068 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80015ee:	2006      	movs	r0, #6
 80015f0:	f7ff fcea 	bl	8000fc8 <NRF24_read_register>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	7bbb      	ldrb	r3, [r7, #14]
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d102      	bne.n	8001604 <NRF24_setDataRate+0x78>
  {
    result = true;
 80015fe:	2301      	movs	r3, #1
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e002      	b.n	800160a <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8001604:	4b03      	ldr	r3, [pc, #12]	@ (8001614 <NRF24_setDataRate+0x88>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
  }

  return result;
 800160a:	7bfb      	ldrb	r3, [r7, #15]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3710      	adds	r7, #16
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200001f4 	.word	0x200001f4

08001618 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff fcd0 	bl	8000fc8 <NRF24_read_register>
 8001628:	4603      	mov	r3, r0
 800162a:	f023 030c 	bic.w	r3, r3, #12
 800162e:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00f      	beq.n	8001656 <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d104      	bne.n	8001646 <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	73fb      	strb	r3, [r7, #15]
 8001644:	e007      	b.n	8001656 <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	f043 0308 	orr.w	r3, r3, #8
 800164c:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	4619      	mov	r1, r3
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff fd04 	bl	8001068 <NRF24_write_register>
}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <NRF24_powerUp>:
	uint8_t disable = NRF24_read_register(REG_CONFIG) & ~_BV(BIT_EN_CRC) ;
  NRF24_write_register( REG_CONFIG, disable ) ;
}
//37. power up
void NRF24_powerUp(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
 800166c:	2000      	movs	r0, #0
 800166e:	f7ff fcab 	bl	8000fc8 <NRF24_read_register>
 8001672:	4603      	mov	r3, r0
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	b2db      	uxtb	r3, r3
 800167a:	4619      	mov	r1, r3
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff fcf3 	bl	8001068 <NRF24_write_register>
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}

08001686 <NRF24_powerDown>:
//38. power down
void NRF24_powerDown(void)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 800168a:	2000      	movs	r0, #0
 800168c:	f7ff fc9c 	bl	8000fc8 <NRF24_read_register>
 8001690:	4603      	mov	r3, r0
 8001692:	f023 0302 	bic.w	r3, r3, #2
 8001696:	b2db      	uxtb	r3, r3
 8001698:	4619      	mov	r1, r3
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff fce4 	bl	8001068 <NRF24_write_register>
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 80016ac:	f7ff fd58 	bl	8001160 <NRF24_get_status>
 80016b0:	4603      	mov	r3, r0
 80016b2:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	bf14      	ite	ne
 80016be:	2301      	movne	r3, #1
 80016c0:	2300      	moveq	r3, #0
 80016c2:	73bb      	strb	r3, [r7, #14]

  if (result)
 80016c4:	7bbb      	ldrb	r3, [r7, #14]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d017      	beq.n	80016fa <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d007      	beq.n	80016e0 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 80016e0:	2140      	movs	r1, #64	@ 0x40
 80016e2:	2007      	movs	r0, #7
 80016e4:	f7ff fcc0 	bl	8001068 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	f003 0320 	and.w	r3, r3, #32
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 80016f2:	2120      	movs	r1, #32
 80016f4:	2007      	movs	r0, #7
 80016f6:	f7ff fcb7 	bl	8001068 <NRF24_write_register>
    }
  }
  return result;
 80016fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff fc41 	bl	8000f98 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8001716:	2000      	movs	r0, #0
 8001718:	f7ff fc56 	bl	8000fc8 <NRF24_read_register>
 800171c:	4603      	mov	r3, r0
 800171e:	f043 0302 	orr.w	r3, r3, #2
 8001722:	b2db      	uxtb	r3, r3
 8001724:	f023 0301 	bic.w	r3, r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4619      	mov	r1, r3
 800172c:	2000      	movs	r0, #0
 800172e:	f7ff fc9b 	bl	8001068 <NRF24_write_register>
  NRF24_ce(1);
 8001732:	2001      	movs	r0, #1
 8001734:	f7ff fc30 	bl	8000f98 <NRF24_ce>
  NRF24_DelayMicroSeconds(200);
 8001738:	20c8      	movs	r0, #200	@ 0xc8
 800173a:	f7ff fbf3 	bl	8000f24 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	4619      	mov	r1, r3
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff fcda 	bl	80010fc <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8001748:	2001      	movs	r0, #1
 800174a:	f7ff fc25 	bl	8000f98 <NRF24_ce>
  NRF24_DelayMicroSeconds(200);
 800174e:	20c8      	movs	r0, #200	@ 0xc8
 8001750:	f7ff fbe8 	bl	8000f24 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff fc1f 	bl	8000f98 <NRF24_ce>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 800176e:	f7ff fcf7 	bl	8001160 <NRF24_get_status>
 8001772:	4603      	mov	r3, r0
 8001774:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 800177c:	2170      	movs	r1, #112	@ 0x70
 800177e:	2007      	movs	r0, #7
 8001780:	f7ff fc72 	bl	8001068 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8001784:	7dfb      	ldrb	r3, [r7, #23]
 8001786:	f003 0320 	and.w	r3, r3, #32
 800178a:	2b00      	cmp	r3, #0
 800178c:	bf14      	ite	ne
 800178e:	2301      	movne	r3, #1
 8001790:	2300      	moveq	r3, #0
 8001792:	b2da      	uxtb	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8001798:	7dfb      	ldrb	r3, [r7, #23]
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bf14      	ite	ne
 80017a2:	2301      	movne	r3, #1
 80017a4:	2300      	moveq	r3, #0
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
 80017ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	bf14      	ite	ne
 80017b6:	2301      	movne	r3, #1
 80017b8:	2300      	moveq	r3, #0
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	701a      	strb	r2, [r3, #0]
}
 80017c0:	bf00      	nop
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80017cc:	2170      	movs	r1, #112	@ 0x70
 80017ce:	2007      	movs	r0, #7
 80017d0:	f7ff fc4a 	bl	8001068 <NRF24_write_register>
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80017de:	2000      	movs	r0, #0
 80017e0:	f7ff fbc2 	bl	8000f68 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 80017e4:	2350      	movs	r3, #80	@ 0x50
 80017e6:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 80017e8:	2373      	movs	r3, #115	@ 0x73
 80017ea:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 80017ec:	1d39      	adds	r1, r7, #4
 80017ee:	2364      	movs	r3, #100	@ 0x64
 80017f0:	2202      	movs	r2, #2
 80017f2:	4805      	ldr	r0, [pc, #20]	@ (8001808 <NRF24_ACTIVATE_cmd+0x30>)
 80017f4:	f005 f8aa 	bl	800694c <HAL_SPI_Transmit>
	NRF24_csn(1);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f7ff fbb5 	bl	8000f68 <NRF24_csn>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	200001f8 	.word	0x200001f8

0800180c <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 800180c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800180e:	b0a1      	sub	sp, #132	@ 0x84
 8001810:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	49c3      	ldr	r1, [pc, #780]	@ (8001b24 <printRadioSettings+0x318>)
 8001818:	4618      	mov	r0, r3
 800181a:	f008 f84b 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fd4c 	bl	80002c0 <strlen>
 8001828:	4603      	mov	r3, r0
 800182a:	b29a      	uxth	r2, r3
 800182c:	f107 0108 	add.w	r1, r7, #8
 8001830:	230a      	movs	r3, #10
 8001832:	48bd      	ldr	r0, [pc, #756]	@ (8001b28 <printRadioSettings+0x31c>)
 8001834:	f006 fc98 	bl	8008168 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fbc5 	bl	8000fc8 <NRF24_read_register>
 800183e:	4603      	mov	r3, r0
 8001840:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3))
 8001844:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001848:	f003 0308 	and.w	r3, r3, #8
 800184c:	2b00      	cmp	r3, #0
 800184e:	d013      	beq.n	8001878 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001850:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <printRadioSettings+0x5e>
 800185c:	f107 0308 	add.w	r3, r7, #8
 8001860:	49b2      	ldr	r1, [pc, #712]	@ (8001b2c <printRadioSettings+0x320>)
 8001862:	4618      	mov	r0, r3
 8001864:	f008 f826 	bl	80098b4 <siprintf>
 8001868:	e00c      	b.n	8001884 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 800186a:	f107 0308 	add.w	r3, r7, #8
 800186e:	49b0      	ldr	r1, [pc, #704]	@ (8001b30 <printRadioSettings+0x324>)
 8001870:	4618      	mov	r0, r3
 8001872:	f008 f81f 	bl	80098b4 <siprintf>
 8001876:	e005      	b.n	8001884 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001878:	f107 0308 	add.w	r3, r7, #8
 800187c:	49ad      	ldr	r1, [pc, #692]	@ (8001b34 <printRadioSettings+0x328>)
 800187e:	4618      	mov	r0, r3
 8001880:	f008 f818 	bl	80098b4 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001884:	f107 0308 	add.w	r3, r7, #8
 8001888:	4618      	mov	r0, r3
 800188a:	f7fe fd19 	bl	80002c0 <strlen>
 800188e:	4603      	mov	r3, r0
 8001890:	b29a      	uxth	r2, r3
 8001892:	f107 0108 	add.w	r1, r7, #8
 8001896:	230a      	movs	r3, #10
 8001898:	48a3      	ldr	r0, [pc, #652]	@ (8001b28 <printRadioSettings+0x31c>)
 800189a:	f006 fc65 	bl	8008168 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff fb92 	bl	8000fc8 <NRF24_read_register>
 80018a4:	4603      	mov	r3, r0
 80018a6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018aa:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018ae:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	bfcc      	ite	gt
 80018b6:	2301      	movgt	r3, #1
 80018b8:	2300      	movle	r3, #0
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018c2:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	bfcc      	ite	gt
 80018ca:	2301      	movgt	r3, #1
 80018cc:	2300      	movle	r3, #0
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018d2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018d6:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018da:	2b00      	cmp	r3, #0
 80018dc:	bfcc      	ite	gt
 80018de:	2301      	movgt	r3, #1
 80018e0:	2300      	movle	r3, #0
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018e6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018ea:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	bfcc      	ite	gt
 80018f2:	2301      	movgt	r3, #1
 80018f4:	2300      	movle	r3, #0
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018fa:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018fe:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001902:	2b00      	cmp	r3, #0
 8001904:	bfcc      	ite	gt
 8001906:	2301      	movgt	r3, #1
 8001908:	2300      	movle	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800190e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001912:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001916:	2b00      	cmp	r3, #0
 8001918:	bfcc      	ite	gt
 800191a:	2301      	movgt	r3, #1
 800191c:	2300      	movle	r3, #0
 800191e:	b2db      	uxtb	r3, r3
 8001920:	f107 0008 	add.w	r0, r7, #8
 8001924:	9303      	str	r3, [sp, #12]
 8001926:	9402      	str	r4, [sp, #8]
 8001928:	9101      	str	r1, [sp, #4]
 800192a:	9200      	str	r2, [sp, #0]
 800192c:	4633      	mov	r3, r6
 800192e:	462a      	mov	r2, r5
 8001930:	4981      	ldr	r1, [pc, #516]	@ (8001b38 <printRadioSettings+0x32c>)
 8001932:	f007 ffbf 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001936:	f107 0308 	add.w	r3, r7, #8
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fcc0 	bl	80002c0 <strlen>
 8001940:	4603      	mov	r3, r0
 8001942:	b29a      	uxth	r2, r3
 8001944:	f107 0108 	add.w	r1, r7, #8
 8001948:	230a      	movs	r3, #10
 800194a:	4877      	ldr	r0, [pc, #476]	@ (8001b28 <printRadioSettings+0x31c>)
 800194c:	f006 fc0c 	bl	8008168 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8001950:	2002      	movs	r0, #2
 8001952:	f7ff fb39 	bl	8000fc8 <NRF24_read_register>
 8001956:	4603      	mov	r3, r0
 8001958:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800195c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001960:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001964:	2b00      	cmp	r3, #0
 8001966:	bfcc      	ite	gt
 8001968:	2301      	movgt	r3, #1
 800196a:	2300      	movle	r3, #0
 800196c:	b2db      	uxtb	r3, r3
 800196e:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001970:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001974:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001978:	2b00      	cmp	r3, #0
 800197a:	bfcc      	ite	gt
 800197c:	2301      	movgt	r3, #1
 800197e:	2300      	movle	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001984:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001988:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800198c:	2b00      	cmp	r3, #0
 800198e:	bfcc      	ite	gt
 8001990:	2301      	movgt	r3, #1
 8001992:	2300      	movle	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001998:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800199c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	bfcc      	ite	gt
 80019a4:	2301      	movgt	r3, #1
 80019a6:	2300      	movle	r3, #0
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80019ac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019b0:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	bfcc      	ite	gt
 80019b8:	2301      	movgt	r3, #1
 80019ba:	2300      	movle	r3, #0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80019c0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019c4:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	bfcc      	ite	gt
 80019cc:	2301      	movgt	r3, #1
 80019ce:	2300      	movle	r3, #0
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f107 0008 	add.w	r0, r7, #8
 80019d6:	9303      	str	r3, [sp, #12]
 80019d8:	9402      	str	r4, [sp, #8]
 80019da:	9101      	str	r1, [sp, #4]
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	4633      	mov	r3, r6
 80019e0:	462a      	mov	r2, r5
 80019e2:	4956      	ldr	r1, [pc, #344]	@ (8001b3c <printRadioSettings+0x330>)
 80019e4:	f007 ff66 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80019e8:	f107 0308 	add.w	r3, r7, #8
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fc67 	bl	80002c0 <strlen>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	f107 0108 	add.w	r1, r7, #8
 80019fa:	230a      	movs	r3, #10
 80019fc:	484a      	ldr	r0, [pc, #296]	@ (8001b28 <printRadioSettings+0x31c>)
 80019fe:	f006 fbb3 	bl	8008168 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8001a02:	2003      	movs	r0, #3
 8001a04:	f7ff fae0 	bl	8000fc8 <NRF24_read_register>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val +=2;
 8001a12:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a16:	3302      	adds	r3, #2
 8001a18:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001a1c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	4946      	ldr	r1, [pc, #280]	@ (8001b40 <printRadioSettings+0x334>)
 8001a26:	4618      	mov	r0, r3
 8001a28:	f007 ff44 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a2c:	f107 0308 	add.w	r3, r7, #8
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fc45 	bl	80002c0 <strlen>
 8001a36:	4603      	mov	r3, r0
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	f107 0108 	add.w	r1, r7, #8
 8001a3e:	230a      	movs	r3, #10
 8001a40:	4839      	ldr	r0, [pc, #228]	@ (8001b28 <printRadioSettings+0x31c>)
 8001a42:	f006 fb91 	bl	8008168 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001a46:	2005      	movs	r0, #5
 8001a48:	f7ff fabe 	bl	8000fc8 <NRF24_read_register>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8001a52:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a5a:	f107 0308 	add.w	r3, r7, #8
 8001a5e:	4939      	ldr	r1, [pc, #228]	@ (8001b44 <printRadioSettings+0x338>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f007 ff27 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a66:	f107 0308 	add.w	r3, r7, #8
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7fe fc28 	bl	80002c0 <strlen>
 8001a70:	4603      	mov	r3, r0
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	f107 0108 	add.w	r1, r7, #8
 8001a78:	230a      	movs	r3, #10
 8001a7a:	482b      	ldr	r0, [pc, #172]	@ (8001b28 <printRadioSettings+0x31c>)
 8001a7c:	f006 fb74 	bl	8008168 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001a80:	2006      	movs	r0, #6
 8001a82:	f7ff faa1 	bl	8000fc8 <NRF24_read_register>
 8001a86:	4603      	mov	r3, r0
 8001a88:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001a8c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a90:	f003 0308 	and.w	r3, r3, #8
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d006      	beq.n	8001aa6 <printRadioSettings+0x29a>
 8001a98:	f107 0308 	add.w	r3, r7, #8
 8001a9c:	492a      	ldr	r1, [pc, #168]	@ (8001b48 <printRadioSettings+0x33c>)
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f007 ff08 	bl	80098b4 <siprintf>
 8001aa4:	e005      	b.n	8001ab2 <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001aa6:	f107 0308 	add.w	r3, r7, #8
 8001aaa:	4928      	ldr	r1, [pc, #160]	@ (8001b4c <printRadioSettings+0x340>)
 8001aac:	4618      	mov	r0, r3
 8001aae:	f007 ff01 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ab2:	f107 0308 	add.w	r3, r7, #8
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fc02 	bl	80002c0 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f107 0108 	add.w	r1, r7, #8
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	4818      	ldr	r0, [pc, #96]	@ (8001b28 <printRadioSettings+0x31c>)
 8001ac8:	f006 fb4e 	bl	8008168 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8001acc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ad0:	f003 0306 	and.w	r3, r3, #6
 8001ad4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val = (reg8Val>>1);
 8001ad8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001adc:	085b      	lsrs	r3, r3, #1
 8001ade:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001ae2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d106      	bne.n	8001af8 <printRadioSettings+0x2ec>
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	4918      	ldr	r1, [pc, #96]	@ (8001b50 <printRadioSettings+0x344>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f007 fedf 	bl	80098b4 <siprintf>
 8001af6:	e03b      	b.n	8001b70 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001af8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d106      	bne.n	8001b0e <printRadioSettings+0x302>
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	4913      	ldr	r1, [pc, #76]	@ (8001b54 <printRadioSettings+0x348>)
 8001b06:	4618      	mov	r0, r3
 8001b08:	f007 fed4 	bl	80098b4 <siprintf>
 8001b0c:	e030      	b.n	8001b70 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001b0e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d122      	bne.n	8001b5c <printRadioSettings+0x350>
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	490f      	ldr	r1, [pc, #60]	@ (8001b58 <printRadioSettings+0x34c>)
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f007 fec9 	bl	80098b4 <siprintf>
 8001b22:	e025      	b.n	8001b70 <printRadioSettings+0x364>
 8001b24:	0800bb38 	.word	0x0800bb38
 8001b28:	2000025c 	.word	0x2000025c
 8001b2c:	0800bb6c 	.word	0x0800bb6c
 8001b30:	0800bb88 	.word	0x0800bb88
 8001b34:	0800bba4 	.word	0x0800bba4
 8001b38:	0800bbb8 	.word	0x0800bbb8
 8001b3c:	0800bbfc 	.word	0x0800bbfc
 8001b40:	0800bc48 	.word	0x0800bc48
 8001b44:	0800bc64 	.word	0x0800bc64
 8001b48:	0800bc78 	.word	0x0800bc78
 8001b4c:	0800bc90 	.word	0x0800bc90
 8001b50:	0800bca8 	.word	0x0800bca8
 8001b54:	0800bcbc 	.word	0x0800bcbc
 8001b58:	0800bcd0 	.word	0x0800bcd0
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001b5c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d105      	bne.n	8001b70 <printRadioSettings+0x364>
 8001b64:	f107 0308 	add.w	r3, r7, #8
 8001b68:	49d7      	ldr	r1, [pc, #860]	@ (8001ec8 <printRadioSettings+0x6bc>)
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f007 fea2 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b70:	f107 0308 	add.w	r3, r7, #8
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fba3 	bl	80002c0 <strlen>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	f107 0108 	add.w	r1, r7, #8
 8001b82:	230a      	movs	r3, #10
 8001b84:	48d1      	ldr	r0, [pc, #836]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001b86:	f006 faef 	bl	8008168 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8001b8a:	463b      	mov	r3, r7
 8001b8c:	2205      	movs	r2, #5
 8001b8e:	4619      	mov	r1, r3
 8001b90:	200a      	movs	r0, #10
 8001b92:	f7ff fa41 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001b96:	793b      	ldrb	r3, [r7, #4]
 8001b98:	461c      	mov	r4, r3
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	461d      	mov	r5, r3
 8001b9e:	78bb      	ldrb	r3, [r7, #2]
 8001ba0:	787a      	ldrb	r2, [r7, #1]
 8001ba2:	7839      	ldrb	r1, [r7, #0]
 8001ba4:	f107 0008 	add.w	r0, r7, #8
 8001ba8:	9102      	str	r1, [sp, #8]
 8001baa:	9201      	str	r2, [sp, #4]
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	462b      	mov	r3, r5
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	49c7      	ldr	r1, [pc, #796]	@ (8001ed0 <printRadioSettings+0x6c4>)
 8001bb4:	f007 fe7e 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001bb8:	f107 0308 	add.w	r3, r7, #8
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fb7f 	bl	80002c0 <strlen>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	f107 0108 	add.w	r1, r7, #8
 8001bca:	230a      	movs	r3, #10
 8001bcc:	48bf      	ldr	r0, [pc, #764]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001bce:	f006 facb 	bl	8008168 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	2205      	movs	r2, #5
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	200b      	movs	r0, #11
 8001bda:	f7ff fa1d 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001bde:	793b      	ldrb	r3, [r7, #4]
 8001be0:	461c      	mov	r4, r3
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	461d      	mov	r5, r3
 8001be6:	78bb      	ldrb	r3, [r7, #2]
 8001be8:	787a      	ldrb	r2, [r7, #1]
 8001bea:	7839      	ldrb	r1, [r7, #0]
 8001bec:	f107 0008 	add.w	r0, r7, #8
 8001bf0:	9102      	str	r1, [sp, #8]
 8001bf2:	9201      	str	r2, [sp, #4]
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	462b      	mov	r3, r5
 8001bf8:	4622      	mov	r2, r4
 8001bfa:	49b6      	ldr	r1, [pc, #728]	@ (8001ed4 <printRadioSettings+0x6c8>)
 8001bfc:	f007 fe5a 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c00:	f107 0308 	add.w	r3, r7, #8
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fb5b 	bl	80002c0 <strlen>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	f107 0108 	add.w	r1, r7, #8
 8001c12:	230a      	movs	r3, #10
 8001c14:	48ad      	ldr	r0, [pc, #692]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001c16:	f006 faa7 	bl	8008168 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	4619      	mov	r1, r3
 8001c20:	200c      	movs	r0, #12
 8001c22:	f7ff f9f9 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001c26:	783b      	ldrb	r3, [r7, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	f107 0308 	add.w	r3, r7, #8
 8001c2e:	49aa      	ldr	r1, [pc, #680]	@ (8001ed8 <printRadioSettings+0x6cc>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f007 fe3f 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fb40 	bl	80002c0 <strlen>
 8001c40:	4603      	mov	r3, r0
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	f107 0108 	add.w	r1, r7, #8
 8001c48:	230a      	movs	r3, #10
 8001c4a:	48a0      	ldr	r0, [pc, #640]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001c4c:	f006 fa8c 	bl	8008168 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001c50:	463b      	mov	r3, r7
 8001c52:	2201      	movs	r2, #1
 8001c54:	4619      	mov	r1, r3
 8001c56:	200d      	movs	r0, #13
 8001c58:	f7ff f9de 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001c5c:	783b      	ldrb	r3, [r7, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	499d      	ldr	r1, [pc, #628]	@ (8001edc <printRadioSettings+0x6d0>)
 8001c66:	4618      	mov	r0, r3
 8001c68:	f007 fe24 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fb25 	bl	80002c0 <strlen>
 8001c76:	4603      	mov	r3, r0
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	f107 0108 	add.w	r1, r7, #8
 8001c7e:	230a      	movs	r3, #10
 8001c80:	4892      	ldr	r0, [pc, #584]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001c82:	f006 fa71 	bl	8008168 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8001c86:	463b      	mov	r3, r7
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	200e      	movs	r0, #14
 8001c8e:	f7ff f9c3 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001c92:	783b      	ldrb	r3, [r7, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	f107 0308 	add.w	r3, r7, #8
 8001c9a:	4991      	ldr	r1, [pc, #580]	@ (8001ee0 <printRadioSettings+0x6d4>)
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f007 fe09 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ca2:	f107 0308 	add.w	r3, r7, #8
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe fb0a 	bl	80002c0 <strlen>
 8001cac:	4603      	mov	r3, r0
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f107 0108 	add.w	r1, r7, #8
 8001cb4:	230a      	movs	r3, #10
 8001cb6:	4885      	ldr	r0, [pc, #532]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001cb8:	f006 fa56 	bl	8008168 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8001cbc:	463b      	mov	r3, r7
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	200f      	movs	r0, #15
 8001cc4:	f7ff f9a8 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001cc8:	783b      	ldrb	r3, [r7, #0]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4984      	ldr	r1, [pc, #528]	@ (8001ee4 <printRadioSettings+0x6d8>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f007 fdee 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe faef 	bl	80002c0 <strlen>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	f107 0108 	add.w	r1, r7, #8
 8001cea:	230a      	movs	r3, #10
 8001cec:	4877      	ldr	r0, [pc, #476]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001cee:	f006 fa3b 	bl	8008168 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8001cf2:	463b      	mov	r3, r7
 8001cf4:	2205      	movs	r2, #5
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	2010      	movs	r0, #16
 8001cfa:	f7ff f98d 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001cfe:	793b      	ldrb	r3, [r7, #4]
 8001d00:	461c      	mov	r4, r3
 8001d02:	78fb      	ldrb	r3, [r7, #3]
 8001d04:	461d      	mov	r5, r3
 8001d06:	78bb      	ldrb	r3, [r7, #2]
 8001d08:	787a      	ldrb	r2, [r7, #1]
 8001d0a:	7839      	ldrb	r1, [r7, #0]
 8001d0c:	f107 0008 	add.w	r0, r7, #8
 8001d10:	9102      	str	r1, [sp, #8]
 8001d12:	9201      	str	r2, [sp, #4]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	462b      	mov	r3, r5
 8001d18:	4622      	mov	r2, r4
 8001d1a:	4973      	ldr	r1, [pc, #460]	@ (8001ee8 <printRadioSettings+0x6dc>)
 8001d1c:	f007 fdca 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7fe facb 	bl	80002c0 <strlen>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	f107 0108 	add.w	r1, r7, #8
 8001d32:	230a      	movs	r3, #10
 8001d34:	4865      	ldr	r0, [pc, #404]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001d36:	f006 fa17 	bl	8008168 <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8001d3a:	2011      	movs	r0, #17
 8001d3c:	f7ff f944 	bl	8000fc8 <NRF24_read_register>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001d46:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d4e:	f107 0308 	add.w	r3, r7, #8
 8001d52:	4966      	ldr	r1, [pc, #408]	@ (8001eec <printRadioSettings+0x6e0>)
 8001d54:	4618      	mov	r0, r3
 8001d56:	f007 fdad 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d5a:	f107 0308 	add.w	r3, r7, #8
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe faae 	bl	80002c0 <strlen>
 8001d64:	4603      	mov	r3, r0
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	f107 0108 	add.w	r1, r7, #8
 8001d6c:	230a      	movs	r3, #10
 8001d6e:	4857      	ldr	r0, [pc, #348]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001d70:	f006 f9fa 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8001d74:	2012      	movs	r0, #18
 8001d76:	f7ff f927 	bl	8000fc8 <NRF24_read_register>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001d80:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d84:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d88:	f107 0308 	add.w	r3, r7, #8
 8001d8c:	4958      	ldr	r1, [pc, #352]	@ (8001ef0 <printRadioSettings+0x6e4>)
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f007 fd90 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d94:	f107 0308 	add.w	r3, r7, #8
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fa91 	bl	80002c0 <strlen>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	f107 0108 	add.w	r1, r7, #8
 8001da6:	230a      	movs	r3, #10
 8001da8:	4848      	ldr	r0, [pc, #288]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001daa:	f006 f9dd 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 8001dae:	2013      	movs	r0, #19
 8001db0:	f7ff f90a 	bl	8000fc8 <NRF24_read_register>
 8001db4:	4603      	mov	r3, r0
 8001db6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001dba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001dbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	494b      	ldr	r1, [pc, #300]	@ (8001ef4 <printRadioSettings+0x6e8>)
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f007 fd73 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001dce:	f107 0308 	add.w	r3, r7, #8
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7fe fa74 	bl	80002c0 <strlen>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	f107 0108 	add.w	r1, r7, #8
 8001de0:	230a      	movs	r3, #10
 8001de2:	483a      	ldr	r0, [pc, #232]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001de4:	f006 f9c0 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 8001de8:	2014      	movs	r0, #20
 8001dea:	f7ff f8ed 	bl	8000fc8 <NRF24_read_register>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001df4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001df8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dfc:	f107 0308 	add.w	r3, r7, #8
 8001e00:	493d      	ldr	r1, [pc, #244]	@ (8001ef8 <printRadioSettings+0x6ec>)
 8001e02:	4618      	mov	r0, r3
 8001e04:	f007 fd56 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e08:	f107 0308 	add.w	r3, r7, #8
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fa57 	bl	80002c0 <strlen>
 8001e12:	4603      	mov	r3, r0
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	f107 0108 	add.w	r1, r7, #8
 8001e1a:	230a      	movs	r3, #10
 8001e1c:	482b      	ldr	r0, [pc, #172]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001e1e:	f006 f9a3 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 8001e22:	2015      	movs	r0, #21
 8001e24:	f7ff f8d0 	bl	8000fc8 <NRF24_read_register>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001e2e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e36:	f107 0308 	add.w	r3, r7, #8
 8001e3a:	4930      	ldr	r1, [pc, #192]	@ (8001efc <printRadioSettings+0x6f0>)
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f007 fd39 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e42:	f107 0308 	add.w	r3, r7, #8
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe fa3a 	bl	80002c0 <strlen>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	f107 0108 	add.w	r1, r7, #8
 8001e54:	230a      	movs	r3, #10
 8001e56:	481d      	ldr	r0, [pc, #116]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001e58:	f006 f986 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8001e5c:	2016      	movs	r0, #22
 8001e5e:	f7ff f8b3 	bl	8000fc8 <NRF24_read_register>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001e68:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e6c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e70:	f107 0308 	add.w	r3, r7, #8
 8001e74:	4922      	ldr	r1, [pc, #136]	@ (8001f00 <printRadioSettings+0x6f4>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f007 fd1c 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fa1d 	bl	80002c0 <strlen>
 8001e86:	4603      	mov	r3, r0
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	f107 0108 	add.w	r1, r7, #8
 8001e8e:	230a      	movs	r3, #10
 8001e90:	480e      	ldr	r0, [pc, #56]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001e92:	f006 f969 	bl	8008168 <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8001e96:	201c      	movs	r0, #28
 8001e98:	f7ff f896 	bl	8000fc8 <NRF24_read_register>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001ea2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ea6:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	bfcc      	ite	gt
 8001eae:	2301      	movgt	r3, #1
 8001eb0:	2300      	movle	r3, #0
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001eb6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001eba:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bfcc      	ite	gt
 8001ec2:	2301      	movgt	r3, #1
 8001ec4:	2300      	movle	r3, #0
 8001ec6:	e01d      	b.n	8001f04 <printRadioSettings+0x6f8>
 8001ec8:	0800bce4 	.word	0x0800bce4
 8001ecc:	2000025c 	.word	0x2000025c
 8001ed0:	0800bcf8 	.word	0x0800bcf8
 8001ed4:	0800bd28 	.word	0x0800bd28
 8001ed8:	0800bd58 	.word	0x0800bd58
 8001edc:	0800bd80 	.word	0x0800bd80
 8001ee0:	0800bda8 	.word	0x0800bda8
 8001ee4:	0800bdd0 	.word	0x0800bdd0
 8001ee8:	0800bdf8 	.word	0x0800bdf8
 8001eec:	0800be24 	.word	0x0800be24
 8001ef0:	0800be40 	.word	0x0800be40
 8001ef4:	0800be5c 	.word	0x0800be5c
 8001ef8:	0800be78 	.word	0x0800be78
 8001efc:	0800be94 	.word	0x0800be94
 8001f00:	0800beb0 	.word	0x0800beb0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f08:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f0c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	bfcc      	ite	gt
 8001f14:	2301      	movgt	r3, #1
 8001f16:	2300      	movle	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f1c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f20:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	bfcc      	ite	gt
 8001f28:	2301      	movgt	r3, #1
 8001f2a:	2300      	movle	r3, #0
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f30:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f34:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	bfcc      	ite	gt
 8001f3c:	2301      	movgt	r3, #1
 8001f3e:	2300      	movle	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f44:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f48:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bfcc      	ite	gt
 8001f50:	2301      	movgt	r3, #1
 8001f52:	2300      	movle	r3, #0
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	f107 0008 	add.w	r0, r7, #8
 8001f5a:	9303      	str	r3, [sp, #12]
 8001f5c:	9402      	str	r4, [sp, #8]
 8001f5e:	9101      	str	r1, [sp, #4]
 8001f60:	9200      	str	r2, [sp, #0]
 8001f62:	4633      	mov	r3, r6
 8001f64:	462a      	mov	r2, r5
 8001f66:	4936      	ldr	r1, [pc, #216]	@ (8002040 <printRadioSettings+0x834>)
 8001f68:	f007 fca4 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f6c:	f107 0308 	add.w	r3, r7, #8
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe f9a5 	bl	80002c0 <strlen>
 8001f76:	4603      	mov	r3, r0
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	f107 0108 	add.w	r1, r7, #8
 8001f7e:	230a      	movs	r3, #10
 8001f80:	4830      	ldr	r0, [pc, #192]	@ (8002044 <printRadioSettings+0x838>)
 8001f82:	f006 f8f1 	bl	8008168 <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8001f86:	201d      	movs	r0, #29
 8001f88:	f7ff f81e 	bl	8000fc8 <NRF24_read_register>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8001f92:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d006      	beq.n	8001fac <printRadioSettings+0x7a0>
 8001f9e:	f107 0308 	add.w	r3, r7, #8
 8001fa2:	4929      	ldr	r1, [pc, #164]	@ (8002048 <printRadioSettings+0x83c>)
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f007 fc85 	bl	80098b4 <siprintf>
 8001faa:	e005      	b.n	8001fb8 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8001fac:	f107 0308 	add.w	r3, r7, #8
 8001fb0:	4926      	ldr	r1, [pc, #152]	@ (800204c <printRadioSettings+0x840>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f007 fc7e 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe f97f 	bl	80002c0 <strlen>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	f107 0108 	add.w	r1, r7, #8
 8001fca:	230a      	movs	r3, #10
 8001fcc:	481d      	ldr	r0, [pc, #116]	@ (8002044 <printRadioSettings+0x838>)
 8001fce:	f006 f8cb 	bl	8008168 <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8001fd2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d006      	beq.n	8001fec <printRadioSettings+0x7e0>
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	491b      	ldr	r1, [pc, #108]	@ (8002050 <printRadioSettings+0x844>)
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f007 fc65 	bl	80098b4 <siprintf>
 8001fea:	e005      	b.n	8001ff8 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8001fec:	f107 0308 	add.w	r3, r7, #8
 8001ff0:	4918      	ldr	r1, [pc, #96]	@ (8002054 <printRadioSettings+0x848>)
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f007 fc5e 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe f95f 	bl	80002c0 <strlen>
 8002002:	4603      	mov	r3, r0
 8002004:	b29a      	uxth	r2, r3
 8002006:	f107 0108 	add.w	r1, r7, #8
 800200a:	230a      	movs	r3, #10
 800200c:	480d      	ldr	r0, [pc, #52]	@ (8002044 <printRadioSettings+0x838>)
 800200e:	f006 f8ab 	bl	8008168 <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	4910      	ldr	r1, [pc, #64]	@ (8002058 <printRadioSettings+0x84c>)
 8002018:	4618      	mov	r0, r3
 800201a:	f007 fc4b 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800201e:	f107 0308 	add.w	r3, r7, #8
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f94c 	bl	80002c0 <strlen>
 8002028:	4603      	mov	r3, r0
 800202a:	b29a      	uxth	r2, r3
 800202c:	f107 0108 	add.w	r1, r7, #8
 8002030:	230a      	movs	r3, #10
 8002032:	4804      	ldr	r0, [pc, #16]	@ (8002044 <printRadioSettings+0x838>)
 8002034:	f006 f898 	bl	8008168 <HAL_UART_Transmit>
}
 8002038:	bf00      	nop
 800203a:	3774      	adds	r7, #116	@ 0x74
 800203c:	46bd      	mov	sp, r7
 800203e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002040:	0800becc 	.word	0x0800becc
 8002044:	2000025c 	.word	0x2000025c
 8002048:	0800bf18 	.word	0x0800bf18
 800204c:	0800bf30 	.word	0x0800bf30
 8002050:	0800bf48 	.word	0x0800bf48
 8002054:	0800bf64 	.word	0x0800bf64
 8002058:	0800bb38 	.word	0x0800bb38

0800205c <printStatusReg>:

//2. Print Status
void printStatusReg(void)
{
 800205c:	b5b0      	push	{r4, r5, r7, lr}
 800205e:	b09e      	sub	sp, #120	@ 0x78
 8002060:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 8002062:	463b      	mov	r3, r7
 8002064:	4936      	ldr	r1, [pc, #216]	@ (8002140 <printStatusReg+0xe4>)
 8002066:	4618      	mov	r0, r3
 8002068:	f007 fc24 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800206c:	463b      	mov	r3, r7
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe f926 	bl	80002c0 <strlen>
 8002074:	4603      	mov	r3, r0
 8002076:	b29a      	uxth	r2, r3
 8002078:	4639      	mov	r1, r7
 800207a:	230a      	movs	r3, #10
 800207c:	4831      	ldr	r0, [pc, #196]	@ (8002144 <printStatusReg+0xe8>)
 800207e:	f006 f873 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x07);
 8002082:	2007      	movs	r0, #7
 8002084:	f7fe ffa0 	bl	8000fc8 <NRF24_read_register>
 8002088:	4603      	mov	r3, r0
 800208a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 800208e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 8002096:	2b00      	cmp	r3, #0
 8002098:	bfcc      	ite	gt
 800209a:	2301      	movgt	r3, #1
 800209c:	2300      	movle	r3, #0
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80020a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020a6:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	bfcc      	ite	gt
 80020ae:	2301      	movgt	r3, #1
 80020b0:	2300      	movle	r3, #0
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80020b6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020ba:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80020be:	2b00      	cmp	r3, #0
 80020c0:	bfcc      	ite	gt
 80020c2:	2301      	movgt	r3, #1
 80020c4:	2300      	movle	r3, #0
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80020ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020ce:	f003 0306 	and.w	r3, r3, #6
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	bfcc      	ite	gt
 80020d6:	2301      	movgt	r3, #1
 80020d8:	2300      	movle	r3, #0
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80020de:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020e2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	bfcc      	ite	gt
 80020ea:	2301      	movgt	r3, #1
 80020ec:	2300      	movle	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	4638      	mov	r0, r7
 80020f2:	9302      	str	r3, [sp, #8]
 80020f4:	9101      	str	r1, [sp, #4]
 80020f6:	9200      	str	r2, [sp, #0]
 80020f8:	462b      	mov	r3, r5
 80020fa:	4622      	mov	r2, r4
 80020fc:	4912      	ldr	r1, [pc, #72]	@ (8002148 <printStatusReg+0xec>)
 80020fe:	f007 fbd9 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002102:	463b      	mov	r3, r7
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe f8db 	bl	80002c0 <strlen>
 800210a:	4603      	mov	r3, r0
 800210c:	b29a      	uxth	r2, r3
 800210e:	4639      	mov	r1, r7
 8002110:	230a      	movs	r3, #10
 8002112:	480c      	ldr	r0, [pc, #48]	@ (8002144 <printStatusReg+0xe8>)
 8002114:	f006 f828 	bl	8008168 <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 8002118:	463b      	mov	r3, r7
 800211a:	4909      	ldr	r1, [pc, #36]	@ (8002140 <printStatusReg+0xe4>)
 800211c:	4618      	mov	r0, r3
 800211e:	f007 fbc9 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002122:	463b      	mov	r3, r7
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe f8cb 	bl	80002c0 <strlen>
 800212a:	4603      	mov	r3, r0
 800212c:	b29a      	uxth	r2, r3
 800212e:	4639      	mov	r1, r7
 8002130:	230a      	movs	r3, #10
 8002132:	4804      	ldr	r0, [pc, #16]	@ (8002144 <printStatusReg+0xe8>)
 8002134:	f006 f818 	bl	8008168 <HAL_UART_Transmit>
}
 8002138:	bf00      	nop
 800213a:	3768      	adds	r7, #104	@ 0x68
 800213c:	46bd      	mov	sp, r7
 800213e:	bdb0      	pop	{r4, r5, r7, pc}
 8002140:	0800bf80 	.word	0x0800bf80
 8002144:	2000025c 	.word	0x2000025c
 8002148:	0800bfa0 	.word	0x0800bfa0

0800214c <printConfigReg>:
//3. Print Config
void printConfigReg(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b09a      	sub	sp, #104	@ 0x68
 8002150:	af00      	add	r7, sp, #0
	uint8_t reg8Val;
	char uartTxBuf[100];

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 8002152:	463b      	mov	r3, r7
 8002154:	4925      	ldr	r1, [pc, #148]	@ (80021ec <printConfigReg+0xa0>)
 8002156:	4618      	mov	r0, r3
 8002158:	f007 fbac 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800215c:	463b      	mov	r3, r7
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe f8ae 	bl	80002c0 <strlen>
 8002164:	4603      	mov	r3, r0
 8002166:	b29a      	uxth	r2, r3
 8002168:	4639      	mov	r1, r7
 800216a:	230a      	movs	r3, #10
 800216c:	4820      	ldr	r0, [pc, #128]	@ (80021f0 <printConfigReg+0xa4>)
 800216e:	f005 fffb 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x00);
 8002172:	2000      	movs	r0, #0
 8002174:	f7fe ff28 	bl	8000fc8 <NRF24_read_register>
 8002178:	4603      	mov	r3, r0
 800217a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	sprintf(uartTxBuf, "CONFIG reg:\r\n		PWR_UP:		%d\r\n		PRIM_RX:	%d\r\n",
	_BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 800217e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002182:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "CONFIG reg:\r\n		PWR_UP:		%d\r\n		PRIM_RX:	%d\r\n",
 8002186:	2b00      	cmp	r3, #0
 8002188:	bfcc      	ite	gt
 800218a:	2301      	movgt	r3, #1
 800218c:	2300      	movle	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 8002192:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002196:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "CONFIG reg:\r\n		PWR_UP:		%d\r\n		PRIM_RX:	%d\r\n",
 800219a:	2b00      	cmp	r3, #0
 800219c:	bfcc      	ite	gt
 800219e:	2301      	movgt	r3, #1
 80021a0:	2300      	movle	r3, #0
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	4638      	mov	r0, r7
 80021a6:	4913      	ldr	r1, [pc, #76]	@ (80021f4 <printConfigReg+0xa8>)
 80021a8:	f007 fb84 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80021ac:	463b      	mov	r3, r7
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f886 	bl	80002c0 <strlen>
 80021b4:	4603      	mov	r3, r0
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	4639      	mov	r1, r7
 80021ba:	230a      	movs	r3, #10
 80021bc:	480c      	ldr	r0, [pc, #48]	@ (80021f0 <printConfigReg+0xa4>)
 80021be:	f005 ffd3 	bl	8008168 <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 80021c2:	463b      	mov	r3, r7
 80021c4:	4909      	ldr	r1, [pc, #36]	@ (80021ec <printConfigReg+0xa0>)
 80021c6:	4618      	mov	r0, r3
 80021c8:	f007 fb74 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80021cc:	463b      	mov	r3, r7
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f876 	bl	80002c0 <strlen>
 80021d4:	4603      	mov	r3, r0
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	4639      	mov	r1, r7
 80021da:	230a      	movs	r3, #10
 80021dc:	4804      	ldr	r0, [pc, #16]	@ (80021f0 <printConfigReg+0xa4>)
 80021de:	f005 ffc3 	bl	8008168 <HAL_UART_Transmit>
}
 80021e2:	bf00      	nop
 80021e4:	3768      	adds	r7, #104	@ 0x68
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	0800bf80 	.word	0x0800bf80
 80021f0:	2000025c 	.word	0x2000025c
 80021f4:	0800bff8 	.word	0x0800bff8

080021f8 <nrf24_DebugUART_Init>:

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 80021f8:	b084      	sub	sp, #16
 80021fa:	b580      	push	{r7, lr}
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	f107 0c08 	add.w	ip, r7, #8
 8002202:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8002206:	4b07      	ldr	r3, [pc, #28]	@ (8002224 <nrf24_DebugUART_Init+0x2c>)
 8002208:	4618      	mov	r0, r3
 800220a:	f107 0308 	add.w	r3, r7, #8
 800220e:	2294      	movs	r2, #148	@ 0x94
 8002210:	4619      	mov	r1, r3
 8002212:	f007 fc34 	bl	8009a7e <memcpy>
}
 8002216:	bf00      	nop
 8002218:	46bd      	mov	sp, r7
 800221a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800221e:	b004      	add	sp, #16
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	2000025c 	.word	0x2000025c

08002228 <printFIFOstatus>:
//5. FIFO Status
void printFIFOstatus(void)
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b09d      	sub	sp, #116	@ 0x74
 800222c:	af02      	add	r7, sp, #8
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 800222e:	463b      	mov	r3, r7
 8002230:	4931      	ldr	r1, [pc, #196]	@ (80022f8 <printFIFOstatus+0xd0>)
 8002232:	4618      	mov	r0, r3
 8002234:	f007 fb3e 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002238:	463b      	mov	r3, r7
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f840 	bl	80002c0 <strlen>
 8002240:	4603      	mov	r3, r0
 8002242:	b29a      	uxth	r2, r3
 8002244:	4639      	mov	r1, r7
 8002246:	230a      	movs	r3, #10
 8002248:	482c      	ldr	r0, [pc, #176]	@ (80022fc <printFIFOstatus+0xd4>)
 800224a:	f005 ff8d 	bl	8008168 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x17);
 800224e:	2017      	movs	r0, #23
 8002250:	f7fe feba 	bl	8000fc8 <NRF24_read_register>
 8002254:	4603      	mov	r3, r0
 8002256:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 800225a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800225e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 8002262:	2b00      	cmp	r3, #0
 8002264:	bfcc      	ite	gt
 8002266:	2301      	movgt	r3, #1
 8002268:	2300      	movle	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 800226e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002272:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 8002276:	2b00      	cmp	r3, #0
 8002278:	bfcc      	ite	gt
 800227a:	2301      	movgt	r3, #1
 800227c:	2300      	movle	r3, #0
 800227e:	b2db      	uxtb	r3, r3
 8002280:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 8002282:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002286:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 800228a:	2b00      	cmp	r3, #0
 800228c:	bfcc      	ite	gt
 800228e:	2301      	movgt	r3, #1
 8002290:	2300      	movle	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 8002296:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800229a:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 800229e:	2b00      	cmp	r3, #0
 80022a0:	bfcc      	ite	gt
 80022a2:	2301      	movgt	r3, #1
 80022a4:	2300      	movle	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	4638      	mov	r0, r7
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	9200      	str	r2, [sp, #0]
 80022ae:	4623      	mov	r3, r4
 80022b0:	460a      	mov	r2, r1
 80022b2:	4913      	ldr	r1, [pc, #76]	@ (8002300 <printFIFOstatus+0xd8>)
 80022b4:	f007 fafe 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80022b8:	463b      	mov	r3, r7
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe f800 	bl	80002c0 <strlen>
 80022c0:	4603      	mov	r3, r0
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	4639      	mov	r1, r7
 80022c6:	230a      	movs	r3, #10
 80022c8:	480c      	ldr	r0, [pc, #48]	@ (80022fc <printFIFOstatus+0xd4>)
 80022ca:	f005 ff4d 	bl	8008168 <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 80022ce:	463b      	mov	r3, r7
 80022d0:	4909      	ldr	r1, [pc, #36]	@ (80022f8 <printFIFOstatus+0xd0>)
 80022d2:	4618      	mov	r0, r3
 80022d4:	f007 faee 	bl	80098b4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80022d8:	463b      	mov	r3, r7
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fd fff0 	bl	80002c0 <strlen>
 80022e0:	4603      	mov	r3, r0
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	4639      	mov	r1, r7
 80022e6:	230a      	movs	r3, #10
 80022e8:	4804      	ldr	r0, [pc, #16]	@ (80022fc <printFIFOstatus+0xd4>)
 80022ea:	f005 ff3d 	bl	8008168 <HAL_UART_Transmit>

}
 80022ee:	bf00      	nop
 80022f0:	376c      	adds	r7, #108	@ 0x6c
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd90      	pop	{r4, r7, pc}
 80022f6:	bf00      	nop
 80022f8:	0800bf80 	.word	0x0800bf80
 80022fc:	2000025c 	.word	0x2000025c
 8002300:	0800c024 	.word	0x0800c024

08002304 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// period == 0.005 s
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a09      	ldr	r2, [pc, #36]	@ (8002338 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d10b      	bne.n	800232e <HAL_TIM_PeriodElapsedCallback+0x2a>
		message.data.I_out_int = data.I_out_int;
 8002316:	4b09      	ldr	r3, [pc, #36]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	4a09      	ldr	r2, [pc, #36]	@ (8002340 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800231c:	6093      	str	r3, [r2, #8]
		message.data.V_out_int = data.V_out_int;
 800231e:	4b07      	ldr	r3, [pc, #28]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a07      	ldr	r2, [pc, #28]	@ (8002340 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002324:	6053      	str	r3, [r2, #4]
		NRF24_write(&message, sizeof(message));
 8002326:	210c      	movs	r1, #12
 8002328:	4805      	ldr	r0, [pc, #20]	@ (8002340 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800232a:	f7fe ffff 	bl	800132c <NRF24_write>
	}


}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40000400 	.word	0x40000400
 800233c:	20000514 	.word	0x20000514
 8002340:	2000051c 	.word	0x2000051c

08002344 <NRF24_Init>:


const void NRF24_Init()
{
 8002344:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8002348:	b0a3      	sub	sp, #140	@ 0x8c
 800234a:	af22      	add	r7, sp, #136	@ 0x88
	NRF24_begin(hspi1);
 800234c:	4c22      	ldr	r4, [pc, #136]	@ (80023d8 <NRF24_Init+0x94>)
 800234e:	4668      	mov	r0, sp
 8002350:	f104 0310 	add.w	r3, r4, #16
 8002354:	2254      	movs	r2, #84	@ 0x54
 8002356:	4619      	mov	r1, r3
 8002358:	f007 fb91 	bl	8009a7e <memcpy>
 800235c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002360:	f7fe ff0c 	bl	800117c <NRF24_begin>
	nrf24_DebugUART_Init(huart2);
 8002364:	4c1d      	ldr	r4, [pc, #116]	@ (80023dc <NRF24_Init+0x98>)
 8002366:	4668      	mov	r0, sp
 8002368:	f104 0310 	add.w	r3, r4, #16
 800236c:	2284      	movs	r2, #132	@ 0x84
 800236e:	4619      	mov	r1, r3
 8002370:	f007 fb85 	bl	8009a7e <memcpy>
 8002374:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002378:	f7ff ff3e 	bl	80021f8 <nrf24_DebugUART_Init>
	NRF24_setDataRate(RF24_250KBPS);
 800237c:	2002      	movs	r0, #2
 800237e:	f7ff f905 	bl	800158c <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_8);
 8002382:	2001      	movs	r0, #1
 8002384:	f7ff f948 	bl	8001618 <NRF24_setCRCLength>
	NRF24_setPALevel(RF24_PA_0dB);
 8002388:	2003      	movs	r0, #3
 800238a:	f7ff f8c6 	bl	800151a <NRF24_setPALevel>
	NRF24_setChannel(0x6f);
 800238e:	206f      	movs	r0, #111	@ 0x6f
 8002390:	f7ff f860 	bl	8001454 <NRF24_setChannel>
	NRF24_setPayloadSize(sizeof(message));
 8002394:	200c      	movs	r0, #12
 8002396:	f7ff f873 	bl	8001480 <NRF24_setPayloadSize>
	NRF24_disableDynamicPayloads();
 800239a:	f7ff f891 	bl	80014c0 <NRF24_disableDynamicPayloads>
	NRF24_setAutoAck(0);
 800239e:	2000      	movs	r0, #0
 80023a0:	f7ff f8a6 	bl	80014f0 <NRF24_setAutoAck>
	NRF24_powerUp();
 80023a4:	f7ff f960 	bl	8001668 <NRF24_powerUp>
	NRF24_stopListening();
 80023a8:	f7fe ffb4 	bl	8001314 <NRF24_stopListening>
	NRF24_openWritingPipe(pipe);
 80023ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023b0:	2300      	movs	r3, #0
 80023b2:	4690      	mov	r8, r2
 80023b4:	4699      	mov	r9, r3
 80023b6:	4640      	mov	r0, r8
 80023b8:	4649      	mov	r1, r9
 80023ba:	f7ff f80b 	bl	80013d4 <NRF24_openWritingPipe>
	  printRadioSettings();
 80023be:	f7ff fa25 	bl	800180c <printRadioSettings>
	  printStatusReg();
 80023c2:	f7ff fe4b 	bl	800205c <printStatusReg>
	  printConfigReg();
 80023c6:	f7ff fec1 	bl	800214c <printConfigReg>
	  printFIFOstatus();
 80023ca:	f7ff ff2d 	bl	8002228 <printFIFOstatus>

}
 80023ce:	bf00      	nop
 80023d0:	3704      	adds	r7, #4
 80023d2:	46bd      	mov	sp, r7
 80023d4:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 80023d8:	200003d0 	.word	0x200003d0
 80023dc:	20000480 	.word	0x20000480

080023e0 <__io_putchar>:

int __io_putchar(int ch){
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 80023e8:	1d39      	adds	r1, r7, #4
 80023ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023ee:	2201      	movs	r2, #1
 80023f0:	4803      	ldr	r0, [pc, #12]	@ (8002400 <__io_putchar+0x20>)
 80023f2:	f005 feb9 	bl	8008168 <HAL_UART_Transmit>
}
 80023f6:	bf00      	nop
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000480 	.word	0x20000480

08002404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800240a:	f000 fdf0 	bl	8002fee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800240e:	f000 f861 	bl	80024d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002412:	f000 fa57 	bl	80028c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002416:	f000 fa2b 	bl	8002870 <MX_DMA_Init>
  MX_ADC1_Init();
 800241a:	f000 f8a9 	bl	8002570 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800241e:	f000 f9db 	bl	80027d8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002422:	f000 f943 	bl	80026ac <MX_SPI1_Init>
  MX_RNG_Init();
 8002426:	f000 f92b 	bl	8002680 <MX_RNG_Init>
  MX_TIM3_Init();
 800242a:	f000 f985 	bl	8002738 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800242e:	217f      	movs	r1, #127	@ 0x7f
 8002430:	481e      	ldr	r0, [pc, #120]	@ (80024ac <main+0xa8>)
 8002432:	f002 fb0b 	bl	8004a4c <HAL_ADCEx_Calibration_Start>
    //GPIO_Init();
//    csn_high();
//	ce_low();
    HAL_Delay(5);
 8002436:	2005      	movs	r0, #5
 8002438:	f000 fe4a 	bl	80030d0 <HAL_Delay>
    printf("Init NRF...\n\r");
 800243c:	481c      	ldr	r0, [pc, #112]	@ (80024b0 <main+0xac>)
 800243e:	f007 fa27 	bl	8009890 <iprintf>
  NRF24_Init();
 8002442:	f7ff ff7f 	bl	8002344 <NRF24_Init>
  HAL_Delay(5000);
 8002446:	f241 3088 	movw	r0, #5000	@ 0x1388
 800244a:	f000 fe41 	bl	80030d0 <HAL_Delay>

	//        id
	HAL_StatusTypeDef initId = HAL_RNG_GenerateRandomNumber(&hrng, &message.id);
 800244e:	4919      	ldr	r1, [pc, #100]	@ (80024b4 <main+0xb0>)
 8002450:	4819      	ldr	r0, [pc, #100]	@ (80024b8 <main+0xb4>)
 8002452:	f004 f97a 	bl	800674a <HAL_RNG_GenerateRandomNumber>
 8002456:	4603      	mov	r3, r0
 8002458:	71fb      	strb	r3, [r7, #7]

	  if (initId == HAL_OK)
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d106      	bne.n	800246e <main+0x6a>
	  {
	    printf("Init complete! My Id: %li\n\r", message.id);
 8002460:	4b14      	ldr	r3, [pc, #80]	@ (80024b4 <main+0xb0>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4619      	mov	r1, r3
 8002466:	4815      	ldr	r0, [pc, #84]	@ (80024bc <main+0xb8>)
 8002468:	f007 fa12 	bl	8009890 <iprintf>
 800246c:	e001      	b.n	8002472 <main+0x6e>

	  }else {
		  Error_Handler();
 800246e:	f000 fabb 	bl	80029e8 <Error_Handler>
	  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_TIM_Base_Start_IT(&htim3);
 8002472:	4813      	ldr	r0, [pc, #76]	@ (80024c0 <main+0xbc>)
 8002474:	f005 f94c 	bl	8007710 <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&data, 2);
 8002478:	2202      	movs	r2, #2
 800247a:	4912      	ldr	r1, [pc, #72]	@ (80024c4 <main+0xc0>)
 800247c:	480b      	ldr	r0, [pc, #44]	@ (80024ac <main+0xa8>)
 800247e:	f001 fa33 	bl	80038e8 <HAL_ADC_Start_DMA>
    while (1)
    {
    	printf("My Id: %li\n\r", message.id);
 8002482:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <main+0xb0>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4619      	mov	r1, r3
 8002488:	480f      	ldr	r0, [pc, #60]	@ (80024c8 <main+0xc4>)
 800248a:	f007 fa01 	bl	8009890 <iprintf>
    	printf("I int: %li\n", message.data.I_out_int);
 800248e:	4b09      	ldr	r3, [pc, #36]	@ (80024b4 <main+0xb0>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	4619      	mov	r1, r3
 8002494:	480d      	ldr	r0, [pc, #52]	@ (80024cc <main+0xc8>)
 8002496:	f007 f9fb 	bl	8009890 <iprintf>
    	printf("V int: %li\n", message.data.V_out_int);
 800249a:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <main+0xb0>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	4619      	mov	r1, r3
 80024a0:	480b      	ldr	r0, [pc, #44]	@ (80024d0 <main+0xcc>)
 80024a2:	f007 f9f5 	bl	8009890 <iprintf>
    	printf("My Id: %li\n\r", message.id);
 80024a6:	bf00      	nop
 80024a8:	e7eb      	b.n	8002482 <main+0x7e>
 80024aa:	bf00      	nop
 80024ac:	200002f0 	.word	0x200002f0
 80024b0:	0800c07c 	.word	0x0800c07c
 80024b4:	2000051c 	.word	0x2000051c
 80024b8:	200003bc 	.word	0x200003bc
 80024bc:	0800c08c 	.word	0x0800c08c
 80024c0:	20000434 	.word	0x20000434
 80024c4:	20000514 	.word	0x20000514
 80024c8:	0800c0a8 	.word	0x0800c0a8
 80024cc:	0800c0b8 	.word	0x0800c0b8
 80024d0:	0800c0c4 	.word	0x0800c0c4

080024d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b094      	sub	sp, #80	@ 0x50
 80024d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024da:	f107 0318 	add.w	r3, r7, #24
 80024de:	2238      	movs	r2, #56	@ 0x38
 80024e0:	2100      	movs	r1, #0
 80024e2:	4618      	mov	r0, r3
 80024e4:	f007 fa4b 	bl	800997e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	609a      	str	r2, [r3, #8]
 80024f2:	60da      	str	r2, [r3, #12]
 80024f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80024fa:	f003 f91f 	bl	800573c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80024fe:	2322      	movs	r3, #34	@ 0x22
 8002500:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002502:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002508:	2340      	movs	r3, #64	@ 0x40
 800250a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800250c:	2301      	movs	r3, #1
 800250e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002510:	2302      	movs	r3, #2
 8002512:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002514:	2302      	movs	r3, #2
 8002516:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002518:	2304      	movs	r3, #4
 800251a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800251c:	2355      	movs	r3, #85	@ 0x55
 800251e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002520:	2302      	movs	r3, #2
 8002522:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002524:	2302      	movs	r3, #2
 8002526:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002528:	2302      	movs	r3, #2
 800252a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800252c:	f107 0318 	add.w	r3, r7, #24
 8002530:	4618      	mov	r0, r3
 8002532:	f003 f9b7 	bl	80058a4 <HAL_RCC_OscConfig>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 800253c:	f000 fa54 	bl	80029e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002540:	230f      	movs	r3, #15
 8002542:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002544:	2303      	movs	r3, #3
 8002546:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002548:	2380      	movs	r3, #128	@ 0x80
 800254a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800254c:	2300      	movs	r3, #0
 800254e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002554:	1d3b      	adds	r3, r7, #4
 8002556:	2102      	movs	r1, #2
 8002558:	4618      	mov	r0, r3
 800255a:	f003 fcb5 	bl	8005ec8 <HAL_RCC_ClockConfig>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002564:	f000 fa40 	bl	80029e8 <Error_Handler>
  }
}
 8002568:	bf00      	nop
 800256a:	3750      	adds	r7, #80	@ 0x50
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08c      	sub	sp, #48	@ 0x30
 8002574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002582:	1d3b      	adds	r3, r7, #4
 8002584:	2220      	movs	r2, #32
 8002586:	2100      	movs	r1, #0
 8002588:	4618      	mov	r0, r3
 800258a:	f007 f9f8 	bl	800997e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800258e:	4b39      	ldr	r3, [pc, #228]	@ (8002674 <MX_ADC1_Init+0x104>)
 8002590:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002594:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8002596:	4b37      	ldr	r3, [pc, #220]	@ (8002674 <MX_ADC1_Init+0x104>)
 8002598:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 800259c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800259e:	4b35      	ldr	r3, [pc, #212]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025a4:	4b33      	ldr	r3, [pc, #204]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80025aa:	4b32      	ldr	r3, [pc, #200]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80025b0:	4b30      	ldr	r3, [pc, #192]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025b8:	2204      	movs	r2, #4
 80025ba:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80025bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025be:	2200      	movs	r2, #0
 80025c0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80025c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025c4:	2201      	movs	r2, #1
 80025c6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80025c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025ca:	2202      	movs	r2, #2
 80025cc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025ce:	4b29      	ldr	r3, [pc, #164]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025d6:	4b27      	ldr	r3, [pc, #156]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025d8:	2200      	movs	r2, #0
 80025da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80025dc:	4b25      	ldr	r3, [pc, #148]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025de:	2200      	movs	r2, #0
 80025e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80025e2:	4b24      	ldr	r3, [pc, #144]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80025ea:	4b22      	ldr	r3, [pc, #136]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80025f0:	4b20      	ldr	r3, [pc, #128]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025f8:	481e      	ldr	r0, [pc, #120]	@ (8002674 <MX_ADC1_Init+0x104>)
 80025fa:	f000 fff1 	bl	80035e0 <HAL_ADC_Init>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002604:	f000 f9f0 	bl	80029e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002608:	2300      	movs	r3, #0
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800260c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002610:	4619      	mov	r1, r3
 8002612:	4818      	ldr	r0, [pc, #96]	@ (8002674 <MX_ADC1_Init+0x104>)
 8002614:	f002 faae 	bl	8004b74 <HAL_ADCEx_MultiModeConfigChannel>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800261e:	f000 f9e3 	bl	80029e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002622:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <MX_ADC1_Init+0x108>)
 8002624:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002626:	2306      	movs	r3, #6
 8002628:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800262a:	2304      	movs	r3, #4
 800262c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800262e:	237f      	movs	r3, #127	@ 0x7f
 8002630:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002632:	2304      	movs	r3, #4
 8002634:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	4619      	mov	r1, r3
 800263e:	480d      	ldr	r0, [pc, #52]	@ (8002674 <MX_ADC1_Init+0x104>)
 8002640:	f001 fc48 	bl	8003ed4 <HAL_ADC_ConfigChannel>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800264a:	f000 f9cd 	bl	80029e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800264e:	4b0b      	ldr	r3, [pc, #44]	@ (800267c <MX_ADC1_Init+0x10c>)
 8002650:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002652:	230c      	movs	r3, #12
 8002654:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	4619      	mov	r1, r3
 800265a:	4806      	ldr	r0, [pc, #24]	@ (8002674 <MX_ADC1_Init+0x104>)
 800265c:	f001 fc3a 	bl	8003ed4 <HAL_ADC_ConfigChannel>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002666:	f000 f9bf 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800266a:	bf00      	nop
 800266c:	3730      	adds	r7, #48	@ 0x30
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	200002f0 	.word	0x200002f0
 8002678:	04300002 	.word	0x04300002
 800267c:	08600004 	.word	0x08600004

08002680 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002684:	4b07      	ldr	r3, [pc, #28]	@ (80026a4 <MX_RNG_Init+0x24>)
 8002686:	4a08      	ldr	r2, [pc, #32]	@ (80026a8 <MX_RNG_Init+0x28>)
 8002688:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <MX_RNG_Init+0x24>)
 800268c:	2200      	movs	r2, #0
 800268e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002690:	4804      	ldr	r0, [pc, #16]	@ (80026a4 <MX_RNG_Init+0x24>)
 8002692:	f004 f825 	bl	80066e0 <HAL_RNG_Init>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800269c:	f000 f9a4 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	200003bc 	.word	0x200003bc
 80026a8:	50060800 	.word	0x50060800

080026ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026b2:	4a20      	ldr	r2, [pc, #128]	@ (8002734 <MX_SPI1_Init+0x88>)
 80026b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80026bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026be:	4b1c      	ldr	r3, [pc, #112]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026c6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80026ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026cc:	4b18      	ldr	r3, [pc, #96]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026d2:	4b17      	ldr	r3, [pc, #92]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026d8:	4b15      	ldr	r3, [pc, #84]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80026e0:	4b13      	ldr	r3, [pc, #76]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026e2:	2218      	movs	r2, #24
 80026e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026e6:	4b12      	ldr	r3, [pc, #72]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ec:	4b10      	ldr	r3, [pc, #64]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80026f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <MX_SPI1_Init+0x84>)
 80026fa:	2207      	movs	r2, #7
 80026fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <MX_SPI1_Init+0x84>)
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002704:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <MX_SPI1_Init+0x84>)
 8002706:	2200      	movs	r2, #0
 8002708:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800270a:	4809      	ldr	r0, [pc, #36]	@ (8002730 <MX_SPI1_Init+0x84>)
 800270c:	f004 f873 	bl	80067f6 <HAL_SPI_Init>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002716:	f000 f967 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 800271a:	4b05      	ldr	r3, [pc, #20]	@ (8002730 <MX_SPI1_Init+0x84>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b03      	ldr	r3, [pc, #12]	@ (8002730 <MX_SPI1_Init+0x84>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002728:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	200003d0 	.word	0x200003d0
 8002734:	40013000 	.word	0x40013000

08002738 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b088      	sub	sp, #32
 800273c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800273e:	f107 0310 	add.w	r3, r7, #16
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	605a      	str	r2, [r3, #4]
 8002748:	609a      	str	r2, [r3, #8]
 800274a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800274c:	1d3b      	adds	r3, r7, #4
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	605a      	str	r2, [r3, #4]
 8002754:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002756:	4b1e      	ldr	r3, [pc, #120]	@ (80027d0 <MX_TIM3_Init+0x98>)
 8002758:	4a1e      	ldr	r2, [pc, #120]	@ (80027d4 <MX_TIM3_Init+0x9c>)
 800275a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 651-1;
 800275c:	4b1c      	ldr	r3, [pc, #112]	@ (80027d0 <MX_TIM3_Init+0x98>)
 800275e:	f240 228a 	movw	r2, #650	@ 0x28a
 8002762:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002764:	4b1a      	ldr	r3, [pc, #104]	@ (80027d0 <MX_TIM3_Init+0x98>)
 8002766:	2200      	movs	r2, #0
 8002768:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 651;
 800276a:	4b19      	ldr	r3, [pc, #100]	@ (80027d0 <MX_TIM3_Init+0x98>)
 800276c:	f240 228b 	movw	r2, #651	@ 0x28b
 8002770:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002772:	4b17      	ldr	r3, [pc, #92]	@ (80027d0 <MX_TIM3_Init+0x98>)
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002778:	4b15      	ldr	r3, [pc, #84]	@ (80027d0 <MX_TIM3_Init+0x98>)
 800277a:	2200      	movs	r2, #0
 800277c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800277e:	4814      	ldr	r0, [pc, #80]	@ (80027d0 <MX_TIM3_Init+0x98>)
 8002780:	f004 ff6e 	bl	8007660 <HAL_TIM_Base_Init>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800278a:	f000 f92d 	bl	80029e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800278e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002792:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002794:	f107 0310 	add.w	r3, r7, #16
 8002798:	4619      	mov	r1, r3
 800279a:	480d      	ldr	r0, [pc, #52]	@ (80027d0 <MX_TIM3_Init+0x98>)
 800279c:	f005 f972 	bl	8007a84 <HAL_TIM_ConfigClockSource>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80027a6:	f000 f91f 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027aa:	2300      	movs	r3, #0
 80027ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ae:	2300      	movs	r3, #0
 80027b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027b2:	1d3b      	adds	r3, r7, #4
 80027b4:	4619      	mov	r1, r3
 80027b6:	4806      	ldr	r0, [pc, #24]	@ (80027d0 <MX_TIM3_Init+0x98>)
 80027b8:	f005 fbbe 	bl	8007f38 <HAL_TIMEx_MasterConfigSynchronization>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80027c2:	f000 f911 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027c6:	bf00      	nop
 80027c8:	3720      	adds	r7, #32
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000434 	.word	0x20000434
 80027d4:	40000400 	.word	0x40000400

080027d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027dc:	4b22      	ldr	r3, [pc, #136]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 80027de:	4a23      	ldr	r2, [pc, #140]	@ (800286c <MX_USART2_UART_Init+0x94>)
 80027e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027e2:	4b21      	ldr	r3, [pc, #132]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 80027e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 80027fe:	220c      	movs	r2, #12
 8002800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002802:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002804:	2200      	movs	r2, #0
 8002806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002808:	4b17      	ldr	r3, [pc, #92]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 800280a:	2200      	movs	r2, #0
 800280c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800280e:	4b16      	ldr	r3, [pc, #88]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002810:	2200      	movs	r2, #0
 8002812:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002814:	4b14      	ldr	r3, [pc, #80]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002816:	2200      	movs	r2, #0
 8002818:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800281a:	4b13      	ldr	r3, [pc, #76]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 800281c:	2200      	movs	r2, #0
 800281e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002820:	4811      	ldr	r0, [pc, #68]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002822:	f005 fc51 	bl	80080c8 <HAL_UART_Init>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800282c:	f000 f8dc 	bl	80029e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002830:	2100      	movs	r1, #0
 8002832:	480d      	ldr	r0, [pc, #52]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002834:	f006 fa4a 	bl	8008ccc <HAL_UARTEx_SetTxFifoThreshold>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800283e:	f000 f8d3 	bl	80029e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002842:	2100      	movs	r1, #0
 8002844:	4808      	ldr	r0, [pc, #32]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002846:	f006 fa7f 	bl	8008d48 <HAL_UARTEx_SetRxFifoThreshold>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002850:	f000 f8ca 	bl	80029e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002854:	4804      	ldr	r0, [pc, #16]	@ (8002868 <MX_USART2_UART_Init+0x90>)
 8002856:	f006 fa00 	bl	8008c5a <HAL_UARTEx_DisableFifoMode>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002860:	f000 f8c2 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002864:	bf00      	nop
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000480 	.word	0x20000480
 800286c:	40004400 	.word	0x40004400

08002870 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002876:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <MX_DMA_Init+0x50>)
 8002878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800287a:	4a11      	ldr	r2, [pc, #68]	@ (80028c0 <MX_DMA_Init+0x50>)
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	6493      	str	r3, [r2, #72]	@ 0x48
 8002882:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <MX_DMA_Init+0x50>)
 8002884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	607b      	str	r3, [r7, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800288e:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <MX_DMA_Init+0x50>)
 8002890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002892:	4a0b      	ldr	r2, [pc, #44]	@ (80028c0 <MX_DMA_Init+0x50>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	6493      	str	r3, [r2, #72]	@ 0x48
 800289a:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <MX_DMA_Init+0x50>)
 800289c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	603b      	str	r3, [r7, #0]
 80028a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2101      	movs	r1, #1
 80028aa:	200b      	movs	r0, #11
 80028ac:	f002 fae1 	bl	8004e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028b0:	200b      	movs	r0, #11
 80028b2:	f002 faf8 	bl	8004ea6 <HAL_NVIC_EnableIRQ>

}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40021000 	.word	0x40021000

080028c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b088      	sub	sp, #32
 80028c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ca:	f107 030c 	add.w	r3, r7, #12
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028da:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 80028dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028de:	4a40      	ldr	r2, [pc, #256]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 80028e0:	f043 0320 	orr.w	r3, r3, #32
 80028e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028e6:	4b3e      	ldr	r3, [pc, #248]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 80028e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ea:	f003 0320 	and.w	r3, r3, #32
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f2:	4b3b      	ldr	r3, [pc, #236]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 80028f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f6:	4a3a      	ldr	r2, [pc, #232]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028fe:	4b38      	ldr	r3, [pc, #224]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 8002900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	607b      	str	r3, [r7, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800290a:	4b35      	ldr	r3, [pc, #212]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 800290c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290e:	4a34      	ldr	r2, [pc, #208]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 8002910:	f043 0302 	orr.w	r3, r3, #2
 8002914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002916:	4b32      	ldr	r3, [pc, #200]	@ (80029e0 <MX_GPIO_Init+0x11c>)
 8002918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_SS_GPIO_Port, NRF_SS_Pin, GPIO_PIN_RESET);
 8002922:	2200      	movs	r2, #0
 8002924:	2110      	movs	r1, #16
 8002926:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800292a:	f002 fecb 	bl	80056c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CSN_Pin|LD2_Pin, GPIO_PIN_RESET);
 800292e:	2200      	movs	r2, #0
 8002930:	f240 1101 	movw	r1, #257	@ 0x101
 8002934:	482b      	ldr	r0, [pc, #172]	@ (80029e4 <MX_GPIO_Init+0x120>)
 8002936:	f002 fec5 	bl	80056c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : VOLTAGE_IN_Pin */
  GPIO_InitStruct.Pin = VOLTAGE_IN_Pin;
 800293a:	2302      	movs	r3, #2
 800293c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800293e:	2303      	movs	r3, #3
 8002940:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002942:	2300      	movs	r3, #0
 8002944:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(VOLTAGE_IN_GPIO_Port, &GPIO_InitStruct);
 8002946:	f107 030c 	add.w	r3, r7, #12
 800294a:	4619      	mov	r1, r3
 800294c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002950:	f002 fd36 	bl	80053c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_SS_Pin */
  GPIO_InitStruct.Pin = NRF_SS_Pin;
 8002954:	2310      	movs	r3, #16
 8002956:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002958:	2301      	movs	r3, #1
 800295a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002960:	2300      	movs	r3, #0
 8002962:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF_SS_GPIO_Port, &GPIO_InitStruct);
 8002964:	f107 030c 	add.w	r3, r7, #12
 8002968:	4619      	mov	r1, r3
 800296a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800296e:	f002 fd27 	bl	80053c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8002972:	2301      	movs	r3, #1
 8002974:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002976:	2301      	movs	r3, #1
 8002978:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800297a:	2301      	movs	r3, #1
 800297c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8002982:	f107 030c 	add.w	r3, r7, #12
 8002986:	4619      	mov	r1, r3
 8002988:	4816      	ldr	r0, [pc, #88]	@ (80029e4 <MX_GPIO_Init+0x120>)
 800298a:	f002 fd19 	bl	80053c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 800298e:	2340      	movs	r3, #64	@ 0x40
 8002990:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002992:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002996:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 800299c:	f107 030c 	add.w	r3, r7, #12
 80029a0:	4619      	mov	r1, r3
 80029a2:	4810      	ldr	r0, [pc, #64]	@ (80029e4 <MX_GPIO_Init+0x120>)
 80029a4:	f002 fd0c 	bl	80053c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80029a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ae:	2301      	movs	r3, #1
 80029b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80029ba:	f107 030c 	add.w	r3, r7, #12
 80029be:	4619      	mov	r1, r3
 80029c0:	4808      	ldr	r0, [pc, #32]	@ (80029e4 <MX_GPIO_Init+0x120>)
 80029c2:	f002 fcfd 	bl	80053c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80029c6:	2200      	movs	r2, #0
 80029c8:	2101      	movs	r1, #1
 80029ca:	2017      	movs	r0, #23
 80029cc:	f002 fa51 	bl	8004e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80029d0:	2017      	movs	r0, #23
 80029d2:	f002 fa68 	bl	8004ea6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029d6:	bf00      	nop
 80029d8:	3720      	adds	r7, #32
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000
 80029e4:	48000400 	.word	0x48000400

080029e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029ec:	b672      	cpsid	i
}
 80029ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
    {
    	printf("Error in init code");
 80029f0:	4801      	ldr	r0, [pc, #4]	@ (80029f8 <Error_Handler+0x10>)
 80029f2:	f006 ff4d 	bl	8009890 <iprintf>
 80029f6:	e7fb      	b.n	80029f0 <Error_Handler+0x8>
 80029f8:	0800c0d0 	.word	0x0800c0d0

080029fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a02:	4b0f      	ldr	r3, [pc, #60]	@ (8002a40 <HAL_MspInit+0x44>)
 8002a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a06:	4a0e      	ldr	r2, [pc, #56]	@ (8002a40 <HAL_MspInit+0x44>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a40 <HAL_MspInit+0x44>)
 8002a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	607b      	str	r3, [r7, #4]
 8002a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	4b09      	ldr	r3, [pc, #36]	@ (8002a40 <HAL_MspInit+0x44>)
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1e:	4a08      	ldr	r2, [pc, #32]	@ (8002a40 <HAL_MspInit+0x44>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a26:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <HAL_MspInit+0x44>)
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002a32:	f002 ff27 	bl	8005884 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40021000 	.word	0x40021000

08002a44 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b09a      	sub	sp, #104	@ 0x68
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a5c:	f107 0310 	add.w	r3, r7, #16
 8002a60:	2244      	movs	r2, #68	@ 0x44
 8002a62:	2100      	movs	r1, #0
 8002a64:	4618      	mov	r0, r3
 8002a66:	f006 ff8a 	bl	800997e <memset>
  if(hadc->Instance==ADC1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a72:	d167      	bne.n	8002b44 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002a74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a78:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002a7a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a80:	f107 0310 	add.w	r3, r7, #16
 8002a84:	4618      	mov	r0, r3
 8002a86:	f003 fc3b 	bl	8006300 <HAL_RCCEx_PeriphCLKConfig>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002a90:	f7ff ffaa 	bl	80029e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002a94:	4b2d      	ldr	r3, [pc, #180]	@ (8002b4c <HAL_ADC_MspInit+0x108>)
 8002a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a98:	4a2c      	ldr	r2, [pc, #176]	@ (8002b4c <HAL_ADC_MspInit+0x108>)
 8002a9a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <HAL_ADC_MspInit+0x108>)
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aac:	4b27      	ldr	r3, [pc, #156]	@ (8002b4c <HAL_ADC_MspInit+0x108>)
 8002aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab0:	4a26      	ldr	r2, [pc, #152]	@ (8002b4c <HAL_ADC_MspInit+0x108>)
 8002ab2:	f043 0301 	orr.w	r3, r3, #1
 8002ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ab8:	4b24      	ldr	r3, [pc, #144]	@ (8002b4c <HAL_ADC_MspInit+0x108>)
 8002aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CURRENT_IN_Pin|VOLTAGE_IN_Pin;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002acc:	2300      	movs	r3, #0
 8002ace:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ada:	f002 fc71 	bl	80053c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002ade:	4b1c      	ldr	r3, [pc, #112]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002ae0:	4a1c      	ldr	r2, [pc, #112]	@ (8002b54 <HAL_ADC_MspInit+0x110>)
 8002ae2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002ae6:	2205      	movs	r2, #5
 8002ae8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aea:	4b19      	ldr	r3, [pc, #100]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002af0:	4b17      	ldr	r3, [pc, #92]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002af6:	4b16      	ldr	r3, [pc, #88]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002af8:	2280      	movs	r2, #128	@ 0x80
 8002afa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002afc:	4b14      	ldr	r3, [pc, #80]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002afe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b02:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b04:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002b06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b0a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b0c:	4b10      	ldr	r3, [pc, #64]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002b0e:	2220      	movs	r2, #32
 8002b10:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002b12:	4b0f      	ldr	r3, [pc, #60]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b18:	480d      	ldr	r0, [pc, #52]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002b1a:	f002 f9df 	bl	8004edc <HAL_DMA_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8002b24:	f7ff ff60 	bl	80029e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a09      	ldr	r2, [pc, #36]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002b2c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b2e:	4a08      	ldr	r2, [pc, #32]	@ (8002b50 <HAL_ADC_MspInit+0x10c>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8002b34:	2200      	movs	r2, #0
 8002b36:	2101      	movs	r1, #1
 8002b38:	2012      	movs	r0, #18
 8002b3a:	f002 f99a 	bl	8004e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002b3e:	2012      	movs	r0, #18
 8002b40:	f002 f9b1 	bl	8004ea6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b44:	bf00      	nop
 8002b46:	3768      	adds	r7, #104	@ 0x68
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	2000035c 	.word	0x2000035c
 8002b54:	40020008 	.word	0x40020008

08002b58 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b094      	sub	sp, #80	@ 0x50
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b60:	f107 030c 	add.w	r3, r7, #12
 8002b64:	2244      	movs	r2, #68	@ 0x44
 8002b66:	2100      	movs	r1, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f006 ff08 	bl	800997e <memset>
  if(hrng->Instance==RNG)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a11      	ldr	r2, [pc, #68]	@ (8002bb8 <HAL_RNG_MspInit+0x60>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d11a      	bne.n	8002bae <HAL_RNG_MspInit+0x56>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8002b78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b7c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b82:	f107 030c 	add.w	r3, r7, #12
 8002b86:	4618      	mov	r0, r3
 8002b88:	f003 fbba 	bl	8006300 <HAL_RCCEx_PeriphCLKConfig>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_RNG_MspInit+0x3e>
    {
      Error_Handler();
 8002b92:	f7ff ff29 	bl	80029e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002b96:	4b09      	ldr	r3, [pc, #36]	@ (8002bbc <HAL_RNG_MspInit+0x64>)
 8002b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9a:	4a08      	ldr	r2, [pc, #32]	@ (8002bbc <HAL_RNG_MspInit+0x64>)
 8002b9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ba2:	4b06      	ldr	r3, [pc, #24]	@ (8002bbc <HAL_RNG_MspInit+0x64>)
 8002ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ba6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002baa:	60bb      	str	r3, [r7, #8]
 8002bac:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002bae:	bf00      	nop
 8002bb0:	3750      	adds	r7, #80	@ 0x50
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	50060800 	.word	0x50060800
 8002bbc:	40021000 	.word	0x40021000

08002bc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08a      	sub	sp, #40	@ 0x28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 0314 	add.w	r3, r7, #20
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
 8002bd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a17      	ldr	r2, [pc, #92]	@ (8002c3c <HAL_SPI_MspInit+0x7c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d128      	bne.n	8002c34 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002be2:	4b17      	ldr	r3, [pc, #92]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be6:	4a16      	ldr	r2, [pc, #88]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002be8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bec:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bee:	4b14      	ldr	r3, [pc, #80]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfa:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bfe:	4a10      	ldr	r2, [pc, #64]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c06:	4b0e      	ldr	r3, [pc, #56]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin;
 8002c12:	23e0      	movs	r3, #224	@ 0xe0
 8002c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c16:	2302      	movs	r3, #2
 8002c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c22:	2305      	movs	r3, #5
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c26:	f107 0314 	add.w	r3, r7, #20
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c30:	f002 fbc6 	bl	80053c0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002c34:	bf00      	nop
 8002c36:	3728      	adds	r7, #40	@ 0x28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40013000 	.word	0x40013000
 8002c40:	40021000 	.word	0x40021000

08002c44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a0d      	ldr	r2, [pc, #52]	@ (8002c88 <HAL_TIM_Base_MspInit+0x44>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d113      	bne.n	8002c7e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c56:	4b0d      	ldr	r3, [pc, #52]	@ (8002c8c <HAL_TIM_Base_MspInit+0x48>)
 8002c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c8c <HAL_TIM_Base_MspInit+0x48>)
 8002c5c:	f043 0302 	orr.w	r3, r3, #2
 8002c60:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c62:	4b0a      	ldr	r3, [pc, #40]	@ (8002c8c <HAL_TIM_Base_MspInit+0x48>)
 8002c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2101      	movs	r1, #1
 8002c72:	201d      	movs	r0, #29
 8002c74:	f002 f8fd 	bl	8004e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c78:	201d      	movs	r0, #29
 8002c7a:	f002 f914 	bl	8004ea6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40000400 	.word	0x40000400
 8002c8c:	40021000 	.word	0x40021000

08002c90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b09a      	sub	sp, #104	@ 0x68
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ca8:	f107 0310 	add.w	r3, r7, #16
 8002cac:	2244      	movs	r2, #68	@ 0x44
 8002cae:	2100      	movs	r1, #0
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f006 fe64 	bl	800997e <memset>
  if(huart->Instance==USART2)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1f      	ldr	r2, [pc, #124]	@ (8002d38 <HAL_UART_MspInit+0xa8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d136      	bne.n	8002d2e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cc8:	f107 0310 	add.w	r3, r7, #16
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f003 fb17 	bl	8006300 <HAL_RCCEx_PeriphCLKConfig>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002cd8:	f7ff fe86 	bl	80029e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cdc:	4b17      	ldr	r3, [pc, #92]	@ (8002d3c <HAL_UART_MspInit+0xac>)
 8002cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce0:	4a16      	ldr	r2, [pc, #88]	@ (8002d3c <HAL_UART_MspInit+0xac>)
 8002ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ce8:	4b14      	ldr	r3, [pc, #80]	@ (8002d3c <HAL_UART_MspInit+0xac>)
 8002cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf0:	60fb      	str	r3, [r7, #12]
 8002cf2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf4:	4b11      	ldr	r3, [pc, #68]	@ (8002d3c <HAL_UART_MspInit+0xac>)
 8002cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cf8:	4a10      	ldr	r2, [pc, #64]	@ (8002d3c <HAL_UART_MspInit+0xac>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d00:	4b0e      	ldr	r3, [pc, #56]	@ (8002d3c <HAL_UART_MspInit+0xac>)
 8002d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002d0c:	230c      	movs	r3, #12
 8002d0e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d1c:	2307      	movs	r3, #7
 8002d1e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d24:	4619      	mov	r1, r3
 8002d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d2a:	f002 fb49 	bl	80053c0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d2e:	bf00      	nop
 8002d30:	3768      	adds	r7, #104	@ 0x68
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40004400 	.word	0x40004400
 8002d3c:	40021000 	.word	0x40021000

08002d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d44:	bf00      	nop
 8002d46:	e7fd      	b.n	8002d44 <NMI_Handler+0x4>

08002d48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d4c:	bf00      	nop
 8002d4e:	e7fd      	b.n	8002d4c <HardFault_Handler+0x4>

08002d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d54:	bf00      	nop
 8002d56:	e7fd      	b.n	8002d54 <MemManage_Handler+0x4>

08002d58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d5c:	bf00      	nop
 8002d5e:	e7fd      	b.n	8002d5c <BusFault_Handler+0x4>

08002d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d64:	bf00      	nop
 8002d66:	e7fd      	b.n	8002d64 <UsageFault_Handler+0x4>

08002d68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d6c:	bf00      	nop
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d76:	b480      	push	{r7}
 8002d78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d96:	f000 f97d 	bl	8003094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002da4:	4802      	ldr	r0, [pc, #8]	@ (8002db0 <DMA1_Channel1_IRQHandler+0x10>)
 8002da6:	f002 f9bc 	bl	8005122 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002daa:	bf00      	nop
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	2000035c 	.word	0x2000035c

08002db4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002db8:	4802      	ldr	r0, [pc, #8]	@ (8002dc4 <ADC1_2_IRQHandler+0x10>)
 8002dba:	f000 fe49 	bl	8003a50 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002dbe:	bf00      	nop
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	200002f0 	.word	0x200002f0

08002dc8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF_IRQ_Pin);
 8002dcc:	2040      	movs	r0, #64	@ 0x40
 8002dce:	f002 fc91 	bl	80056f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ddc:	4802      	ldr	r0, [pc, #8]	@ (8002de8 <TIM3_IRQHandler+0x10>)
 8002dde:	f004 fd01 	bl	80077e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000434 	.word	0x20000434

08002dec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  return 1;
 8002df0:	2301      	movs	r3, #1
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <_kill>:

int _kill(int pid, int sig)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e06:	f006 fe0d 	bl	8009a24 <__errno>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2216      	movs	r2, #22
 8002e0e:	601a      	str	r2, [r3, #0]
  return -1;
 8002e10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <_exit>:

void _exit (int status)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e24:	f04f 31ff 	mov.w	r1, #4294967295
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7ff ffe7 	bl	8002dfc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e2e:	bf00      	nop
 8002e30:	e7fd      	b.n	8002e2e <_exit+0x12>

08002e32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b086      	sub	sp, #24
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	e00a      	b.n	8002e5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e44:	f3af 8000 	nop.w
 8002e48:	4601      	mov	r1, r0
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	60ba      	str	r2, [r7, #8]
 8002e50:	b2ca      	uxtb	r2, r1
 8002e52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	3301      	adds	r3, #1
 8002e58:	617b      	str	r3, [r7, #20]
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	dbf0      	blt.n	8002e44 <_read+0x12>
  }

  return len;
 8002e62:	687b      	ldr	r3, [r7, #4]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	e009      	b.n	8002e92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	60ba      	str	r2, [r7, #8]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff faaa 	bl	80023e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	617b      	str	r3, [r7, #20]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	dbf1      	blt.n	8002e7e <_write+0x12>
	  //ITM_SendChar(*ptr++);
  }
  return len;
 8002e9a:	687b      	ldr	r3, [r7, #4]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <_close>:

int _close(int file)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002eac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ecc:	605a      	str	r2, [r3, #4]
  return 0;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <_isatty>:

int _isatty(int file)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ee4:	2301      	movs	r3, #1
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b085      	sub	sp, #20
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	60f8      	str	r0, [r7, #12]
 8002efa:	60b9      	str	r1, [r7, #8]
 8002efc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f14:	4a14      	ldr	r2, [pc, #80]	@ (8002f68 <_sbrk+0x5c>)
 8002f16:	4b15      	ldr	r3, [pc, #84]	@ (8002f6c <_sbrk+0x60>)
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f20:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <_sbrk+0x64>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d102      	bne.n	8002f2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f28:	4b11      	ldr	r3, [pc, #68]	@ (8002f70 <_sbrk+0x64>)
 8002f2a:	4a12      	ldr	r2, [pc, #72]	@ (8002f74 <_sbrk+0x68>)
 8002f2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f2e:	4b10      	ldr	r3, [pc, #64]	@ (8002f70 <_sbrk+0x64>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4413      	add	r3, r2
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d207      	bcs.n	8002f4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f3c:	f006 fd72 	bl	8009a24 <__errno>
 8002f40:	4603      	mov	r3, r0
 8002f42:	220c      	movs	r2, #12
 8002f44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f46:	f04f 33ff 	mov.w	r3, #4294967295
 8002f4a:	e009      	b.n	8002f60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f4c:	4b08      	ldr	r3, [pc, #32]	@ (8002f70 <_sbrk+0x64>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f52:	4b07      	ldr	r3, [pc, #28]	@ (8002f70 <_sbrk+0x64>)
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4413      	add	r3, r2
 8002f5a:	4a05      	ldr	r2, [pc, #20]	@ (8002f70 <_sbrk+0x64>)
 8002f5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20008000 	.word	0x20008000
 8002f6c:	00000400 	.word	0x00000400
 8002f70:	20000528 	.word	0x20000528
 8002f74:	20000680 	.word	0x20000680

08002f78 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002f7c:	4b06      	ldr	r3, [pc, #24]	@ (8002f98 <SystemInit+0x20>)
 8002f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f82:	4a05      	ldr	r2, [pc, #20]	@ (8002f98 <SystemInit+0x20>)
 8002f84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	e000ed00 	.word	0xe000ed00

08002f9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f9c:	480d      	ldr	r0, [pc, #52]	@ (8002fd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f9e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fa0:	f7ff ffea 	bl	8002f78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fa4:	480c      	ldr	r0, [pc, #48]	@ (8002fd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fa6:	490d      	ldr	r1, [pc, #52]	@ (8002fdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe0 <LoopForever+0xe>)
  movs r3, #0
 8002faa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002fac:	e002      	b.n	8002fb4 <LoopCopyDataInit>

08002fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fb2:	3304      	adds	r3, #4

08002fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fb8:	d3f9      	bcc.n	8002fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fba:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fbc:	4c0a      	ldr	r4, [pc, #40]	@ (8002fe8 <LoopForever+0x16>)
  movs r3, #0
 8002fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fc0:	e001      	b.n	8002fc6 <LoopFillZerobss>

08002fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fc4:	3204      	adds	r2, #4

08002fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fc8:	d3fb      	bcc.n	8002fc2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002fca:	f006 fd31 	bl	8009a30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fce:	f7ff fa19 	bl	8002404 <main>

08002fd2 <LoopForever>:

LoopForever:
    b LoopForever
 8002fd2:	e7fe      	b.n	8002fd2 <LoopForever>
  ldr   r0, =_estack
 8002fd4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fdc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002fe0:	0800c4ac 	.word	0x0800c4ac
  ldr r2, =_sbss
 8002fe4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002fe8:	2000067c 	.word	0x2000067c

08002fec <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fec:	e7fe      	b.n	8002fec <COMP1_2_3_IRQHandler>

08002fee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff8:	2003      	movs	r0, #3
 8002ffa:	f001 ff2f 	bl	8004e5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ffe:	2000      	movs	r0, #0
 8003000:	f000 f80e 	bl	8003020 <HAL_InitTick>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d002      	beq.n	8003010 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	71fb      	strb	r3, [r7, #7]
 800300e:	e001      	b.n	8003014 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003010:	f7ff fcf4 	bl	80029fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003014:	79fb      	ldrb	r3, [r7, #7]

}
 8003016:	4618      	mov	r0, r3
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
	...

08003020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003028:	2300      	movs	r3, #0
 800302a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800302c:	4b16      	ldr	r3, [pc, #88]	@ (8003088 <HAL_InitTick+0x68>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d022      	beq.n	800307a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003034:	4b15      	ldr	r3, [pc, #84]	@ (800308c <HAL_InitTick+0x6c>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	4b13      	ldr	r3, [pc, #76]	@ (8003088 <HAL_InitTick+0x68>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003040:	fbb1 f3f3 	udiv	r3, r1, r3
 8003044:	fbb2 f3f3 	udiv	r3, r2, r3
 8003048:	4618      	mov	r0, r3
 800304a:	f001 ff3a 	bl	8004ec2 <HAL_SYSTICK_Config>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10f      	bne.n	8003074 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b0f      	cmp	r3, #15
 8003058:	d809      	bhi.n	800306e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800305a:	2200      	movs	r2, #0
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	f04f 30ff 	mov.w	r0, #4294967295
 8003062:	f001 ff06 	bl	8004e72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003066:	4a0a      	ldr	r2, [pc, #40]	@ (8003090 <HAL_InitTick+0x70>)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6013      	str	r3, [r2, #0]
 800306c:	e007      	b.n	800307e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	73fb      	strb	r3, [r7, #15]
 8003072:	e004      	b.n	800307e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
 8003078:	e001      	b.n	800307e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800307e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	20000008 	.word	0x20000008
 800308c:	20000000 	.word	0x20000000
 8003090:	20000004 	.word	0x20000004

08003094 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003098:	4b05      	ldr	r3, [pc, #20]	@ (80030b0 <HAL_IncTick+0x1c>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b05      	ldr	r3, [pc, #20]	@ (80030b4 <HAL_IncTick+0x20>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4413      	add	r3, r2
 80030a2:	4a03      	ldr	r2, [pc, #12]	@ (80030b0 <HAL_IncTick+0x1c>)
 80030a4:	6013      	str	r3, [r2, #0]
}
 80030a6:	bf00      	nop
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	2000052c 	.word	0x2000052c
 80030b4:	20000008 	.word	0x20000008

080030b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  return uwTick;
 80030bc:	4b03      	ldr	r3, [pc, #12]	@ (80030cc <HAL_GetTick+0x14>)
 80030be:	681b      	ldr	r3, [r3, #0]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	2000052c 	.word	0x2000052c

080030d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030d8:	f7ff ffee 	bl	80030b8 <HAL_GetTick>
 80030dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e8:	d004      	beq.n	80030f4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ea:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <HAL_Delay+0x40>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4413      	add	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030f4:	bf00      	nop
 80030f6:	f7ff ffdf 	bl	80030b8 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	429a      	cmp	r2, r3
 8003104:	d8f7      	bhi.n	80030f6 <HAL_Delay+0x26>
  {
  }
}
 8003106:	bf00      	nop
 8003108:	bf00      	nop
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20000008 	.word	0x20000008

08003114 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	609a      	str	r2, [r3, #8]
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	609a      	str	r2, [r3, #8]
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003170:	4618      	mov	r0, r3
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800317c:	b480      	push	{r7}
 800317e:	b087      	sub	sp, #28
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
 8003188:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	3360      	adds	r3, #96	@ 0x60
 800318e:	461a      	mov	r2, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	4b08      	ldr	r3, [pc, #32]	@ (80031c0 <LL_ADC_SetOffset+0x44>)
 800319e:	4013      	ands	r3, r2
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	4313      	orrs	r3, r2
 80031ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80031b4:	bf00      	nop
 80031b6:	371c      	adds	r7, #28
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	03fff000 	.word	0x03fff000

080031c4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3360      	adds	r3, #96	@ 0x60
 80031d2:	461a      	mov	r2, r3
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b087      	sub	sp, #28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	3360      	adds	r3, #96	@ 0x60
 8003200:	461a      	mov	r2, r3
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	431a      	orrs	r2, r3
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800321a:	bf00      	nop
 800321c:	371c      	adds	r7, #28
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003226:	b480      	push	{r7}
 8003228:	b087      	sub	sp, #28
 800322a:	af00      	add	r7, sp, #0
 800322c:	60f8      	str	r0, [r7, #12]
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	3360      	adds	r3, #96	@ 0x60
 8003236:	461a      	mov	r2, r3
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	431a      	orrs	r2, r3
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003250:	bf00      	nop
 8003252:	371c      	adds	r7, #28
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	3360      	adds	r3, #96	@ 0x60
 800326c:	461a      	mov	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	431a      	orrs	r2, r3
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003286:	bf00      	nop
 8003288:	371c      	adds	r7, #28
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	615a      	str	r2, [r3, #20]
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80032cc:	2301      	movs	r3, #1
 80032ce:	e000      	b.n	80032d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032de:	b480      	push	{r7}
 80032e0:	b087      	sub	sp, #28
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	60f8      	str	r0, [r7, #12]
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	3330      	adds	r3, #48	@ 0x30
 80032ee:	461a      	mov	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	4413      	add	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f003 031f 	and.w	r3, r3, #31
 8003308:	211f      	movs	r1, #31
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	43db      	mvns	r3, r3
 8003310:	401a      	ands	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	0e9b      	lsrs	r3, r3, #26
 8003316:	f003 011f 	and.w	r1, r3, #31
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f003 031f 	and.w	r3, r3, #31
 8003320:	fa01 f303 	lsl.w	r3, r1, r3
 8003324:	431a      	orrs	r2, r3
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800332a:	bf00      	nop
 800332c:	371c      	adds	r7, #28
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003342:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800335c:	b480      	push	{r7}
 800335e:	b087      	sub	sp, #28
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	3314      	adds	r3, #20
 800336c:	461a      	mov	r2, r3
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	0e5b      	lsrs	r3, r3, #25
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	4413      	add	r3, r2
 800337a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	0d1b      	lsrs	r3, r3, #20
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	2107      	movs	r1, #7
 800338a:	fa01 f303 	lsl.w	r3, r1, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	401a      	ands	r2, r3
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	0d1b      	lsrs	r3, r3, #20
 8003396:	f003 031f 	and.w	r3, r3, #31
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	fa01 f303 	lsl.w	r3, r1, r3
 80033a0:	431a      	orrs	r2, r3
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80033a6:	bf00      	nop
 80033a8:	371c      	adds	r7, #28
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033cc:	43db      	mvns	r3, r3
 80033ce:	401a      	ands	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f003 0318 	and.w	r3, r3, #24
 80033d6:	4908      	ldr	r1, [pc, #32]	@ (80033f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80033d8:	40d9      	lsrs	r1, r3
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	400b      	ands	r3, r1
 80033de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e2:	431a      	orrs	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80033ea:	bf00      	nop
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	0007ffff 	.word	0x0007ffff

080033fc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 031f 	and.w	r3, r3, #31
}
 800340c:	4618      	mov	r0, r3
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003444:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	6093      	str	r3, [r2, #8]
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003468:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800346c:	d101      	bne.n	8003472 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003490:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003494:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034bc:	d101      	bne.n	80034c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034e4:	f043 0201 	orr.w	r2, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003508:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800350c:	f043 0202 	orr.w	r2, r3, #2
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d101      	bne.n	8003538 <LL_ADC_IsEnabled+0x18>
 8003534:	2301      	movs	r3, #1
 8003536:	e000      	b.n	800353a <LL_ADC_IsEnabled+0x1a>
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003546:	b480      	push	{r7}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b02      	cmp	r3, #2
 8003558:	d101      	bne.n	800355e <LL_ADC_IsDisableOngoing+0x18>
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <LL_ADC_IsDisableOngoing+0x1a>
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800357c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003580:	f043 0204 	orr.w	r2, r3, #4
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b04      	cmp	r3, #4
 80035a6:	d101      	bne.n	80035ac <LL_ADC_REG_IsConversionOngoing+0x18>
 80035a8:	2301      	movs	r3, #1
 80035aa:	e000      	b.n	80035ae <LL_ADC_REG_IsConversionOngoing+0x1a>
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b08      	cmp	r3, #8
 80035cc:	d101      	bne.n	80035d2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035e0:	b590      	push	{r4, r7, lr}
 80035e2:	b089      	sub	sp, #36	@ 0x24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80035ec:	2300      	movs	r3, #0
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e167      	b.n	80038ca <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003604:	2b00      	cmp	r3, #0
 8003606:	d109      	bne.n	800361c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f7ff fa1b 	bl	8002a44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff ff19 	bl	8003458 <LL_ADC_IsDeepPowerDownEnabled>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d004      	beq.n	8003636 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff feff 	bl	8003434 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff ff34 	bl	80034a8 <LL_ADC_IsInternalRegulatorEnabled>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d115      	bne.n	8003672 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff ff18 	bl	8003480 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003650:	4ba0      	ldr	r3, [pc, #640]	@ (80038d4 <HAL_ADC_Init+0x2f4>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	099b      	lsrs	r3, r3, #6
 8003656:	4aa0      	ldr	r2, [pc, #640]	@ (80038d8 <HAL_ADC_Init+0x2f8>)
 8003658:	fba2 2303 	umull	r2, r3, r2, r3
 800365c:	099b      	lsrs	r3, r3, #6
 800365e:	3301      	adds	r3, #1
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003664:	e002      	b.n	800366c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	3b01      	subs	r3, #1
 800366a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1f9      	bne.n	8003666 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4618      	mov	r0, r3
 8003678:	f7ff ff16 	bl	80034a8 <LL_ADC_IsInternalRegulatorEnabled>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10d      	bne.n	800369e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003686:	f043 0210 	orr.w	r2, r3, #16
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003692:	f043 0201 	orr.w	r2, r3, #1
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7ff ff76 	bl	8003594 <LL_ADC_REG_IsConversionOngoing>
 80036a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f040 8100 	bne.w	80038b8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f040 80fc 	bne.w	80038b8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80036c8:	f043 0202 	orr.w	r2, r3, #2
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff ff23 	bl	8003520 <LL_ADC_IsEnabled>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d111      	bne.n	8003704 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80036e4:	f7ff ff1c 	bl	8003520 <LL_ADC_IsEnabled>
 80036e8:	4604      	mov	r4, r0
 80036ea:	487c      	ldr	r0, [pc, #496]	@ (80038dc <HAL_ADC_Init+0x2fc>)
 80036ec:	f7ff ff18 	bl	8003520 <LL_ADC_IsEnabled>
 80036f0:	4603      	mov	r3, r0
 80036f2:	4323      	orrs	r3, r4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d105      	bne.n	8003704 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	4619      	mov	r1, r3
 80036fe:	4878      	ldr	r0, [pc, #480]	@ (80038e0 <HAL_ADC_Init+0x300>)
 8003700:	f7ff fd08 	bl	8003114 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	7f5b      	ldrb	r3, [r3, #29]
 8003708:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800370e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003714:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800371a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003722:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003724:	4313      	orrs	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800372e:	2b01      	cmp	r3, #1
 8003730:	d106      	bne.n	8003740 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003736:	3b01      	subs	r3, #1
 8003738:	045b      	lsls	r3, r3, #17
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4313      	orrs	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d009      	beq.n	800375c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003754:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4313      	orrs	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	4b60      	ldr	r3, [pc, #384]	@ (80038e4 <HAL_ADC_Init+0x304>)
 8003764:	4013      	ands	r3, r2
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6812      	ldr	r2, [r2, #0]
 800376a:	69b9      	ldr	r1, [r7, #24]
 800376c:	430b      	orrs	r3, r1
 800376e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	430a      	orrs	r2, r1
 8003784:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff ff15 	bl	80035ba <LL_ADC_INJ_IsConversionOngoing>
 8003790:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d16d      	bne.n	8003874 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d16a      	bne.n	8003874 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80037a2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80037aa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80037ac:	4313      	orrs	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037ba:	f023 0302 	bic.w	r3, r3, #2
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	69b9      	ldr	r1, [r7, #24]
 80037c4:	430b      	orrs	r3, r1
 80037c6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d017      	beq.n	8003800 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691a      	ldr	r2, [r3, #16]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80037de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037e8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80037ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6911      	ldr	r1, [r2, #16]
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80037fe:	e013      	b.n	8003828 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800380e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003820:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003824:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382e:	2b01      	cmp	r3, #1
 8003830:	d118      	bne.n	8003864 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	691b      	ldr	r3, [r3, #16]
 8003838:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800383c:	f023 0304 	bic.w	r3, r3, #4
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003848:	4311      	orrs	r1, r2
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800384e:	4311      	orrs	r1, r2
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003854:	430a      	orrs	r2, r1
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f042 0201 	orr.w	r2, r2, #1
 8003860:	611a      	str	r2, [r3, #16]
 8003862:	e007      	b.n	8003874 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691a      	ldr	r2, [r3, #16]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d10c      	bne.n	8003896 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003882:	f023 010f 	bic.w	r1, r3, #15
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	1e5a      	subs	r2, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	631a      	str	r2, [r3, #48]	@ 0x30
 8003894:	e007      	b.n	80038a6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 020f 	bic.w	r2, r2, #15
 80038a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038aa:	f023 0303 	bic.w	r3, r3, #3
 80038ae:	f043 0201 	orr.w	r2, r3, #1
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038b6:	e007      	b.n	80038c8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	f043 0210 	orr.w	r2, r3, #16
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3724      	adds	r7, #36	@ 0x24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd90      	pop	{r4, r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20000000 	.word	0x20000000
 80038d8:	053e2d63 	.word	0x053e2d63
 80038dc:	50000100 	.word	0x50000100
 80038e0:	50000300 	.word	0x50000300
 80038e4:	fff04007 	.word	0xfff04007

080038e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038f4:	4851      	ldr	r0, [pc, #324]	@ (8003a3c <HAL_ADC_Start_DMA+0x154>)
 80038f6:	f7ff fd81 	bl	80033fc <LL_ADC_GetMultimode>
 80038fa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fe47 	bl	8003594 <LL_ADC_REG_IsConversionOngoing>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	f040 808f 	bne.w	8003a2c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_ADC_Start_DMA+0x34>
 8003918:	2302      	movs	r3, #2
 800391a:	e08a      	b.n	8003a32 <HAL_ADC_Start_DMA+0x14a>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d005      	beq.n	8003936 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	2b05      	cmp	r3, #5
 800392e:	d002      	beq.n	8003936 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	2b09      	cmp	r3, #9
 8003934:	d173      	bne.n	8003a1e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 febc 	bl	80046b4 <ADC_Enable>
 800393c:	4603      	mov	r3, r0
 800393e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003940:	7dfb      	ldrb	r3, [r7, #23]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d166      	bne.n	8003a14 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800394e:	f023 0301 	bic.w	r3, r3, #1
 8003952:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a38      	ldr	r2, [pc, #224]	@ (8003a40 <HAL_ADC_Start_DMA+0x158>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d002      	beq.n	800396a <HAL_ADC_Start_DMA+0x82>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	e001      	b.n	800396e <HAL_ADC_Start_DMA+0x86>
 800396a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	6812      	ldr	r2, [r2, #0]
 8003972:	4293      	cmp	r3, r2
 8003974:	d002      	beq.n	800397c <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d105      	bne.n	8003988 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003980:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d006      	beq.n	80039a2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003998:	f023 0206 	bic.w	r2, r3, #6
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	661a      	str	r2, [r3, #96]	@ 0x60
 80039a0:	e002      	b.n	80039a8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ac:	4a25      	ldr	r2, [pc, #148]	@ (8003a44 <HAL_ADC_Start_DMA+0x15c>)
 80039ae:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b4:	4a24      	ldr	r2, [pc, #144]	@ (8003a48 <HAL_ADC_Start_DMA+0x160>)
 80039b6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039bc:	4a23      	ldr	r2, [pc, #140]	@ (8003a4c <HAL_ADC_Start_DMA+0x164>)
 80039be:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	221c      	movs	r2, #28
 80039c6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0210 	orr.w	r2, r2, #16
 80039de:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f042 0201 	orr.w	r2, r2, #1
 80039ee:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	3340      	adds	r3, #64	@ 0x40
 80039fa:	4619      	mov	r1, r3
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f001 fb14 	bl	800502c <HAL_DMA_Start_IT>
 8003a04:	4603      	mov	r3, r0
 8003a06:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff fdad 	bl	800356c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003a12:	e00d      	b.n	8003a30 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003a1c:	e008      	b.n	8003a30 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003a2a:	e001      	b.n	8003a30 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a30:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	50000300 	.word	0x50000300
 8003a40:	50000100 	.word	0x50000100
 8003a44:	0800487f 	.word	0x0800487f
 8003a48:	08004957 	.word	0x08004957
 8003a4c:	08004973 	.word	0x08004973

08003a50 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	@ 0x28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003a58:	2300      	movs	r3, #0
 8003a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a6c:	4883      	ldr	r0, [pc, #524]	@ (8003c7c <HAL_ADC_IRQHandler+0x22c>)
 8003a6e:	f7ff fcc5 	bl	80033fc <LL_ADC_GetMultimode>
 8003a72:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d017      	beq.n	8003aae <HAL_ADC_IRQHandler+0x5e>
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d012      	beq.n	8003aae <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a8c:	f003 0310 	and.w	r3, r3, #16
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d105      	bne.n	8003aa0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a98:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f001 f85d 	bl	8004b60 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	f003 0304 	and.w	r3, r3, #4
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d004      	beq.n	8003ac2 <HAL_ADC_IRQHandler+0x72>
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10a      	bne.n	8003ad8 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 8085 	beq.w	8003bd8 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d07f      	beq.n	8003bd8 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d105      	bne.n	8003af0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff fbdf 	bl	80032b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d064      	beq.n	8003bca <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a5e      	ldr	r2, [pc, #376]	@ (8003c80 <HAL_ADC_IRQHandler+0x230>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d002      	beq.n	8003b10 <HAL_ADC_IRQHandler+0xc0>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	e001      	b.n	8003b14 <HAL_ADC_IRQHandler+0xc4>
 8003b10:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d008      	beq.n	8003b2e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d005      	beq.n	8003b2e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	2b05      	cmp	r3, #5
 8003b26:	d002      	beq.n	8003b2e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2b09      	cmp	r3, #9
 8003b2c:	d104      	bne.n	8003b38 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	623b      	str	r3, [r7, #32]
 8003b36:	e00d      	b.n	8003b54 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a50      	ldr	r2, [pc, #320]	@ (8003c80 <HAL_ADC_IRQHandler+0x230>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d002      	beq.n	8003b48 <HAL_ADC_IRQHandler+0xf8>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	e001      	b.n	8003b4c <HAL_ADC_IRQHandler+0xfc>
 8003b48:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003b4c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003b54:	6a3b      	ldr	r3, [r7, #32]
 8003b56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d135      	bne.n	8003bca <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0308 	and.w	r3, r3, #8
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d12e      	bne.n	8003bca <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff fd0f 	bl	8003594 <LL_ADC_REG_IsConversionOngoing>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11a      	bne.n	8003bb2 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 020c 	bic.w	r2, r2, #12
 8003b8a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d112      	bne.n	8003bca <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba8:	f043 0201 	orr.w	r2, r3, #1
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bb0:	e00b      	b.n	8003bca <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb6:	f043 0210 	orr.w	r2, r3, #16
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc2:	f043 0201 	orr.w	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f95a 	bl	8003e84 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	220c      	movs	r2, #12
 8003bd6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	f003 0320 	and.w	r3, r3, #32
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d004      	beq.n	8003bec <HAL_ADC_IRQHandler+0x19c>
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10b      	bne.n	8003c04 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 809e 	beq.w	8003d34 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 8098 	beq.w	8003d34 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d105      	bne.n	8003c1c <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c14:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff fb88 	bl	8003336 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003c26:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7ff fb43 	bl	80032b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c32:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a11      	ldr	r2, [pc, #68]	@ (8003c80 <HAL_ADC_IRQHandler+0x230>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d002      	beq.n	8003c44 <HAL_ADC_IRQHandler+0x1f4>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	e001      	b.n	8003c48 <HAL_ADC_IRQHandler+0x1f8>
 8003c44:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d008      	beq.n	8003c62 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	2b06      	cmp	r3, #6
 8003c5a:	d002      	beq.n	8003c62 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	2b07      	cmp	r3, #7
 8003c60:	d104      	bne.n	8003c6c <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	623b      	str	r3, [r7, #32]
 8003c6a:	e011      	b.n	8003c90 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a03      	ldr	r2, [pc, #12]	@ (8003c80 <HAL_ADC_IRQHandler+0x230>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d006      	beq.n	8003c84 <HAL_ADC_IRQHandler+0x234>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	e005      	b.n	8003c88 <HAL_ADC_IRQHandler+0x238>
 8003c7c:	50000300 	.word	0x50000300
 8003c80:	50000100 	.word	0x50000100
 8003c84:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c88:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d047      	beq.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d007      	beq.n	8003cb0 <HAL_ADC_IRQHandler+0x260>
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d03f      	beq.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d13a      	bne.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cba:	2b40      	cmp	r3, #64	@ 0x40
 8003cbc:	d133      	bne.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d12e      	bne.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7ff fc74 	bl	80035ba <LL_ADC_INJ_IsConversionOngoing>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d11a      	bne.n	8003d0e <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ce6:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d112      	bne.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d04:	f043 0201 	orr.w	r2, r3, #1
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d0c:	e00b      	b.n	8003d26 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d12:	f043 0210 	orr.w	r2, r3, #16
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d1e:	f043 0201 	orr.w	r2, r3, #1
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fef2 	bl	8004b10 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2260      	movs	r2, #96	@ 0x60
 8003d32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d011      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x312>
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00c      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 f8a9 	bl	8003eac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2280      	movs	r2, #128	@ 0x80
 8003d60:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d012      	beq.n	8003d92 <HAL_ADC_IRQHandler+0x342>
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00d      	beq.n	8003d92 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fed8 	bl	8004b38 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d90:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d012      	beq.n	8003dc2 <HAL_ADC_IRQHandler+0x372>
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00d      	beq.n	8003dc2 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003daa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 feca 	bl	8004b4c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dc0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d036      	beq.n	8003e3a <HAL_ADC_IRQHandler+0x3ea>
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d031      	beq.n	8003e3a <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d102      	bne.n	8003de4 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8003dde:	2301      	movs	r3, #1
 8003de0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003de2:	e014      	b.n	8003e0e <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d008      	beq.n	8003dfc <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003dea:	4825      	ldr	r0, [pc, #148]	@ (8003e80 <HAL_ADC_IRQHandler+0x430>)
 8003dec:	f7ff fb14 	bl	8003418 <LL_ADC_GetMultiDMATransfer>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00b      	beq.n	8003e0e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003df6:	2301      	movs	r3, #1
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dfa:	e008      	b.n	8003e0e <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d10e      	bne.n	8003e32 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e18:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e24:	f043 0202 	orr.w	r2, r3, #2
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f847 	bl	8003ec0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2210      	movs	r2, #16
 8003e38:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d018      	beq.n	8003e76 <HAL_ADC_IRQHandler+0x426>
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d013      	beq.n	8003e76 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e52:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e5e:	f043 0208 	orr.w	r2, r3, #8
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e6e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f000 fe57 	bl	8004b24 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003e76:	bf00      	nop
 8003e78:	3728      	adds	r7, #40	@ 0x28
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	50000300 	.word	0x50000300

08003e84 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b0b6      	sub	sp, #216	@ 0xd8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d101      	bne.n	8003ef6 <HAL_ADC_ConfigChannel+0x22>
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	e3c8      	b.n	8004688 <HAL_ADC_ConfigChannel+0x7b4>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7ff fb46 	bl	8003594 <LL_ADC_REG_IsConversionOngoing>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f040 83ad 	bne.w	800466a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6818      	ldr	r0, [r3, #0]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	f7ff f9de 	bl	80032de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff fb34 	bl	8003594 <LL_ADC_REG_IsConversionOngoing>
 8003f2c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff fb40 	bl	80035ba <LL_ADC_INJ_IsConversionOngoing>
 8003f3a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f3e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f040 81d9 	bne.w	80042fa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f040 81d4 	bne.w	80042fa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f5a:	d10f      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6818      	ldr	r0, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2200      	movs	r2, #0
 8003f66:	4619      	mov	r1, r3
 8003f68:	f7ff f9f8 	bl	800335c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff f98c 	bl	8003292 <LL_ADC_SetSamplingTimeCommonConfig>
 8003f7a:	e00e      	b.n	8003f9a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	6819      	ldr	r1, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	f7ff f9e7 	bl	800335c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2100      	movs	r1, #0
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff f97c 	bl	8003292 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	695a      	ldr	r2, [r3, #20]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	08db      	lsrs	r3, r3, #3
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d022      	beq.n	8004002 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6818      	ldr	r0, [r3, #0]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	6919      	ldr	r1, [r3, #16]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003fcc:	f7ff f8d6 	bl	800317c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6818      	ldr	r0, [r3, #0]
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	6919      	ldr	r1, [r3, #16]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	f7ff f922 	bl	8003226 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6818      	ldr	r0, [r3, #0]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d102      	bne.n	8003ff8 <HAL_ADC_ConfigChannel+0x124>
 8003ff2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ff6:	e000      	b.n	8003ffa <HAL_ADC_ConfigChannel+0x126>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f7ff f92e 	bl	800325c <LL_ADC_SetOffsetSaturation>
 8004000:	e17b      	b.n	80042fa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2100      	movs	r1, #0
 8004008:	4618      	mov	r0, r3
 800400a:	f7ff f8db 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 800400e:	4603      	mov	r3, r0
 8004010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10a      	bne.n	800402e <HAL_ADC_ConfigChannel+0x15a>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2100      	movs	r1, #0
 800401e:	4618      	mov	r0, r3
 8004020:	f7ff f8d0 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 8004024:	4603      	mov	r3, r0
 8004026:	0e9b      	lsrs	r3, r3, #26
 8004028:	f003 021f 	and.w	r2, r3, #31
 800402c:	e01e      	b.n	800406c <HAL_ADC_ConfigChannel+0x198>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2100      	movs	r1, #0
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff f8c5 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 800403a:	4603      	mov	r3, r0
 800403c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004040:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004044:	fa93 f3a3 	rbit	r3, r3
 8004048:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800404c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004050:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004054:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800405c:	2320      	movs	r3, #32
 800405e:	e004      	b.n	800406a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004060:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004064:	fab3 f383 	clz	r3, r3
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004074:	2b00      	cmp	r3, #0
 8004076:	d105      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x1b0>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	0e9b      	lsrs	r3, r3, #26
 800407e:	f003 031f 	and.w	r3, r3, #31
 8004082:	e018      	b.n	80040b6 <HAL_ADC_ConfigChannel+0x1e2>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004090:	fa93 f3a3 	rbit	r3, r3
 8004094:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800409c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80040a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80040a8:	2320      	movs	r3, #32
 80040aa:	e004      	b.n	80040b6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80040ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040b0:	fab3 f383 	clz	r3, r3
 80040b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d106      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2200      	movs	r2, #0
 80040c0:	2100      	movs	r1, #0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7ff f894 	bl	80031f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2101      	movs	r1, #1
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7ff f878 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 80040d4:	4603      	mov	r3, r0
 80040d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10a      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x220>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2101      	movs	r1, #1
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff f86d 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 80040ea:	4603      	mov	r3, r0
 80040ec:	0e9b      	lsrs	r3, r3, #26
 80040ee:	f003 021f 	and.w	r2, r3, #31
 80040f2:	e01e      	b.n	8004132 <HAL_ADC_ConfigChannel+0x25e>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2101      	movs	r1, #1
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7ff f862 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 8004100:	4603      	mov	r3, r0
 8004102:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004106:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800410a:	fa93 f3a3 	rbit	r3, r3
 800410e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004112:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004116:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800411a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004122:	2320      	movs	r3, #32
 8004124:	e004      	b.n	8004130 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004126:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800412a:	fab3 f383 	clz	r3, r3
 800412e:	b2db      	uxtb	r3, r3
 8004130:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800413a:	2b00      	cmp	r3, #0
 800413c:	d105      	bne.n	800414a <HAL_ADC_ConfigChannel+0x276>
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	0e9b      	lsrs	r3, r3, #26
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	e018      	b.n	800417c <HAL_ADC_ConfigChannel+0x2a8>
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004152:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004156:	fa93 f3a3 	rbit	r3, r3
 800415a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800415e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004162:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004166:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800416e:	2320      	movs	r3, #32
 8004170:	e004      	b.n	800417c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004172:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004176:	fab3 f383 	clz	r3, r3
 800417a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800417c:	429a      	cmp	r2, r3
 800417e:	d106      	bne.n	800418e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2200      	movs	r2, #0
 8004186:	2101      	movs	r1, #1
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff f831 	bl	80031f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2102      	movs	r1, #2
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff f815 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 800419a:	4603      	mov	r3, r0
 800419c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10a      	bne.n	80041ba <HAL_ADC_ConfigChannel+0x2e6>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2102      	movs	r1, #2
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7ff f80a 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 80041b0:	4603      	mov	r3, r0
 80041b2:	0e9b      	lsrs	r3, r3, #26
 80041b4:	f003 021f 	and.w	r2, r3, #31
 80041b8:	e01e      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x324>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2102      	movs	r1, #2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7fe ffff 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041d0:	fa93 f3a3 	rbit	r3, r3
 80041d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80041d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80041e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80041e8:	2320      	movs	r3, #32
 80041ea:	e004      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80041ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041f0:	fab3 f383 	clz	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004200:	2b00      	cmp	r3, #0
 8004202:	d105      	bne.n	8004210 <HAL_ADC_ConfigChannel+0x33c>
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	0e9b      	lsrs	r3, r3, #26
 800420a:	f003 031f 	and.w	r3, r3, #31
 800420e:	e016      	b.n	800423e <HAL_ADC_ConfigChannel+0x36a>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004218:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800421c:	fa93 f3a3 	rbit	r3, r3
 8004220:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004222:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004224:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004228:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004230:	2320      	movs	r3, #32
 8004232:	e004      	b.n	800423e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004234:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004238:	fab3 f383 	clz	r3, r3
 800423c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800423e:	429a      	cmp	r2, r3
 8004240:	d106      	bne.n	8004250 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2200      	movs	r2, #0
 8004248:	2102      	movs	r1, #2
 800424a:	4618      	mov	r0, r3
 800424c:	f7fe ffd0 	bl	80031f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2103      	movs	r1, #3
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe ffb4 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 800425c:	4603      	mov	r3, r0
 800425e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10a      	bne.n	800427c <HAL_ADC_ConfigChannel+0x3a8>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2103      	movs	r1, #3
 800426c:	4618      	mov	r0, r3
 800426e:	f7fe ffa9 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 8004272:	4603      	mov	r3, r0
 8004274:	0e9b      	lsrs	r3, r3, #26
 8004276:	f003 021f 	and.w	r2, r3, #31
 800427a:	e017      	b.n	80042ac <HAL_ADC_ConfigChannel+0x3d8>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2103      	movs	r1, #3
 8004282:	4618      	mov	r0, r3
 8004284:	f7fe ff9e 	bl	80031c4 <LL_ADC_GetOffsetChannel>
 8004288:	4603      	mov	r3, r0
 800428a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800428c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800428e:	fa93 f3a3 	rbit	r3, r3
 8004292:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004294:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004296:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004298:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800429e:	2320      	movs	r3, #32
 80042a0:	e003      	b.n	80042aa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80042a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042a4:	fab3 f383 	clz	r3, r3
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d105      	bne.n	80042c4 <HAL_ADC_ConfigChannel+0x3f0>
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	0e9b      	lsrs	r3, r3, #26
 80042be:	f003 031f 	and.w	r3, r3, #31
 80042c2:	e011      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x414>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042cc:	fa93 f3a3 	rbit	r3, r3
 80042d0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80042d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80042d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80042dc:	2320      	movs	r3, #32
 80042de:	e003      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80042e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042e2:	fab3 f383 	clz	r3, r3
 80042e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d106      	bne.n	80042fa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2200      	movs	r2, #0
 80042f2:	2103      	movs	r1, #3
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7fe ff7b 	bl	80031f0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff f90e 	bl	8003520 <LL_ADC_IsEnabled>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	f040 8140 	bne.w	800458c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6818      	ldr	r0, [r3, #0]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	461a      	mov	r2, r3
 800431a:	f7ff f84b 	bl	80033b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	4a8f      	ldr	r2, [pc, #572]	@ (8004560 <HAL_ADC_ConfigChannel+0x68c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	f040 8131 	bne.w	800458c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10b      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x47e>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	0e9b      	lsrs	r3, r3, #26
 8004340:	3301      	adds	r3, #1
 8004342:	f003 031f 	and.w	r3, r3, #31
 8004346:	2b09      	cmp	r3, #9
 8004348:	bf94      	ite	ls
 800434a:	2301      	movls	r3, #1
 800434c:	2300      	movhi	r3, #0
 800434e:	b2db      	uxtb	r3, r3
 8004350:	e019      	b.n	8004386 <HAL_ADC_ConfigChannel+0x4b2>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800435a:	fa93 f3a3 	rbit	r3, r3
 800435e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004360:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004362:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004364:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800436a:	2320      	movs	r3, #32
 800436c:	e003      	b.n	8004376 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800436e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004370:	fab3 f383 	clz	r3, r3
 8004374:	b2db      	uxtb	r3, r3
 8004376:	3301      	adds	r3, #1
 8004378:	f003 031f 	and.w	r3, r3, #31
 800437c:	2b09      	cmp	r3, #9
 800437e:	bf94      	ite	ls
 8004380:	2301      	movls	r3, #1
 8004382:	2300      	movhi	r3, #0
 8004384:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004386:	2b00      	cmp	r3, #0
 8004388:	d079      	beq.n	800447e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004392:	2b00      	cmp	r3, #0
 8004394:	d107      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x4d2>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	0e9b      	lsrs	r3, r3, #26
 800439c:	3301      	adds	r3, #1
 800439e:	069b      	lsls	r3, r3, #26
 80043a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043a4:	e015      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x4fe>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043ae:	fa93 f3a3 	rbit	r3, r3
 80043b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80043b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80043b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80043be:	2320      	movs	r3, #32
 80043c0:	e003      	b.n	80043ca <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80043c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043c4:	fab3 f383 	clz	r3, r3
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	3301      	adds	r3, #1
 80043cc:	069b      	lsls	r3, r3, #26
 80043ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d109      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x51e>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	0e9b      	lsrs	r3, r3, #26
 80043e4:	3301      	adds	r3, #1
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	2101      	movs	r1, #1
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	e017      	b.n	8004422 <HAL_ADC_ConfigChannel+0x54e>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043fa:	fa93 f3a3 	rbit	r3, r3
 80043fe:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004402:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800440a:	2320      	movs	r3, #32
 800440c:	e003      	b.n	8004416 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800440e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004410:	fab3 f383 	clz	r3, r3
 8004414:	b2db      	uxtb	r3, r3
 8004416:	3301      	adds	r3, #1
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	2101      	movs	r1, #1
 800441e:	fa01 f303 	lsl.w	r3, r1, r3
 8004422:	ea42 0103 	orr.w	r1, r2, r3
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10a      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x574>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	0e9b      	lsrs	r3, r3, #26
 8004438:	3301      	adds	r3, #1
 800443a:	f003 021f 	and.w	r2, r3, #31
 800443e:	4613      	mov	r3, r2
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	4413      	add	r3, r2
 8004444:	051b      	lsls	r3, r3, #20
 8004446:	e018      	b.n	800447a <HAL_ADC_ConfigChannel+0x5a6>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004450:	fa93 f3a3 	rbit	r3, r3
 8004454:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004458:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800445a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004460:	2320      	movs	r3, #32
 8004462:	e003      	b.n	800446c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004466:	fab3 f383 	clz	r3, r3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	3301      	adds	r3, #1
 800446e:	f003 021f 	and.w	r2, r3, #31
 8004472:	4613      	mov	r3, r2
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	4413      	add	r3, r2
 8004478:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800447a:	430b      	orrs	r3, r1
 800447c:	e081      	b.n	8004582 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004486:	2b00      	cmp	r3, #0
 8004488:	d107      	bne.n	800449a <HAL_ADC_ConfigChannel+0x5c6>
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	0e9b      	lsrs	r3, r3, #26
 8004490:	3301      	adds	r3, #1
 8004492:	069b      	lsls	r3, r3, #26
 8004494:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004498:	e015      	b.n	80044c6 <HAL_ADC_ConfigChannel+0x5f2>
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044a2:	fa93 f3a3 	rbit	r3, r3
 80044a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80044a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044aa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80044ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80044b2:	2320      	movs	r3, #32
 80044b4:	e003      	b.n	80044be <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80044b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b8:	fab3 f383 	clz	r3, r3
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	3301      	adds	r3, #1
 80044c0:	069b      	lsls	r3, r3, #26
 80044c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d109      	bne.n	80044e6 <HAL_ADC_ConfigChannel+0x612>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	0e9b      	lsrs	r3, r3, #26
 80044d8:	3301      	adds	r3, #1
 80044da:	f003 031f 	and.w	r3, r3, #31
 80044de:	2101      	movs	r1, #1
 80044e0:	fa01 f303 	lsl.w	r3, r1, r3
 80044e4:	e017      	b.n	8004516 <HAL_ADC_ConfigChannel+0x642>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	fa93 f3a3 	rbit	r3, r3
 80044f2:	61fb      	str	r3, [r7, #28]
  return result;
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80044f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80044fe:	2320      	movs	r3, #32
 8004500:	e003      	b.n	800450a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004504:	fab3 f383 	clz	r3, r3
 8004508:	b2db      	uxtb	r3, r3
 800450a:	3301      	adds	r3, #1
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	2101      	movs	r1, #1
 8004512:	fa01 f303 	lsl.w	r3, r1, r3
 8004516:	ea42 0103 	orr.w	r1, r2, r3
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10d      	bne.n	8004542 <HAL_ADC_ConfigChannel+0x66e>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	0e9b      	lsrs	r3, r3, #26
 800452c:	3301      	adds	r3, #1
 800452e:	f003 021f 	and.w	r2, r3, #31
 8004532:	4613      	mov	r3, r2
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	4413      	add	r3, r2
 8004538:	3b1e      	subs	r3, #30
 800453a:	051b      	lsls	r3, r3, #20
 800453c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004540:	e01e      	b.n	8004580 <HAL_ADC_ConfigChannel+0x6ac>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	fa93 f3a3 	rbit	r3, r3
 800454e:	613b      	str	r3, [r7, #16]
  return result;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d104      	bne.n	8004564 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800455a:	2320      	movs	r3, #32
 800455c:	e006      	b.n	800456c <HAL_ADC_ConfigChannel+0x698>
 800455e:	bf00      	nop
 8004560:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	fab3 f383 	clz	r3, r3
 800456a:	b2db      	uxtb	r3, r3
 800456c:	3301      	adds	r3, #1
 800456e:	f003 021f 	and.w	r2, r3, #31
 8004572:	4613      	mov	r3, r2
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	4413      	add	r3, r2
 8004578:	3b1e      	subs	r3, #30
 800457a:	051b      	lsls	r3, r3, #20
 800457c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004580:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004586:	4619      	mov	r1, r3
 8004588:	f7fe fee8 	bl	800335c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	4b3f      	ldr	r3, [pc, #252]	@ (8004690 <HAL_ADC_ConfigChannel+0x7bc>)
 8004592:	4013      	ands	r3, r2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d071      	beq.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004598:	483e      	ldr	r0, [pc, #248]	@ (8004694 <HAL_ADC_ConfigChannel+0x7c0>)
 800459a:	f7fe fde1 	bl	8003160 <LL_ADC_GetCommonPathInternalCh>
 800459e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a3c      	ldr	r2, [pc, #240]	@ (8004698 <HAL_ADC_ConfigChannel+0x7c4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d004      	beq.n	80045b6 <HAL_ADC_ConfigChannel+0x6e2>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a3a      	ldr	r2, [pc, #232]	@ (800469c <HAL_ADC_ConfigChannel+0x7c8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d127      	bne.n	8004606 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80045b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d121      	bne.n	8004606 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045ca:	d157      	bne.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80045d4:	4619      	mov	r1, r3
 80045d6:	482f      	ldr	r0, [pc, #188]	@ (8004694 <HAL_ADC_ConfigChannel+0x7c0>)
 80045d8:	f7fe fdaf 	bl	800313a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045dc:	4b30      	ldr	r3, [pc, #192]	@ (80046a0 <HAL_ADC_ConfigChannel+0x7cc>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	099b      	lsrs	r3, r3, #6
 80045e2:	4a30      	ldr	r2, [pc, #192]	@ (80046a4 <HAL_ADC_ConfigChannel+0x7d0>)
 80045e4:	fba2 2303 	umull	r2, r3, r2, r3
 80045e8:	099b      	lsrs	r3, r3, #6
 80045ea:	1c5a      	adds	r2, r3, #1
 80045ec:	4613      	mov	r3, r2
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	4413      	add	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80045f6:	e002      	b.n	80045fe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	3b01      	subs	r3, #1
 80045fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1f9      	bne.n	80045f8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004604:	e03a      	b.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a27      	ldr	r2, [pc, #156]	@ (80046a8 <HAL_ADC_ConfigChannel+0x7d4>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d113      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004610:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004614:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10d      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a22      	ldr	r2, [pc, #136]	@ (80046ac <HAL_ADC_ConfigChannel+0x7d8>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d02a      	beq.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004626:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800462a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800462e:	4619      	mov	r1, r3
 8004630:	4818      	ldr	r0, [pc, #96]	@ (8004694 <HAL_ADC_ConfigChannel+0x7c0>)
 8004632:	f7fe fd82 	bl	800313a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004636:	e021      	b.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1c      	ldr	r2, [pc, #112]	@ (80046b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d11c      	bne.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004642:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d116      	bne.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a16      	ldr	r2, [pc, #88]	@ (80046ac <HAL_ADC_ConfigChannel+0x7d8>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d011      	beq.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004658:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800465c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004660:	4619      	mov	r1, r3
 8004662:	480c      	ldr	r0, [pc, #48]	@ (8004694 <HAL_ADC_ConfigChannel+0x7c0>)
 8004664:	f7fe fd69 	bl	800313a <LL_ADC_SetCommonPathInternalCh>
 8004668:	e008      	b.n	800467c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466e:	f043 0220 	orr.w	r2, r3, #32
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004684:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004688:	4618      	mov	r0, r3
 800468a:	37d8      	adds	r7, #216	@ 0xd8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	80080000 	.word	0x80080000
 8004694:	50000300 	.word	0x50000300
 8004698:	c3210000 	.word	0xc3210000
 800469c:	90c00010 	.word	0x90c00010
 80046a0:	20000000 	.word	0x20000000
 80046a4:	053e2d63 	.word	0x053e2d63
 80046a8:	c7520000 	.word	0xc7520000
 80046ac:	50000100 	.word	0x50000100
 80046b0:	cb840000 	.word	0xcb840000

080046b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80046bc:	2300      	movs	r3, #0
 80046be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fe ff2b 	bl	8003520 <LL_ADC_IsEnabled>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d169      	bne.n	80047a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	4b36      	ldr	r3, [pc, #216]	@ (80047b0 <ADC_Enable+0xfc>)
 80046d8:	4013      	ands	r3, r2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e2:	f043 0210 	orr.w	r2, r3, #16
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ee:	f043 0201 	orr.w	r2, r3, #1
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e055      	b.n	80047a6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fe fee6 	bl	80034d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004704:	482b      	ldr	r0, [pc, #172]	@ (80047b4 <ADC_Enable+0x100>)
 8004706:	f7fe fd2b 	bl	8003160 <LL_ADC_GetCommonPathInternalCh>
 800470a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800470c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004710:	2b00      	cmp	r3, #0
 8004712:	d013      	beq.n	800473c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004714:	4b28      	ldr	r3, [pc, #160]	@ (80047b8 <ADC_Enable+0x104>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	099b      	lsrs	r3, r3, #6
 800471a:	4a28      	ldr	r2, [pc, #160]	@ (80047bc <ADC_Enable+0x108>)
 800471c:	fba2 2303 	umull	r2, r3, r2, r3
 8004720:	099b      	lsrs	r3, r3, #6
 8004722:	1c5a      	adds	r2, r3, #1
 8004724:	4613      	mov	r3, r2
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	4413      	add	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800472e:	e002      	b.n	8004736 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	3b01      	subs	r3, #1
 8004734:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1f9      	bne.n	8004730 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800473c:	f7fe fcbc 	bl	80030b8 <HAL_GetTick>
 8004740:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004742:	e028      	b.n	8004796 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4618      	mov	r0, r3
 800474a:	f7fe fee9 	bl	8003520 <LL_ADC_IsEnabled>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d104      	bne.n	800475e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4618      	mov	r0, r3
 800475a:	f7fe feb9 	bl	80034d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800475e:	f7fe fcab 	bl	80030b8 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d914      	bls.n	8004796 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b01      	cmp	r3, #1
 8004778:	d00d      	beq.n	8004796 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800477e:	f043 0210 	orr.w	r2, r3, #16
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800478a:	f043 0201 	orr.w	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e007      	b.n	80047a6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d1cf      	bne.n	8004744 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	8000003f 	.word	0x8000003f
 80047b4:	50000300 	.word	0x50000300
 80047b8:	20000000 	.word	0x20000000
 80047bc:	053e2d63 	.word	0x053e2d63

080047c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7fe feba 	bl	8003546 <LL_ADC_IsDisableOngoing>
 80047d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fe fea1 	bl	8003520 <LL_ADC_IsEnabled>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d047      	beq.n	8004874 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d144      	bne.n	8004874 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f003 030d 	and.w	r3, r3, #13
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d10c      	bne.n	8004812 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7fe fe7b 	bl	80034f8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2203      	movs	r2, #3
 8004808:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800480a:	f7fe fc55 	bl	80030b8 <HAL_GetTick>
 800480e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004810:	e029      	b.n	8004866 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004816:	f043 0210 	orr.w	r2, r3, #16
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004822:	f043 0201 	orr.w	r2, r3, #1
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e023      	b.n	8004876 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800482e:	f7fe fc43 	bl	80030b8 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b02      	cmp	r3, #2
 800483a:	d914      	bls.n	8004866 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00d      	beq.n	8004866 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800484e:	f043 0210 	orr.w	r2, r3, #16
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800485a:	f043 0201 	orr.w	r2, r3, #1
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e007      	b.n	8004876 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1dc      	bne.n	800482e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b084      	sub	sp, #16
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004890:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004894:	2b00      	cmp	r3, #0
 8004896:	d14b      	bne.n	8004930 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800489c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d021      	beq.n	80048f6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fe fcfe 	bl	80032b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d032      	beq.n	8004928 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d12b      	bne.n	8004928 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d11f      	bne.n	8004928 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ec:	f043 0201 	orr.w	r2, r3, #1
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80048f4:	e018      	b.n	8004928 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d111      	bne.n	8004928 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004908:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004914:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d105      	bne.n	8004928 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004920:	f043 0201 	orr.w	r2, r3, #1
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f7ff faab 	bl	8003e84 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800492e:	e00e      	b.n	800494e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004934:	f003 0310 	and.w	r3, r3, #16
 8004938:	2b00      	cmp	r3, #0
 800493a:	d003      	beq.n	8004944 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f7ff fabf 	bl	8003ec0 <HAL_ADC_ErrorCallback>
}
 8004942:	e004      	b.n	800494e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	4798      	blx	r3
}
 800494e:	bf00      	nop
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b084      	sub	sp, #16
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004962:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f7ff fa97 	bl	8003e98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800496a:	bf00      	nop
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004984:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004990:	f043 0204 	orr.w	r2, r3, #4
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f7ff fa91 	bl	8003ec0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <LL_ADC_IsEnabled>:
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d101      	bne.n	80049be <LL_ADC_IsEnabled+0x18>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e000      	b.n	80049c0 <LL_ADC_IsEnabled+0x1a>
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <LL_ADC_StartCalibration>:
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80049de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	609a      	str	r2, [r3, #8]
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <LL_ADC_IsCalibrationOnGoing>:
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a12:	d101      	bne.n	8004a18 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004a14:	2301      	movs	r3, #1
 8004a16:	e000      	b.n	8004a1a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <LL_ADC_REG_IsConversionOngoing>:
{
 8004a26:	b480      	push	{r7}
 8004a28:	b083      	sub	sp, #12
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 0304 	and.w	r3, r3, #4
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d101      	bne.n	8004a3e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d101      	bne.n	8004a68 <HAL_ADCEx_Calibration_Start+0x1c>
 8004a64:	2302      	movs	r3, #2
 8004a66:	e04d      	b.n	8004b04 <HAL_ADCEx_Calibration_Start+0xb8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff fea5 	bl	80047c0 <ADC_Disable>
 8004a76:	4603      	mov	r3, r0
 8004a78:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d136      	bne.n	8004aee <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a84:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004a88:	f023 0302 	bic.w	r3, r3, #2
 8004a8c:	f043 0202 	orr.w	r2, r3, #2
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6839      	ldr	r1, [r7, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7ff ff96 	bl	80049cc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004aa0:	e014      	b.n	8004acc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	4a18      	ldr	r2, [pc, #96]	@ (8004b0c <HAL_ADCEx_Calibration_Start+0xc0>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d90d      	bls.n	8004acc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab4:	f023 0312 	bic.w	r3, r3, #18
 8004ab8:	f043 0210 	orr.w	r2, r3, #16
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e01b      	b.n	8004b04 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff ff94 	bl	80049fe <LL_ADC_IsCalibrationOnGoing>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1e2      	bne.n	8004aa2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae0:	f023 0303 	bic.w	r3, r3, #3
 8004ae4:	f043 0201 	orr.w	r2, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004aec:	e005      	b.n	8004afa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af2:	f043 0210 	orr.w	r2, r3, #16
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3710      	adds	r7, #16
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	0004de01 	.word	0x0004de01

08004b10 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004b74:	b590      	push	{r4, r7, lr}
 8004b76:	b0a1      	sub	sp, #132	@ 0x84
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e08b      	b.n	8004caa <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004baa:	d102      	bne.n	8004bb2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004bac:	4b41      	ldr	r3, [pc, #260]	@ (8004cb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004bae:	60bb      	str	r3, [r7, #8]
 8004bb0:	e001      	b.n	8004bb6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d10b      	bne.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc0:	f043 0220 	orr.w	r2, r3, #32
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e06a      	b.n	8004caa <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7ff ff25 	bl	8004a26 <LL_ADC_REG_IsConversionOngoing>
 8004bdc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff ff1f 	bl	8004a26 <LL_ADC_REG_IsConversionOngoing>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d14c      	bne.n	8004c88 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004bee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d149      	bne.n	8004c88 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004bf4:	4b30      	ldr	r3, [pc, #192]	@ (8004cb8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004bf6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d028      	beq.n	8004c52 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004c00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	6859      	ldr	r1, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c12:	035b      	lsls	r3, r3, #13
 8004c14:	430b      	orrs	r3, r1
 8004c16:	431a      	orrs	r2, r3
 8004c18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c1a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c20:	f7ff fec1 	bl	80049a6 <LL_ADC_IsEnabled>
 8004c24:	4604      	mov	r4, r0
 8004c26:	4823      	ldr	r0, [pc, #140]	@ (8004cb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c28:	f7ff febd 	bl	80049a6 <LL_ADC_IsEnabled>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	4323      	orrs	r3, r4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d133      	bne.n	8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c3c:	f023 030f 	bic.w	r3, r3, #15
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	6811      	ldr	r1, [r2, #0]
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	6892      	ldr	r2, [r2, #8]
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c4e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c50:	e024      	b.n	8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004c52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c5c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c5e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c62:	f7ff fea0 	bl	80049a6 <LL_ADC_IsEnabled>
 8004c66:	4604      	mov	r4, r0
 8004c68:	4812      	ldr	r0, [pc, #72]	@ (8004cb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c6a:	f7ff fe9c 	bl	80049a6 <LL_ADC_IsEnabled>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	4323      	orrs	r3, r4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d112      	bne.n	8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c7e:	f023 030f 	bic.w	r3, r3, #15
 8004c82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004c84:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c86:	e009      	b.n	8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8c:	f043 0220 	orr.w	r2, r3, #32
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004c9a:	e000      	b.n	8004c9e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ca6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3784      	adds	r7, #132	@ 0x84
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd90      	pop	{r4, r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	50000100 	.word	0x50000100
 8004cb8:	50000300 	.word	0x50000300

08004cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f003 0307 	and.w	r3, r3, #7
 8004cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8004d00 <__NVIC_SetPriorityGrouping+0x44>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cd2:	68ba      	ldr	r2, [r7, #8]
 8004cd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004cd8:	4013      	ands	r3, r2
 8004cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ce4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ce8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004cee:	4a04      	ldr	r2, [pc, #16]	@ (8004d00 <__NVIC_SetPriorityGrouping+0x44>)
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	60d3      	str	r3, [r2, #12]
}
 8004cf4:	bf00      	nop
 8004cf6:	3714      	adds	r7, #20
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr
 8004d00:	e000ed00 	.word	0xe000ed00

08004d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d08:	4b04      	ldr	r3, [pc, #16]	@ (8004d1c <__NVIC_GetPriorityGrouping+0x18>)
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	0a1b      	lsrs	r3, r3, #8
 8004d0e:	f003 0307 	and.w	r3, r3, #7
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	e000ed00 	.word	0xe000ed00

08004d20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	db0b      	blt.n	8004d4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d32:	79fb      	ldrb	r3, [r7, #7]
 8004d34:	f003 021f 	and.w	r2, r3, #31
 8004d38:	4907      	ldr	r1, [pc, #28]	@ (8004d58 <__NVIC_EnableIRQ+0x38>)
 8004d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d3e:	095b      	lsrs	r3, r3, #5
 8004d40:	2001      	movs	r0, #1
 8004d42:	fa00 f202 	lsl.w	r2, r0, r2
 8004d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	370c      	adds	r7, #12
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	e000e100 	.word	0xe000e100

08004d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	4603      	mov	r3, r0
 8004d64:	6039      	str	r1, [r7, #0]
 8004d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	db0a      	blt.n	8004d86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	490c      	ldr	r1, [pc, #48]	@ (8004da8 <__NVIC_SetPriority+0x4c>)
 8004d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d7a:	0112      	lsls	r2, r2, #4
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	440b      	add	r3, r1
 8004d80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d84:	e00a      	b.n	8004d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	4908      	ldr	r1, [pc, #32]	@ (8004dac <__NVIC_SetPriority+0x50>)
 8004d8c:	79fb      	ldrb	r3, [r7, #7]
 8004d8e:	f003 030f 	and.w	r3, r3, #15
 8004d92:	3b04      	subs	r3, #4
 8004d94:	0112      	lsls	r2, r2, #4
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	440b      	add	r3, r1
 8004d9a:	761a      	strb	r2, [r3, #24]
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	e000e100 	.word	0xe000e100
 8004dac:	e000ed00 	.word	0xe000ed00

08004db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b089      	sub	sp, #36	@ 0x24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	f1c3 0307 	rsb	r3, r3, #7
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	bf28      	it	cs
 8004dce:	2304      	movcs	r3, #4
 8004dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	3304      	adds	r3, #4
 8004dd6:	2b06      	cmp	r3, #6
 8004dd8:	d902      	bls.n	8004de0 <NVIC_EncodePriority+0x30>
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	3b03      	subs	r3, #3
 8004dde:	e000      	b.n	8004de2 <NVIC_EncodePriority+0x32>
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004de4:	f04f 32ff 	mov.w	r2, #4294967295
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	fa02 f303 	lsl.w	r3, r2, r3
 8004dee:	43da      	mvns	r2, r3
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	401a      	ands	r2, r3
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004df8:	f04f 31ff 	mov.w	r1, #4294967295
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004e02:	43d9      	mvns	r1, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e08:	4313      	orrs	r3, r2
         );
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3724      	adds	r7, #36	@ 0x24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
	...

08004e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e28:	d301      	bcc.n	8004e2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e00f      	b.n	8004e4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e58 <SysTick_Config+0x40>)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e36:	210f      	movs	r1, #15
 8004e38:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3c:	f7ff ff8e 	bl	8004d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e40:	4b05      	ldr	r3, [pc, #20]	@ (8004e58 <SysTick_Config+0x40>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e46:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <SysTick_Config+0x40>)
 8004e48:	2207      	movs	r2, #7
 8004e4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	e000e010 	.word	0xe000e010

08004e5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7ff ff29 	bl	8004cbc <__NVIC_SetPriorityGrouping>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b086      	sub	sp, #24
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	4603      	mov	r3, r0
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	607a      	str	r2, [r7, #4]
 8004e7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e80:	f7ff ff40 	bl	8004d04 <__NVIC_GetPriorityGrouping>
 8004e84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	68b9      	ldr	r1, [r7, #8]
 8004e8a:	6978      	ldr	r0, [r7, #20]
 8004e8c:	f7ff ff90 	bl	8004db0 <NVIC_EncodePriority>
 8004e90:	4602      	mov	r2, r0
 8004e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e96:	4611      	mov	r1, r2
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7ff ff5f 	bl	8004d5c <__NVIC_SetPriority>
}
 8004e9e:	bf00      	nop
 8004ea0:	3718      	adds	r7, #24
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b082      	sub	sp, #8
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	4603      	mov	r3, r0
 8004eae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7ff ff33 	bl	8004d20 <__NVIC_EnableIRQ>
}
 8004eba:	bf00      	nop
 8004ebc:	3708      	adds	r7, #8
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b082      	sub	sp, #8
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f7ff ffa4 	bl	8004e18 <SysTick_Config>
 8004ed0:	4603      	mov	r3, r0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
	...

08004edc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d101      	bne.n	8004eee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e08d      	b.n	800500a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	4b47      	ldr	r3, [pc, #284]	@ (8005014 <HAL_DMA_Init+0x138>)
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d80f      	bhi.n	8004f1a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	461a      	mov	r2, r3
 8004f00:	4b45      	ldr	r3, [pc, #276]	@ (8005018 <HAL_DMA_Init+0x13c>)
 8004f02:	4413      	add	r3, r2
 8004f04:	4a45      	ldr	r2, [pc, #276]	@ (800501c <HAL_DMA_Init+0x140>)
 8004f06:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0a:	091b      	lsrs	r3, r3, #4
 8004f0c:	009a      	lsls	r2, r3, #2
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a42      	ldr	r2, [pc, #264]	@ (8005020 <HAL_DMA_Init+0x144>)
 8004f16:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f18:	e00e      	b.n	8004f38 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	4b40      	ldr	r3, [pc, #256]	@ (8005024 <HAL_DMA_Init+0x148>)
 8004f22:	4413      	add	r3, r2
 8004f24:	4a3d      	ldr	r2, [pc, #244]	@ (800501c <HAL_DMA_Init+0x140>)
 8004f26:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2a:	091b      	lsrs	r3, r3, #4
 8004f2c:	009a      	lsls	r2, r3, #2
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a3c      	ldr	r2, [pc, #240]	@ (8005028 <HAL_DMA_Init+0x14c>)
 8004f36:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f52:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004f5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f9b6 	bl	80052fc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f98:	d102      	bne.n	8004fa0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fa8:	b2d2      	uxtb	r2, r2
 8004faa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004fb4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d010      	beq.n	8004fe0 <HAL_DMA_Init+0x104>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	d80c      	bhi.n	8004fe0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f9d6 	bl	8005378 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	e008      	b.n	8004ff2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40020407 	.word	0x40020407
 8005018:	bffdfff8 	.word	0xbffdfff8
 800501c:	cccccccd 	.word	0xcccccccd
 8005020:	40020000 	.word	0x40020000
 8005024:	bffdfbf8 	.word	0xbffdfbf8
 8005028:	40020400 	.word	0x40020400

0800502c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
 8005038:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800503a:	2300      	movs	r3, #0
 800503c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_DMA_Start_IT+0x20>
 8005048:	2302      	movs	r3, #2
 800504a:	e066      	b.n	800511a <HAL_DMA_Start_IT+0xee>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b01      	cmp	r3, #1
 800505e:	d155      	bne.n	800510c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0201 	bic.w	r2, r2, #1
 800507c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	68b9      	ldr	r1, [r7, #8]
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 f8fb 	bl	8005280 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508e:	2b00      	cmp	r3, #0
 8005090:	d008      	beq.n	80050a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f042 020e 	orr.w	r2, r2, #14
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	e00f      	b.n	80050c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f022 0204 	bic.w	r2, r2, #4
 80050b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f042 020a 	orr.w	r2, r2, #10
 80050c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d007      	beq.n	80050e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f042 0201 	orr.w	r2, r2, #1
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	e005      	b.n	8005118 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005114:	2302      	movs	r3, #2
 8005116:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005118:	7dfb      	ldrb	r3, [r7, #23]
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513e:	f003 031f 	and.w	r3, r3, #31
 8005142:	2204      	movs	r2, #4
 8005144:	409a      	lsls	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	4013      	ands	r3, r2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d026      	beq.n	800519c <HAL_DMA_IRQHandler+0x7a>
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 0304 	and.w	r3, r3, #4
 8005154:	2b00      	cmp	r3, #0
 8005156:	d021      	beq.n	800519c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0320 	and.w	r3, r3, #32
 8005162:	2b00      	cmp	r3, #0
 8005164:	d107      	bne.n	8005176 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 0204 	bic.w	r2, r2, #4
 8005174:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517a:	f003 021f 	and.w	r2, r3, #31
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	2104      	movs	r1, #4
 8005184:	fa01 f202 	lsl.w	r2, r1, r2
 8005188:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518e:	2b00      	cmp	r3, #0
 8005190:	d071      	beq.n	8005276 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800519a:	e06c      	b.n	8005276 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a0:	f003 031f 	and.w	r3, r3, #31
 80051a4:	2202      	movs	r2, #2
 80051a6:	409a      	lsls	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	4013      	ands	r3, r2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d02e      	beq.n	800520e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d029      	beq.n	800520e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0320 	and.w	r3, r3, #32
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10b      	bne.n	80051e0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 020a 	bic.w	r2, r2, #10
 80051d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e4:	f003 021f 	and.w	r2, r3, #31
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ec:	2102      	movs	r1, #2
 80051ee:	fa01 f202 	lsl.w	r2, r1, r2
 80051f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005200:	2b00      	cmp	r3, #0
 8005202:	d038      	beq.n	8005276 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800520c:	e033      	b.n	8005276 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005212:	f003 031f 	and.w	r3, r3, #31
 8005216:	2208      	movs	r2, #8
 8005218:	409a      	lsls	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	4013      	ands	r3, r2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d02a      	beq.n	8005278 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	f003 0308 	and.w	r3, r3, #8
 8005228:	2b00      	cmp	r3, #0
 800522a:	d025      	beq.n	8005278 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 020e 	bic.w	r2, r2, #14
 800523a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005240:	f003 021f 	and.w	r2, r3, #31
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005248:	2101      	movs	r1, #1
 800524a:	fa01 f202 	lsl.w	r2, r1, r2
 800524e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800526a:	2b00      	cmp	r3, #0
 800526c:	d004      	beq.n	8005278 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005276:	bf00      	nop
 8005278:	bf00      	nop
}
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005296:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529c:	2b00      	cmp	r3, #0
 800529e:	d004      	beq.n	80052aa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80052a8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ae:	f003 021f 	and.w	r2, r3, #31
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b6:	2101      	movs	r1, #1
 80052b8:	fa01 f202 	lsl.w	r2, r1, r2
 80052bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	2b10      	cmp	r3, #16
 80052cc:	d108      	bne.n	80052e0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80052de:	e007      	b.n	80052f0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	60da      	str	r2, [r3, #12]
}
 80052f0:	bf00      	nop
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b087      	sub	sp, #28
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	461a      	mov	r2, r3
 800530a:	4b16      	ldr	r3, [pc, #88]	@ (8005364 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800530c:	429a      	cmp	r2, r3
 800530e:	d802      	bhi.n	8005316 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005310:	4b15      	ldr	r3, [pc, #84]	@ (8005368 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	e001      	b.n	800531a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005316:	4b15      	ldr	r3, [pc, #84]	@ (800536c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005318:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	3b08      	subs	r3, #8
 8005326:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	091b      	lsrs	r3, r3, #4
 800532e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005334:	089b      	lsrs	r3, r3, #2
 8005336:	009a      	lsls	r2, r3, #2
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	4413      	add	r3, r2
 800533c:	461a      	mov	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a0b      	ldr	r2, [pc, #44]	@ (8005374 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005346:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f003 031f 	and.w	r3, r3, #31
 800534e:	2201      	movs	r2, #1
 8005350:	409a      	lsls	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005356:	bf00      	nop
 8005358:	371c      	adds	r7, #28
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	40020407 	.word	0x40020407
 8005368:	40020800 	.word	0x40020800
 800536c:	40020820 	.word	0x40020820
 8005370:	cccccccd 	.word	0xcccccccd
 8005374:	40020880 	.word	0x40020880

08005378 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	b2db      	uxtb	r3, r3
 8005386:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	4b0b      	ldr	r3, [pc, #44]	@ (80053b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	461a      	mov	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a08      	ldr	r2, [pc, #32]	@ (80053bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800539a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3b01      	subs	r3, #1
 80053a0:	f003 031f 	and.w	r3, r3, #31
 80053a4:	2201      	movs	r2, #1
 80053a6:	409a      	lsls	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80053ac:	bf00      	nop
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	1000823f 	.word	0x1000823f
 80053bc:	40020940 	.word	0x40020940

080053c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b087      	sub	sp, #28
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053ce:	e15a      	b.n	8005686 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	2101      	movs	r1, #1
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	fa01 f303 	lsl.w	r3, r1, r3
 80053dc:	4013      	ands	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 814c 	beq.w	8005680 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f003 0303 	and.w	r3, r3, #3
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d005      	beq.n	8005400 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d130      	bne.n	8005462 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	2203      	movs	r2, #3
 800540c:	fa02 f303 	lsl.w	r3, r2, r3
 8005410:	43db      	mvns	r3, r3
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	4013      	ands	r3, r2
 8005416:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68da      	ldr	r2, [r3, #12]
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	005b      	lsls	r3, r3, #1
 8005420:	fa02 f303 	lsl.w	r3, r2, r3
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005436:	2201      	movs	r2, #1
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	fa02 f303 	lsl.w	r3, r2, r3
 800543e:	43db      	mvns	r3, r3
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4013      	ands	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	091b      	lsrs	r3, r3, #4
 800544c:	f003 0201 	and.w	r2, r3, #1
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	fa02 f303 	lsl.w	r3, r2, r3
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f003 0303 	and.w	r3, r3, #3
 800546a:	2b03      	cmp	r3, #3
 800546c:	d017      	beq.n	800549e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	2203      	movs	r2, #3
 800547a:	fa02 f303 	lsl.w	r3, r2, r3
 800547e:	43db      	mvns	r3, r3
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4013      	ands	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f003 0303 	and.w	r3, r3, #3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d123      	bne.n	80054f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	08da      	lsrs	r2, r3, #3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	3208      	adds	r2, #8
 80054b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f003 0307 	and.w	r3, r3, #7
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	220f      	movs	r2, #15
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43db      	mvns	r3, r3
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	4013      	ands	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	691a      	ldr	r2, [r3, #16]
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	fa02 f303 	lsl.w	r3, r2, r3
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	08da      	lsrs	r2, r3, #3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3208      	adds	r2, #8
 80054ec:	6939      	ldr	r1, [r7, #16]
 80054ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	2203      	movs	r2, #3
 80054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005502:	43db      	mvns	r3, r3
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4013      	ands	r3, r2
 8005508:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f003 0203 	and.w	r2, r3, #3
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	005b      	lsls	r3, r3, #1
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4313      	orrs	r3, r2
 800551e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 80a6 	beq.w	8005680 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005534:	4b5b      	ldr	r3, [pc, #364]	@ (80056a4 <HAL_GPIO_Init+0x2e4>)
 8005536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005538:	4a5a      	ldr	r2, [pc, #360]	@ (80056a4 <HAL_GPIO_Init+0x2e4>)
 800553a:	f043 0301 	orr.w	r3, r3, #1
 800553e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005540:	4b58      	ldr	r3, [pc, #352]	@ (80056a4 <HAL_GPIO_Init+0x2e4>)
 8005542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	60bb      	str	r3, [r7, #8]
 800554a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800554c:	4a56      	ldr	r2, [pc, #344]	@ (80056a8 <HAL_GPIO_Init+0x2e8>)
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	089b      	lsrs	r3, r3, #2
 8005552:	3302      	adds	r3, #2
 8005554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005558:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f003 0303 	and.w	r3, r3, #3
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	220f      	movs	r2, #15
 8005564:	fa02 f303 	lsl.w	r3, r2, r3
 8005568:	43db      	mvns	r3, r3
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	4013      	ands	r3, r2
 800556e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005576:	d01f      	beq.n	80055b8 <HAL_GPIO_Init+0x1f8>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a4c      	ldr	r2, [pc, #304]	@ (80056ac <HAL_GPIO_Init+0x2ec>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d019      	beq.n	80055b4 <HAL_GPIO_Init+0x1f4>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a4b      	ldr	r2, [pc, #300]	@ (80056b0 <HAL_GPIO_Init+0x2f0>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d013      	beq.n	80055b0 <HAL_GPIO_Init+0x1f0>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a4a      	ldr	r2, [pc, #296]	@ (80056b4 <HAL_GPIO_Init+0x2f4>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d00d      	beq.n	80055ac <HAL_GPIO_Init+0x1ec>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a49      	ldr	r2, [pc, #292]	@ (80056b8 <HAL_GPIO_Init+0x2f8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d007      	beq.n	80055a8 <HAL_GPIO_Init+0x1e8>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a48      	ldr	r2, [pc, #288]	@ (80056bc <HAL_GPIO_Init+0x2fc>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d101      	bne.n	80055a4 <HAL_GPIO_Init+0x1e4>
 80055a0:	2305      	movs	r3, #5
 80055a2:	e00a      	b.n	80055ba <HAL_GPIO_Init+0x1fa>
 80055a4:	2306      	movs	r3, #6
 80055a6:	e008      	b.n	80055ba <HAL_GPIO_Init+0x1fa>
 80055a8:	2304      	movs	r3, #4
 80055aa:	e006      	b.n	80055ba <HAL_GPIO_Init+0x1fa>
 80055ac:	2303      	movs	r3, #3
 80055ae:	e004      	b.n	80055ba <HAL_GPIO_Init+0x1fa>
 80055b0:	2302      	movs	r3, #2
 80055b2:	e002      	b.n	80055ba <HAL_GPIO_Init+0x1fa>
 80055b4:	2301      	movs	r3, #1
 80055b6:	e000      	b.n	80055ba <HAL_GPIO_Init+0x1fa>
 80055b8:	2300      	movs	r3, #0
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	f002 0203 	and.w	r2, r2, #3
 80055c0:	0092      	lsls	r2, r2, #2
 80055c2:	4093      	lsls	r3, r2
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055ca:	4937      	ldr	r1, [pc, #220]	@ (80056a8 <HAL_GPIO_Init+0x2e8>)
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	089b      	lsrs	r3, r3, #2
 80055d0:	3302      	adds	r3, #2
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80055d8:	4b39      	ldr	r3, [pc, #228]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	43db      	mvns	r3, r3
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	4013      	ands	r3, r2
 80055e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d003      	beq.n	80055fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80055fc:	4a30      	ldr	r2, [pc, #192]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005602:	4b2f      	ldr	r3, [pc, #188]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	43db      	mvns	r3, r3
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4013      	ands	r3, r2
 8005610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4313      	orrs	r3, r2
 8005624:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005626:	4a26      	ldr	r2, [pc, #152]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800562c:	4b24      	ldr	r3, [pc, #144]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	43db      	mvns	r3, r3
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4013      	ands	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005650:	4a1b      	ldr	r2, [pc, #108]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005656:	4b1a      	ldr	r3, [pc, #104]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	43db      	mvns	r3, r3
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	4013      	ands	r3, r2
 8005664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	4313      	orrs	r3, r2
 8005678:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800567a:	4a11      	ldr	r2, [pc, #68]	@ (80056c0 <HAL_GPIO_Init+0x300>)
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	3301      	adds	r3, #1
 8005684:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	fa22 f303 	lsr.w	r3, r2, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	f47f ae9d 	bne.w	80053d0 <HAL_GPIO_Init+0x10>
  }
}
 8005696:	bf00      	nop
 8005698:	bf00      	nop
 800569a:	371c      	adds	r7, #28
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	40021000 	.word	0x40021000
 80056a8:	40010000 	.word	0x40010000
 80056ac:	48000400 	.word	0x48000400
 80056b0:	48000800 	.word	0x48000800
 80056b4:	48000c00 	.word	0x48000c00
 80056b8:	48001000 	.word	0x48001000
 80056bc:	48001400 	.word	0x48001400
 80056c0:	40010400 	.word	0x40010400

080056c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	460b      	mov	r3, r1
 80056ce:	807b      	strh	r3, [r7, #2]
 80056d0:	4613      	mov	r3, r2
 80056d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056d4:	787b      	ldrb	r3, [r7, #1]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80056da:	887a      	ldrh	r2, [r7, #2]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80056e0:	e002      	b.n	80056e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80056e2:	887a      	ldrh	r2, [r7, #2]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	4603      	mov	r3, r0
 80056fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80056fe:	4b08      	ldr	r3, [pc, #32]	@ (8005720 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005700:	695a      	ldr	r2, [r3, #20]
 8005702:	88fb      	ldrh	r3, [r7, #6]
 8005704:	4013      	ands	r3, r2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d006      	beq.n	8005718 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800570a:	4a05      	ldr	r2, [pc, #20]	@ (8005720 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005710:	88fb      	ldrh	r3, [r7, #6]
 8005712:	4618      	mov	r0, r3
 8005714:	f000 f806 	bl	8005724 <HAL_GPIO_EXTI_Callback>
  }
}
 8005718:	bf00      	nop
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	40010400 	.word	0x40010400

08005724 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	4603      	mov	r3, r0
 800572c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800572e:	bf00      	nop
 8005730:	370c      	adds	r7, #12
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
	...

0800573c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d141      	bne.n	80057ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800574a:	4b4b      	ldr	r3, [pc, #300]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005756:	d131      	bne.n	80057bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005758:	4b47      	ldr	r3, [pc, #284]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800575a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800575e:	4a46      	ldr	r2, [pc, #280]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005764:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005768:	4b43      	ldr	r3, [pc, #268]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005770:	4a41      	ldr	r2, [pc, #260]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005772:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005776:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005778:	4b40      	ldr	r3, [pc, #256]	@ (800587c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2232      	movs	r2, #50	@ 0x32
 800577e:	fb02 f303 	mul.w	r3, r2, r3
 8005782:	4a3f      	ldr	r2, [pc, #252]	@ (8005880 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005784:	fba2 2303 	umull	r2, r3, r2, r3
 8005788:	0c9b      	lsrs	r3, r3, #18
 800578a:	3301      	adds	r3, #1
 800578c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800578e:	e002      	b.n	8005796 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3b01      	subs	r3, #1
 8005794:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005796:	4b38      	ldr	r3, [pc, #224]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800579e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057a2:	d102      	bne.n	80057aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1f2      	bne.n	8005790 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80057aa:	4b33      	ldr	r3, [pc, #204]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057b6:	d158      	bne.n	800586a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e057      	b.n	800586c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057bc:	4b2e      	ldr	r3, [pc, #184]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057c2:	4a2d      	ldr	r2, [pc, #180]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80057cc:	e04d      	b.n	800586a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d4:	d141      	bne.n	800585a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057d6:	4b28      	ldr	r3, [pc, #160]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80057de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057e2:	d131      	bne.n	8005848 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057e4:	4b24      	ldr	r3, [pc, #144]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057ea:	4a23      	ldr	r2, [pc, #140]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057f4:	4b20      	ldr	r3, [pc, #128]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057fc:	4a1e      	ldr	r2, [pc, #120]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005802:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005804:	4b1d      	ldr	r3, [pc, #116]	@ (800587c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2232      	movs	r2, #50	@ 0x32
 800580a:	fb02 f303 	mul.w	r3, r2, r3
 800580e:	4a1c      	ldr	r2, [pc, #112]	@ (8005880 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005810:	fba2 2303 	umull	r2, r3, r2, r3
 8005814:	0c9b      	lsrs	r3, r3, #18
 8005816:	3301      	adds	r3, #1
 8005818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800581a:	e002      	b.n	8005822 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	3b01      	subs	r3, #1
 8005820:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005822:	4b15      	ldr	r3, [pc, #84]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800582a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800582e:	d102      	bne.n	8005836 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1f2      	bne.n	800581c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005836:	4b10      	ldr	r3, [pc, #64]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800583e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005842:	d112      	bne.n	800586a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e011      	b.n	800586c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005848:	4b0b      	ldr	r3, [pc, #44]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800584a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800584e:	4a0a      	ldr	r2, [pc, #40]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005854:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005858:	e007      	b.n	800586a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800585a:	4b07      	ldr	r3, [pc, #28]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005862:	4a05      	ldr	r2, [pc, #20]	@ (8005878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005864:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005868:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr
 8005878:	40007000 	.word	0x40007000
 800587c:	20000000 	.word	0x20000000
 8005880:	431bde83 	.word	0x431bde83

08005884 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005888:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4a04      	ldr	r2, [pc, #16]	@ (80058a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800588e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005892:	6093      	str	r3, [r2, #8]
}
 8005894:	bf00      	nop
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	40007000 	.word	0x40007000

080058a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b088      	sub	sp, #32
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e2fe      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d075      	beq.n	80059ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058c2:	4b97      	ldr	r3, [pc, #604]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 030c 	and.w	r3, r3, #12
 80058ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058cc:	4b94      	ldr	r3, [pc, #592]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	2b0c      	cmp	r3, #12
 80058da:	d102      	bne.n	80058e2 <HAL_RCC_OscConfig+0x3e>
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	2b03      	cmp	r3, #3
 80058e0:	d002      	beq.n	80058e8 <HAL_RCC_OscConfig+0x44>
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d10b      	bne.n	8005900 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058e8:	4b8d      	ldr	r3, [pc, #564]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d05b      	beq.n	80059ac <HAL_RCC_OscConfig+0x108>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d157      	bne.n	80059ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e2d9      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005908:	d106      	bne.n	8005918 <HAL_RCC_OscConfig+0x74>
 800590a:	4b85      	ldr	r3, [pc, #532]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a84      	ldr	r2, [pc, #528]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005914:	6013      	str	r3, [r2, #0]
 8005916:	e01d      	b.n	8005954 <HAL_RCC_OscConfig+0xb0>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005920:	d10c      	bne.n	800593c <HAL_RCC_OscConfig+0x98>
 8005922:	4b7f      	ldr	r3, [pc, #508]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a7e      	ldr	r2, [pc, #504]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005928:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800592c:	6013      	str	r3, [r2, #0]
 800592e:	4b7c      	ldr	r3, [pc, #496]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a7b      	ldr	r2, [pc, #492]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005934:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005938:	6013      	str	r3, [r2, #0]
 800593a:	e00b      	b.n	8005954 <HAL_RCC_OscConfig+0xb0>
 800593c:	4b78      	ldr	r3, [pc, #480]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a77      	ldr	r2, [pc, #476]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005942:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005946:	6013      	str	r3, [r2, #0]
 8005948:	4b75      	ldr	r3, [pc, #468]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a74      	ldr	r2, [pc, #464]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 800594e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005952:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d013      	beq.n	8005984 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800595c:	f7fd fbac 	bl	80030b8 <HAL_GetTick>
 8005960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005962:	e008      	b.n	8005976 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005964:	f7fd fba8 	bl	80030b8 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	2b64      	cmp	r3, #100	@ 0x64
 8005970:	d901      	bls.n	8005976 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e29e      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005976:	4b6a      	ldr	r3, [pc, #424]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d0f0      	beq.n	8005964 <HAL_RCC_OscConfig+0xc0>
 8005982:	e014      	b.n	80059ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005984:	f7fd fb98 	bl	80030b8 <HAL_GetTick>
 8005988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800598a:	e008      	b.n	800599e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800598c:	f7fd fb94 	bl	80030b8 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b64      	cmp	r3, #100	@ 0x64
 8005998:	d901      	bls.n	800599e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e28a      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800599e:	4b60      	ldr	r3, [pc, #384]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1f0      	bne.n	800598c <HAL_RCC_OscConfig+0xe8>
 80059aa:	e000      	b.n	80059ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d075      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059ba:	4b59      	ldr	r3, [pc, #356]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f003 030c 	and.w	r3, r3, #12
 80059c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059c4:	4b56      	ldr	r3, [pc, #344]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f003 0303 	and.w	r3, r3, #3
 80059cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	2b0c      	cmp	r3, #12
 80059d2:	d102      	bne.n	80059da <HAL_RCC_OscConfig+0x136>
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d002      	beq.n	80059e0 <HAL_RCC_OscConfig+0x13c>
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	2b04      	cmp	r3, #4
 80059de:	d11f      	bne.n	8005a20 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059e0:	4b4f      	ldr	r3, [pc, #316]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_RCC_OscConfig+0x154>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e25d      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059f8:	4b49      	ldr	r3, [pc, #292]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	691b      	ldr	r3, [r3, #16]
 8005a04:	061b      	lsls	r3, r3, #24
 8005a06:	4946      	ldr	r1, [pc, #280]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005a0c:	4b45      	ldr	r3, [pc, #276]	@ (8005b24 <HAL_RCC_OscConfig+0x280>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4618      	mov	r0, r3
 8005a12:	f7fd fb05 	bl	8003020 <HAL_InitTick>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d043      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e249      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d023      	beq.n	8005a70 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a28:	4b3d      	ldr	r3, [pc, #244]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a34:	f7fd fb40 	bl	80030b8 <HAL_GetTick>
 8005a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a3a:	e008      	b.n	8005a4e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a3c:	f7fd fb3c 	bl	80030b8 <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d901      	bls.n	8005a4e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e232      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a4e:	4b34      	ldr	r3, [pc, #208]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0f0      	beq.n	8005a3c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a5a:	4b31      	ldr	r3, [pc, #196]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	061b      	lsls	r3, r3, #24
 8005a68:	492d      	ldr	r1, [pc, #180]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	604b      	str	r3, [r1, #4]
 8005a6e:	e01a      	b.n	8005aa6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a70:	4b2b      	ldr	r3, [pc, #172]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a2a      	ldr	r2, [pc, #168]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7c:	f7fd fb1c 	bl	80030b8 <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a84:	f7fd fb18 	bl	80030b8 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e20e      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a96:	4b22      	ldr	r3, [pc, #136]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1f0      	bne.n	8005a84 <HAL_RCC_OscConfig+0x1e0>
 8005aa2:	e000      	b.n	8005aa6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005aa4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0308 	and.w	r3, r3, #8
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d041      	beq.n	8005b36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d01c      	beq.n	8005af4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aba:	4b19      	ldr	r3, [pc, #100]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ac0:	4a17      	ldr	r2, [pc, #92]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aca:	f7fd faf5 	bl	80030b8 <HAL_GetTick>
 8005ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ad0:	e008      	b.n	8005ae4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ad2:	f7fd faf1 	bl	80030b8 <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d901      	bls.n	8005ae4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e1e7      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0ef      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x22e>
 8005af2:	e020      	b.n	8005b36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005af4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005afa:	4a09      	ldr	r2, [pc, #36]	@ (8005b20 <HAL_RCC_OscConfig+0x27c>)
 8005afc:	f023 0301 	bic.w	r3, r3, #1
 8005b00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b04:	f7fd fad8 	bl	80030b8 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b0a:	e00d      	b.n	8005b28 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b0c:	f7fd fad4 	bl	80030b8 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d906      	bls.n	8005b28 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e1ca      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
 8005b1e:	bf00      	nop
 8005b20:	40021000 	.word	0x40021000
 8005b24:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b28:	4b8c      	ldr	r3, [pc, #560]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1ea      	bne.n	8005b0c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0304 	and.w	r3, r3, #4
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 80a6 	beq.w	8005c90 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b44:	2300      	movs	r3, #0
 8005b46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b48:	4b84      	ldr	r3, [pc, #528]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <HAL_RCC_OscConfig+0x2b4>
 8005b54:	2301      	movs	r3, #1
 8005b56:	e000      	b.n	8005b5a <HAL_RCC_OscConfig+0x2b6>
 8005b58:	2300      	movs	r3, #0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00d      	beq.n	8005b7a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b5e:	4b7f      	ldr	r3, [pc, #508]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b62:	4a7e      	ldr	r2, [pc, #504]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b68:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b72:	60fb      	str	r3, [r7, #12]
 8005b74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005b76:	2301      	movs	r3, #1
 8005b78:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b7a:	4b79      	ldr	r3, [pc, #484]	@ (8005d60 <HAL_RCC_OscConfig+0x4bc>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d118      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b86:	4b76      	ldr	r3, [pc, #472]	@ (8005d60 <HAL_RCC_OscConfig+0x4bc>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a75      	ldr	r2, [pc, #468]	@ (8005d60 <HAL_RCC_OscConfig+0x4bc>)
 8005b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b92:	f7fd fa91 	bl	80030b8 <HAL_GetTick>
 8005b96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b98:	e008      	b.n	8005bac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b9a:	f7fd fa8d 	bl	80030b8 <HAL_GetTick>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d901      	bls.n	8005bac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e183      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bac:	4b6c      	ldr	r3, [pc, #432]	@ (8005d60 <HAL_RCC_OscConfig+0x4bc>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d0f0      	beq.n	8005b9a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d108      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x32e>
 8005bc0:	4b66      	ldr	r3, [pc, #408]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bc6:	4a65      	ldr	r2, [pc, #404]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005bc8:	f043 0301 	orr.w	r3, r3, #1
 8005bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bd0:	e024      	b.n	8005c1c <HAL_RCC_OscConfig+0x378>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	2b05      	cmp	r3, #5
 8005bd8:	d110      	bne.n	8005bfc <HAL_RCC_OscConfig+0x358>
 8005bda:	4b60      	ldr	r3, [pc, #384]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be0:	4a5e      	ldr	r2, [pc, #376]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005be2:	f043 0304 	orr.w	r3, r3, #4
 8005be6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bea:	4b5c      	ldr	r3, [pc, #368]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf0:	4a5a      	ldr	r2, [pc, #360]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005bf2:	f043 0301 	orr.w	r3, r3, #1
 8005bf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bfa:	e00f      	b.n	8005c1c <HAL_RCC_OscConfig+0x378>
 8005bfc:	4b57      	ldr	r3, [pc, #348]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c02:	4a56      	ldr	r2, [pc, #344]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c04:	f023 0301 	bic.w	r3, r3, #1
 8005c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c0c:	4b53      	ldr	r3, [pc, #332]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c12:	4a52      	ldr	r2, [pc, #328]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c14:	f023 0304 	bic.w	r3, r3, #4
 8005c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d016      	beq.n	8005c52 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c24:	f7fd fa48 	bl	80030b8 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c2a:	e00a      	b.n	8005c42 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c2c:	f7fd fa44 	bl	80030b8 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e138      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c42:	4b46      	ldr	r3, [pc, #280]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d0ed      	beq.n	8005c2c <HAL_RCC_OscConfig+0x388>
 8005c50:	e015      	b.n	8005c7e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c52:	f7fd fa31 	bl	80030b8 <HAL_GetTick>
 8005c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c58:	e00a      	b.n	8005c70 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c5a:	f7fd fa2d 	bl	80030b8 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e121      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c70:	4b3a      	ldr	r3, [pc, #232]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1ed      	bne.n	8005c5a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c7e:	7ffb      	ldrb	r3, [r7, #31]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d105      	bne.n	8005c90 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c84:	4b35      	ldr	r3, [pc, #212]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c88:	4a34      	ldr	r2, [pc, #208]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005c8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c8e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0320 	and.w	r3, r3, #32
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d03c      	beq.n	8005d16 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01c      	beq.n	8005cde <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005ca6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005caa:	4a2c      	ldr	r2, [pc, #176]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb4:	f7fd fa00 	bl	80030b8 <HAL_GetTick>
 8005cb8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005cba:	e008      	b.n	8005cce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cbc:	f7fd f9fc 	bl	80030b8 <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d901      	bls.n	8005cce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e0f2      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005cce:	4b23      	ldr	r3, [pc, #140]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005cd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d0ef      	beq.n	8005cbc <HAL_RCC_OscConfig+0x418>
 8005cdc:	e01b      	b.n	8005d16 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cde:	4b1f      	ldr	r3, [pc, #124]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005ce0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005ce6:	f023 0301 	bic.w	r3, r3, #1
 8005cea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cee:	f7fd f9e3 	bl	80030b8 <HAL_GetTick>
 8005cf2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005cf4:	e008      	b.n	8005d08 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cf6:	f7fd f9df 	bl	80030b8 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e0d5      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d08:	4b14      	ldr	r3, [pc, #80]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005d0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1ef      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 80c9 	beq.w	8005eb2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d20:	4b0e      	ldr	r3, [pc, #56]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f003 030c 	and.w	r3, r3, #12
 8005d28:	2b0c      	cmp	r3, #12
 8005d2a:	f000 8083 	beq.w	8005e34 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d15e      	bne.n	8005df4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d36:	4b09      	ldr	r3, [pc, #36]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a08      	ldr	r2, [pc, #32]	@ (8005d5c <HAL_RCC_OscConfig+0x4b8>)
 8005d3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d42:	f7fd f9b9 	bl	80030b8 <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d48:	e00c      	b.n	8005d64 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d4a:	f7fd f9b5 	bl	80030b8 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d905      	bls.n	8005d64 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e0ab      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
 8005d5c:	40021000 	.word	0x40021000
 8005d60:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d64:	4b55      	ldr	r3, [pc, #340]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1ec      	bne.n	8005d4a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d70:	4b52      	ldr	r3, [pc, #328]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005d72:	68da      	ldr	r2, [r3, #12]
 8005d74:	4b52      	ldr	r3, [pc, #328]	@ (8005ec0 <HAL_RCC_OscConfig+0x61c>)
 8005d76:	4013      	ands	r3, r2
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6a11      	ldr	r1, [r2, #32]
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d80:	3a01      	subs	r2, #1
 8005d82:	0112      	lsls	r2, r2, #4
 8005d84:	4311      	orrs	r1, r2
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005d8a:	0212      	lsls	r2, r2, #8
 8005d8c:	4311      	orrs	r1, r2
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d92:	0852      	lsrs	r2, r2, #1
 8005d94:	3a01      	subs	r2, #1
 8005d96:	0552      	lsls	r2, r2, #21
 8005d98:	4311      	orrs	r1, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005d9e:	0852      	lsrs	r2, r2, #1
 8005da0:	3a01      	subs	r2, #1
 8005da2:	0652      	lsls	r2, r2, #25
 8005da4:	4311      	orrs	r1, r2
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005daa:	06d2      	lsls	r2, r2, #27
 8005dac:	430a      	orrs	r2, r1
 8005dae:	4943      	ldr	r1, [pc, #268]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005db4:	4b41      	ldr	r3, [pc, #260]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a40      	ldr	r2, [pc, #256]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005dba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dbe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	4a3d      	ldr	r2, [pc, #244]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005dc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dcc:	f7fd f974 	bl	80030b8 <HAL_GetTick>
 8005dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dd2:	e008      	b.n	8005de6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dd4:	f7fd f970 	bl	80030b8 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e066      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005de6:	4b35      	ldr	r3, [pc, #212]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d0f0      	beq.n	8005dd4 <HAL_RCC_OscConfig+0x530>
 8005df2:	e05e      	b.n	8005eb2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005df4:	4b31      	ldr	r3, [pc, #196]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a30      	ldr	r2, [pc, #192]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005dfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e00:	f7fd f95a 	bl	80030b8 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e08:	f7fd f956 	bl	80030b8 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e04c      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e1a:	4b28      	ldr	r3, [pc, #160]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1f0      	bne.n	8005e08 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005e26:	4b25      	ldr	r3, [pc, #148]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005e28:	68da      	ldr	r2, [r3, #12]
 8005e2a:	4924      	ldr	r1, [pc, #144]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005e2c:	4b25      	ldr	r3, [pc, #148]	@ (8005ec4 <HAL_RCC_OscConfig+0x620>)
 8005e2e:	4013      	ands	r3, r2
 8005e30:	60cb      	str	r3, [r1, #12]
 8005e32:	e03e      	b.n	8005eb2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d101      	bne.n	8005e40 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e039      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005e40:	4b1e      	ldr	r3, [pc, #120]	@ (8005ebc <HAL_RCC_OscConfig+0x618>)
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f003 0203 	and.w	r2, r3, #3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d12c      	bne.n	8005eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d123      	bne.n	8005eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d11b      	bne.n	8005eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d113      	bne.n	8005eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e90:	085b      	lsrs	r3, r3, #1
 8005e92:	3b01      	subs	r3, #1
 8005e94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d109      	bne.n	8005eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ea4:	085b      	lsrs	r3, r3, #1
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d001      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3720      	adds	r7, #32
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	019f800c 	.word	0x019f800c
 8005ec4:	feeefffc 	.word	0xfeeefffc

08005ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d101      	bne.n	8005ee0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e11e      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ee0:	4b91      	ldr	r3, [pc, #580]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 030f 	and.w	r3, r3, #15
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d910      	bls.n	8005f10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eee:	4b8e      	ldr	r3, [pc, #568]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f023 020f 	bic.w	r2, r3, #15
 8005ef6:	498c      	ldr	r1, [pc, #560]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efe:	4b8a      	ldr	r3, [pc, #552]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 030f 	and.w	r3, r3, #15
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d001      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e106      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d073      	beq.n	8006004 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2b03      	cmp	r3, #3
 8005f22:	d129      	bne.n	8005f78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f24:	4b81      	ldr	r3, [pc, #516]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e0f4      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005f34:	f000 f99e 	bl	8006274 <RCC_GetSysClockFreqFromPLLSource>
 8005f38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	4a7c      	ldr	r2, [pc, #496]	@ (8006130 <HAL_RCC_ClockConfig+0x268>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d93f      	bls.n	8005fc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f42:	4b7a      	ldr	r3, [pc, #488]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d009      	beq.n	8005f62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d033      	beq.n	8005fc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d12f      	bne.n	8005fc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f62:	4b72      	ldr	r3, [pc, #456]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f6a:	4a70      	ldr	r2, [pc, #448]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f72:	2380      	movs	r3, #128	@ 0x80
 8005f74:	617b      	str	r3, [r7, #20]
 8005f76:	e024      	b.n	8005fc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d107      	bne.n	8005f90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f80:	4b6a      	ldr	r3, [pc, #424]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d109      	bne.n	8005fa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e0c6      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f90:	4b66      	ldr	r3, [pc, #408]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e0be      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005fa0:	f000 f8ce 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 8005fa4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	4a61      	ldr	r2, [pc, #388]	@ (8006130 <HAL_RCC_ClockConfig+0x268>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d909      	bls.n	8005fc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005fae:	4b5f      	ldr	r3, [pc, #380]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fb6:	4a5d      	ldr	r2, [pc, #372]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005fbe:	2380      	movs	r3, #128	@ 0x80
 8005fc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fc2:	4b5a      	ldr	r3, [pc, #360]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f023 0203 	bic.w	r2, r3, #3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	4957      	ldr	r1, [pc, #348]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fd4:	f7fd f870 	bl	80030b8 <HAL_GetTick>
 8005fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fda:	e00a      	b.n	8005ff2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fdc:	f7fd f86c 	bl	80030b8 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d901      	bls.n	8005ff2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e095      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ff2:	4b4e      	ldr	r3, [pc, #312]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 020c 	and.w	r2, r3, #12
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	429a      	cmp	r2, r3
 8006002:	d1eb      	bne.n	8005fdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0302 	and.w	r3, r3, #2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d023      	beq.n	8006058 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d005      	beq.n	8006028 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800601c:	4b43      	ldr	r3, [pc, #268]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	4a42      	ldr	r2, [pc, #264]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8006022:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006026:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0308 	and.w	r3, r3, #8
 8006030:	2b00      	cmp	r3, #0
 8006032:	d007      	beq.n	8006044 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006034:	4b3d      	ldr	r3, [pc, #244]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800603c:	4a3b      	ldr	r2, [pc, #236]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 800603e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006042:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006044:	4b39      	ldr	r3, [pc, #228]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	4936      	ldr	r1, [pc, #216]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8006052:	4313      	orrs	r3, r2
 8006054:	608b      	str	r3, [r1, #8]
 8006056:	e008      	b.n	800606a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	2b80      	cmp	r3, #128	@ 0x80
 800605c:	d105      	bne.n	800606a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800605e:	4b33      	ldr	r3, [pc, #204]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	4a32      	ldr	r2, [pc, #200]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 8006064:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006068:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800606a:	4b2f      	ldr	r3, [pc, #188]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 030f 	and.w	r3, r3, #15
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	429a      	cmp	r2, r3
 8006076:	d21d      	bcs.n	80060b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006078:	4b2b      	ldr	r3, [pc, #172]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f023 020f 	bic.w	r2, r3, #15
 8006080:	4929      	ldr	r1, [pc, #164]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	4313      	orrs	r3, r2
 8006086:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006088:	f7fd f816 	bl	80030b8 <HAL_GetTick>
 800608c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800608e:	e00a      	b.n	80060a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006090:	f7fd f812 	bl	80030b8 <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800609e:	4293      	cmp	r3, r2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e03b      	b.n	800611e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060a6:	4b20      	ldr	r3, [pc, #128]	@ (8006128 <HAL_RCC_ClockConfig+0x260>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 030f 	and.w	r3, r3, #15
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d1ed      	bne.n	8006090 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0304 	and.w	r3, r3, #4
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d008      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060c0:	4b1a      	ldr	r3, [pc, #104]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	4917      	ldr	r1, [pc, #92]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060de:	4b13      	ldr	r3, [pc, #76]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	00db      	lsls	r3, r3, #3
 80060ec:	490f      	ldr	r1, [pc, #60]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060f2:	f000 f825 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 80060f6:	4602      	mov	r2, r0
 80060f8:	4b0c      	ldr	r3, [pc, #48]	@ (800612c <HAL_RCC_ClockConfig+0x264>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	091b      	lsrs	r3, r3, #4
 80060fe:	f003 030f 	and.w	r3, r3, #15
 8006102:	490c      	ldr	r1, [pc, #48]	@ (8006134 <HAL_RCC_ClockConfig+0x26c>)
 8006104:	5ccb      	ldrb	r3, [r1, r3]
 8006106:	f003 031f 	and.w	r3, r3, #31
 800610a:	fa22 f303 	lsr.w	r3, r2, r3
 800610e:	4a0a      	ldr	r2, [pc, #40]	@ (8006138 <HAL_RCC_ClockConfig+0x270>)
 8006110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006112:	4b0a      	ldr	r3, [pc, #40]	@ (800613c <HAL_RCC_ClockConfig+0x274>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4618      	mov	r0, r3
 8006118:	f7fc ff82 	bl	8003020 <HAL_InitTick>
 800611c:	4603      	mov	r3, r0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	40022000 	.word	0x40022000
 800612c:	40021000 	.word	0x40021000
 8006130:	04c4b400 	.word	0x04c4b400
 8006134:	0800c0e4 	.word	0x0800c0e4
 8006138:	20000000 	.word	0x20000000
 800613c:	20000004 	.word	0x20000004

08006140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006140:	b480      	push	{r7}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006146:	4b2c      	ldr	r3, [pc, #176]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 030c 	and.w	r3, r3, #12
 800614e:	2b04      	cmp	r3, #4
 8006150:	d102      	bne.n	8006158 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006152:	4b2a      	ldr	r3, [pc, #168]	@ (80061fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8006154:	613b      	str	r3, [r7, #16]
 8006156:	e047      	b.n	80061e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006158:	4b27      	ldr	r3, [pc, #156]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 030c 	and.w	r3, r3, #12
 8006160:	2b08      	cmp	r3, #8
 8006162:	d102      	bne.n	800616a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006164:	4b26      	ldr	r3, [pc, #152]	@ (8006200 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006166:	613b      	str	r3, [r7, #16]
 8006168:	e03e      	b.n	80061e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800616a:	4b23      	ldr	r3, [pc, #140]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f003 030c 	and.w	r3, r3, #12
 8006172:	2b0c      	cmp	r3, #12
 8006174:	d136      	bne.n	80061e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006176:	4b20      	ldr	r3, [pc, #128]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006180:	4b1d      	ldr	r3, [pc, #116]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	091b      	lsrs	r3, r3, #4
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	3301      	adds	r3, #1
 800618c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2b03      	cmp	r3, #3
 8006192:	d10c      	bne.n	80061ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006194:	4a1a      	ldr	r2, [pc, #104]	@ (8006200 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	fbb2 f3f3 	udiv	r3, r2, r3
 800619c:	4a16      	ldr	r2, [pc, #88]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800619e:	68d2      	ldr	r2, [r2, #12]
 80061a0:	0a12      	lsrs	r2, r2, #8
 80061a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061a6:	fb02 f303 	mul.w	r3, r2, r3
 80061aa:	617b      	str	r3, [r7, #20]
      break;
 80061ac:	e00c      	b.n	80061c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061ae:	4a13      	ldr	r2, [pc, #76]	@ (80061fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b6:	4a10      	ldr	r2, [pc, #64]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061b8:	68d2      	ldr	r2, [r2, #12]
 80061ba:	0a12      	lsrs	r2, r2, #8
 80061bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061c0:	fb02 f303 	mul.w	r3, r2, r3
 80061c4:	617b      	str	r3, [r7, #20]
      break;
 80061c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061c8:	4b0b      	ldr	r3, [pc, #44]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	0e5b      	lsrs	r3, r3, #25
 80061ce:	f003 0303 	and.w	r3, r3, #3
 80061d2:	3301      	adds	r3, #1
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	e001      	b.n	80061e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80061e8:	693b      	ldr	r3, [r7, #16]
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	371c      	adds	r7, #28
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	40021000 	.word	0x40021000
 80061fc:	00f42400 	.word	0x00f42400
 8006200:	007a1200 	.word	0x007a1200

08006204 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006208:	4b03      	ldr	r3, [pc, #12]	@ (8006218 <HAL_RCC_GetHCLKFreq+0x14>)
 800620a:	681b      	ldr	r3, [r3, #0]
}
 800620c:	4618      	mov	r0, r3
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	20000000 	.word	0x20000000

0800621c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006220:	f7ff fff0 	bl	8006204 <HAL_RCC_GetHCLKFreq>
 8006224:	4602      	mov	r2, r0
 8006226:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	0a1b      	lsrs	r3, r3, #8
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	4904      	ldr	r1, [pc, #16]	@ (8006244 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006232:	5ccb      	ldrb	r3, [r1, r3]
 8006234:	f003 031f 	and.w	r3, r3, #31
 8006238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800623c:	4618      	mov	r0, r3
 800623e:	bd80      	pop	{r7, pc}
 8006240:	40021000 	.word	0x40021000
 8006244:	0800c0f4 	.word	0x0800c0f4

08006248 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800624c:	f7ff ffda 	bl	8006204 <HAL_RCC_GetHCLKFreq>
 8006250:	4602      	mov	r2, r0
 8006252:	4b06      	ldr	r3, [pc, #24]	@ (800626c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	0adb      	lsrs	r3, r3, #11
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	4904      	ldr	r1, [pc, #16]	@ (8006270 <HAL_RCC_GetPCLK2Freq+0x28>)
 800625e:	5ccb      	ldrb	r3, [r1, r3]
 8006260:	f003 031f 	and.w	r3, r3, #31
 8006264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006268:	4618      	mov	r0, r3
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40021000 	.word	0x40021000
 8006270:	0800c0f4 	.word	0x0800c0f4

08006274 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006274:	b480      	push	{r7}
 8006276:	b087      	sub	sp, #28
 8006278:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800627a:	4b1e      	ldr	r3, [pc, #120]	@ (80062f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	f003 0303 	and.w	r3, r3, #3
 8006282:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006284:	4b1b      	ldr	r3, [pc, #108]	@ (80062f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	091b      	lsrs	r3, r3, #4
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	3301      	adds	r3, #1
 8006290:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	2b03      	cmp	r3, #3
 8006296:	d10c      	bne.n	80062b2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006298:	4a17      	ldr	r2, [pc, #92]	@ (80062f8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a0:	4a14      	ldr	r2, [pc, #80]	@ (80062f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062a2:	68d2      	ldr	r2, [r2, #12]
 80062a4:	0a12      	lsrs	r2, r2, #8
 80062a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80062aa:	fb02 f303 	mul.w	r3, r2, r3
 80062ae:	617b      	str	r3, [r7, #20]
    break;
 80062b0:	e00c      	b.n	80062cc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062b2:	4a12      	ldr	r2, [pc, #72]	@ (80062fc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ba:	4a0e      	ldr	r2, [pc, #56]	@ (80062f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062bc:	68d2      	ldr	r2, [r2, #12]
 80062be:	0a12      	lsrs	r2, r2, #8
 80062c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80062c4:	fb02 f303 	mul.w	r3, r2, r3
 80062c8:	617b      	str	r3, [r7, #20]
    break;
 80062ca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80062cc:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	0e5b      	lsrs	r3, r3, #25
 80062d2:	f003 0303 	and.w	r3, r3, #3
 80062d6:	3301      	adds	r3, #1
 80062d8:	005b      	lsls	r3, r3, #1
 80062da:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80062e6:	687b      	ldr	r3, [r7, #4]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	371c      	adds	r7, #28
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	40021000 	.word	0x40021000
 80062f8:	007a1200 	.word	0x007a1200
 80062fc:	00f42400 	.word	0x00f42400

08006300 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006308:	2300      	movs	r3, #0
 800630a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800630c:	2300      	movs	r3, #0
 800630e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 8098 	beq.w	800644e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800631e:	2300      	movs	r3, #0
 8006320:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006322:	4b43      	ldr	r3, [pc, #268]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10d      	bne.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800632e:	4b40      	ldr	r3, [pc, #256]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006332:	4a3f      	ldr	r2, [pc, #252]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006338:	6593      	str	r3, [r2, #88]	@ 0x58
 800633a:	4b3d      	ldr	r3, [pc, #244]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800633c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800633e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006342:	60bb      	str	r3, [r7, #8]
 8006344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006346:	2301      	movs	r3, #1
 8006348:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800634a:	4b3a      	ldr	r3, [pc, #232]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a39      	ldr	r2, [pc, #228]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006354:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006356:	f7fc feaf 	bl	80030b8 <HAL_GetTick>
 800635a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800635c:	e009      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800635e:	f7fc feab 	bl	80030b8 <HAL_GetTick>
 8006362:	4602      	mov	r2, r0
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	2b02      	cmp	r3, #2
 800636a:	d902      	bls.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800636c:	2303      	movs	r3, #3
 800636e:	74fb      	strb	r3, [r7, #19]
        break;
 8006370:	e005      	b.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006372:	4b30      	ldr	r3, [pc, #192]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800637a:	2b00      	cmp	r3, #0
 800637c:	d0ef      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800637e:	7cfb      	ldrb	r3, [r7, #19]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d159      	bne.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006384:	4b2a      	ldr	r3, [pc, #168]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800638a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800638e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d01e      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	429a      	cmp	r2, r3
 800639e:	d019      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063a0:	4b23      	ldr	r3, [pc, #140]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063ac:	4b20      	ldr	r3, [pc, #128]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b2:	4a1f      	ldr	r2, [pc, #124]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80063bc:	4b1c      	ldr	r3, [pc, #112]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063c2:	4a1b      	ldr	r2, [pc, #108]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80063cc:	4a18      	ldr	r2, [pc, #96]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f003 0301 	and.w	r3, r3, #1
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d016      	beq.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063de:	f7fc fe6b 	bl	80030b8 <HAL_GetTick>
 80063e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063e4:	e00b      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e6:	f7fc fe67 	bl	80030b8 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d902      	bls.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	74fb      	strb	r3, [r7, #19]
            break;
 80063fc:	e006      	b.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006404:	f003 0302 	and.w	r3, r3, #2
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0ec      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800640c:	7cfb      	ldrb	r3, [r7, #19]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10b      	bne.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006412:	4b07      	ldr	r3, [pc, #28]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006418:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006420:	4903      	ldr	r1, [pc, #12]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006422:	4313      	orrs	r3, r2
 8006424:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006428:	e008      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800642a:	7cfb      	ldrb	r3, [r7, #19]
 800642c:	74bb      	strb	r3, [r7, #18]
 800642e:	e005      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006430:	40021000 	.word	0x40021000
 8006434:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006438:	7cfb      	ldrb	r3, [r7, #19]
 800643a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800643c:	7c7b      	ldrb	r3, [r7, #17]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d105      	bne.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006442:	4ba6      	ldr	r3, [pc, #664]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006446:	4aa5      	ldr	r2, [pc, #660]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006448:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800644c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00a      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800645a:	4ba0      	ldr	r3, [pc, #640]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800645c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006460:	f023 0203 	bic.w	r2, r3, #3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	499c      	ldr	r1, [pc, #624]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800647c:	4b97      	ldr	r3, [pc, #604]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800647e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006482:	f023 020c 	bic.w	r2, r3, #12
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	4994      	ldr	r1, [pc, #592]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800648c:	4313      	orrs	r3, r2
 800648e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0304 	and.w	r3, r3, #4
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00a      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800649e:	4b8f      	ldr	r3, [pc, #572]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	498b      	ldr	r1, [pc, #556]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0308 	and.w	r3, r3, #8
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00a      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80064c0:	4b86      	ldr	r3, [pc, #536]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	4983      	ldr	r1, [pc, #524]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0320 	and.w	r3, r3, #32
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00a      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064e2:	4b7e      	ldr	r3, [pc, #504]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	497a      	ldr	r1, [pc, #488]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00a      	beq.n	800651a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006504:	4b75      	ldr	r3, [pc, #468]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800650a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	4972      	ldr	r1, [pc, #456]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006514:	4313      	orrs	r3, r2
 8006516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00a      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006526:	4b6d      	ldr	r3, [pc, #436]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800652c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	4969      	ldr	r1, [pc, #420]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006536:	4313      	orrs	r3, r2
 8006538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00a      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006548:	4b64      	ldr	r3, [pc, #400]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800654a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	4961      	ldr	r1, [pc, #388]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006558:	4313      	orrs	r3, r2
 800655a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00a      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800656a:	4b5c      	ldr	r3, [pc, #368]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800656c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006570:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006578:	4958      	ldr	r1, [pc, #352]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800657a:	4313      	orrs	r3, r2
 800657c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006588:	2b00      	cmp	r3, #0
 800658a:	d015      	beq.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800658c:	4b53      	ldr	r3, [pc, #332]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800658e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006592:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659a:	4950      	ldr	r1, [pc, #320]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800659c:	4313      	orrs	r3, r2
 800659e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065aa:	d105      	bne.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065ac:	4b4b      	ldr	r3, [pc, #300]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	4a4a      	ldr	r2, [pc, #296]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065b6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d015      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80065c4:	4b45      	ldr	r3, [pc, #276]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d2:	4942      	ldr	r1, [pc, #264]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065d4:	4313      	orrs	r3, r2
 80065d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065e2:	d105      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065e4:	4b3d      	ldr	r3, [pc, #244]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	4a3c      	ldr	r2, [pc, #240]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065ee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d015      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80065fc:	4b37      	ldr	r3, [pc, #220]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006602:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800660a:	4934      	ldr	r1, [pc, #208]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800660c:	4313      	orrs	r3, r2
 800660e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006616:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800661a:	d105      	bne.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800661c:	4b2f      	ldr	r3, [pc, #188]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	4a2e      	ldr	r2, [pc, #184]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006626:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d015      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006634:	4b29      	ldr	r3, [pc, #164]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800663a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006642:	4926      	ldr	r1, [pc, #152]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006644:	4313      	orrs	r3, r2
 8006646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800664e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006652:	d105      	bne.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006654:	4b21      	ldr	r3, [pc, #132]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	4a20      	ldr	r2, [pc, #128]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800665a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800665e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d015      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800666c:	4b1b      	ldr	r3, [pc, #108]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800666e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006672:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800667a:	4918      	ldr	r1, [pc, #96]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800667c:	4313      	orrs	r3, r2
 800667e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006686:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800668a:	d105      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800668c:	4b13      	ldr	r3, [pc, #76]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	4a12      	ldr	r2, [pc, #72]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006692:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006696:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d015      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80066a4:	4b0d      	ldr	r3, [pc, #52]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066b2:	490a      	ldr	r1, [pc, #40]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066b4:	4313      	orrs	r3, r2
 80066b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066c2:	d105      	bne.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80066c4:	4b05      	ldr	r3, [pc, #20]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	4a04      	ldr	r2, [pc, #16]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80066d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40021000 	.word	0x40021000

080066e0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e027      	b.n	8006742 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	7a5b      	ldrb	r3, [r3, #9]
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d105      	bne.n	8006708 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f7fc fa28 	bl	8002b58 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2202      	movs	r2, #2
 800670c:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f023 0108 	bic.w	r1, r3, #8
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0204 	orr.w	r2, r2, #4
 8006732:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b084      	sub	sp, #16
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
 8006752:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006754:	2300      	movs	r3, #0
 8006756:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	7a1b      	ldrb	r3, [r3, #8]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d101      	bne.n	8006764 <HAL_RNG_GenerateRandomNumber+0x1a>
 8006760:	2302      	movs	r3, #2
 8006762:	e044      	b.n	80067ee <HAL_RNG_GenerateRandomNumber+0xa4>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	7a5b      	ldrb	r3, [r3, #9]
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b01      	cmp	r3, #1
 8006772:	d133      	bne.n	80067dc <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 800677a:	f7fc fc9d 	bl	80030b8 <HAL_GetTick>
 800677e:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006780:	e018      	b.n	80067b4 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006782:	f7fc fc99 	bl	80030b8 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	2b02      	cmp	r3, #2
 800678e:	d911      	bls.n	80067b4 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b01      	cmp	r3, #1
 800679c:	d00a      	beq.n	80067b4 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e01c      	b.n	80067ee <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d1df      	bne.n	8006782 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	611a      	str	r2, [r3, #16]
    *random32bit = hrng->RandomNumber;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	691a      	ldr	r2, [r3, #16]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	725a      	strb	r2, [r3, #9]
 80067da:	e004      	b.n	80067e6 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2204      	movs	r2, #4
 80067e0:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	721a      	strb	r2, [r3, #8]

  return status;
 80067ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b084      	sub	sp, #16
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d101      	bne.n	8006808 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e09d      	b.n	8006944 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680c:	2b00      	cmp	r3, #0
 800680e:	d108      	bne.n	8006822 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006818:	d009      	beq.n	800682e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	61da      	str	r2, [r3, #28]
 8006820:	e005      	b.n	800682e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	d106      	bne.n	800684e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7fc f9b9 	bl	8002bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2202      	movs	r2, #2
 8006852:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006864:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800686e:	d902      	bls.n	8006876 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006870:	2300      	movs	r3, #0
 8006872:	60fb      	str	r3, [r7, #12]
 8006874:	e002      	b.n	800687c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006876:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800687a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006884:	d007      	beq.n	8006896 <HAL_SPI_Init+0xa0>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800688e:	d002      	beq.n	8006896 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068a6:	431a      	orrs	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	691b      	ldr	r3, [r3, #16]
 80068ac:	f003 0302 	and.w	r3, r3, #2
 80068b0:	431a      	orrs	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	431a      	orrs	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068c4:	431a      	orrs	r2, r3
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	69db      	ldr	r3, [r3, #28]
 80068ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068d8:	ea42 0103 	orr.w	r1, r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	430a      	orrs	r2, r1
 80068ea:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	0c1b      	lsrs	r3, r3, #16
 80068f2:	f003 0204 	and.w	r2, r3, #4
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fa:	f003 0310 	and.w	r3, r3, #16
 80068fe:	431a      	orrs	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006904:	f003 0308 	and.w	r3, r3, #8
 8006908:	431a      	orrs	r2, r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006912:	ea42 0103 	orr.w	r1, r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	69da      	ldr	r2, [r3, #28]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006932:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b088      	sub	sp, #32
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	603b      	str	r3, [r7, #0]
 8006958:	4613      	mov	r3, r2
 800695a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800695c:	2300      	movs	r3, #0
 800695e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006966:	2b01      	cmp	r3, #1
 8006968:	d101      	bne.n	800696e <HAL_SPI_Transmit+0x22>
 800696a:	2302      	movs	r3, #2
 800696c:	e15f      	b.n	8006c2e <HAL_SPI_Transmit+0x2e2>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006976:	f7fc fb9f 	bl	80030b8 <HAL_GetTick>
 800697a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800697c:	88fb      	ldrh	r3, [r7, #6]
 800697e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b01      	cmp	r3, #1
 800698a:	d002      	beq.n	8006992 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800698c:	2302      	movs	r3, #2
 800698e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006990:	e148      	b.n	8006c24 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d002      	beq.n	800699e <HAL_SPI_Transmit+0x52>
 8006998:	88fb      	ldrh	r3, [r7, #6]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d102      	bne.n	80069a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80069a2:	e13f      	b.n	8006c24 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2203      	movs	r2, #3
 80069a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	88fa      	ldrh	r2, [r7, #6]
 80069bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	88fa      	ldrh	r2, [r7, #6]
 80069c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2200      	movs	r2, #0
 80069d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069ee:	d10f      	bne.n	8006a10 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a0e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a1a:	2b40      	cmp	r3, #64	@ 0x40
 8006a1c:	d007      	beq.n	8006a2e <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a36:	d94f      	bls.n	8006ad8 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d002      	beq.n	8006a46 <HAL_SPI_Transmit+0xfa>
 8006a40:	8afb      	ldrh	r3, [r7, #22]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d142      	bne.n	8006acc <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4a:	881a      	ldrh	r2, [r3, #0]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a56:	1c9a      	adds	r2, r3, #2
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	3b01      	subs	r3, #1
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006a6a:	e02f      	b.n	8006acc <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d112      	bne.n	8006aa0 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7e:	881a      	ldrh	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8a:	1c9a      	adds	r2, r3, #2
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	3b01      	subs	r3, #1
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a9e:	e015      	b.n	8006acc <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006aa0:	f7fc fb0a 	bl	80030b8 <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d803      	bhi.n	8006ab8 <HAL_SPI_Transmit+0x16c>
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab6:	d102      	bne.n	8006abe <HAL_SPI_Transmit+0x172>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d106      	bne.n	8006acc <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006aca:	e0ab      	b.n	8006c24 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1ca      	bne.n	8006a6c <HAL_SPI_Transmit+0x120>
 8006ad6:	e080      	b.n	8006bda <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d002      	beq.n	8006ae6 <HAL_SPI_Transmit+0x19a>
 8006ae0:	8afb      	ldrh	r3, [r7, #22]
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d174      	bne.n	8006bd0 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d912      	bls.n	8006b16 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006af4:	881a      	ldrh	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b00:	1c9a      	adds	r2, r3, #2
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	3b02      	subs	r3, #2
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b14:	e05c      	b.n	8006bd0 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	330c      	adds	r3, #12
 8006b20:	7812      	ldrb	r2, [r2, #0]
 8006b22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	3b01      	subs	r3, #1
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006b3c:	e048      	b.n	8006bd0 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d12b      	bne.n	8006ba4 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d912      	bls.n	8006b7c <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	881a      	ldrh	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b66:	1c9a      	adds	r2, r3, #2
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	3b02      	subs	r3, #2
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b7a:	e029      	b.n	8006bd0 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	330c      	adds	r3, #12
 8006b86:	7812      	ldrb	r2, [r2, #0]
 8006b88:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b8e:	1c5a      	adds	r2, r3, #1
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ba2:	e015      	b.n	8006bd0 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ba4:	f7fc fa88 	bl	80030b8 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	683a      	ldr	r2, [r7, #0]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d803      	bhi.n	8006bbc <HAL_SPI_Transmit+0x270>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bba:	d102      	bne.n	8006bc2 <HAL_SPI_Transmit+0x276>
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d106      	bne.n	8006bd0 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006bce:	e029      	b.n	8006c24 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1b1      	bne.n	8006b3e <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bda:	69ba      	ldr	r2, [r7, #24]
 8006bdc:	6839      	ldr	r1, [r7, #0]
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 fcf8 	bl	80075d4 <SPI_EndRxTxTransaction>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2220      	movs	r2, #32
 8006bee:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d10a      	bne.n	8006c0e <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	613b      	str	r3, [r7, #16]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	613b      	str	r3, [r7, #16]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	613b      	str	r3, [r7, #16]
 8006c0c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	77fb      	strb	r3, [r7, #31]
 8006c1a:	e003      	b.n	8006c24 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006c2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3720      	adds	r7, #32
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b088      	sub	sp, #32
 8006c3a:	af02      	add	r7, sp, #8
 8006c3c:	60f8      	str	r0, [r7, #12]
 8006c3e:	60b9      	str	r1, [r7, #8]
 8006c40:	603b      	str	r3, [r7, #0]
 8006c42:	4613      	mov	r3, r2
 8006c44:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c46:	2300      	movs	r3, #0
 8006c48:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d002      	beq.n	8006c5c <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006c56:	2302      	movs	r3, #2
 8006c58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006c5a:	e11a      	b.n	8006e92 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c64:	d112      	bne.n	8006c8c <HAL_SPI_Receive+0x56>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10e      	bne.n	8006c8c <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2204      	movs	r2, #4
 8006c72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006c76:	88fa      	ldrh	r2, [r7, #6]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 f90e 	bl	8006ea4 <HAL_SPI_TransmitReceive>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	e107      	b.n	8006e9c <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d101      	bne.n	8006c9a <HAL_SPI_Receive+0x64>
 8006c96:	2302      	movs	r3, #2
 8006c98:	e100      	b.n	8006e9c <HAL_SPI_Receive+0x266>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ca2:	f7fc fa09 	bl	80030b8 <HAL_GetTick>
 8006ca6:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d002      	beq.n	8006cb4 <HAL_SPI_Receive+0x7e>
 8006cae:	88fb      	ldrh	r3, [r7, #6]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d102      	bne.n	8006cba <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006cb8:	e0eb      	b.n	8006e92 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2204      	movs	r2, #4
 8006cbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	88fa      	ldrh	r2, [r7, #6]
 8006cd2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	88fa      	ldrh	r2, [r7, #6]
 8006cda:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2200      	movs	r2, #0
 8006cee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d04:	d908      	bls.n	8006d18 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d14:	605a      	str	r2, [r3, #4]
 8006d16:	e007      	b.n	8006d28 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d26:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d30:	d10f      	bne.n	8006d52 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006d50:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d5c:	2b40      	cmp	r3, #64	@ 0x40
 8006d5e:	d007      	beq.n	8006d70 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d6e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d78:	d86f      	bhi.n	8006e5a <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006d7a:	e034      	b.n	8006de6 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d117      	bne.n	8006dba <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f103 020c 	add.w	r2, r3, #12
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	7812      	ldrb	r2, [r2, #0]
 8006d98:	b2d2      	uxtb	r2, r2
 8006d9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da0:	1c5a      	adds	r2, r3, #1
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006db8:	e015      	b.n	8006de6 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dba:	f7fc f97d 	bl	80030b8 <HAL_GetTick>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	1ad3      	subs	r3, r2, r3
 8006dc4:	683a      	ldr	r2, [r7, #0]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d803      	bhi.n	8006dd2 <HAL_SPI_Receive+0x19c>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd0:	d102      	bne.n	8006dd8 <HAL_SPI_Receive+0x1a2>
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d106      	bne.n	8006de6 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006de4:	e055      	b.n	8006e92 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1c4      	bne.n	8006d7c <HAL_SPI_Receive+0x146>
 8006df2:	e038      	b.n	8006e66 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d115      	bne.n	8006e2e <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0c:	b292      	uxth	r2, r2
 8006e0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e14:	1c9a      	adds	r2, r3, #2
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	3b01      	subs	r3, #1
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006e2c:	e015      	b.n	8006e5a <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e2e:	f7fc f943 	bl	80030b8 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d803      	bhi.n	8006e46 <HAL_SPI_Receive+0x210>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e44:	d102      	bne.n	8006e4c <HAL_SPI_Receive+0x216>
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d106      	bne.n	8006e5a <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006e58:	e01b      	b.n	8006e92 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1c6      	bne.n	8006df4 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 fb5a 	bl	8007524 <SPI_EndRxTransaction>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d002      	beq.n	8006e7c <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	75fb      	strb	r3, [r7, #23]
 8006e88:	e003      	b.n	8006e92 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006e9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3718      	adds	r7, #24
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08a      	sub	sp, #40	@ 0x28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
 8006eb0:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d101      	bne.n	8006eca <HAL_SPI_TransmitReceive+0x26>
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	e20a      	b.n	80072e0 <HAL_SPI_TransmitReceive+0x43c>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ed2:	f7fc f8f1 	bl	80030b8 <HAL_GetTick>
 8006ed6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ede:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006ee6:	887b      	ldrh	r3, [r7, #2]
 8006ee8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006eea:	887b      	ldrh	r3, [r7, #2]
 8006eec:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006eee:	7efb      	ldrb	r3, [r7, #27]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d00e      	beq.n	8006f12 <HAL_SPI_TransmitReceive+0x6e>
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006efa:	d106      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d102      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x66>
 8006f04:	7efb      	ldrb	r3, [r7, #27]
 8006f06:	2b04      	cmp	r3, #4
 8006f08:	d003      	beq.n	8006f12 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006f10:	e1e0      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d005      	beq.n	8006f24 <HAL_SPI_TransmitReceive+0x80>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d002      	beq.n	8006f24 <HAL_SPI_TransmitReceive+0x80>
 8006f1e:	887b      	ldrh	r3, [r7, #2]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d103      	bne.n	8006f2c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006f2a:	e1d3      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d003      	beq.n	8006f40 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2205      	movs	r2, #5
 8006f3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	887a      	ldrh	r2, [r7, #2]
 8006f50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	887a      	ldrh	r2, [r7, #2]
 8006f58:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	887a      	ldrh	r2, [r7, #2]
 8006f66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	887a      	ldrh	r2, [r7, #2]
 8006f6c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f82:	d802      	bhi.n	8006f8a <HAL_SPI_TransmitReceive+0xe6>
 8006f84:	8a3b      	ldrh	r3, [r7, #16]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d908      	bls.n	8006f9c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	685a      	ldr	r2, [r3, #4]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006f98:	605a      	str	r2, [r3, #4]
 8006f9a:	e007      	b.n	8006fac <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006faa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb6:	2b40      	cmp	r3, #64	@ 0x40
 8006fb8:	d007      	beq.n	8006fca <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fc8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006fd2:	f240 8081 	bls.w	80070d8 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d002      	beq.n	8006fe4 <HAL_SPI_TransmitReceive+0x140>
 8006fde:	8a7b      	ldrh	r3, [r7, #18]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d16d      	bne.n	80070c0 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe8:	881a      	ldrh	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff4:	1c9a      	adds	r2, r3, #2
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	3b01      	subs	r3, #1
 8007002:	b29a      	uxth	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007008:	e05a      	b.n	80070c0 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b02      	cmp	r3, #2
 8007016:	d11b      	bne.n	8007050 <HAL_SPI_TransmitReceive+0x1ac>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800701c:	b29b      	uxth	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d016      	beq.n	8007050 <HAL_SPI_TransmitReceive+0x1ac>
 8007022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007024:	2b01      	cmp	r3, #1
 8007026:	d113      	bne.n	8007050 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702c:	881a      	ldrh	r2, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007038:	1c9a      	adds	r2, r3, #2
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007042:	b29b      	uxth	r3, r3
 8007044:	3b01      	subs	r3, #1
 8007046:	b29a      	uxth	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800704c:	2300      	movs	r3, #0
 800704e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f003 0301 	and.w	r3, r3, #1
 800705a:	2b01      	cmp	r3, #1
 800705c:	d11c      	bne.n	8007098 <HAL_SPI_TransmitReceive+0x1f4>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007064:	b29b      	uxth	r3, r3
 8007066:	2b00      	cmp	r3, #0
 8007068:	d016      	beq.n	8007098 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68da      	ldr	r2, [r3, #12]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007074:	b292      	uxth	r2, r2
 8007076:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707c:	1c9a      	adds	r2, r3, #2
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007088:	b29b      	uxth	r3, r3
 800708a:	3b01      	subs	r3, #1
 800708c:	b29a      	uxth	r2, r3
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007094:	2301      	movs	r3, #1
 8007096:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007098:	f7fc f80e 	bl	80030b8 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d80b      	bhi.n	80070c0 <HAL_SPI_TransmitReceive+0x21c>
 80070a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ae:	d007      	beq.n	80070c0 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2201      	movs	r2, #1
 80070ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80070be:	e109      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d19f      	bne.n	800700a <HAL_SPI_TransmitReceive+0x166>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d199      	bne.n	800700a <HAL_SPI_TransmitReceive+0x166>
 80070d6:	e0e3      	b.n	80072a0 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d003      	beq.n	80070e8 <HAL_SPI_TransmitReceive+0x244>
 80070e0:	8a7b      	ldrh	r3, [r7, #18]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	f040 80cf 	bne.w	8007286 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d912      	bls.n	8007118 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f6:	881a      	ldrh	r2, [r3, #0]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007102:	1c9a      	adds	r2, r3, #2
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800710c:	b29b      	uxth	r3, r3
 800710e:	3b02      	subs	r3, #2
 8007110:	b29a      	uxth	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007116:	e0b6      	b.n	8007286 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	330c      	adds	r3, #12
 8007122:	7812      	ldrb	r2, [r2, #0]
 8007124:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007134:	b29b      	uxth	r3, r3
 8007136:	3b01      	subs	r3, #1
 8007138:	b29a      	uxth	r2, r3
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800713e:	e0a2      	b.n	8007286 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b02      	cmp	r3, #2
 800714c:	d134      	bne.n	80071b8 <HAL_SPI_TransmitReceive+0x314>
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007152:	b29b      	uxth	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	d02f      	beq.n	80071b8 <HAL_SPI_TransmitReceive+0x314>
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715a:	2b01      	cmp	r3, #1
 800715c:	d12c      	bne.n	80071b8 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007162:	b29b      	uxth	r3, r3
 8007164:	2b01      	cmp	r3, #1
 8007166:	d912      	bls.n	800718e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716c:	881a      	ldrh	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007178:	1c9a      	adds	r2, r3, #2
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b02      	subs	r3, #2
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800718c:	e012      	b.n	80071b4 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	330c      	adds	r3, #12
 8007198:	7812      	ldrb	r2, [r2, #0]
 800719a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a0:	1c5a      	adds	r2, r3, #1
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	3b01      	subs	r3, #1
 80071ae:	b29a      	uxth	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071b4:	2300      	movs	r3, #0
 80071b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d148      	bne.n	8007258 <HAL_SPI_TransmitReceive+0x3b4>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d042      	beq.n	8007258 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071d8:	b29b      	uxth	r3, r3
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d923      	bls.n	8007226 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68da      	ldr	r2, [r3, #12]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e8:	b292      	uxth	r2, r2
 80071ea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f0:	1c9a      	adds	r2, r3, #2
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	3b02      	subs	r3, #2
 8007200:	b29a      	uxth	r2, r3
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800720e:	b29b      	uxth	r3, r3
 8007210:	2b01      	cmp	r3, #1
 8007212:	d81f      	bhi.n	8007254 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007222:	605a      	str	r2, [r3, #4]
 8007224:	e016      	b.n	8007254 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f103 020c 	add.w	r2, r3, #12
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007232:	7812      	ldrb	r2, [r2, #0]
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007248:	b29b      	uxth	r3, r3
 800724a:	3b01      	subs	r3, #1
 800724c:	b29a      	uxth	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007254:	2301      	movs	r3, #1
 8007256:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007258:	f7fb ff2e 	bl	80030b8 <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007264:	429a      	cmp	r2, r3
 8007266:	d803      	bhi.n	8007270 <HAL_SPI_TransmitReceive+0x3cc>
 8007268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800726e:	d102      	bne.n	8007276 <HAL_SPI_TransmitReceive+0x3d2>
 8007270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007272:	2b00      	cmp	r3, #0
 8007274:	d107      	bne.n	8007286 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007284:	e026      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	f47f af57 	bne.w	8007140 <HAL_SPI_TransmitReceive+0x29c>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007298:	b29b      	uxth	r3, r3
 800729a:	2b00      	cmp	r3, #0
 800729c:	f47f af50 	bne.w	8007140 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072a0:	69fa      	ldr	r2, [r7, #28]
 80072a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f000 f995 	bl	80075d4 <SPI_EndRxTxTransaction>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d005      	beq.n	80072bc <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2220      	movs	r2, #32
 80072ba:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d003      	beq.n	80072cc <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072ca:	e003      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80072dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3728      	adds	r7, #40	@ 0x28
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b088      	sub	sp, #32
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	603b      	str	r3, [r7, #0]
 80072f4:	4613      	mov	r3, r2
 80072f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072f8:	f7fb fede 	bl	80030b8 <HAL_GetTick>
 80072fc:	4602      	mov	r2, r0
 80072fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007300:	1a9b      	subs	r3, r3, r2
 8007302:	683a      	ldr	r2, [r7, #0]
 8007304:	4413      	add	r3, r2
 8007306:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007308:	f7fb fed6 	bl	80030b8 <HAL_GetTick>
 800730c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800730e:	4b39      	ldr	r3, [pc, #228]	@ (80073f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	015b      	lsls	r3, r3, #5
 8007314:	0d1b      	lsrs	r3, r3, #20
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	fb02 f303 	mul.w	r3, r2, r3
 800731c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800731e:	e054      	b.n	80073ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007326:	d050      	beq.n	80073ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007328:	f7fb fec6 	bl	80030b8 <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	69fa      	ldr	r2, [r7, #28]
 8007334:	429a      	cmp	r2, r3
 8007336:	d902      	bls.n	800733e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d13d      	bne.n	80073ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	685a      	ldr	r2, [r3, #4]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800734c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007356:	d111      	bne.n	800737c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007360:	d004      	beq.n	800736c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800736a:	d107      	bne.n	800737c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800737a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007384:	d10f      	bne.n	80073a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007394:	601a      	str	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80073a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e017      	b.n	80073ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073c0:	2300      	movs	r3, #0
 80073c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	4013      	ands	r3, r2
 80073d4:	68ba      	ldr	r2, [r7, #8]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	bf0c      	ite	eq
 80073da:	2301      	moveq	r3, #1
 80073dc:	2300      	movne	r3, #0
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	79fb      	ldrb	r3, [r7, #7]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d19b      	bne.n	8007320 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3720      	adds	r7, #32
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	20000000 	.word	0x20000000

080073f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b08a      	sub	sp, #40	@ 0x28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	607a      	str	r2, [r7, #4]
 8007404:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007406:	2300      	movs	r3, #0
 8007408:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800740a:	f7fb fe55 	bl	80030b8 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007412:	1a9b      	subs	r3, r3, r2
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	4413      	add	r3, r2
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800741a:	f7fb fe4d 	bl	80030b8 <HAL_GetTick>
 800741e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007428:	4b3d      	ldr	r3, [pc, #244]	@ (8007520 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	4613      	mov	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	00da      	lsls	r2, r3, #3
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	0d1b      	lsrs	r3, r3, #20
 8007438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800743a:	fb02 f303 	mul.w	r3, r2, r3
 800743e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007440:	e060      	b.n	8007504 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007448:	d107      	bne.n	800745a <SPI_WaitFifoStateUntilTimeout+0x62>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d104      	bne.n	800745a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007458:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007460:	d050      	beq.n	8007504 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007462:	f7fb fe29 	bl	80030b8 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800746e:	429a      	cmp	r2, r3
 8007470:	d902      	bls.n	8007478 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007474:	2b00      	cmp	r3, #0
 8007476:	d13d      	bne.n	80074f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007486:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007490:	d111      	bne.n	80074b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800749a:	d004      	beq.n	80074a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074a4:	d107      	bne.n	80074b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074be:	d10f      	bne.n	80074e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074ce:	601a      	str	r2, [r3, #0]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e010      	b.n	8007516 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80074fa:	2300      	movs	r3, #0
 80074fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	3b01      	subs	r3, #1
 8007502:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	4013      	ands	r3, r2
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	429a      	cmp	r2, r3
 8007512:	d196      	bne.n	8007442 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3728      	adds	r7, #40	@ 0x28
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	20000000 	.word	0x20000000

08007524 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b086      	sub	sp, #24
 8007528:	af02      	add	r7, sp, #8
 800752a:	60f8      	str	r0, [r7, #12]
 800752c:	60b9      	str	r1, [r7, #8]
 800752e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007538:	d111      	bne.n	800755e <SPI_EndRxTransaction+0x3a>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007542:	d004      	beq.n	800754e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800754c:	d107      	bne.n	800755e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800755c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2200      	movs	r2, #0
 8007566:	2180      	movs	r1, #128	@ 0x80
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f7ff febd 	bl	80072e8 <SPI_WaitFlagStateUntilTimeout>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d007      	beq.n	8007584 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007578:	f043 0220 	orr.w	r2, r3, #32
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e023      	b.n	80075cc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800758c:	d11d      	bne.n	80075ca <SPI_EndRxTransaction+0xa6>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007596:	d004      	beq.n	80075a2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075a0:	d113      	bne.n	80075ca <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f7ff ff22 	bl	80073f8 <SPI_WaitFifoStateUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d007      	beq.n	80075ca <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075be:	f043 0220 	orr.w	r2, r3, #32
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e000      	b.n	80075cc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	9300      	str	r3, [sp, #0]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f7ff ff03 	bl	80073f8 <SPI_WaitFifoStateUntilTimeout>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d007      	beq.n	8007608 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075fc:	f043 0220 	orr.w	r2, r3, #32
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007604:	2303      	movs	r3, #3
 8007606:	e027      	b.n	8007658 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	9300      	str	r3, [sp, #0]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2200      	movs	r2, #0
 8007610:	2180      	movs	r1, #128	@ 0x80
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f7ff fe68 	bl	80072e8 <SPI_WaitFlagStateUntilTimeout>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d007      	beq.n	800762e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007622:	f043 0220 	orr.w	r2, r3, #32
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800762a:	2303      	movs	r3, #3
 800762c:	e014      	b.n	8007658 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	2200      	movs	r2, #0
 8007636:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f7ff fedc 	bl	80073f8 <SPI_WaitFifoStateUntilTimeout>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d007      	beq.n	8007656 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800764a:	f043 0220 	orr.w	r2, r3, #32
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e000      	b.n	8007658 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e049      	b.n	8007706 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d106      	bne.n	800768c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7fb fadc 	bl	8002c44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	4619      	mov	r1, r3
 800769e:	4610      	mov	r0, r2
 80076a0:	f000 fb12 	bl	8007cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3708      	adds	r7, #8
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
	...

08007710 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800771e:	b2db      	uxtb	r3, r3
 8007720:	2b01      	cmp	r3, #1
 8007722:	d001      	beq.n	8007728 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e04a      	b.n	80077be <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2202      	movs	r2, #2
 800772c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68da      	ldr	r2, [r3, #12]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f042 0201 	orr.w	r2, r2, #1
 800773e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a21      	ldr	r2, [pc, #132]	@ (80077cc <HAL_TIM_Base_Start_IT+0xbc>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d018      	beq.n	800777c <HAL_TIM_Base_Start_IT+0x6c>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007752:	d013      	beq.n	800777c <HAL_TIM_Base_Start_IT+0x6c>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a1d      	ldr	r2, [pc, #116]	@ (80077d0 <HAL_TIM_Base_Start_IT+0xc0>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d00e      	beq.n	800777c <HAL_TIM_Base_Start_IT+0x6c>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a1c      	ldr	r2, [pc, #112]	@ (80077d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d009      	beq.n	800777c <HAL_TIM_Base_Start_IT+0x6c>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a1a      	ldr	r2, [pc, #104]	@ (80077d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d004      	beq.n	800777c <HAL_TIM_Base_Start_IT+0x6c>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a19      	ldr	r2, [pc, #100]	@ (80077dc <HAL_TIM_Base_Start_IT+0xcc>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d115      	bne.n	80077a8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689a      	ldr	r2, [r3, #8]
 8007782:	4b17      	ldr	r3, [pc, #92]	@ (80077e0 <HAL_TIM_Base_Start_IT+0xd0>)
 8007784:	4013      	ands	r3, r2
 8007786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2b06      	cmp	r3, #6
 800778c:	d015      	beq.n	80077ba <HAL_TIM_Base_Start_IT+0xaa>
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007794:	d011      	beq.n	80077ba <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f042 0201 	orr.w	r2, r2, #1
 80077a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077a6:	e008      	b.n	80077ba <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f042 0201 	orr.w	r2, r2, #1
 80077b6:	601a      	str	r2, [r3, #0]
 80077b8:	e000      	b.n	80077bc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	40012c00 	.word	0x40012c00
 80077d0:	40000400 	.word	0x40000400
 80077d4:	40000800 	.word	0x40000800
 80077d8:	40013400 	.word	0x40013400
 80077dc:	40014000 	.word	0x40014000
 80077e0:	00010007 	.word	0x00010007

080077e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b00      	cmp	r3, #0
 8007804:	d020      	beq.n	8007848 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b00      	cmp	r3, #0
 800780e:	d01b      	beq.n	8007848 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f06f 0202 	mvn.w	r2, #2
 8007818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2201      	movs	r2, #1
 800781e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 fa2c 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007834:	e005      	b.n	8007842 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fa1e 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fa2f 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f003 0304 	and.w	r3, r3, #4
 800784e:	2b00      	cmp	r3, #0
 8007850:	d020      	beq.n	8007894 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f003 0304 	and.w	r3, r3, #4
 8007858:	2b00      	cmp	r3, #0
 800785a:	d01b      	beq.n	8007894 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f06f 0204 	mvn.w	r2, #4
 8007864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2202      	movs	r2, #2
 800786a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007876:	2b00      	cmp	r3, #0
 8007878:	d003      	beq.n	8007882 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fa06 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007880:	e005      	b.n	800788e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f9f8 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 fa09 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	f003 0308 	and.w	r3, r3, #8
 800789a:	2b00      	cmp	r3, #0
 800789c:	d020      	beq.n	80078e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f003 0308 	and.w	r3, r3, #8
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d01b      	beq.n	80078e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f06f 0208 	mvn.w	r2, #8
 80078b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2204      	movs	r2, #4
 80078b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	69db      	ldr	r3, [r3, #28]
 80078be:	f003 0303 	and.w	r3, r3, #3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d003      	beq.n	80078ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 f9e0 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 80078cc:	e005      	b.n	80078da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f9d2 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f9e3 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	f003 0310 	and.w	r3, r3, #16
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d020      	beq.n	800792c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f003 0310 	and.w	r3, r3, #16
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d01b      	beq.n	800792c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f06f 0210 	mvn.w	r2, #16
 80078fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2208      	movs	r2, #8
 8007902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800790e:	2b00      	cmp	r3, #0
 8007910:	d003      	beq.n	800791a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f9ba 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007918:	e005      	b.n	8007926 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f9ac 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 f9bd 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00c      	beq.n	8007950 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f003 0301 	and.w	r3, r3, #1
 800793c:	2b00      	cmp	r3, #0
 800793e:	d007      	beq.n	8007950 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f06f 0201 	mvn.w	r2, #1
 8007948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f7fa fcda 	bl	8002304 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007956:	2b00      	cmp	r3, #0
 8007958:	d104      	bne.n	8007964 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00c      	beq.n	800797e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800796a:	2b00      	cmp	r3, #0
 800796c:	d007      	beq.n	800797e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 fb69 	bl	8008050 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00c      	beq.n	80079a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800798e:	2b00      	cmp	r3, #0
 8007990:	d007      	beq.n	80079a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800799a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 fb61 	bl	8008064 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00c      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d007      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80079be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f977 	bl	8007cb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	f003 0320 	and.w	r3, r3, #32
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00c      	beq.n	80079ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f003 0320 	and.w	r3, r3, #32
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d007      	beq.n	80079ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f06f 0220 	mvn.w	r2, #32
 80079e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 fb29 	bl	800803c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00c      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d007      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 fb35 	bl	8008078 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00c      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 fb2d 	bl	800808c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00c      	beq.n	8007a56 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fb25 	bl	80080a0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00c      	beq.n	8007a7a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d007      	beq.n	8007a7a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fb1d 	bl	80080b4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a7a:	bf00      	nop
 8007a7c:	3710      	adds	r7, #16
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
	...

08007a84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d101      	bne.n	8007aa0 <HAL_TIM_ConfigClockSource+0x1c>
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e0de      	b.n	8007c5e <HAL_TIM_ConfigClockSource+0x1da>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2202      	movs	r2, #2
 8007aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007abe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007aca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a63      	ldr	r2, [pc, #396]	@ (8007c68 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	f000 80a9 	beq.w	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007ae0:	4a61      	ldr	r2, [pc, #388]	@ (8007c68 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	f200 80ae 	bhi.w	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007ae8:	4a60      	ldr	r2, [pc, #384]	@ (8007c6c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	f000 80a1 	beq.w	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007af0:	4a5e      	ldr	r2, [pc, #376]	@ (8007c6c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	f200 80a6 	bhi.w	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007af8:	4a5d      	ldr	r2, [pc, #372]	@ (8007c70 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	f000 8099 	beq.w	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b00:	4a5b      	ldr	r2, [pc, #364]	@ (8007c70 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	f200 809e 	bhi.w	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b08:	4a5a      	ldr	r2, [pc, #360]	@ (8007c74 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	f000 8091 	beq.w	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b10:	4a58      	ldr	r2, [pc, #352]	@ (8007c74 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	f200 8096 	bhi.w	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b18:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007b1c:	f000 8089 	beq.w	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b20:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007b24:	f200 808e 	bhi.w	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b2c:	d03e      	beq.n	8007bac <HAL_TIM_ConfigClockSource+0x128>
 8007b2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b32:	f200 8087 	bhi.w	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b3a:	f000 8086 	beq.w	8007c4a <HAL_TIM_ConfigClockSource+0x1c6>
 8007b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b42:	d87f      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b44:	2b70      	cmp	r3, #112	@ 0x70
 8007b46:	d01a      	beq.n	8007b7e <HAL_TIM_ConfigClockSource+0xfa>
 8007b48:	2b70      	cmp	r3, #112	@ 0x70
 8007b4a:	d87b      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b4c:	2b60      	cmp	r3, #96	@ 0x60
 8007b4e:	d050      	beq.n	8007bf2 <HAL_TIM_ConfigClockSource+0x16e>
 8007b50:	2b60      	cmp	r3, #96	@ 0x60
 8007b52:	d877      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b54:	2b50      	cmp	r3, #80	@ 0x50
 8007b56:	d03c      	beq.n	8007bd2 <HAL_TIM_ConfigClockSource+0x14e>
 8007b58:	2b50      	cmp	r3, #80	@ 0x50
 8007b5a:	d873      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b5c:	2b40      	cmp	r3, #64	@ 0x40
 8007b5e:	d058      	beq.n	8007c12 <HAL_TIM_ConfigClockSource+0x18e>
 8007b60:	2b40      	cmp	r3, #64	@ 0x40
 8007b62:	d86f      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b64:	2b30      	cmp	r3, #48	@ 0x30
 8007b66:	d064      	beq.n	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b68:	2b30      	cmp	r3, #48	@ 0x30
 8007b6a:	d86b      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b6c:	2b20      	cmp	r3, #32
 8007b6e:	d060      	beq.n	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b70:	2b20      	cmp	r3, #32
 8007b72:	d867      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d05c      	beq.n	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b78:	2b10      	cmp	r3, #16
 8007b7a:	d05a      	beq.n	8007c32 <HAL_TIM_ConfigClockSource+0x1ae>
 8007b7c:	e062      	b.n	8007c44 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007b8e:	f000 f9b3 	bl	8007ef8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ba0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	609a      	str	r2, [r3, #8]
      break;
 8007baa:	e04f      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bbc:	f000 f99c 	bl	8007ef8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	689a      	ldr	r2, [r3, #8]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007bce:	609a      	str	r2, [r3, #8]
      break;
 8007bd0:	e03c      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bde:	461a      	mov	r2, r3
 8007be0:	f000 f90e 	bl	8007e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2150      	movs	r1, #80	@ 0x50
 8007bea:	4618      	mov	r0, r3
 8007bec:	f000 f967 	bl	8007ebe <TIM_ITRx_SetConfig>
      break;
 8007bf0:	e02c      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007bfe:	461a      	mov	r2, r3
 8007c00:	f000 f92d 	bl	8007e5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2160      	movs	r1, #96	@ 0x60
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f000 f957 	bl	8007ebe <TIM_ITRx_SetConfig>
      break;
 8007c10:	e01c      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c1e:	461a      	mov	r2, r3
 8007c20:	f000 f8ee 	bl	8007e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2140      	movs	r1, #64	@ 0x40
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f000 f947 	bl	8007ebe <TIM_ITRx_SetConfig>
      break;
 8007c30:	e00c      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f000 f93e 	bl	8007ebe <TIM_ITRx_SetConfig>
      break;
 8007c42:	e003      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	73fb      	strb	r3, [r7, #15]
      break;
 8007c48:	e000      	b.n	8007c4c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8007c4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3710      	adds	r7, #16
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	00100070 	.word	0x00100070
 8007c6c:	00100040 	.word	0x00100040
 8007c70:	00100030 	.word	0x00100030
 8007c74:	00100020 	.word	0x00100020

08007c78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007c94:	bf00      	nop
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ca8:	bf00      	nop
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a42      	ldr	r2, [pc, #264]	@ (8007de4 <TIM_Base_SetConfig+0x11c>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d00f      	beq.n	8007d00 <TIM_Base_SetConfig+0x38>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ce6:	d00b      	beq.n	8007d00 <TIM_Base_SetConfig+0x38>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a3f      	ldr	r2, [pc, #252]	@ (8007de8 <TIM_Base_SetConfig+0x120>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d007      	beq.n	8007d00 <TIM_Base_SetConfig+0x38>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a3e      	ldr	r2, [pc, #248]	@ (8007dec <TIM_Base_SetConfig+0x124>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d003      	beq.n	8007d00 <TIM_Base_SetConfig+0x38>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a3d      	ldr	r2, [pc, #244]	@ (8007df0 <TIM_Base_SetConfig+0x128>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d108      	bne.n	8007d12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a33      	ldr	r2, [pc, #204]	@ (8007de4 <TIM_Base_SetConfig+0x11c>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d01b      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d20:	d017      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a30      	ldr	r2, [pc, #192]	@ (8007de8 <TIM_Base_SetConfig+0x120>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d013      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a2f      	ldr	r2, [pc, #188]	@ (8007dec <TIM_Base_SetConfig+0x124>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d00f      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a2e      	ldr	r2, [pc, #184]	@ (8007df0 <TIM_Base_SetConfig+0x128>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d00b      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a2d      	ldr	r2, [pc, #180]	@ (8007df4 <TIM_Base_SetConfig+0x12c>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d007      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a2c      	ldr	r2, [pc, #176]	@ (8007df8 <TIM_Base_SetConfig+0x130>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d003      	beq.n	8007d52 <TIM_Base_SetConfig+0x8a>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8007dfc <TIM_Base_SetConfig+0x134>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d108      	bne.n	8007d64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	689a      	ldr	r2, [r3, #8]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a16      	ldr	r2, [pc, #88]	@ (8007de4 <TIM_Base_SetConfig+0x11c>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d00f      	beq.n	8007db0 <TIM_Base_SetConfig+0xe8>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a17      	ldr	r2, [pc, #92]	@ (8007df0 <TIM_Base_SetConfig+0x128>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d00b      	beq.n	8007db0 <TIM_Base_SetConfig+0xe8>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a16      	ldr	r2, [pc, #88]	@ (8007df4 <TIM_Base_SetConfig+0x12c>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d007      	beq.n	8007db0 <TIM_Base_SetConfig+0xe8>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a15      	ldr	r2, [pc, #84]	@ (8007df8 <TIM_Base_SetConfig+0x130>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d003      	beq.n	8007db0 <TIM_Base_SetConfig+0xe8>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a14      	ldr	r2, [pc, #80]	@ (8007dfc <TIM_Base_SetConfig+0x134>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d103      	bne.n	8007db8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	691a      	ldr	r2, [r3, #16]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	691b      	ldr	r3, [r3, #16]
 8007dc2:	f003 0301 	and.w	r3, r3, #1
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d105      	bne.n	8007dd6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	691b      	ldr	r3, [r3, #16]
 8007dce:	f023 0201 	bic.w	r2, r3, #1
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	611a      	str	r2, [r3, #16]
  }
}
 8007dd6:	bf00      	nop
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop
 8007de4:	40012c00 	.word	0x40012c00
 8007de8:	40000400 	.word	0x40000400
 8007dec:	40000800 	.word	0x40000800
 8007df0:	40013400 	.word	0x40013400
 8007df4:	40014000 	.word	0x40014000
 8007df8:	40014400 	.word	0x40014400
 8007dfc:	40014800 	.word	0x40014800

08007e00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6a1b      	ldr	r3, [r3, #32]
 8007e10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6a1b      	ldr	r3, [r3, #32]
 8007e16:	f023 0201 	bic.w	r2, r3, #1
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	699b      	ldr	r3, [r3, #24]
 8007e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	011b      	lsls	r3, r3, #4
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	f023 030a 	bic.w	r3, r3, #10
 8007e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	621a      	str	r2, [r3, #32]
}
 8007e52:	bf00      	nop
 8007e54:	371c      	adds	r7, #28
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr

08007e5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e5e:	b480      	push	{r7}
 8007e60:	b087      	sub	sp, #28
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	60f8      	str	r0, [r7, #12]
 8007e66:	60b9      	str	r1, [r7, #8]
 8007e68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6a1b      	ldr	r3, [r3, #32]
 8007e74:	f023 0210 	bic.w	r2, r3, #16
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	699b      	ldr	r3, [r3, #24]
 8007e80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	031b      	lsls	r3, r3, #12
 8007e8e:	693a      	ldr	r2, [r7, #16]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e9a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	011b      	lsls	r3, r3, #4
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	693a      	ldr	r2, [r7, #16]
 8007eaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	621a      	str	r2, [r3, #32]
}
 8007eb2:	bf00      	nop
 8007eb4:	371c      	adds	r7, #28
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr

08007ebe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ebe:	b480      	push	{r7}
 8007ec0:	b085      	sub	sp, #20
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007ed4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ed8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007eda:	683a      	ldr	r2, [r7, #0]
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	f043 0307 	orr.w	r3, r3, #7
 8007ee4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	609a      	str	r2, [r3, #8]
}
 8007eec:	bf00      	nop
 8007eee:	3714      	adds	r7, #20
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b087      	sub	sp, #28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	607a      	str	r2, [r7, #4]
 8007f04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	021a      	lsls	r2, r3, #8
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	431a      	orrs	r2, r3
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	697a      	ldr	r2, [r7, #20]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	609a      	str	r2, [r3, #8]
}
 8007f2c:	bf00      	nop
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d101      	bne.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f4c:	2302      	movs	r3, #2
 8007f4e:	e065      	b.n	800801c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2202      	movs	r2, #2
 8007f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a2c      	ldr	r2, [pc, #176]	@ (8008028 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d004      	beq.n	8007f84 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a2b      	ldr	r2, [pc, #172]	@ (800802c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d108      	bne.n	8007f96 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fa0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68fa      	ldr	r2, [r7, #12]
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8008028 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d018      	beq.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fc6:	d013      	beq.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a18      	ldr	r2, [pc, #96]	@ (8008030 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d00e      	beq.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a17      	ldr	r2, [pc, #92]	@ (8008034 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d009      	beq.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a12      	ldr	r2, [pc, #72]	@ (800802c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d004      	beq.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a13      	ldr	r2, [pc, #76]	@ (8008038 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d10c      	bne.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ff6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2201      	movs	r2, #1
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800801a:	2300      	movs	r3, #0
}
 800801c:	4618      	mov	r0, r3
 800801e:	3714      	adds	r7, #20
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr
 8008028:	40012c00 	.word	0x40012c00
 800802c:	40013400 	.word	0x40013400
 8008030:	40000400 	.word	0x40000400
 8008034:	40000800 	.word	0x40000800
 8008038:	40014000 	.word	0x40014000

0800803c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008044:	bf00      	nop
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008058:	bf00      	nop
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008080:	bf00      	nop
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80080a8:	bf00      	nop
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d101      	bne.n	80080da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e042      	b.n	8008160 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d106      	bne.n	80080f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7fa fdcf 	bl	8002c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2224      	movs	r2, #36	@ 0x24
 80080f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f022 0201 	bic.w	r2, r2, #1
 8008108:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810e:	2b00      	cmp	r3, #0
 8008110:	d002      	beq.n	8008118 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fb82 	bl	800881c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f8b3 	bl	8008284 <UART_SetConfig>
 800811e:	4603      	mov	r3, r0
 8008120:	2b01      	cmp	r3, #1
 8008122:	d101      	bne.n	8008128 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e01b      	b.n	8008160 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	685a      	ldr	r2, [r3, #4]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008136:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	689a      	ldr	r2, [r3, #8]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008146:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f042 0201 	orr.w	r2, r2, #1
 8008156:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 fc01 	bl	8008960 <UART_CheckIdleState>
 800815e:	4603      	mov	r3, r0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3708      	adds	r7, #8
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b08a      	sub	sp, #40	@ 0x28
 800816c:	af02      	add	r7, sp, #8
 800816e:	60f8      	str	r0, [r7, #12]
 8008170:	60b9      	str	r1, [r7, #8]
 8008172:	603b      	str	r3, [r7, #0]
 8008174:	4613      	mov	r3, r2
 8008176:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800817e:	2b20      	cmp	r3, #32
 8008180:	d17b      	bne.n	800827a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d002      	beq.n	800818e <HAL_UART_Transmit+0x26>
 8008188:	88fb      	ldrh	r3, [r7, #6]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d101      	bne.n	8008192 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800818e:	2301      	movs	r3, #1
 8008190:	e074      	b.n	800827c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2221      	movs	r2, #33	@ 0x21
 800819e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081a2:	f7fa ff89 	bl	80030b8 <HAL_GetTick>
 80081a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	88fa      	ldrh	r2, [r7, #6]
 80081ac:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	88fa      	ldrh	r2, [r7, #6]
 80081b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081c0:	d108      	bne.n	80081d4 <HAL_UART_Transmit+0x6c>
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d104      	bne.n	80081d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80081ca:	2300      	movs	r3, #0
 80081cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	61bb      	str	r3, [r7, #24]
 80081d2:	e003      	b.n	80081dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081d8:	2300      	movs	r3, #0
 80081da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081dc:	e030      	b.n	8008240 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	2200      	movs	r2, #0
 80081e6:	2180      	movs	r1, #128	@ 0x80
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f000 fc63 	bl	8008ab4 <UART_WaitOnFlagUntilTimeout>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d005      	beq.n	8008200 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2220      	movs	r2, #32
 80081f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e03d      	b.n	800827c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10b      	bne.n	800821e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008214:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	3302      	adds	r3, #2
 800821a:	61bb      	str	r3, [r7, #24]
 800821c:	e007      	b.n	800822e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	781a      	ldrb	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	3301      	adds	r3, #1
 800822c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008234:	b29b      	uxth	r3, r3
 8008236:	3b01      	subs	r3, #1
 8008238:	b29a      	uxth	r2, r3
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008246:	b29b      	uxth	r3, r3
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1c8      	bne.n	80081de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	2200      	movs	r2, #0
 8008254:	2140      	movs	r1, #64	@ 0x40
 8008256:	68f8      	ldr	r0, [r7, #12]
 8008258:	f000 fc2c 	bl	8008ab4 <UART_WaitOnFlagUntilTimeout>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d005      	beq.n	800826e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2220      	movs	r2, #32
 8008266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e006      	b.n	800827c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2220      	movs	r2, #32
 8008272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008276:	2300      	movs	r3, #0
 8008278:	e000      	b.n	800827c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800827a:	2302      	movs	r3, #2
  }
}
 800827c:	4618      	mov	r0, r3
 800827e:	3720      	adds	r7, #32
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008288:	b08c      	sub	sp, #48	@ 0x30
 800828a:	af00      	add	r7, sp, #0
 800828c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	689a      	ldr	r2, [r3, #8]
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	691b      	ldr	r3, [r3, #16]
 800829c:	431a      	orrs	r2, r3
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	431a      	orrs	r2, r3
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	69db      	ldr	r3, [r3, #28]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	4bab      	ldr	r3, [pc, #684]	@ (8008560 <UART_SetConfig+0x2dc>)
 80082b4:	4013      	ands	r3, r2
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	6812      	ldr	r2, [r2, #0]
 80082ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082bc:	430b      	orrs	r3, r1
 80082be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	68da      	ldr	r2, [r3, #12]
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	430a      	orrs	r2, r1
 80082d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4aa0      	ldr	r2, [pc, #640]	@ (8008564 <UART_SetConfig+0x2e0>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d004      	beq.n	80082f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082ec:	4313      	orrs	r3, r2
 80082ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80082fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	6812      	ldr	r2, [r2, #0]
 8008302:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008304:	430b      	orrs	r3, r1
 8008306:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830e:	f023 010f 	bic.w	r1, r3, #15
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	430a      	orrs	r2, r1
 800831c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a91      	ldr	r2, [pc, #580]	@ (8008568 <UART_SetConfig+0x2e4>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d125      	bne.n	8008374 <UART_SetConfig+0xf0>
 8008328:	4b90      	ldr	r3, [pc, #576]	@ (800856c <UART_SetConfig+0x2e8>)
 800832a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800832e:	f003 0303 	and.w	r3, r3, #3
 8008332:	2b03      	cmp	r3, #3
 8008334:	d81a      	bhi.n	800836c <UART_SetConfig+0xe8>
 8008336:	a201      	add	r2, pc, #4	@ (adr r2, 800833c <UART_SetConfig+0xb8>)
 8008338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800833c:	0800834d 	.word	0x0800834d
 8008340:	0800835d 	.word	0x0800835d
 8008344:	08008355 	.word	0x08008355
 8008348:	08008365 	.word	0x08008365
 800834c:	2301      	movs	r3, #1
 800834e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008352:	e0d6      	b.n	8008502 <UART_SetConfig+0x27e>
 8008354:	2302      	movs	r3, #2
 8008356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800835a:	e0d2      	b.n	8008502 <UART_SetConfig+0x27e>
 800835c:	2304      	movs	r3, #4
 800835e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008362:	e0ce      	b.n	8008502 <UART_SetConfig+0x27e>
 8008364:	2308      	movs	r3, #8
 8008366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800836a:	e0ca      	b.n	8008502 <UART_SetConfig+0x27e>
 800836c:	2310      	movs	r3, #16
 800836e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008372:	e0c6      	b.n	8008502 <UART_SetConfig+0x27e>
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a7d      	ldr	r2, [pc, #500]	@ (8008570 <UART_SetConfig+0x2ec>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d138      	bne.n	80083f0 <UART_SetConfig+0x16c>
 800837e:	4b7b      	ldr	r3, [pc, #492]	@ (800856c <UART_SetConfig+0x2e8>)
 8008380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008384:	f003 030c 	and.w	r3, r3, #12
 8008388:	2b0c      	cmp	r3, #12
 800838a:	d82d      	bhi.n	80083e8 <UART_SetConfig+0x164>
 800838c:	a201      	add	r2, pc, #4	@ (adr r2, 8008394 <UART_SetConfig+0x110>)
 800838e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008392:	bf00      	nop
 8008394:	080083c9 	.word	0x080083c9
 8008398:	080083e9 	.word	0x080083e9
 800839c:	080083e9 	.word	0x080083e9
 80083a0:	080083e9 	.word	0x080083e9
 80083a4:	080083d9 	.word	0x080083d9
 80083a8:	080083e9 	.word	0x080083e9
 80083ac:	080083e9 	.word	0x080083e9
 80083b0:	080083e9 	.word	0x080083e9
 80083b4:	080083d1 	.word	0x080083d1
 80083b8:	080083e9 	.word	0x080083e9
 80083bc:	080083e9 	.word	0x080083e9
 80083c0:	080083e9 	.word	0x080083e9
 80083c4:	080083e1 	.word	0x080083e1
 80083c8:	2300      	movs	r3, #0
 80083ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ce:	e098      	b.n	8008502 <UART_SetConfig+0x27e>
 80083d0:	2302      	movs	r3, #2
 80083d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083d6:	e094      	b.n	8008502 <UART_SetConfig+0x27e>
 80083d8:	2304      	movs	r3, #4
 80083da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083de:	e090      	b.n	8008502 <UART_SetConfig+0x27e>
 80083e0:	2308      	movs	r3, #8
 80083e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083e6:	e08c      	b.n	8008502 <UART_SetConfig+0x27e>
 80083e8:	2310      	movs	r3, #16
 80083ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ee:	e088      	b.n	8008502 <UART_SetConfig+0x27e>
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a5f      	ldr	r2, [pc, #380]	@ (8008574 <UART_SetConfig+0x2f0>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d125      	bne.n	8008446 <UART_SetConfig+0x1c2>
 80083fa:	4b5c      	ldr	r3, [pc, #368]	@ (800856c <UART_SetConfig+0x2e8>)
 80083fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008400:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008404:	2b30      	cmp	r3, #48	@ 0x30
 8008406:	d016      	beq.n	8008436 <UART_SetConfig+0x1b2>
 8008408:	2b30      	cmp	r3, #48	@ 0x30
 800840a:	d818      	bhi.n	800843e <UART_SetConfig+0x1ba>
 800840c:	2b20      	cmp	r3, #32
 800840e:	d00a      	beq.n	8008426 <UART_SetConfig+0x1a2>
 8008410:	2b20      	cmp	r3, #32
 8008412:	d814      	bhi.n	800843e <UART_SetConfig+0x1ba>
 8008414:	2b00      	cmp	r3, #0
 8008416:	d002      	beq.n	800841e <UART_SetConfig+0x19a>
 8008418:	2b10      	cmp	r3, #16
 800841a:	d008      	beq.n	800842e <UART_SetConfig+0x1aa>
 800841c:	e00f      	b.n	800843e <UART_SetConfig+0x1ba>
 800841e:	2300      	movs	r3, #0
 8008420:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008424:	e06d      	b.n	8008502 <UART_SetConfig+0x27e>
 8008426:	2302      	movs	r3, #2
 8008428:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800842c:	e069      	b.n	8008502 <UART_SetConfig+0x27e>
 800842e:	2304      	movs	r3, #4
 8008430:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008434:	e065      	b.n	8008502 <UART_SetConfig+0x27e>
 8008436:	2308      	movs	r3, #8
 8008438:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800843c:	e061      	b.n	8008502 <UART_SetConfig+0x27e>
 800843e:	2310      	movs	r3, #16
 8008440:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008444:	e05d      	b.n	8008502 <UART_SetConfig+0x27e>
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a4b      	ldr	r2, [pc, #300]	@ (8008578 <UART_SetConfig+0x2f4>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d125      	bne.n	800849c <UART_SetConfig+0x218>
 8008450:	4b46      	ldr	r3, [pc, #280]	@ (800856c <UART_SetConfig+0x2e8>)
 8008452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008456:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800845a:	2bc0      	cmp	r3, #192	@ 0xc0
 800845c:	d016      	beq.n	800848c <UART_SetConfig+0x208>
 800845e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008460:	d818      	bhi.n	8008494 <UART_SetConfig+0x210>
 8008462:	2b80      	cmp	r3, #128	@ 0x80
 8008464:	d00a      	beq.n	800847c <UART_SetConfig+0x1f8>
 8008466:	2b80      	cmp	r3, #128	@ 0x80
 8008468:	d814      	bhi.n	8008494 <UART_SetConfig+0x210>
 800846a:	2b00      	cmp	r3, #0
 800846c:	d002      	beq.n	8008474 <UART_SetConfig+0x1f0>
 800846e:	2b40      	cmp	r3, #64	@ 0x40
 8008470:	d008      	beq.n	8008484 <UART_SetConfig+0x200>
 8008472:	e00f      	b.n	8008494 <UART_SetConfig+0x210>
 8008474:	2300      	movs	r3, #0
 8008476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800847a:	e042      	b.n	8008502 <UART_SetConfig+0x27e>
 800847c:	2302      	movs	r3, #2
 800847e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008482:	e03e      	b.n	8008502 <UART_SetConfig+0x27e>
 8008484:	2304      	movs	r3, #4
 8008486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800848a:	e03a      	b.n	8008502 <UART_SetConfig+0x27e>
 800848c:	2308      	movs	r3, #8
 800848e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008492:	e036      	b.n	8008502 <UART_SetConfig+0x27e>
 8008494:	2310      	movs	r3, #16
 8008496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800849a:	e032      	b.n	8008502 <UART_SetConfig+0x27e>
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a30      	ldr	r2, [pc, #192]	@ (8008564 <UART_SetConfig+0x2e0>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d12a      	bne.n	80084fc <UART_SetConfig+0x278>
 80084a6:	4b31      	ldr	r3, [pc, #196]	@ (800856c <UART_SetConfig+0x2e8>)
 80084a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80084b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084b4:	d01a      	beq.n	80084ec <UART_SetConfig+0x268>
 80084b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084ba:	d81b      	bhi.n	80084f4 <UART_SetConfig+0x270>
 80084bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084c0:	d00c      	beq.n	80084dc <UART_SetConfig+0x258>
 80084c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084c6:	d815      	bhi.n	80084f4 <UART_SetConfig+0x270>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d003      	beq.n	80084d4 <UART_SetConfig+0x250>
 80084cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084d0:	d008      	beq.n	80084e4 <UART_SetConfig+0x260>
 80084d2:	e00f      	b.n	80084f4 <UART_SetConfig+0x270>
 80084d4:	2300      	movs	r3, #0
 80084d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084da:	e012      	b.n	8008502 <UART_SetConfig+0x27e>
 80084dc:	2302      	movs	r3, #2
 80084de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084e2:	e00e      	b.n	8008502 <UART_SetConfig+0x27e>
 80084e4:	2304      	movs	r3, #4
 80084e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ea:	e00a      	b.n	8008502 <UART_SetConfig+0x27e>
 80084ec:	2308      	movs	r3, #8
 80084ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084f2:	e006      	b.n	8008502 <UART_SetConfig+0x27e>
 80084f4:	2310      	movs	r3, #16
 80084f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084fa:	e002      	b.n	8008502 <UART_SetConfig+0x27e>
 80084fc:	2310      	movs	r3, #16
 80084fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a17      	ldr	r2, [pc, #92]	@ (8008564 <UART_SetConfig+0x2e0>)
 8008508:	4293      	cmp	r3, r2
 800850a:	f040 80a8 	bne.w	800865e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800850e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008512:	2b08      	cmp	r3, #8
 8008514:	d834      	bhi.n	8008580 <UART_SetConfig+0x2fc>
 8008516:	a201      	add	r2, pc, #4	@ (adr r2, 800851c <UART_SetConfig+0x298>)
 8008518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851c:	08008541 	.word	0x08008541
 8008520:	08008581 	.word	0x08008581
 8008524:	08008549 	.word	0x08008549
 8008528:	08008581 	.word	0x08008581
 800852c:	0800854f 	.word	0x0800854f
 8008530:	08008581 	.word	0x08008581
 8008534:	08008581 	.word	0x08008581
 8008538:	08008581 	.word	0x08008581
 800853c:	08008557 	.word	0x08008557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008540:	f7fd fe6c 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 8008544:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008546:	e021      	b.n	800858c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008548:	4b0c      	ldr	r3, [pc, #48]	@ (800857c <UART_SetConfig+0x2f8>)
 800854a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800854c:	e01e      	b.n	800858c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800854e:	f7fd fdf7 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 8008552:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008554:	e01a      	b.n	800858c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008556:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800855a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800855c:	e016      	b.n	800858c <UART_SetConfig+0x308>
 800855e:	bf00      	nop
 8008560:	cfff69f3 	.word	0xcfff69f3
 8008564:	40008000 	.word	0x40008000
 8008568:	40013800 	.word	0x40013800
 800856c:	40021000 	.word	0x40021000
 8008570:	40004400 	.word	0x40004400
 8008574:	40004800 	.word	0x40004800
 8008578:	40004c00 	.word	0x40004c00
 800857c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008580:	2300      	movs	r3, #0
 8008582:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800858a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800858c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858e:	2b00      	cmp	r3, #0
 8008590:	f000 812a 	beq.w	80087e8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008598:	4a9e      	ldr	r2, [pc, #632]	@ (8008814 <UART_SetConfig+0x590>)
 800859a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800859e:	461a      	mov	r2, r3
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80085a6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	4613      	mov	r3, r2
 80085ae:	005b      	lsls	r3, r3, #1
 80085b0:	4413      	add	r3, r2
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d305      	bcc.n	80085c4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085be:	69ba      	ldr	r2, [r7, #24]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d903      	bls.n	80085cc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085ca:	e10d      	b.n	80087e8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ce:	2200      	movs	r2, #0
 80085d0:	60bb      	str	r3, [r7, #8]
 80085d2:	60fa      	str	r2, [r7, #12]
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d8:	4a8e      	ldr	r2, [pc, #568]	@ (8008814 <UART_SetConfig+0x590>)
 80085da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085de:	b29b      	uxth	r3, r3
 80085e0:	2200      	movs	r2, #0
 80085e2:	603b      	str	r3, [r7, #0]
 80085e4:	607a      	str	r2, [r7, #4]
 80085e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80085ee:	f7f8 fb03 	bl	8000bf8 <__aeabi_uldivmod>
 80085f2:	4602      	mov	r2, r0
 80085f4:	460b      	mov	r3, r1
 80085f6:	4610      	mov	r0, r2
 80085f8:	4619      	mov	r1, r3
 80085fa:	f04f 0200 	mov.w	r2, #0
 80085fe:	f04f 0300 	mov.w	r3, #0
 8008602:	020b      	lsls	r3, r1, #8
 8008604:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008608:	0202      	lsls	r2, r0, #8
 800860a:	6979      	ldr	r1, [r7, #20]
 800860c:	6849      	ldr	r1, [r1, #4]
 800860e:	0849      	lsrs	r1, r1, #1
 8008610:	2000      	movs	r0, #0
 8008612:	460c      	mov	r4, r1
 8008614:	4605      	mov	r5, r0
 8008616:	eb12 0804 	adds.w	r8, r2, r4
 800861a:	eb43 0905 	adc.w	r9, r3, r5
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	469a      	mov	sl, r3
 8008626:	4693      	mov	fp, r2
 8008628:	4652      	mov	r2, sl
 800862a:	465b      	mov	r3, fp
 800862c:	4640      	mov	r0, r8
 800862e:	4649      	mov	r1, r9
 8008630:	f7f8 fae2 	bl	8000bf8 <__aeabi_uldivmod>
 8008634:	4602      	mov	r2, r0
 8008636:	460b      	mov	r3, r1
 8008638:	4613      	mov	r3, r2
 800863a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800863c:	6a3b      	ldr	r3, [r7, #32]
 800863e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008642:	d308      	bcc.n	8008656 <UART_SetConfig+0x3d2>
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800864a:	d204      	bcs.n	8008656 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	6a3a      	ldr	r2, [r7, #32]
 8008652:	60da      	str	r2, [r3, #12]
 8008654:	e0c8      	b.n	80087e8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800865c:	e0c4      	b.n	80087e8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	69db      	ldr	r3, [r3, #28]
 8008662:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008666:	d167      	bne.n	8008738 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008668:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800866c:	2b08      	cmp	r3, #8
 800866e:	d828      	bhi.n	80086c2 <UART_SetConfig+0x43e>
 8008670:	a201      	add	r2, pc, #4	@ (adr r2, 8008678 <UART_SetConfig+0x3f4>)
 8008672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008676:	bf00      	nop
 8008678:	0800869d 	.word	0x0800869d
 800867c:	080086a5 	.word	0x080086a5
 8008680:	080086ad 	.word	0x080086ad
 8008684:	080086c3 	.word	0x080086c3
 8008688:	080086b3 	.word	0x080086b3
 800868c:	080086c3 	.word	0x080086c3
 8008690:	080086c3 	.word	0x080086c3
 8008694:	080086c3 	.word	0x080086c3
 8008698:	080086bb 	.word	0x080086bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800869c:	f7fd fdbe 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 80086a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086a2:	e014      	b.n	80086ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086a4:	f7fd fdd0 	bl	8006248 <HAL_RCC_GetPCLK2Freq>
 80086a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086aa:	e010      	b.n	80086ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086ac:	4b5a      	ldr	r3, [pc, #360]	@ (8008818 <UART_SetConfig+0x594>)
 80086ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086b0:	e00d      	b.n	80086ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086b2:	f7fd fd45 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 80086b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086b8:	e009      	b.n	80086ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086c0:	e005      	b.n	80086ce <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80086c2:	2300      	movs	r3, #0
 80086c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80086ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	f000 8089 	beq.w	80087e8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086da:	4a4e      	ldr	r2, [pc, #312]	@ (8008814 <UART_SetConfig+0x590>)
 80086dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086e0:	461a      	mov	r2, r3
 80086e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80086e8:	005a      	lsls	r2, r3, #1
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	085b      	lsrs	r3, r3, #1
 80086f0:	441a      	add	r2, r3
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80086fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	2b0f      	cmp	r3, #15
 8008700:	d916      	bls.n	8008730 <UART_SetConfig+0x4ac>
 8008702:	6a3b      	ldr	r3, [r7, #32]
 8008704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008708:	d212      	bcs.n	8008730 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800870a:	6a3b      	ldr	r3, [r7, #32]
 800870c:	b29b      	uxth	r3, r3
 800870e:	f023 030f 	bic.w	r3, r3, #15
 8008712:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008714:	6a3b      	ldr	r3, [r7, #32]
 8008716:	085b      	lsrs	r3, r3, #1
 8008718:	b29b      	uxth	r3, r3
 800871a:	f003 0307 	and.w	r3, r3, #7
 800871e:	b29a      	uxth	r2, r3
 8008720:	8bfb      	ldrh	r3, [r7, #30]
 8008722:	4313      	orrs	r3, r2
 8008724:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	8bfa      	ldrh	r2, [r7, #30]
 800872c:	60da      	str	r2, [r3, #12]
 800872e:	e05b      	b.n	80087e8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008736:	e057      	b.n	80087e8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008738:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800873c:	2b08      	cmp	r3, #8
 800873e:	d828      	bhi.n	8008792 <UART_SetConfig+0x50e>
 8008740:	a201      	add	r2, pc, #4	@ (adr r2, 8008748 <UART_SetConfig+0x4c4>)
 8008742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008746:	bf00      	nop
 8008748:	0800876d 	.word	0x0800876d
 800874c:	08008775 	.word	0x08008775
 8008750:	0800877d 	.word	0x0800877d
 8008754:	08008793 	.word	0x08008793
 8008758:	08008783 	.word	0x08008783
 800875c:	08008793 	.word	0x08008793
 8008760:	08008793 	.word	0x08008793
 8008764:	08008793 	.word	0x08008793
 8008768:	0800878b 	.word	0x0800878b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800876c:	f7fd fd56 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 8008770:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008772:	e014      	b.n	800879e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008774:	f7fd fd68 	bl	8006248 <HAL_RCC_GetPCLK2Freq>
 8008778:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800877a:	e010      	b.n	800879e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800877c:	4b26      	ldr	r3, [pc, #152]	@ (8008818 <UART_SetConfig+0x594>)
 800877e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008780:	e00d      	b.n	800879e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008782:	f7fd fcdd 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 8008786:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008788:	e009      	b.n	800879e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800878a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008790:	e005      	b.n	800879e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008792:	2300      	movs	r3, #0
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800879c:	bf00      	nop
    }

    if (pclk != 0U)
 800879e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d021      	beq.n	80087e8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a8:	4a1a      	ldr	r2, [pc, #104]	@ (8008814 <UART_SetConfig+0x590>)
 80087aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087ae:	461a      	mov	r2, r3
 80087b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	085b      	lsrs	r3, r3, #1
 80087bc:	441a      	add	r2, r3
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087c8:	6a3b      	ldr	r3, [r7, #32]
 80087ca:	2b0f      	cmp	r3, #15
 80087cc:	d909      	bls.n	80087e2 <UART_SetConfig+0x55e>
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087d4:	d205      	bcs.n	80087e2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	b29a      	uxth	r2, r3
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	60da      	str	r2, [r3, #12]
 80087e0:	e002      	b.n	80087e8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	2200      	movs	r2, #0
 80087fc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	2200      	movs	r2, #0
 8008802:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008804:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008808:	4618      	mov	r0, r3
 800880a:	3730      	adds	r7, #48	@ 0x30
 800880c:	46bd      	mov	sp, r7
 800880e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008812:	bf00      	nop
 8008814:	0800c0fc 	.word	0x0800c0fc
 8008818:	00f42400 	.word	0x00f42400

0800881c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008828:	f003 0308 	and.w	r3, r3, #8
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00a      	beq.n	8008846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	430a      	orrs	r2, r1
 8008844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00a      	beq.n	8008868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	430a      	orrs	r2, r1
 8008866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800886c:	f003 0302 	and.w	r3, r3, #2
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00a      	beq.n	800888a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800888e:	f003 0304 	and.w	r3, r3, #4
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00a      	beq.n	80088ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b0:	f003 0310 	and.w	r3, r3, #16
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00a      	beq.n	80088ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	430a      	orrs	r2, r1
 80088cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088d2:	f003 0320 	and.w	r3, r3, #32
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00a      	beq.n	80088f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	430a      	orrs	r2, r1
 80088ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01a      	beq.n	8008932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	430a      	orrs	r2, r1
 8008910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800891a:	d10a      	bne.n	8008932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	430a      	orrs	r2, r1
 8008930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00a      	beq.n	8008954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	430a      	orrs	r2, r1
 8008952:	605a      	str	r2, [r3, #4]
  }
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b098      	sub	sp, #96	@ 0x60
 8008964:	af02      	add	r7, sp, #8
 8008966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008970:	f7fa fba2 	bl	80030b8 <HAL_GetTick>
 8008974:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0308 	and.w	r3, r3, #8
 8008980:	2b08      	cmp	r3, #8
 8008982:	d12f      	bne.n	80089e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008984:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008988:	9300      	str	r3, [sp, #0]
 800898a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800898c:	2200      	movs	r2, #0
 800898e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 f88e 	bl	8008ab4 <UART_WaitOnFlagUntilTimeout>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	d022      	beq.n	80089e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a6:	e853 3f00 	ldrex	r3, [r3]
 80089aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	461a      	mov	r2, r3
 80089ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80089be:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089c4:	e841 2300 	strex	r3, r2, [r1]
 80089c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1e6      	bne.n	800899e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2220      	movs	r2, #32
 80089d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089e0:	2303      	movs	r3, #3
 80089e2:	e063      	b.n	8008aac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f003 0304 	and.w	r3, r3, #4
 80089ee:	2b04      	cmp	r3, #4
 80089f0:	d149      	bne.n	8008a86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089f2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089fa:	2200      	movs	r2, #0
 80089fc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f857 	bl	8008ab4 <UART_WaitOnFlagUntilTimeout>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d03c      	beq.n	8008a86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	623b      	str	r3, [r7, #32]
   return(result);
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	461a      	mov	r2, r3
 8008a28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a32:	e841 2300 	strex	r3, r2, [r1]
 8008a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1e6      	bne.n	8008a0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3308      	adds	r3, #8
 8008a44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f023 0301 	bic.w	r3, r3, #1
 8008a54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	3308      	adds	r3, #8
 8008a5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a5e:	61fa      	str	r2, [r7, #28]
 8008a60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a62:	69b9      	ldr	r1, [r7, #24]
 8008a64:	69fa      	ldr	r2, [r7, #28]
 8008a66:	e841 2300 	strex	r3, r2, [r1]
 8008a6a:	617b      	str	r3, [r7, #20]
   return(result);
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1e5      	bne.n	8008a3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2220      	movs	r2, #32
 8008a76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a82:	2303      	movs	r3, #3
 8008a84:	e012      	b.n	8008aac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2220      	movs	r2, #32
 8008a8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3758      	adds	r7, #88	@ 0x58
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b084      	sub	sp, #16
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ac4:	e04f      	b.n	8008b66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008acc:	d04b      	beq.n	8008b66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ace:	f7fa faf3 	bl	80030b8 <HAL_GetTick>
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	1ad3      	subs	r3, r2, r3
 8008ad8:	69ba      	ldr	r2, [r7, #24]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d302      	bcc.n	8008ae4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d101      	bne.n	8008ae8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ae4:	2303      	movs	r3, #3
 8008ae6:	e04e      	b.n	8008b86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 0304 	and.w	r3, r3, #4
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d037      	beq.n	8008b66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	2b80      	cmp	r3, #128	@ 0x80
 8008afa:	d034      	beq.n	8008b66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	2b40      	cmp	r3, #64	@ 0x40
 8008b00:	d031      	beq.n	8008b66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	69db      	ldr	r3, [r3, #28]
 8008b08:	f003 0308 	and.w	r3, r3, #8
 8008b0c:	2b08      	cmp	r3, #8
 8008b0e:	d110      	bne.n	8008b32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2208      	movs	r2, #8
 8008b16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b18:	68f8      	ldr	r0, [r7, #12]
 8008b1a:	f000 f838 	bl	8008b8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2208      	movs	r2, #8
 8008b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	e029      	b.n	8008b86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	69db      	ldr	r3, [r3, #28]
 8008b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b40:	d111      	bne.n	8008b66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 f81e 	bl	8008b8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2220      	movs	r2, #32
 8008b56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008b62:	2303      	movs	r3, #3
 8008b64:	e00f      	b.n	8008b86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	69da      	ldr	r2, [r3, #28]
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	4013      	ands	r3, r2
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	bf0c      	ite	eq
 8008b76:	2301      	moveq	r3, #1
 8008b78:	2300      	movne	r3, #0
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	79fb      	ldrb	r3, [r7, #7]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d0a0      	beq.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3710      	adds	r7, #16
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b095      	sub	sp, #84	@ 0x54
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b9e:	e853 3f00 	ldrex	r3, [r3]
 8008ba2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bb6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bbc:	e841 2300 	strex	r3, r2, [r1]
 8008bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d1e6      	bne.n	8008b96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	3308      	adds	r3, #8
 8008bce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd0:	6a3b      	ldr	r3, [r7, #32]
 8008bd2:	e853 3f00 	ldrex	r3, [r3]
 8008bd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bde:	f023 0301 	bic.w	r3, r3, #1
 8008be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3308      	adds	r3, #8
 8008bea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bf4:	e841 2300 	strex	r3, r2, [r1]
 8008bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1e3      	bne.n	8008bc8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d118      	bne.n	8008c3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	e853 3f00 	ldrex	r3, [r3]
 8008c14:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	f023 0310 	bic.w	r3, r3, #16
 8008c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	461a      	mov	r2, r3
 8008c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c26:	61bb      	str	r3, [r7, #24]
 8008c28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	6979      	ldr	r1, [r7, #20]
 8008c2c:	69ba      	ldr	r2, [r7, #24]
 8008c2e:	e841 2300 	strex	r3, r2, [r1]
 8008c32:	613b      	str	r3, [r7, #16]
   return(result);
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1e6      	bne.n	8008c08 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c4e:	bf00      	nop
 8008c50:	3754      	adds	r7, #84	@ 0x54
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c5a:	b480      	push	{r7}
 8008c5c:	b085      	sub	sp, #20
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d101      	bne.n	8008c70 <HAL_UARTEx_DisableFifoMode+0x16>
 8008c6c:	2302      	movs	r3, #2
 8008c6e:	e027      	b.n	8008cc0 <HAL_UARTEx_DisableFifoMode+0x66>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2224      	movs	r2, #36	@ 0x24
 8008c7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f022 0201 	bic.w	r2, r2, #1
 8008c96:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c9e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3714      	adds	r7, #20
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d101      	bne.n	8008ce4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	e02d      	b.n	8008d40 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2224      	movs	r2, #36	@ 0x24
 8008cf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f022 0201 	bic.w	r2, r2, #1
 8008d0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f84f 	bl	8008dc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	68fa      	ldr	r2, [r7, #12]
 8008d2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2220      	movs	r2, #32
 8008d32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d101      	bne.n	8008d60 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	e02d      	b.n	8008dbc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2224      	movs	r2, #36	@ 0x24
 8008d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f022 0201 	bic.w	r2, r2, #1
 8008d86:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	430a      	orrs	r2, r1
 8008d9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 f811 	bl	8008dc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	68fa      	ldr	r2, [r7, #12]
 8008da8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2220      	movs	r2, #32
 8008dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dba:	2300      	movs	r3, #0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3710      	adds	r7, #16
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d108      	bne.n	8008de6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008de4:	e031      	b.n	8008e4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008de6:	2308      	movs	r3, #8
 8008de8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008dea:	2308      	movs	r3, #8
 8008dec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	0e5b      	lsrs	r3, r3, #25
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	f003 0307 	and.w	r3, r3, #7
 8008dfc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	0f5b      	lsrs	r3, r3, #29
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e0e:	7bbb      	ldrb	r3, [r7, #14]
 8008e10:	7b3a      	ldrb	r2, [r7, #12]
 8008e12:	4911      	ldr	r1, [pc, #68]	@ (8008e58 <UARTEx_SetNbDataToProcess+0x94>)
 8008e14:	5c8a      	ldrb	r2, [r1, r2]
 8008e16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e1a:	7b3a      	ldrb	r2, [r7, #12]
 8008e1c:	490f      	ldr	r1, [pc, #60]	@ (8008e5c <UARTEx_SetNbDataToProcess+0x98>)
 8008e1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e20:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e2c:	7bfb      	ldrb	r3, [r7, #15]
 8008e2e:	7b7a      	ldrb	r2, [r7, #13]
 8008e30:	4909      	ldr	r1, [pc, #36]	@ (8008e58 <UARTEx_SetNbDataToProcess+0x94>)
 8008e32:	5c8a      	ldrb	r2, [r1, r2]
 8008e34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e38:	7b7a      	ldrb	r2, [r7, #13]
 8008e3a:	4908      	ldr	r1, [pc, #32]	@ (8008e5c <UARTEx_SetNbDataToProcess+0x98>)
 8008e3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e4a:	bf00      	nop
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	0800c114 	.word	0x0800c114
 8008e5c:	0800c11c 	.word	0x0800c11c

08008e60 <__cvt>:
 8008e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e64:	ec57 6b10 	vmov	r6, r7, d0
 8008e68:	2f00      	cmp	r7, #0
 8008e6a:	460c      	mov	r4, r1
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	463b      	mov	r3, r7
 8008e70:	bfbb      	ittet	lt
 8008e72:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008e76:	461f      	movlt	r7, r3
 8008e78:	2300      	movge	r3, #0
 8008e7a:	232d      	movlt	r3, #45	@ 0x2d
 8008e7c:	700b      	strb	r3, [r1, #0]
 8008e7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008e84:	4691      	mov	r9, r2
 8008e86:	f023 0820 	bic.w	r8, r3, #32
 8008e8a:	bfbc      	itt	lt
 8008e8c:	4632      	movlt	r2, r6
 8008e8e:	4616      	movlt	r6, r2
 8008e90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008e94:	d005      	beq.n	8008ea2 <__cvt+0x42>
 8008e96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008e9a:	d100      	bne.n	8008e9e <__cvt+0x3e>
 8008e9c:	3401      	adds	r4, #1
 8008e9e:	2102      	movs	r1, #2
 8008ea0:	e000      	b.n	8008ea4 <__cvt+0x44>
 8008ea2:	2103      	movs	r1, #3
 8008ea4:	ab03      	add	r3, sp, #12
 8008ea6:	9301      	str	r3, [sp, #4]
 8008ea8:	ab02      	add	r3, sp, #8
 8008eaa:	9300      	str	r3, [sp, #0]
 8008eac:	ec47 6b10 	vmov	d0, r6, r7
 8008eb0:	4653      	mov	r3, sl
 8008eb2:	4622      	mov	r2, r4
 8008eb4:	f000 fe7c 	bl	8009bb0 <_dtoa_r>
 8008eb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008ebc:	4605      	mov	r5, r0
 8008ebe:	d119      	bne.n	8008ef4 <__cvt+0x94>
 8008ec0:	f019 0f01 	tst.w	r9, #1
 8008ec4:	d00e      	beq.n	8008ee4 <__cvt+0x84>
 8008ec6:	eb00 0904 	add.w	r9, r0, r4
 8008eca:	2200      	movs	r2, #0
 8008ecc:	2300      	movs	r3, #0
 8008ece:	4630      	mov	r0, r6
 8008ed0:	4639      	mov	r1, r7
 8008ed2:	f7f7 fe21 	bl	8000b18 <__aeabi_dcmpeq>
 8008ed6:	b108      	cbz	r0, 8008edc <__cvt+0x7c>
 8008ed8:	f8cd 900c 	str.w	r9, [sp, #12]
 8008edc:	2230      	movs	r2, #48	@ 0x30
 8008ede:	9b03      	ldr	r3, [sp, #12]
 8008ee0:	454b      	cmp	r3, r9
 8008ee2:	d31e      	bcc.n	8008f22 <__cvt+0xc2>
 8008ee4:	9b03      	ldr	r3, [sp, #12]
 8008ee6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ee8:	1b5b      	subs	r3, r3, r5
 8008eea:	4628      	mov	r0, r5
 8008eec:	6013      	str	r3, [r2, #0]
 8008eee:	b004      	add	sp, #16
 8008ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ef4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ef8:	eb00 0904 	add.w	r9, r0, r4
 8008efc:	d1e5      	bne.n	8008eca <__cvt+0x6a>
 8008efe:	7803      	ldrb	r3, [r0, #0]
 8008f00:	2b30      	cmp	r3, #48	@ 0x30
 8008f02:	d10a      	bne.n	8008f1a <__cvt+0xba>
 8008f04:	2200      	movs	r2, #0
 8008f06:	2300      	movs	r3, #0
 8008f08:	4630      	mov	r0, r6
 8008f0a:	4639      	mov	r1, r7
 8008f0c:	f7f7 fe04 	bl	8000b18 <__aeabi_dcmpeq>
 8008f10:	b918      	cbnz	r0, 8008f1a <__cvt+0xba>
 8008f12:	f1c4 0401 	rsb	r4, r4, #1
 8008f16:	f8ca 4000 	str.w	r4, [sl]
 8008f1a:	f8da 3000 	ldr.w	r3, [sl]
 8008f1e:	4499      	add	r9, r3
 8008f20:	e7d3      	b.n	8008eca <__cvt+0x6a>
 8008f22:	1c59      	adds	r1, r3, #1
 8008f24:	9103      	str	r1, [sp, #12]
 8008f26:	701a      	strb	r2, [r3, #0]
 8008f28:	e7d9      	b.n	8008ede <__cvt+0x7e>

08008f2a <__exponent>:
 8008f2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f2c:	2900      	cmp	r1, #0
 8008f2e:	bfba      	itte	lt
 8008f30:	4249      	neglt	r1, r1
 8008f32:	232d      	movlt	r3, #45	@ 0x2d
 8008f34:	232b      	movge	r3, #43	@ 0x2b
 8008f36:	2909      	cmp	r1, #9
 8008f38:	7002      	strb	r2, [r0, #0]
 8008f3a:	7043      	strb	r3, [r0, #1]
 8008f3c:	dd29      	ble.n	8008f92 <__exponent+0x68>
 8008f3e:	f10d 0307 	add.w	r3, sp, #7
 8008f42:	461d      	mov	r5, r3
 8008f44:	270a      	movs	r7, #10
 8008f46:	461a      	mov	r2, r3
 8008f48:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f4c:	fb07 1416 	mls	r4, r7, r6, r1
 8008f50:	3430      	adds	r4, #48	@ 0x30
 8008f52:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008f56:	460c      	mov	r4, r1
 8008f58:	2c63      	cmp	r4, #99	@ 0x63
 8008f5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f5e:	4631      	mov	r1, r6
 8008f60:	dcf1      	bgt.n	8008f46 <__exponent+0x1c>
 8008f62:	3130      	adds	r1, #48	@ 0x30
 8008f64:	1e94      	subs	r4, r2, #2
 8008f66:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008f6a:	1c41      	adds	r1, r0, #1
 8008f6c:	4623      	mov	r3, r4
 8008f6e:	42ab      	cmp	r3, r5
 8008f70:	d30a      	bcc.n	8008f88 <__exponent+0x5e>
 8008f72:	f10d 0309 	add.w	r3, sp, #9
 8008f76:	1a9b      	subs	r3, r3, r2
 8008f78:	42ac      	cmp	r4, r5
 8008f7a:	bf88      	it	hi
 8008f7c:	2300      	movhi	r3, #0
 8008f7e:	3302      	adds	r3, #2
 8008f80:	4403      	add	r3, r0
 8008f82:	1a18      	subs	r0, r3, r0
 8008f84:	b003      	add	sp, #12
 8008f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f88:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008f8c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008f90:	e7ed      	b.n	8008f6e <__exponent+0x44>
 8008f92:	2330      	movs	r3, #48	@ 0x30
 8008f94:	3130      	adds	r1, #48	@ 0x30
 8008f96:	7083      	strb	r3, [r0, #2]
 8008f98:	70c1      	strb	r1, [r0, #3]
 8008f9a:	1d03      	adds	r3, r0, #4
 8008f9c:	e7f1      	b.n	8008f82 <__exponent+0x58>
	...

08008fa0 <_printf_float>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	b08d      	sub	sp, #52	@ 0x34
 8008fa6:	460c      	mov	r4, r1
 8008fa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008fac:	4616      	mov	r6, r2
 8008fae:	461f      	mov	r7, r3
 8008fb0:	4605      	mov	r5, r0
 8008fb2:	f000 fced 	bl	8009990 <_localeconv_r>
 8008fb6:	6803      	ldr	r3, [r0, #0]
 8008fb8:	9304      	str	r3, [sp, #16]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7f7 f980 	bl	80002c0 <strlen>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8008fc8:	9005      	str	r0, [sp, #20]
 8008fca:	3307      	adds	r3, #7
 8008fcc:	f023 0307 	bic.w	r3, r3, #7
 8008fd0:	f103 0208 	add.w	r2, r3, #8
 8008fd4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008fd8:	f8d4 b000 	ldr.w	fp, [r4]
 8008fdc:	f8c8 2000 	str.w	r2, [r8]
 8008fe0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008fe4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008fe8:	9307      	str	r3, [sp, #28]
 8008fea:	f8cd 8018 	str.w	r8, [sp, #24]
 8008fee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008ff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ff6:	4b9c      	ldr	r3, [pc, #624]	@ (8009268 <_printf_float+0x2c8>)
 8008ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8008ffc:	f7f7 fdbe 	bl	8000b7c <__aeabi_dcmpun>
 8009000:	bb70      	cbnz	r0, 8009060 <_printf_float+0xc0>
 8009002:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009006:	4b98      	ldr	r3, [pc, #608]	@ (8009268 <_printf_float+0x2c8>)
 8009008:	f04f 32ff 	mov.w	r2, #4294967295
 800900c:	f7f7 fd98 	bl	8000b40 <__aeabi_dcmple>
 8009010:	bb30      	cbnz	r0, 8009060 <_printf_float+0xc0>
 8009012:	2200      	movs	r2, #0
 8009014:	2300      	movs	r3, #0
 8009016:	4640      	mov	r0, r8
 8009018:	4649      	mov	r1, r9
 800901a:	f7f7 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800901e:	b110      	cbz	r0, 8009026 <_printf_float+0x86>
 8009020:	232d      	movs	r3, #45	@ 0x2d
 8009022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009026:	4a91      	ldr	r2, [pc, #580]	@ (800926c <_printf_float+0x2cc>)
 8009028:	4b91      	ldr	r3, [pc, #580]	@ (8009270 <_printf_float+0x2d0>)
 800902a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800902e:	bf8c      	ite	hi
 8009030:	4690      	movhi	r8, r2
 8009032:	4698      	movls	r8, r3
 8009034:	2303      	movs	r3, #3
 8009036:	6123      	str	r3, [r4, #16]
 8009038:	f02b 0304 	bic.w	r3, fp, #4
 800903c:	6023      	str	r3, [r4, #0]
 800903e:	f04f 0900 	mov.w	r9, #0
 8009042:	9700      	str	r7, [sp, #0]
 8009044:	4633      	mov	r3, r6
 8009046:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009048:	4621      	mov	r1, r4
 800904a:	4628      	mov	r0, r5
 800904c:	f000 f9d2 	bl	80093f4 <_printf_common>
 8009050:	3001      	adds	r0, #1
 8009052:	f040 808d 	bne.w	8009170 <_printf_float+0x1d0>
 8009056:	f04f 30ff 	mov.w	r0, #4294967295
 800905a:	b00d      	add	sp, #52	@ 0x34
 800905c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009060:	4642      	mov	r2, r8
 8009062:	464b      	mov	r3, r9
 8009064:	4640      	mov	r0, r8
 8009066:	4649      	mov	r1, r9
 8009068:	f7f7 fd88 	bl	8000b7c <__aeabi_dcmpun>
 800906c:	b140      	cbz	r0, 8009080 <_printf_float+0xe0>
 800906e:	464b      	mov	r3, r9
 8009070:	2b00      	cmp	r3, #0
 8009072:	bfbc      	itt	lt
 8009074:	232d      	movlt	r3, #45	@ 0x2d
 8009076:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800907a:	4a7e      	ldr	r2, [pc, #504]	@ (8009274 <_printf_float+0x2d4>)
 800907c:	4b7e      	ldr	r3, [pc, #504]	@ (8009278 <_printf_float+0x2d8>)
 800907e:	e7d4      	b.n	800902a <_printf_float+0x8a>
 8009080:	6863      	ldr	r3, [r4, #4]
 8009082:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009086:	9206      	str	r2, [sp, #24]
 8009088:	1c5a      	adds	r2, r3, #1
 800908a:	d13b      	bne.n	8009104 <_printf_float+0x164>
 800908c:	2306      	movs	r3, #6
 800908e:	6063      	str	r3, [r4, #4]
 8009090:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009094:	2300      	movs	r3, #0
 8009096:	6022      	str	r2, [r4, #0]
 8009098:	9303      	str	r3, [sp, #12]
 800909a:	ab0a      	add	r3, sp, #40	@ 0x28
 800909c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80090a0:	ab09      	add	r3, sp, #36	@ 0x24
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	6861      	ldr	r1, [r4, #4]
 80090a6:	ec49 8b10 	vmov	d0, r8, r9
 80090aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80090ae:	4628      	mov	r0, r5
 80090b0:	f7ff fed6 	bl	8008e60 <__cvt>
 80090b4:	9b06      	ldr	r3, [sp, #24]
 80090b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090b8:	2b47      	cmp	r3, #71	@ 0x47
 80090ba:	4680      	mov	r8, r0
 80090bc:	d129      	bne.n	8009112 <_printf_float+0x172>
 80090be:	1cc8      	adds	r0, r1, #3
 80090c0:	db02      	blt.n	80090c8 <_printf_float+0x128>
 80090c2:	6863      	ldr	r3, [r4, #4]
 80090c4:	4299      	cmp	r1, r3
 80090c6:	dd41      	ble.n	800914c <_printf_float+0x1ac>
 80090c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80090cc:	fa5f fa8a 	uxtb.w	sl, sl
 80090d0:	3901      	subs	r1, #1
 80090d2:	4652      	mov	r2, sl
 80090d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80090d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80090da:	f7ff ff26 	bl	8008f2a <__exponent>
 80090de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090e0:	1813      	adds	r3, r2, r0
 80090e2:	2a01      	cmp	r2, #1
 80090e4:	4681      	mov	r9, r0
 80090e6:	6123      	str	r3, [r4, #16]
 80090e8:	dc02      	bgt.n	80090f0 <_printf_float+0x150>
 80090ea:	6822      	ldr	r2, [r4, #0]
 80090ec:	07d2      	lsls	r2, r2, #31
 80090ee:	d501      	bpl.n	80090f4 <_printf_float+0x154>
 80090f0:	3301      	adds	r3, #1
 80090f2:	6123      	str	r3, [r4, #16]
 80090f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d0a2      	beq.n	8009042 <_printf_float+0xa2>
 80090fc:	232d      	movs	r3, #45	@ 0x2d
 80090fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009102:	e79e      	b.n	8009042 <_printf_float+0xa2>
 8009104:	9a06      	ldr	r2, [sp, #24]
 8009106:	2a47      	cmp	r2, #71	@ 0x47
 8009108:	d1c2      	bne.n	8009090 <_printf_float+0xf0>
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1c0      	bne.n	8009090 <_printf_float+0xf0>
 800910e:	2301      	movs	r3, #1
 8009110:	e7bd      	b.n	800908e <_printf_float+0xee>
 8009112:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009116:	d9db      	bls.n	80090d0 <_printf_float+0x130>
 8009118:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800911c:	d118      	bne.n	8009150 <_printf_float+0x1b0>
 800911e:	2900      	cmp	r1, #0
 8009120:	6863      	ldr	r3, [r4, #4]
 8009122:	dd0b      	ble.n	800913c <_printf_float+0x19c>
 8009124:	6121      	str	r1, [r4, #16]
 8009126:	b913      	cbnz	r3, 800912e <_printf_float+0x18e>
 8009128:	6822      	ldr	r2, [r4, #0]
 800912a:	07d0      	lsls	r0, r2, #31
 800912c:	d502      	bpl.n	8009134 <_printf_float+0x194>
 800912e:	3301      	adds	r3, #1
 8009130:	440b      	add	r3, r1
 8009132:	6123      	str	r3, [r4, #16]
 8009134:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009136:	f04f 0900 	mov.w	r9, #0
 800913a:	e7db      	b.n	80090f4 <_printf_float+0x154>
 800913c:	b913      	cbnz	r3, 8009144 <_printf_float+0x1a4>
 800913e:	6822      	ldr	r2, [r4, #0]
 8009140:	07d2      	lsls	r2, r2, #31
 8009142:	d501      	bpl.n	8009148 <_printf_float+0x1a8>
 8009144:	3302      	adds	r3, #2
 8009146:	e7f4      	b.n	8009132 <_printf_float+0x192>
 8009148:	2301      	movs	r3, #1
 800914a:	e7f2      	b.n	8009132 <_printf_float+0x192>
 800914c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009152:	4299      	cmp	r1, r3
 8009154:	db05      	blt.n	8009162 <_printf_float+0x1c2>
 8009156:	6823      	ldr	r3, [r4, #0]
 8009158:	6121      	str	r1, [r4, #16]
 800915a:	07d8      	lsls	r0, r3, #31
 800915c:	d5ea      	bpl.n	8009134 <_printf_float+0x194>
 800915e:	1c4b      	adds	r3, r1, #1
 8009160:	e7e7      	b.n	8009132 <_printf_float+0x192>
 8009162:	2900      	cmp	r1, #0
 8009164:	bfd4      	ite	le
 8009166:	f1c1 0202 	rsble	r2, r1, #2
 800916a:	2201      	movgt	r2, #1
 800916c:	4413      	add	r3, r2
 800916e:	e7e0      	b.n	8009132 <_printf_float+0x192>
 8009170:	6823      	ldr	r3, [r4, #0]
 8009172:	055a      	lsls	r2, r3, #21
 8009174:	d407      	bmi.n	8009186 <_printf_float+0x1e6>
 8009176:	6923      	ldr	r3, [r4, #16]
 8009178:	4642      	mov	r2, r8
 800917a:	4631      	mov	r1, r6
 800917c:	4628      	mov	r0, r5
 800917e:	47b8      	blx	r7
 8009180:	3001      	adds	r0, #1
 8009182:	d12b      	bne.n	80091dc <_printf_float+0x23c>
 8009184:	e767      	b.n	8009056 <_printf_float+0xb6>
 8009186:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800918a:	f240 80dd 	bls.w	8009348 <_printf_float+0x3a8>
 800918e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009192:	2200      	movs	r2, #0
 8009194:	2300      	movs	r3, #0
 8009196:	f7f7 fcbf 	bl	8000b18 <__aeabi_dcmpeq>
 800919a:	2800      	cmp	r0, #0
 800919c:	d033      	beq.n	8009206 <_printf_float+0x266>
 800919e:	4a37      	ldr	r2, [pc, #220]	@ (800927c <_printf_float+0x2dc>)
 80091a0:	2301      	movs	r3, #1
 80091a2:	4631      	mov	r1, r6
 80091a4:	4628      	mov	r0, r5
 80091a6:	47b8      	blx	r7
 80091a8:	3001      	adds	r0, #1
 80091aa:	f43f af54 	beq.w	8009056 <_printf_float+0xb6>
 80091ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80091b2:	4543      	cmp	r3, r8
 80091b4:	db02      	blt.n	80091bc <_printf_float+0x21c>
 80091b6:	6823      	ldr	r3, [r4, #0]
 80091b8:	07d8      	lsls	r0, r3, #31
 80091ba:	d50f      	bpl.n	80091dc <_printf_float+0x23c>
 80091bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091c0:	4631      	mov	r1, r6
 80091c2:	4628      	mov	r0, r5
 80091c4:	47b8      	blx	r7
 80091c6:	3001      	adds	r0, #1
 80091c8:	f43f af45 	beq.w	8009056 <_printf_float+0xb6>
 80091cc:	f04f 0900 	mov.w	r9, #0
 80091d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80091d4:	f104 0a1a 	add.w	sl, r4, #26
 80091d8:	45c8      	cmp	r8, r9
 80091da:	dc09      	bgt.n	80091f0 <_printf_float+0x250>
 80091dc:	6823      	ldr	r3, [r4, #0]
 80091de:	079b      	lsls	r3, r3, #30
 80091e0:	f100 8103 	bmi.w	80093ea <_printf_float+0x44a>
 80091e4:	68e0      	ldr	r0, [r4, #12]
 80091e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091e8:	4298      	cmp	r0, r3
 80091ea:	bfb8      	it	lt
 80091ec:	4618      	movlt	r0, r3
 80091ee:	e734      	b.n	800905a <_printf_float+0xba>
 80091f0:	2301      	movs	r3, #1
 80091f2:	4652      	mov	r2, sl
 80091f4:	4631      	mov	r1, r6
 80091f6:	4628      	mov	r0, r5
 80091f8:	47b8      	blx	r7
 80091fa:	3001      	adds	r0, #1
 80091fc:	f43f af2b 	beq.w	8009056 <_printf_float+0xb6>
 8009200:	f109 0901 	add.w	r9, r9, #1
 8009204:	e7e8      	b.n	80091d8 <_printf_float+0x238>
 8009206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009208:	2b00      	cmp	r3, #0
 800920a:	dc39      	bgt.n	8009280 <_printf_float+0x2e0>
 800920c:	4a1b      	ldr	r2, [pc, #108]	@ (800927c <_printf_float+0x2dc>)
 800920e:	2301      	movs	r3, #1
 8009210:	4631      	mov	r1, r6
 8009212:	4628      	mov	r0, r5
 8009214:	47b8      	blx	r7
 8009216:	3001      	adds	r0, #1
 8009218:	f43f af1d 	beq.w	8009056 <_printf_float+0xb6>
 800921c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009220:	ea59 0303 	orrs.w	r3, r9, r3
 8009224:	d102      	bne.n	800922c <_printf_float+0x28c>
 8009226:	6823      	ldr	r3, [r4, #0]
 8009228:	07d9      	lsls	r1, r3, #31
 800922a:	d5d7      	bpl.n	80091dc <_printf_float+0x23c>
 800922c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009230:	4631      	mov	r1, r6
 8009232:	4628      	mov	r0, r5
 8009234:	47b8      	blx	r7
 8009236:	3001      	adds	r0, #1
 8009238:	f43f af0d 	beq.w	8009056 <_printf_float+0xb6>
 800923c:	f04f 0a00 	mov.w	sl, #0
 8009240:	f104 0b1a 	add.w	fp, r4, #26
 8009244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009246:	425b      	negs	r3, r3
 8009248:	4553      	cmp	r3, sl
 800924a:	dc01      	bgt.n	8009250 <_printf_float+0x2b0>
 800924c:	464b      	mov	r3, r9
 800924e:	e793      	b.n	8009178 <_printf_float+0x1d8>
 8009250:	2301      	movs	r3, #1
 8009252:	465a      	mov	r2, fp
 8009254:	4631      	mov	r1, r6
 8009256:	4628      	mov	r0, r5
 8009258:	47b8      	blx	r7
 800925a:	3001      	adds	r0, #1
 800925c:	f43f aefb 	beq.w	8009056 <_printf_float+0xb6>
 8009260:	f10a 0a01 	add.w	sl, sl, #1
 8009264:	e7ee      	b.n	8009244 <_printf_float+0x2a4>
 8009266:	bf00      	nop
 8009268:	7fefffff 	.word	0x7fefffff
 800926c:	0800c128 	.word	0x0800c128
 8009270:	0800c124 	.word	0x0800c124
 8009274:	0800c130 	.word	0x0800c130
 8009278:	0800c12c 	.word	0x0800c12c
 800927c:	0800c134 	.word	0x0800c134
 8009280:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009282:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009286:	4553      	cmp	r3, sl
 8009288:	bfa8      	it	ge
 800928a:	4653      	movge	r3, sl
 800928c:	2b00      	cmp	r3, #0
 800928e:	4699      	mov	r9, r3
 8009290:	dc36      	bgt.n	8009300 <_printf_float+0x360>
 8009292:	f04f 0b00 	mov.w	fp, #0
 8009296:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800929a:	f104 021a 	add.w	r2, r4, #26
 800929e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092a0:	9306      	str	r3, [sp, #24]
 80092a2:	eba3 0309 	sub.w	r3, r3, r9
 80092a6:	455b      	cmp	r3, fp
 80092a8:	dc31      	bgt.n	800930e <_printf_float+0x36e>
 80092aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ac:	459a      	cmp	sl, r3
 80092ae:	dc3a      	bgt.n	8009326 <_printf_float+0x386>
 80092b0:	6823      	ldr	r3, [r4, #0]
 80092b2:	07da      	lsls	r2, r3, #31
 80092b4:	d437      	bmi.n	8009326 <_printf_float+0x386>
 80092b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092b8:	ebaa 0903 	sub.w	r9, sl, r3
 80092bc:	9b06      	ldr	r3, [sp, #24]
 80092be:	ebaa 0303 	sub.w	r3, sl, r3
 80092c2:	4599      	cmp	r9, r3
 80092c4:	bfa8      	it	ge
 80092c6:	4699      	movge	r9, r3
 80092c8:	f1b9 0f00 	cmp.w	r9, #0
 80092cc:	dc33      	bgt.n	8009336 <_printf_float+0x396>
 80092ce:	f04f 0800 	mov.w	r8, #0
 80092d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092d6:	f104 0b1a 	add.w	fp, r4, #26
 80092da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092dc:	ebaa 0303 	sub.w	r3, sl, r3
 80092e0:	eba3 0309 	sub.w	r3, r3, r9
 80092e4:	4543      	cmp	r3, r8
 80092e6:	f77f af79 	ble.w	80091dc <_printf_float+0x23c>
 80092ea:	2301      	movs	r3, #1
 80092ec:	465a      	mov	r2, fp
 80092ee:	4631      	mov	r1, r6
 80092f0:	4628      	mov	r0, r5
 80092f2:	47b8      	blx	r7
 80092f4:	3001      	adds	r0, #1
 80092f6:	f43f aeae 	beq.w	8009056 <_printf_float+0xb6>
 80092fa:	f108 0801 	add.w	r8, r8, #1
 80092fe:	e7ec      	b.n	80092da <_printf_float+0x33a>
 8009300:	4642      	mov	r2, r8
 8009302:	4631      	mov	r1, r6
 8009304:	4628      	mov	r0, r5
 8009306:	47b8      	blx	r7
 8009308:	3001      	adds	r0, #1
 800930a:	d1c2      	bne.n	8009292 <_printf_float+0x2f2>
 800930c:	e6a3      	b.n	8009056 <_printf_float+0xb6>
 800930e:	2301      	movs	r3, #1
 8009310:	4631      	mov	r1, r6
 8009312:	4628      	mov	r0, r5
 8009314:	9206      	str	r2, [sp, #24]
 8009316:	47b8      	blx	r7
 8009318:	3001      	adds	r0, #1
 800931a:	f43f ae9c 	beq.w	8009056 <_printf_float+0xb6>
 800931e:	9a06      	ldr	r2, [sp, #24]
 8009320:	f10b 0b01 	add.w	fp, fp, #1
 8009324:	e7bb      	b.n	800929e <_printf_float+0x2fe>
 8009326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800932a:	4631      	mov	r1, r6
 800932c:	4628      	mov	r0, r5
 800932e:	47b8      	blx	r7
 8009330:	3001      	adds	r0, #1
 8009332:	d1c0      	bne.n	80092b6 <_printf_float+0x316>
 8009334:	e68f      	b.n	8009056 <_printf_float+0xb6>
 8009336:	9a06      	ldr	r2, [sp, #24]
 8009338:	464b      	mov	r3, r9
 800933a:	4442      	add	r2, r8
 800933c:	4631      	mov	r1, r6
 800933e:	4628      	mov	r0, r5
 8009340:	47b8      	blx	r7
 8009342:	3001      	adds	r0, #1
 8009344:	d1c3      	bne.n	80092ce <_printf_float+0x32e>
 8009346:	e686      	b.n	8009056 <_printf_float+0xb6>
 8009348:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800934c:	f1ba 0f01 	cmp.w	sl, #1
 8009350:	dc01      	bgt.n	8009356 <_printf_float+0x3b6>
 8009352:	07db      	lsls	r3, r3, #31
 8009354:	d536      	bpl.n	80093c4 <_printf_float+0x424>
 8009356:	2301      	movs	r3, #1
 8009358:	4642      	mov	r2, r8
 800935a:	4631      	mov	r1, r6
 800935c:	4628      	mov	r0, r5
 800935e:	47b8      	blx	r7
 8009360:	3001      	adds	r0, #1
 8009362:	f43f ae78 	beq.w	8009056 <_printf_float+0xb6>
 8009366:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800936a:	4631      	mov	r1, r6
 800936c:	4628      	mov	r0, r5
 800936e:	47b8      	blx	r7
 8009370:	3001      	adds	r0, #1
 8009372:	f43f ae70 	beq.w	8009056 <_printf_float+0xb6>
 8009376:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800937a:	2200      	movs	r2, #0
 800937c:	2300      	movs	r3, #0
 800937e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009382:	f7f7 fbc9 	bl	8000b18 <__aeabi_dcmpeq>
 8009386:	b9c0      	cbnz	r0, 80093ba <_printf_float+0x41a>
 8009388:	4653      	mov	r3, sl
 800938a:	f108 0201 	add.w	r2, r8, #1
 800938e:	4631      	mov	r1, r6
 8009390:	4628      	mov	r0, r5
 8009392:	47b8      	blx	r7
 8009394:	3001      	adds	r0, #1
 8009396:	d10c      	bne.n	80093b2 <_printf_float+0x412>
 8009398:	e65d      	b.n	8009056 <_printf_float+0xb6>
 800939a:	2301      	movs	r3, #1
 800939c:	465a      	mov	r2, fp
 800939e:	4631      	mov	r1, r6
 80093a0:	4628      	mov	r0, r5
 80093a2:	47b8      	blx	r7
 80093a4:	3001      	adds	r0, #1
 80093a6:	f43f ae56 	beq.w	8009056 <_printf_float+0xb6>
 80093aa:	f108 0801 	add.w	r8, r8, #1
 80093ae:	45d0      	cmp	r8, sl
 80093b0:	dbf3      	blt.n	800939a <_printf_float+0x3fa>
 80093b2:	464b      	mov	r3, r9
 80093b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80093b8:	e6df      	b.n	800917a <_printf_float+0x1da>
 80093ba:	f04f 0800 	mov.w	r8, #0
 80093be:	f104 0b1a 	add.w	fp, r4, #26
 80093c2:	e7f4      	b.n	80093ae <_printf_float+0x40e>
 80093c4:	2301      	movs	r3, #1
 80093c6:	4642      	mov	r2, r8
 80093c8:	e7e1      	b.n	800938e <_printf_float+0x3ee>
 80093ca:	2301      	movs	r3, #1
 80093cc:	464a      	mov	r2, r9
 80093ce:	4631      	mov	r1, r6
 80093d0:	4628      	mov	r0, r5
 80093d2:	47b8      	blx	r7
 80093d4:	3001      	adds	r0, #1
 80093d6:	f43f ae3e 	beq.w	8009056 <_printf_float+0xb6>
 80093da:	f108 0801 	add.w	r8, r8, #1
 80093de:	68e3      	ldr	r3, [r4, #12]
 80093e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093e2:	1a5b      	subs	r3, r3, r1
 80093e4:	4543      	cmp	r3, r8
 80093e6:	dcf0      	bgt.n	80093ca <_printf_float+0x42a>
 80093e8:	e6fc      	b.n	80091e4 <_printf_float+0x244>
 80093ea:	f04f 0800 	mov.w	r8, #0
 80093ee:	f104 0919 	add.w	r9, r4, #25
 80093f2:	e7f4      	b.n	80093de <_printf_float+0x43e>

080093f4 <_printf_common>:
 80093f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093f8:	4616      	mov	r6, r2
 80093fa:	4698      	mov	r8, r3
 80093fc:	688a      	ldr	r2, [r1, #8]
 80093fe:	690b      	ldr	r3, [r1, #16]
 8009400:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009404:	4293      	cmp	r3, r2
 8009406:	bfb8      	it	lt
 8009408:	4613      	movlt	r3, r2
 800940a:	6033      	str	r3, [r6, #0]
 800940c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009410:	4607      	mov	r7, r0
 8009412:	460c      	mov	r4, r1
 8009414:	b10a      	cbz	r2, 800941a <_printf_common+0x26>
 8009416:	3301      	adds	r3, #1
 8009418:	6033      	str	r3, [r6, #0]
 800941a:	6823      	ldr	r3, [r4, #0]
 800941c:	0699      	lsls	r1, r3, #26
 800941e:	bf42      	ittt	mi
 8009420:	6833      	ldrmi	r3, [r6, #0]
 8009422:	3302      	addmi	r3, #2
 8009424:	6033      	strmi	r3, [r6, #0]
 8009426:	6825      	ldr	r5, [r4, #0]
 8009428:	f015 0506 	ands.w	r5, r5, #6
 800942c:	d106      	bne.n	800943c <_printf_common+0x48>
 800942e:	f104 0a19 	add.w	sl, r4, #25
 8009432:	68e3      	ldr	r3, [r4, #12]
 8009434:	6832      	ldr	r2, [r6, #0]
 8009436:	1a9b      	subs	r3, r3, r2
 8009438:	42ab      	cmp	r3, r5
 800943a:	dc26      	bgt.n	800948a <_printf_common+0x96>
 800943c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009440:	6822      	ldr	r2, [r4, #0]
 8009442:	3b00      	subs	r3, #0
 8009444:	bf18      	it	ne
 8009446:	2301      	movne	r3, #1
 8009448:	0692      	lsls	r2, r2, #26
 800944a:	d42b      	bmi.n	80094a4 <_printf_common+0xb0>
 800944c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009450:	4641      	mov	r1, r8
 8009452:	4638      	mov	r0, r7
 8009454:	47c8      	blx	r9
 8009456:	3001      	adds	r0, #1
 8009458:	d01e      	beq.n	8009498 <_printf_common+0xa4>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	6922      	ldr	r2, [r4, #16]
 800945e:	f003 0306 	and.w	r3, r3, #6
 8009462:	2b04      	cmp	r3, #4
 8009464:	bf02      	ittt	eq
 8009466:	68e5      	ldreq	r5, [r4, #12]
 8009468:	6833      	ldreq	r3, [r6, #0]
 800946a:	1aed      	subeq	r5, r5, r3
 800946c:	68a3      	ldr	r3, [r4, #8]
 800946e:	bf0c      	ite	eq
 8009470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009474:	2500      	movne	r5, #0
 8009476:	4293      	cmp	r3, r2
 8009478:	bfc4      	itt	gt
 800947a:	1a9b      	subgt	r3, r3, r2
 800947c:	18ed      	addgt	r5, r5, r3
 800947e:	2600      	movs	r6, #0
 8009480:	341a      	adds	r4, #26
 8009482:	42b5      	cmp	r5, r6
 8009484:	d11a      	bne.n	80094bc <_printf_common+0xc8>
 8009486:	2000      	movs	r0, #0
 8009488:	e008      	b.n	800949c <_printf_common+0xa8>
 800948a:	2301      	movs	r3, #1
 800948c:	4652      	mov	r2, sl
 800948e:	4641      	mov	r1, r8
 8009490:	4638      	mov	r0, r7
 8009492:	47c8      	blx	r9
 8009494:	3001      	adds	r0, #1
 8009496:	d103      	bne.n	80094a0 <_printf_common+0xac>
 8009498:	f04f 30ff 	mov.w	r0, #4294967295
 800949c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094a0:	3501      	adds	r5, #1
 80094a2:	e7c6      	b.n	8009432 <_printf_common+0x3e>
 80094a4:	18e1      	adds	r1, r4, r3
 80094a6:	1c5a      	adds	r2, r3, #1
 80094a8:	2030      	movs	r0, #48	@ 0x30
 80094aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80094ae:	4422      	add	r2, r4
 80094b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094b8:	3302      	adds	r3, #2
 80094ba:	e7c7      	b.n	800944c <_printf_common+0x58>
 80094bc:	2301      	movs	r3, #1
 80094be:	4622      	mov	r2, r4
 80094c0:	4641      	mov	r1, r8
 80094c2:	4638      	mov	r0, r7
 80094c4:	47c8      	blx	r9
 80094c6:	3001      	adds	r0, #1
 80094c8:	d0e6      	beq.n	8009498 <_printf_common+0xa4>
 80094ca:	3601      	adds	r6, #1
 80094cc:	e7d9      	b.n	8009482 <_printf_common+0x8e>
	...

080094d0 <_printf_i>:
 80094d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094d4:	7e0f      	ldrb	r7, [r1, #24]
 80094d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094d8:	2f78      	cmp	r7, #120	@ 0x78
 80094da:	4691      	mov	r9, r2
 80094dc:	4680      	mov	r8, r0
 80094de:	460c      	mov	r4, r1
 80094e0:	469a      	mov	sl, r3
 80094e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094e6:	d807      	bhi.n	80094f8 <_printf_i+0x28>
 80094e8:	2f62      	cmp	r7, #98	@ 0x62
 80094ea:	d80a      	bhi.n	8009502 <_printf_i+0x32>
 80094ec:	2f00      	cmp	r7, #0
 80094ee:	f000 80d1 	beq.w	8009694 <_printf_i+0x1c4>
 80094f2:	2f58      	cmp	r7, #88	@ 0x58
 80094f4:	f000 80b8 	beq.w	8009668 <_printf_i+0x198>
 80094f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009500:	e03a      	b.n	8009578 <_printf_i+0xa8>
 8009502:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009506:	2b15      	cmp	r3, #21
 8009508:	d8f6      	bhi.n	80094f8 <_printf_i+0x28>
 800950a:	a101      	add	r1, pc, #4	@ (adr r1, 8009510 <_printf_i+0x40>)
 800950c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009510:	08009569 	.word	0x08009569
 8009514:	0800957d 	.word	0x0800957d
 8009518:	080094f9 	.word	0x080094f9
 800951c:	080094f9 	.word	0x080094f9
 8009520:	080094f9 	.word	0x080094f9
 8009524:	080094f9 	.word	0x080094f9
 8009528:	0800957d 	.word	0x0800957d
 800952c:	080094f9 	.word	0x080094f9
 8009530:	080094f9 	.word	0x080094f9
 8009534:	080094f9 	.word	0x080094f9
 8009538:	080094f9 	.word	0x080094f9
 800953c:	0800967b 	.word	0x0800967b
 8009540:	080095a7 	.word	0x080095a7
 8009544:	08009635 	.word	0x08009635
 8009548:	080094f9 	.word	0x080094f9
 800954c:	080094f9 	.word	0x080094f9
 8009550:	0800969d 	.word	0x0800969d
 8009554:	080094f9 	.word	0x080094f9
 8009558:	080095a7 	.word	0x080095a7
 800955c:	080094f9 	.word	0x080094f9
 8009560:	080094f9 	.word	0x080094f9
 8009564:	0800963d 	.word	0x0800963d
 8009568:	6833      	ldr	r3, [r6, #0]
 800956a:	1d1a      	adds	r2, r3, #4
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	6032      	str	r2, [r6, #0]
 8009570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009574:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009578:	2301      	movs	r3, #1
 800957a:	e09c      	b.n	80096b6 <_printf_i+0x1e6>
 800957c:	6833      	ldr	r3, [r6, #0]
 800957e:	6820      	ldr	r0, [r4, #0]
 8009580:	1d19      	adds	r1, r3, #4
 8009582:	6031      	str	r1, [r6, #0]
 8009584:	0606      	lsls	r6, r0, #24
 8009586:	d501      	bpl.n	800958c <_printf_i+0xbc>
 8009588:	681d      	ldr	r5, [r3, #0]
 800958a:	e003      	b.n	8009594 <_printf_i+0xc4>
 800958c:	0645      	lsls	r5, r0, #25
 800958e:	d5fb      	bpl.n	8009588 <_printf_i+0xb8>
 8009590:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009594:	2d00      	cmp	r5, #0
 8009596:	da03      	bge.n	80095a0 <_printf_i+0xd0>
 8009598:	232d      	movs	r3, #45	@ 0x2d
 800959a:	426d      	negs	r5, r5
 800959c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095a0:	4858      	ldr	r0, [pc, #352]	@ (8009704 <_printf_i+0x234>)
 80095a2:	230a      	movs	r3, #10
 80095a4:	e011      	b.n	80095ca <_printf_i+0xfa>
 80095a6:	6821      	ldr	r1, [r4, #0]
 80095a8:	6833      	ldr	r3, [r6, #0]
 80095aa:	0608      	lsls	r0, r1, #24
 80095ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80095b0:	d402      	bmi.n	80095b8 <_printf_i+0xe8>
 80095b2:	0649      	lsls	r1, r1, #25
 80095b4:	bf48      	it	mi
 80095b6:	b2ad      	uxthmi	r5, r5
 80095b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80095ba:	4852      	ldr	r0, [pc, #328]	@ (8009704 <_printf_i+0x234>)
 80095bc:	6033      	str	r3, [r6, #0]
 80095be:	bf14      	ite	ne
 80095c0:	230a      	movne	r3, #10
 80095c2:	2308      	moveq	r3, #8
 80095c4:	2100      	movs	r1, #0
 80095c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095ca:	6866      	ldr	r6, [r4, #4]
 80095cc:	60a6      	str	r6, [r4, #8]
 80095ce:	2e00      	cmp	r6, #0
 80095d0:	db05      	blt.n	80095de <_printf_i+0x10e>
 80095d2:	6821      	ldr	r1, [r4, #0]
 80095d4:	432e      	orrs	r6, r5
 80095d6:	f021 0104 	bic.w	r1, r1, #4
 80095da:	6021      	str	r1, [r4, #0]
 80095dc:	d04b      	beq.n	8009676 <_printf_i+0x1a6>
 80095de:	4616      	mov	r6, r2
 80095e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80095e4:	fb03 5711 	mls	r7, r3, r1, r5
 80095e8:	5dc7      	ldrb	r7, [r0, r7]
 80095ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095ee:	462f      	mov	r7, r5
 80095f0:	42bb      	cmp	r3, r7
 80095f2:	460d      	mov	r5, r1
 80095f4:	d9f4      	bls.n	80095e0 <_printf_i+0x110>
 80095f6:	2b08      	cmp	r3, #8
 80095f8:	d10b      	bne.n	8009612 <_printf_i+0x142>
 80095fa:	6823      	ldr	r3, [r4, #0]
 80095fc:	07df      	lsls	r7, r3, #31
 80095fe:	d508      	bpl.n	8009612 <_printf_i+0x142>
 8009600:	6923      	ldr	r3, [r4, #16]
 8009602:	6861      	ldr	r1, [r4, #4]
 8009604:	4299      	cmp	r1, r3
 8009606:	bfde      	ittt	le
 8009608:	2330      	movle	r3, #48	@ 0x30
 800960a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800960e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009612:	1b92      	subs	r2, r2, r6
 8009614:	6122      	str	r2, [r4, #16]
 8009616:	f8cd a000 	str.w	sl, [sp]
 800961a:	464b      	mov	r3, r9
 800961c:	aa03      	add	r2, sp, #12
 800961e:	4621      	mov	r1, r4
 8009620:	4640      	mov	r0, r8
 8009622:	f7ff fee7 	bl	80093f4 <_printf_common>
 8009626:	3001      	adds	r0, #1
 8009628:	d14a      	bne.n	80096c0 <_printf_i+0x1f0>
 800962a:	f04f 30ff 	mov.w	r0, #4294967295
 800962e:	b004      	add	sp, #16
 8009630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	f043 0320 	orr.w	r3, r3, #32
 800963a:	6023      	str	r3, [r4, #0]
 800963c:	4832      	ldr	r0, [pc, #200]	@ (8009708 <_printf_i+0x238>)
 800963e:	2778      	movs	r7, #120	@ 0x78
 8009640:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	6831      	ldr	r1, [r6, #0]
 8009648:	061f      	lsls	r7, r3, #24
 800964a:	f851 5b04 	ldr.w	r5, [r1], #4
 800964e:	d402      	bmi.n	8009656 <_printf_i+0x186>
 8009650:	065f      	lsls	r7, r3, #25
 8009652:	bf48      	it	mi
 8009654:	b2ad      	uxthmi	r5, r5
 8009656:	6031      	str	r1, [r6, #0]
 8009658:	07d9      	lsls	r1, r3, #31
 800965a:	bf44      	itt	mi
 800965c:	f043 0320 	orrmi.w	r3, r3, #32
 8009660:	6023      	strmi	r3, [r4, #0]
 8009662:	b11d      	cbz	r5, 800966c <_printf_i+0x19c>
 8009664:	2310      	movs	r3, #16
 8009666:	e7ad      	b.n	80095c4 <_printf_i+0xf4>
 8009668:	4826      	ldr	r0, [pc, #152]	@ (8009704 <_printf_i+0x234>)
 800966a:	e7e9      	b.n	8009640 <_printf_i+0x170>
 800966c:	6823      	ldr	r3, [r4, #0]
 800966e:	f023 0320 	bic.w	r3, r3, #32
 8009672:	6023      	str	r3, [r4, #0]
 8009674:	e7f6      	b.n	8009664 <_printf_i+0x194>
 8009676:	4616      	mov	r6, r2
 8009678:	e7bd      	b.n	80095f6 <_printf_i+0x126>
 800967a:	6833      	ldr	r3, [r6, #0]
 800967c:	6825      	ldr	r5, [r4, #0]
 800967e:	6961      	ldr	r1, [r4, #20]
 8009680:	1d18      	adds	r0, r3, #4
 8009682:	6030      	str	r0, [r6, #0]
 8009684:	062e      	lsls	r6, r5, #24
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	d501      	bpl.n	800968e <_printf_i+0x1be>
 800968a:	6019      	str	r1, [r3, #0]
 800968c:	e002      	b.n	8009694 <_printf_i+0x1c4>
 800968e:	0668      	lsls	r0, r5, #25
 8009690:	d5fb      	bpl.n	800968a <_printf_i+0x1ba>
 8009692:	8019      	strh	r1, [r3, #0]
 8009694:	2300      	movs	r3, #0
 8009696:	6123      	str	r3, [r4, #16]
 8009698:	4616      	mov	r6, r2
 800969a:	e7bc      	b.n	8009616 <_printf_i+0x146>
 800969c:	6833      	ldr	r3, [r6, #0]
 800969e:	1d1a      	adds	r2, r3, #4
 80096a0:	6032      	str	r2, [r6, #0]
 80096a2:	681e      	ldr	r6, [r3, #0]
 80096a4:	6862      	ldr	r2, [r4, #4]
 80096a6:	2100      	movs	r1, #0
 80096a8:	4630      	mov	r0, r6
 80096aa:	f7f6 fdb9 	bl	8000220 <memchr>
 80096ae:	b108      	cbz	r0, 80096b4 <_printf_i+0x1e4>
 80096b0:	1b80      	subs	r0, r0, r6
 80096b2:	6060      	str	r0, [r4, #4]
 80096b4:	6863      	ldr	r3, [r4, #4]
 80096b6:	6123      	str	r3, [r4, #16]
 80096b8:	2300      	movs	r3, #0
 80096ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096be:	e7aa      	b.n	8009616 <_printf_i+0x146>
 80096c0:	6923      	ldr	r3, [r4, #16]
 80096c2:	4632      	mov	r2, r6
 80096c4:	4649      	mov	r1, r9
 80096c6:	4640      	mov	r0, r8
 80096c8:	47d0      	blx	sl
 80096ca:	3001      	adds	r0, #1
 80096cc:	d0ad      	beq.n	800962a <_printf_i+0x15a>
 80096ce:	6823      	ldr	r3, [r4, #0]
 80096d0:	079b      	lsls	r3, r3, #30
 80096d2:	d413      	bmi.n	80096fc <_printf_i+0x22c>
 80096d4:	68e0      	ldr	r0, [r4, #12]
 80096d6:	9b03      	ldr	r3, [sp, #12]
 80096d8:	4298      	cmp	r0, r3
 80096da:	bfb8      	it	lt
 80096dc:	4618      	movlt	r0, r3
 80096de:	e7a6      	b.n	800962e <_printf_i+0x15e>
 80096e0:	2301      	movs	r3, #1
 80096e2:	4632      	mov	r2, r6
 80096e4:	4649      	mov	r1, r9
 80096e6:	4640      	mov	r0, r8
 80096e8:	47d0      	blx	sl
 80096ea:	3001      	adds	r0, #1
 80096ec:	d09d      	beq.n	800962a <_printf_i+0x15a>
 80096ee:	3501      	adds	r5, #1
 80096f0:	68e3      	ldr	r3, [r4, #12]
 80096f2:	9903      	ldr	r1, [sp, #12]
 80096f4:	1a5b      	subs	r3, r3, r1
 80096f6:	42ab      	cmp	r3, r5
 80096f8:	dcf2      	bgt.n	80096e0 <_printf_i+0x210>
 80096fa:	e7eb      	b.n	80096d4 <_printf_i+0x204>
 80096fc:	2500      	movs	r5, #0
 80096fe:	f104 0619 	add.w	r6, r4, #25
 8009702:	e7f5      	b.n	80096f0 <_printf_i+0x220>
 8009704:	0800c136 	.word	0x0800c136
 8009708:	0800c147 	.word	0x0800c147

0800970c <std>:
 800970c:	2300      	movs	r3, #0
 800970e:	b510      	push	{r4, lr}
 8009710:	4604      	mov	r4, r0
 8009712:	e9c0 3300 	strd	r3, r3, [r0]
 8009716:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800971a:	6083      	str	r3, [r0, #8]
 800971c:	8181      	strh	r1, [r0, #12]
 800971e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009720:	81c2      	strh	r2, [r0, #14]
 8009722:	6183      	str	r3, [r0, #24]
 8009724:	4619      	mov	r1, r3
 8009726:	2208      	movs	r2, #8
 8009728:	305c      	adds	r0, #92	@ 0x5c
 800972a:	f000 f928 	bl	800997e <memset>
 800972e:	4b0d      	ldr	r3, [pc, #52]	@ (8009764 <std+0x58>)
 8009730:	6263      	str	r3, [r4, #36]	@ 0x24
 8009732:	4b0d      	ldr	r3, [pc, #52]	@ (8009768 <std+0x5c>)
 8009734:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009736:	4b0d      	ldr	r3, [pc, #52]	@ (800976c <std+0x60>)
 8009738:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800973a:	4b0d      	ldr	r3, [pc, #52]	@ (8009770 <std+0x64>)
 800973c:	6323      	str	r3, [r4, #48]	@ 0x30
 800973e:	4b0d      	ldr	r3, [pc, #52]	@ (8009774 <std+0x68>)
 8009740:	6224      	str	r4, [r4, #32]
 8009742:	429c      	cmp	r4, r3
 8009744:	d006      	beq.n	8009754 <std+0x48>
 8009746:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800974a:	4294      	cmp	r4, r2
 800974c:	d002      	beq.n	8009754 <std+0x48>
 800974e:	33d0      	adds	r3, #208	@ 0xd0
 8009750:	429c      	cmp	r4, r3
 8009752:	d105      	bne.n	8009760 <std+0x54>
 8009754:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800975c:	f000 b98c 	b.w	8009a78 <__retarget_lock_init_recursive>
 8009760:	bd10      	pop	{r4, pc}
 8009762:	bf00      	nop
 8009764:	080098f9 	.word	0x080098f9
 8009768:	0800991b 	.word	0x0800991b
 800976c:	08009953 	.word	0x08009953
 8009770:	08009977 	.word	0x08009977
 8009774:	20000530 	.word	0x20000530

08009778 <stdio_exit_handler>:
 8009778:	4a02      	ldr	r2, [pc, #8]	@ (8009784 <stdio_exit_handler+0xc>)
 800977a:	4903      	ldr	r1, [pc, #12]	@ (8009788 <stdio_exit_handler+0x10>)
 800977c:	4803      	ldr	r0, [pc, #12]	@ (800978c <stdio_exit_handler+0x14>)
 800977e:	f000 b869 	b.w	8009854 <_fwalk_sglue>
 8009782:	bf00      	nop
 8009784:	2000000c 	.word	0x2000000c
 8009788:	0800b681 	.word	0x0800b681
 800978c:	2000001c 	.word	0x2000001c

08009790 <cleanup_stdio>:
 8009790:	6841      	ldr	r1, [r0, #4]
 8009792:	4b0c      	ldr	r3, [pc, #48]	@ (80097c4 <cleanup_stdio+0x34>)
 8009794:	4299      	cmp	r1, r3
 8009796:	b510      	push	{r4, lr}
 8009798:	4604      	mov	r4, r0
 800979a:	d001      	beq.n	80097a0 <cleanup_stdio+0x10>
 800979c:	f001 ff70 	bl	800b680 <_fflush_r>
 80097a0:	68a1      	ldr	r1, [r4, #8]
 80097a2:	4b09      	ldr	r3, [pc, #36]	@ (80097c8 <cleanup_stdio+0x38>)
 80097a4:	4299      	cmp	r1, r3
 80097a6:	d002      	beq.n	80097ae <cleanup_stdio+0x1e>
 80097a8:	4620      	mov	r0, r4
 80097aa:	f001 ff69 	bl	800b680 <_fflush_r>
 80097ae:	68e1      	ldr	r1, [r4, #12]
 80097b0:	4b06      	ldr	r3, [pc, #24]	@ (80097cc <cleanup_stdio+0x3c>)
 80097b2:	4299      	cmp	r1, r3
 80097b4:	d004      	beq.n	80097c0 <cleanup_stdio+0x30>
 80097b6:	4620      	mov	r0, r4
 80097b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097bc:	f001 bf60 	b.w	800b680 <_fflush_r>
 80097c0:	bd10      	pop	{r4, pc}
 80097c2:	bf00      	nop
 80097c4:	20000530 	.word	0x20000530
 80097c8:	20000598 	.word	0x20000598
 80097cc:	20000600 	.word	0x20000600

080097d0 <global_stdio_init.part.0>:
 80097d0:	b510      	push	{r4, lr}
 80097d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009800 <global_stdio_init.part.0+0x30>)
 80097d4:	4c0b      	ldr	r4, [pc, #44]	@ (8009804 <global_stdio_init.part.0+0x34>)
 80097d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009808 <global_stdio_init.part.0+0x38>)
 80097d8:	601a      	str	r2, [r3, #0]
 80097da:	4620      	mov	r0, r4
 80097dc:	2200      	movs	r2, #0
 80097de:	2104      	movs	r1, #4
 80097e0:	f7ff ff94 	bl	800970c <std>
 80097e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097e8:	2201      	movs	r2, #1
 80097ea:	2109      	movs	r1, #9
 80097ec:	f7ff ff8e 	bl	800970c <std>
 80097f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097f4:	2202      	movs	r2, #2
 80097f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097fa:	2112      	movs	r1, #18
 80097fc:	f7ff bf86 	b.w	800970c <std>
 8009800:	20000668 	.word	0x20000668
 8009804:	20000530 	.word	0x20000530
 8009808:	08009779 	.word	0x08009779

0800980c <__sfp_lock_acquire>:
 800980c:	4801      	ldr	r0, [pc, #4]	@ (8009814 <__sfp_lock_acquire+0x8>)
 800980e:	f000 b934 	b.w	8009a7a <__retarget_lock_acquire_recursive>
 8009812:	bf00      	nop
 8009814:	20000671 	.word	0x20000671

08009818 <__sfp_lock_release>:
 8009818:	4801      	ldr	r0, [pc, #4]	@ (8009820 <__sfp_lock_release+0x8>)
 800981a:	f000 b92f 	b.w	8009a7c <__retarget_lock_release_recursive>
 800981e:	bf00      	nop
 8009820:	20000671 	.word	0x20000671

08009824 <__sinit>:
 8009824:	b510      	push	{r4, lr}
 8009826:	4604      	mov	r4, r0
 8009828:	f7ff fff0 	bl	800980c <__sfp_lock_acquire>
 800982c:	6a23      	ldr	r3, [r4, #32]
 800982e:	b11b      	cbz	r3, 8009838 <__sinit+0x14>
 8009830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009834:	f7ff bff0 	b.w	8009818 <__sfp_lock_release>
 8009838:	4b04      	ldr	r3, [pc, #16]	@ (800984c <__sinit+0x28>)
 800983a:	6223      	str	r3, [r4, #32]
 800983c:	4b04      	ldr	r3, [pc, #16]	@ (8009850 <__sinit+0x2c>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d1f5      	bne.n	8009830 <__sinit+0xc>
 8009844:	f7ff ffc4 	bl	80097d0 <global_stdio_init.part.0>
 8009848:	e7f2      	b.n	8009830 <__sinit+0xc>
 800984a:	bf00      	nop
 800984c:	08009791 	.word	0x08009791
 8009850:	20000668 	.word	0x20000668

08009854 <_fwalk_sglue>:
 8009854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009858:	4607      	mov	r7, r0
 800985a:	4688      	mov	r8, r1
 800985c:	4614      	mov	r4, r2
 800985e:	2600      	movs	r6, #0
 8009860:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009864:	f1b9 0901 	subs.w	r9, r9, #1
 8009868:	d505      	bpl.n	8009876 <_fwalk_sglue+0x22>
 800986a:	6824      	ldr	r4, [r4, #0]
 800986c:	2c00      	cmp	r4, #0
 800986e:	d1f7      	bne.n	8009860 <_fwalk_sglue+0xc>
 8009870:	4630      	mov	r0, r6
 8009872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009876:	89ab      	ldrh	r3, [r5, #12]
 8009878:	2b01      	cmp	r3, #1
 800987a:	d907      	bls.n	800988c <_fwalk_sglue+0x38>
 800987c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009880:	3301      	adds	r3, #1
 8009882:	d003      	beq.n	800988c <_fwalk_sglue+0x38>
 8009884:	4629      	mov	r1, r5
 8009886:	4638      	mov	r0, r7
 8009888:	47c0      	blx	r8
 800988a:	4306      	orrs	r6, r0
 800988c:	3568      	adds	r5, #104	@ 0x68
 800988e:	e7e9      	b.n	8009864 <_fwalk_sglue+0x10>

08009890 <iprintf>:
 8009890:	b40f      	push	{r0, r1, r2, r3}
 8009892:	b507      	push	{r0, r1, r2, lr}
 8009894:	4906      	ldr	r1, [pc, #24]	@ (80098b0 <iprintf+0x20>)
 8009896:	ab04      	add	r3, sp, #16
 8009898:	6808      	ldr	r0, [r1, #0]
 800989a:	f853 2b04 	ldr.w	r2, [r3], #4
 800989e:	6881      	ldr	r1, [r0, #8]
 80098a0:	9301      	str	r3, [sp, #4]
 80098a2:	f001 fd51 	bl	800b348 <_vfiprintf_r>
 80098a6:	b003      	add	sp, #12
 80098a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098ac:	b004      	add	sp, #16
 80098ae:	4770      	bx	lr
 80098b0:	20000018 	.word	0x20000018

080098b4 <siprintf>:
 80098b4:	b40e      	push	{r1, r2, r3}
 80098b6:	b510      	push	{r4, lr}
 80098b8:	b09d      	sub	sp, #116	@ 0x74
 80098ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80098bc:	9002      	str	r0, [sp, #8]
 80098be:	9006      	str	r0, [sp, #24]
 80098c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098c4:	480a      	ldr	r0, [pc, #40]	@ (80098f0 <siprintf+0x3c>)
 80098c6:	9107      	str	r1, [sp, #28]
 80098c8:	9104      	str	r1, [sp, #16]
 80098ca:	490a      	ldr	r1, [pc, #40]	@ (80098f4 <siprintf+0x40>)
 80098cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80098d0:	9105      	str	r1, [sp, #20]
 80098d2:	2400      	movs	r4, #0
 80098d4:	a902      	add	r1, sp, #8
 80098d6:	6800      	ldr	r0, [r0, #0]
 80098d8:	9301      	str	r3, [sp, #4]
 80098da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80098dc:	f001 fc0e 	bl	800b0fc <_svfiprintf_r>
 80098e0:	9b02      	ldr	r3, [sp, #8]
 80098e2:	701c      	strb	r4, [r3, #0]
 80098e4:	b01d      	add	sp, #116	@ 0x74
 80098e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098ea:	b003      	add	sp, #12
 80098ec:	4770      	bx	lr
 80098ee:	bf00      	nop
 80098f0:	20000018 	.word	0x20000018
 80098f4:	ffff0208 	.word	0xffff0208

080098f8 <__sread>:
 80098f8:	b510      	push	{r4, lr}
 80098fa:	460c      	mov	r4, r1
 80098fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009900:	f000 f86c 	bl	80099dc <_read_r>
 8009904:	2800      	cmp	r0, #0
 8009906:	bfab      	itete	ge
 8009908:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800990a:	89a3      	ldrhlt	r3, [r4, #12]
 800990c:	181b      	addge	r3, r3, r0
 800990e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009912:	bfac      	ite	ge
 8009914:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009916:	81a3      	strhlt	r3, [r4, #12]
 8009918:	bd10      	pop	{r4, pc}

0800991a <__swrite>:
 800991a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800991e:	461f      	mov	r7, r3
 8009920:	898b      	ldrh	r3, [r1, #12]
 8009922:	05db      	lsls	r3, r3, #23
 8009924:	4605      	mov	r5, r0
 8009926:	460c      	mov	r4, r1
 8009928:	4616      	mov	r6, r2
 800992a:	d505      	bpl.n	8009938 <__swrite+0x1e>
 800992c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009930:	2302      	movs	r3, #2
 8009932:	2200      	movs	r2, #0
 8009934:	f000 f840 	bl	80099b8 <_lseek_r>
 8009938:	89a3      	ldrh	r3, [r4, #12]
 800993a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800993e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009942:	81a3      	strh	r3, [r4, #12]
 8009944:	4632      	mov	r2, r6
 8009946:	463b      	mov	r3, r7
 8009948:	4628      	mov	r0, r5
 800994a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800994e:	f000 b857 	b.w	8009a00 <_write_r>

08009952 <__sseek>:
 8009952:	b510      	push	{r4, lr}
 8009954:	460c      	mov	r4, r1
 8009956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800995a:	f000 f82d 	bl	80099b8 <_lseek_r>
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	89a3      	ldrh	r3, [r4, #12]
 8009962:	bf15      	itete	ne
 8009964:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009966:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800996a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800996e:	81a3      	strheq	r3, [r4, #12]
 8009970:	bf18      	it	ne
 8009972:	81a3      	strhne	r3, [r4, #12]
 8009974:	bd10      	pop	{r4, pc}

08009976 <__sclose>:
 8009976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800997a:	f000 b80d 	b.w	8009998 <_close_r>

0800997e <memset>:
 800997e:	4402      	add	r2, r0
 8009980:	4603      	mov	r3, r0
 8009982:	4293      	cmp	r3, r2
 8009984:	d100      	bne.n	8009988 <memset+0xa>
 8009986:	4770      	bx	lr
 8009988:	f803 1b01 	strb.w	r1, [r3], #1
 800998c:	e7f9      	b.n	8009982 <memset+0x4>
	...

08009990 <_localeconv_r>:
 8009990:	4800      	ldr	r0, [pc, #0]	@ (8009994 <_localeconv_r+0x4>)
 8009992:	4770      	bx	lr
 8009994:	20000158 	.word	0x20000158

08009998 <_close_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4d06      	ldr	r5, [pc, #24]	@ (80099b4 <_close_r+0x1c>)
 800999c:	2300      	movs	r3, #0
 800999e:	4604      	mov	r4, r0
 80099a0:	4608      	mov	r0, r1
 80099a2:	602b      	str	r3, [r5, #0]
 80099a4:	f7f9 fa7e 	bl	8002ea4 <_close>
 80099a8:	1c43      	adds	r3, r0, #1
 80099aa:	d102      	bne.n	80099b2 <_close_r+0x1a>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	b103      	cbz	r3, 80099b2 <_close_r+0x1a>
 80099b0:	6023      	str	r3, [r4, #0]
 80099b2:	bd38      	pop	{r3, r4, r5, pc}
 80099b4:	2000066c 	.word	0x2000066c

080099b8 <_lseek_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4d07      	ldr	r5, [pc, #28]	@ (80099d8 <_lseek_r+0x20>)
 80099bc:	4604      	mov	r4, r0
 80099be:	4608      	mov	r0, r1
 80099c0:	4611      	mov	r1, r2
 80099c2:	2200      	movs	r2, #0
 80099c4:	602a      	str	r2, [r5, #0]
 80099c6:	461a      	mov	r2, r3
 80099c8:	f7f9 fa93 	bl	8002ef2 <_lseek>
 80099cc:	1c43      	adds	r3, r0, #1
 80099ce:	d102      	bne.n	80099d6 <_lseek_r+0x1e>
 80099d0:	682b      	ldr	r3, [r5, #0]
 80099d2:	b103      	cbz	r3, 80099d6 <_lseek_r+0x1e>
 80099d4:	6023      	str	r3, [r4, #0]
 80099d6:	bd38      	pop	{r3, r4, r5, pc}
 80099d8:	2000066c 	.word	0x2000066c

080099dc <_read_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	4d07      	ldr	r5, [pc, #28]	@ (80099fc <_read_r+0x20>)
 80099e0:	4604      	mov	r4, r0
 80099e2:	4608      	mov	r0, r1
 80099e4:	4611      	mov	r1, r2
 80099e6:	2200      	movs	r2, #0
 80099e8:	602a      	str	r2, [r5, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	f7f9 fa21 	bl	8002e32 <_read>
 80099f0:	1c43      	adds	r3, r0, #1
 80099f2:	d102      	bne.n	80099fa <_read_r+0x1e>
 80099f4:	682b      	ldr	r3, [r5, #0]
 80099f6:	b103      	cbz	r3, 80099fa <_read_r+0x1e>
 80099f8:	6023      	str	r3, [r4, #0]
 80099fa:	bd38      	pop	{r3, r4, r5, pc}
 80099fc:	2000066c 	.word	0x2000066c

08009a00 <_write_r>:
 8009a00:	b538      	push	{r3, r4, r5, lr}
 8009a02:	4d07      	ldr	r5, [pc, #28]	@ (8009a20 <_write_r+0x20>)
 8009a04:	4604      	mov	r4, r0
 8009a06:	4608      	mov	r0, r1
 8009a08:	4611      	mov	r1, r2
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	602a      	str	r2, [r5, #0]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	f7f9 fa2c 	bl	8002e6c <_write>
 8009a14:	1c43      	adds	r3, r0, #1
 8009a16:	d102      	bne.n	8009a1e <_write_r+0x1e>
 8009a18:	682b      	ldr	r3, [r5, #0]
 8009a1a:	b103      	cbz	r3, 8009a1e <_write_r+0x1e>
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	2000066c 	.word	0x2000066c

08009a24 <__errno>:
 8009a24:	4b01      	ldr	r3, [pc, #4]	@ (8009a2c <__errno+0x8>)
 8009a26:	6818      	ldr	r0, [r3, #0]
 8009a28:	4770      	bx	lr
 8009a2a:	bf00      	nop
 8009a2c:	20000018 	.word	0x20000018

08009a30 <__libc_init_array>:
 8009a30:	b570      	push	{r4, r5, r6, lr}
 8009a32:	4d0d      	ldr	r5, [pc, #52]	@ (8009a68 <__libc_init_array+0x38>)
 8009a34:	4c0d      	ldr	r4, [pc, #52]	@ (8009a6c <__libc_init_array+0x3c>)
 8009a36:	1b64      	subs	r4, r4, r5
 8009a38:	10a4      	asrs	r4, r4, #2
 8009a3a:	2600      	movs	r6, #0
 8009a3c:	42a6      	cmp	r6, r4
 8009a3e:	d109      	bne.n	8009a54 <__libc_init_array+0x24>
 8009a40:	4d0b      	ldr	r5, [pc, #44]	@ (8009a70 <__libc_init_array+0x40>)
 8009a42:	4c0c      	ldr	r4, [pc, #48]	@ (8009a74 <__libc_init_array+0x44>)
 8009a44:	f002 f86c 	bl	800bb20 <_init>
 8009a48:	1b64      	subs	r4, r4, r5
 8009a4a:	10a4      	asrs	r4, r4, #2
 8009a4c:	2600      	movs	r6, #0
 8009a4e:	42a6      	cmp	r6, r4
 8009a50:	d105      	bne.n	8009a5e <__libc_init_array+0x2e>
 8009a52:	bd70      	pop	{r4, r5, r6, pc}
 8009a54:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a58:	4798      	blx	r3
 8009a5a:	3601      	adds	r6, #1
 8009a5c:	e7ee      	b.n	8009a3c <__libc_init_array+0xc>
 8009a5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a62:	4798      	blx	r3
 8009a64:	3601      	adds	r6, #1
 8009a66:	e7f2      	b.n	8009a4e <__libc_init_array+0x1e>
 8009a68:	0800c4a4 	.word	0x0800c4a4
 8009a6c:	0800c4a4 	.word	0x0800c4a4
 8009a70:	0800c4a4 	.word	0x0800c4a4
 8009a74:	0800c4a8 	.word	0x0800c4a8

08009a78 <__retarget_lock_init_recursive>:
 8009a78:	4770      	bx	lr

08009a7a <__retarget_lock_acquire_recursive>:
 8009a7a:	4770      	bx	lr

08009a7c <__retarget_lock_release_recursive>:
 8009a7c:	4770      	bx	lr

08009a7e <memcpy>:
 8009a7e:	440a      	add	r2, r1
 8009a80:	4291      	cmp	r1, r2
 8009a82:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a86:	d100      	bne.n	8009a8a <memcpy+0xc>
 8009a88:	4770      	bx	lr
 8009a8a:	b510      	push	{r4, lr}
 8009a8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a94:	4291      	cmp	r1, r2
 8009a96:	d1f9      	bne.n	8009a8c <memcpy+0xe>
 8009a98:	bd10      	pop	{r4, pc}

08009a9a <quorem>:
 8009a9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9e:	6903      	ldr	r3, [r0, #16]
 8009aa0:	690c      	ldr	r4, [r1, #16]
 8009aa2:	42a3      	cmp	r3, r4
 8009aa4:	4607      	mov	r7, r0
 8009aa6:	db7e      	blt.n	8009ba6 <quorem+0x10c>
 8009aa8:	3c01      	subs	r4, #1
 8009aaa:	f101 0814 	add.w	r8, r1, #20
 8009aae:	00a3      	lsls	r3, r4, #2
 8009ab0:	f100 0514 	add.w	r5, r0, #20
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009aba:	9301      	str	r3, [sp, #4]
 8009abc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ac0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009acc:	fbb2 f6f3 	udiv	r6, r2, r3
 8009ad0:	d32e      	bcc.n	8009b30 <quorem+0x96>
 8009ad2:	f04f 0a00 	mov.w	sl, #0
 8009ad6:	46c4      	mov	ip, r8
 8009ad8:	46ae      	mov	lr, r5
 8009ada:	46d3      	mov	fp, sl
 8009adc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ae0:	b298      	uxth	r0, r3
 8009ae2:	fb06 a000 	mla	r0, r6, r0, sl
 8009ae6:	0c02      	lsrs	r2, r0, #16
 8009ae8:	0c1b      	lsrs	r3, r3, #16
 8009aea:	fb06 2303 	mla	r3, r6, r3, r2
 8009aee:	f8de 2000 	ldr.w	r2, [lr]
 8009af2:	b280      	uxth	r0, r0
 8009af4:	b292      	uxth	r2, r2
 8009af6:	1a12      	subs	r2, r2, r0
 8009af8:	445a      	add	r2, fp
 8009afa:	f8de 0000 	ldr.w	r0, [lr]
 8009afe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009b08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009b0c:	b292      	uxth	r2, r2
 8009b0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009b12:	45e1      	cmp	r9, ip
 8009b14:	f84e 2b04 	str.w	r2, [lr], #4
 8009b18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009b1c:	d2de      	bcs.n	8009adc <quorem+0x42>
 8009b1e:	9b00      	ldr	r3, [sp, #0]
 8009b20:	58eb      	ldr	r3, [r5, r3]
 8009b22:	b92b      	cbnz	r3, 8009b30 <quorem+0x96>
 8009b24:	9b01      	ldr	r3, [sp, #4]
 8009b26:	3b04      	subs	r3, #4
 8009b28:	429d      	cmp	r5, r3
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	d32f      	bcc.n	8009b8e <quorem+0xf4>
 8009b2e:	613c      	str	r4, [r7, #16]
 8009b30:	4638      	mov	r0, r7
 8009b32:	f001 f97f 	bl	800ae34 <__mcmp>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	db25      	blt.n	8009b86 <quorem+0xec>
 8009b3a:	4629      	mov	r1, r5
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009b42:	f8d1 c000 	ldr.w	ip, [r1]
 8009b46:	fa1f fe82 	uxth.w	lr, r2
 8009b4a:	fa1f f38c 	uxth.w	r3, ip
 8009b4e:	eba3 030e 	sub.w	r3, r3, lr
 8009b52:	4403      	add	r3, r0
 8009b54:	0c12      	lsrs	r2, r2, #16
 8009b56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009b5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b64:	45c1      	cmp	r9, r8
 8009b66:	f841 3b04 	str.w	r3, [r1], #4
 8009b6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009b6e:	d2e6      	bcs.n	8009b3e <quorem+0xa4>
 8009b70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b78:	b922      	cbnz	r2, 8009b84 <quorem+0xea>
 8009b7a:	3b04      	subs	r3, #4
 8009b7c:	429d      	cmp	r5, r3
 8009b7e:	461a      	mov	r2, r3
 8009b80:	d30b      	bcc.n	8009b9a <quorem+0x100>
 8009b82:	613c      	str	r4, [r7, #16]
 8009b84:	3601      	adds	r6, #1
 8009b86:	4630      	mov	r0, r6
 8009b88:	b003      	add	sp, #12
 8009b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8e:	6812      	ldr	r2, [r2, #0]
 8009b90:	3b04      	subs	r3, #4
 8009b92:	2a00      	cmp	r2, #0
 8009b94:	d1cb      	bne.n	8009b2e <quorem+0x94>
 8009b96:	3c01      	subs	r4, #1
 8009b98:	e7c6      	b.n	8009b28 <quorem+0x8e>
 8009b9a:	6812      	ldr	r2, [r2, #0]
 8009b9c:	3b04      	subs	r3, #4
 8009b9e:	2a00      	cmp	r2, #0
 8009ba0:	d1ef      	bne.n	8009b82 <quorem+0xe8>
 8009ba2:	3c01      	subs	r4, #1
 8009ba4:	e7ea      	b.n	8009b7c <quorem+0xe2>
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	e7ee      	b.n	8009b88 <quorem+0xee>
 8009baa:	0000      	movs	r0, r0
 8009bac:	0000      	movs	r0, r0
	...

08009bb0 <_dtoa_r>:
 8009bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb4:	69c7      	ldr	r7, [r0, #28]
 8009bb6:	b097      	sub	sp, #92	@ 0x5c
 8009bb8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009bbc:	ec55 4b10 	vmov	r4, r5, d0
 8009bc0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009bc2:	9107      	str	r1, [sp, #28]
 8009bc4:	4681      	mov	r9, r0
 8009bc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009bc8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009bca:	b97f      	cbnz	r7, 8009bec <_dtoa_r+0x3c>
 8009bcc:	2010      	movs	r0, #16
 8009bce:	f000 fe09 	bl	800a7e4 <malloc>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	f8c9 001c 	str.w	r0, [r9, #28]
 8009bd8:	b920      	cbnz	r0, 8009be4 <_dtoa_r+0x34>
 8009bda:	4ba9      	ldr	r3, [pc, #676]	@ (8009e80 <_dtoa_r+0x2d0>)
 8009bdc:	21ef      	movs	r1, #239	@ 0xef
 8009bde:	48a9      	ldr	r0, [pc, #676]	@ (8009e84 <_dtoa_r+0x2d4>)
 8009be0:	f001 fe34 	bl	800b84c <__assert_func>
 8009be4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009be8:	6007      	str	r7, [r0, #0]
 8009bea:	60c7      	str	r7, [r0, #12]
 8009bec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009bf0:	6819      	ldr	r1, [r3, #0]
 8009bf2:	b159      	cbz	r1, 8009c0c <_dtoa_r+0x5c>
 8009bf4:	685a      	ldr	r2, [r3, #4]
 8009bf6:	604a      	str	r2, [r1, #4]
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	4093      	lsls	r3, r2
 8009bfc:	608b      	str	r3, [r1, #8]
 8009bfe:	4648      	mov	r0, r9
 8009c00:	f000 fee6 	bl	800a9d0 <_Bfree>
 8009c04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	601a      	str	r2, [r3, #0]
 8009c0c:	1e2b      	subs	r3, r5, #0
 8009c0e:	bfb9      	ittee	lt
 8009c10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009c14:	9305      	strlt	r3, [sp, #20]
 8009c16:	2300      	movge	r3, #0
 8009c18:	6033      	strge	r3, [r6, #0]
 8009c1a:	9f05      	ldr	r7, [sp, #20]
 8009c1c:	4b9a      	ldr	r3, [pc, #616]	@ (8009e88 <_dtoa_r+0x2d8>)
 8009c1e:	bfbc      	itt	lt
 8009c20:	2201      	movlt	r2, #1
 8009c22:	6032      	strlt	r2, [r6, #0]
 8009c24:	43bb      	bics	r3, r7
 8009c26:	d112      	bne.n	8009c4e <_dtoa_r+0x9e>
 8009c28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009c2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009c2e:	6013      	str	r3, [r2, #0]
 8009c30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c34:	4323      	orrs	r3, r4
 8009c36:	f000 855a 	beq.w	800a6ee <_dtoa_r+0xb3e>
 8009c3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009e9c <_dtoa_r+0x2ec>
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f000 855c 	beq.w	800a6fe <_dtoa_r+0xb4e>
 8009c46:	f10a 0303 	add.w	r3, sl, #3
 8009c4a:	f000 bd56 	b.w	800a6fa <_dtoa_r+0xb4a>
 8009c4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009c52:	2200      	movs	r2, #0
 8009c54:	ec51 0b17 	vmov	r0, r1, d7
 8009c58:	2300      	movs	r3, #0
 8009c5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009c5e:	f7f6 ff5b 	bl	8000b18 <__aeabi_dcmpeq>
 8009c62:	4680      	mov	r8, r0
 8009c64:	b158      	cbz	r0, 8009c7e <_dtoa_r+0xce>
 8009c66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009c68:	2301      	movs	r3, #1
 8009c6a:	6013      	str	r3, [r2, #0]
 8009c6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c6e:	b113      	cbz	r3, 8009c76 <_dtoa_r+0xc6>
 8009c70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c72:	4b86      	ldr	r3, [pc, #536]	@ (8009e8c <_dtoa_r+0x2dc>)
 8009c74:	6013      	str	r3, [r2, #0]
 8009c76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009ea0 <_dtoa_r+0x2f0>
 8009c7a:	f000 bd40 	b.w	800a6fe <_dtoa_r+0xb4e>
 8009c7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009c82:	aa14      	add	r2, sp, #80	@ 0x50
 8009c84:	a915      	add	r1, sp, #84	@ 0x54
 8009c86:	4648      	mov	r0, r9
 8009c88:	f001 f984 	bl	800af94 <__d2b>
 8009c8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009c90:	9002      	str	r0, [sp, #8]
 8009c92:	2e00      	cmp	r6, #0
 8009c94:	d078      	beq.n	8009d88 <_dtoa_r+0x1d8>
 8009c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009c9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ca0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009ca4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009ca8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009cac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	4b76      	ldr	r3, [pc, #472]	@ (8009e90 <_dtoa_r+0x2e0>)
 8009cb6:	f7f6 fb0f 	bl	80002d8 <__aeabi_dsub>
 8009cba:	a36b      	add	r3, pc, #428	@ (adr r3, 8009e68 <_dtoa_r+0x2b8>)
 8009cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc0:	f7f6 fcc2 	bl	8000648 <__aeabi_dmul>
 8009cc4:	a36a      	add	r3, pc, #424	@ (adr r3, 8009e70 <_dtoa_r+0x2c0>)
 8009cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cca:	f7f6 fb07 	bl	80002dc <__adddf3>
 8009cce:	4604      	mov	r4, r0
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	460d      	mov	r5, r1
 8009cd4:	f7f6 fc4e 	bl	8000574 <__aeabi_i2d>
 8009cd8:	a367      	add	r3, pc, #412	@ (adr r3, 8009e78 <_dtoa_r+0x2c8>)
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	f7f6 fcb3 	bl	8000648 <__aeabi_dmul>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	4629      	mov	r1, r5
 8009cea:	f7f6 faf7 	bl	80002dc <__adddf3>
 8009cee:	4604      	mov	r4, r0
 8009cf0:	460d      	mov	r5, r1
 8009cf2:	f7f6 ff59 	bl	8000ba8 <__aeabi_d2iz>
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	4607      	mov	r7, r0
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	4629      	mov	r1, r5
 8009d00:	f7f6 ff14 	bl	8000b2c <__aeabi_dcmplt>
 8009d04:	b140      	cbz	r0, 8009d18 <_dtoa_r+0x168>
 8009d06:	4638      	mov	r0, r7
 8009d08:	f7f6 fc34 	bl	8000574 <__aeabi_i2d>
 8009d0c:	4622      	mov	r2, r4
 8009d0e:	462b      	mov	r3, r5
 8009d10:	f7f6 ff02 	bl	8000b18 <__aeabi_dcmpeq>
 8009d14:	b900      	cbnz	r0, 8009d18 <_dtoa_r+0x168>
 8009d16:	3f01      	subs	r7, #1
 8009d18:	2f16      	cmp	r7, #22
 8009d1a:	d852      	bhi.n	8009dc2 <_dtoa_r+0x212>
 8009d1c:	4b5d      	ldr	r3, [pc, #372]	@ (8009e94 <_dtoa_r+0x2e4>)
 8009d1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d2a:	f7f6 feff 	bl	8000b2c <__aeabi_dcmplt>
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	d049      	beq.n	8009dc6 <_dtoa_r+0x216>
 8009d32:	3f01      	subs	r7, #1
 8009d34:	2300      	movs	r3, #0
 8009d36:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d3a:	1b9b      	subs	r3, r3, r6
 8009d3c:	1e5a      	subs	r2, r3, #1
 8009d3e:	bf45      	ittet	mi
 8009d40:	f1c3 0301 	rsbmi	r3, r3, #1
 8009d44:	9300      	strmi	r3, [sp, #0]
 8009d46:	2300      	movpl	r3, #0
 8009d48:	2300      	movmi	r3, #0
 8009d4a:	9206      	str	r2, [sp, #24]
 8009d4c:	bf54      	ite	pl
 8009d4e:	9300      	strpl	r3, [sp, #0]
 8009d50:	9306      	strmi	r3, [sp, #24]
 8009d52:	2f00      	cmp	r7, #0
 8009d54:	db39      	blt.n	8009dca <_dtoa_r+0x21a>
 8009d56:	9b06      	ldr	r3, [sp, #24]
 8009d58:	970d      	str	r7, [sp, #52]	@ 0x34
 8009d5a:	443b      	add	r3, r7
 8009d5c:	9306      	str	r3, [sp, #24]
 8009d5e:	2300      	movs	r3, #0
 8009d60:	9308      	str	r3, [sp, #32]
 8009d62:	9b07      	ldr	r3, [sp, #28]
 8009d64:	2b09      	cmp	r3, #9
 8009d66:	d863      	bhi.n	8009e30 <_dtoa_r+0x280>
 8009d68:	2b05      	cmp	r3, #5
 8009d6a:	bfc4      	itt	gt
 8009d6c:	3b04      	subgt	r3, #4
 8009d6e:	9307      	strgt	r3, [sp, #28]
 8009d70:	9b07      	ldr	r3, [sp, #28]
 8009d72:	f1a3 0302 	sub.w	r3, r3, #2
 8009d76:	bfcc      	ite	gt
 8009d78:	2400      	movgt	r4, #0
 8009d7a:	2401      	movle	r4, #1
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d863      	bhi.n	8009e48 <_dtoa_r+0x298>
 8009d80:	e8df f003 	tbb	[pc, r3]
 8009d84:	2b375452 	.word	0x2b375452
 8009d88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009d8c:	441e      	add	r6, r3
 8009d8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009d92:	2b20      	cmp	r3, #32
 8009d94:	bfc1      	itttt	gt
 8009d96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009d9a:	409f      	lslgt	r7, r3
 8009d9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009da0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009da4:	bfd6      	itet	le
 8009da6:	f1c3 0320 	rsble	r3, r3, #32
 8009daa:	ea47 0003 	orrgt.w	r0, r7, r3
 8009dae:	fa04 f003 	lslle.w	r0, r4, r3
 8009db2:	f7f6 fbcf 	bl	8000554 <__aeabi_ui2d>
 8009db6:	2201      	movs	r2, #1
 8009db8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009dbc:	3e01      	subs	r6, #1
 8009dbe:	9212      	str	r2, [sp, #72]	@ 0x48
 8009dc0:	e776      	b.n	8009cb0 <_dtoa_r+0x100>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	e7b7      	b.n	8009d36 <_dtoa_r+0x186>
 8009dc6:	9010      	str	r0, [sp, #64]	@ 0x40
 8009dc8:	e7b6      	b.n	8009d38 <_dtoa_r+0x188>
 8009dca:	9b00      	ldr	r3, [sp, #0]
 8009dcc:	1bdb      	subs	r3, r3, r7
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	427b      	negs	r3, r7
 8009dd2:	9308      	str	r3, [sp, #32]
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8009dd8:	e7c3      	b.n	8009d62 <_dtoa_r+0x1b2>
 8009dda:	2301      	movs	r3, #1
 8009ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009de0:	eb07 0b03 	add.w	fp, r7, r3
 8009de4:	f10b 0301 	add.w	r3, fp, #1
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	9303      	str	r3, [sp, #12]
 8009dec:	bfb8      	it	lt
 8009dee:	2301      	movlt	r3, #1
 8009df0:	e006      	b.n	8009e00 <_dtoa_r+0x250>
 8009df2:	2301      	movs	r3, #1
 8009df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009df6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	dd28      	ble.n	8009e4e <_dtoa_r+0x29e>
 8009dfc:	469b      	mov	fp, r3
 8009dfe:	9303      	str	r3, [sp, #12]
 8009e00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009e04:	2100      	movs	r1, #0
 8009e06:	2204      	movs	r2, #4
 8009e08:	f102 0514 	add.w	r5, r2, #20
 8009e0c:	429d      	cmp	r5, r3
 8009e0e:	d926      	bls.n	8009e5e <_dtoa_r+0x2ae>
 8009e10:	6041      	str	r1, [r0, #4]
 8009e12:	4648      	mov	r0, r9
 8009e14:	f000 fd9c 	bl	800a950 <_Balloc>
 8009e18:	4682      	mov	sl, r0
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d142      	bne.n	8009ea4 <_dtoa_r+0x2f4>
 8009e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8009e98 <_dtoa_r+0x2e8>)
 8009e20:	4602      	mov	r2, r0
 8009e22:	f240 11af 	movw	r1, #431	@ 0x1af
 8009e26:	e6da      	b.n	8009bde <_dtoa_r+0x2e>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	e7e3      	b.n	8009df4 <_dtoa_r+0x244>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	e7d5      	b.n	8009ddc <_dtoa_r+0x22c>
 8009e30:	2401      	movs	r4, #1
 8009e32:	2300      	movs	r3, #0
 8009e34:	9307      	str	r3, [sp, #28]
 8009e36:	9409      	str	r4, [sp, #36]	@ 0x24
 8009e38:	f04f 3bff 	mov.w	fp, #4294967295
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009e42:	2312      	movs	r3, #18
 8009e44:	920c      	str	r2, [sp, #48]	@ 0x30
 8009e46:	e7db      	b.n	8009e00 <_dtoa_r+0x250>
 8009e48:	2301      	movs	r3, #1
 8009e4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e4c:	e7f4      	b.n	8009e38 <_dtoa_r+0x288>
 8009e4e:	f04f 0b01 	mov.w	fp, #1
 8009e52:	f8cd b00c 	str.w	fp, [sp, #12]
 8009e56:	465b      	mov	r3, fp
 8009e58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009e5c:	e7d0      	b.n	8009e00 <_dtoa_r+0x250>
 8009e5e:	3101      	adds	r1, #1
 8009e60:	0052      	lsls	r2, r2, #1
 8009e62:	e7d1      	b.n	8009e08 <_dtoa_r+0x258>
 8009e64:	f3af 8000 	nop.w
 8009e68:	636f4361 	.word	0x636f4361
 8009e6c:	3fd287a7 	.word	0x3fd287a7
 8009e70:	8b60c8b3 	.word	0x8b60c8b3
 8009e74:	3fc68a28 	.word	0x3fc68a28
 8009e78:	509f79fb 	.word	0x509f79fb
 8009e7c:	3fd34413 	.word	0x3fd34413
 8009e80:	0800c165 	.word	0x0800c165
 8009e84:	0800c17c 	.word	0x0800c17c
 8009e88:	7ff00000 	.word	0x7ff00000
 8009e8c:	0800c135 	.word	0x0800c135
 8009e90:	3ff80000 	.word	0x3ff80000
 8009e94:	0800c2d0 	.word	0x0800c2d0
 8009e98:	0800c1d4 	.word	0x0800c1d4
 8009e9c:	0800c161 	.word	0x0800c161
 8009ea0:	0800c134 	.word	0x0800c134
 8009ea4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ea8:	6018      	str	r0, [r3, #0]
 8009eaa:	9b03      	ldr	r3, [sp, #12]
 8009eac:	2b0e      	cmp	r3, #14
 8009eae:	f200 80a1 	bhi.w	8009ff4 <_dtoa_r+0x444>
 8009eb2:	2c00      	cmp	r4, #0
 8009eb4:	f000 809e 	beq.w	8009ff4 <_dtoa_r+0x444>
 8009eb8:	2f00      	cmp	r7, #0
 8009eba:	dd33      	ble.n	8009f24 <_dtoa_r+0x374>
 8009ebc:	4b9c      	ldr	r3, [pc, #624]	@ (800a130 <_dtoa_r+0x580>)
 8009ebe:	f007 020f 	and.w	r2, r7, #15
 8009ec2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ec6:	ed93 7b00 	vldr	d7, [r3]
 8009eca:	05f8      	lsls	r0, r7, #23
 8009ecc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009ed0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009ed4:	d516      	bpl.n	8009f04 <_dtoa_r+0x354>
 8009ed6:	4b97      	ldr	r3, [pc, #604]	@ (800a134 <_dtoa_r+0x584>)
 8009ed8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009edc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ee0:	f7f6 fcdc 	bl	800089c <__aeabi_ddiv>
 8009ee4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ee8:	f004 040f 	and.w	r4, r4, #15
 8009eec:	2603      	movs	r6, #3
 8009eee:	4d91      	ldr	r5, [pc, #580]	@ (800a134 <_dtoa_r+0x584>)
 8009ef0:	b954      	cbnz	r4, 8009f08 <_dtoa_r+0x358>
 8009ef2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ef6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009efa:	f7f6 fccf 	bl	800089c <__aeabi_ddiv>
 8009efe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f02:	e028      	b.n	8009f56 <_dtoa_r+0x3a6>
 8009f04:	2602      	movs	r6, #2
 8009f06:	e7f2      	b.n	8009eee <_dtoa_r+0x33e>
 8009f08:	07e1      	lsls	r1, r4, #31
 8009f0a:	d508      	bpl.n	8009f1e <_dtoa_r+0x36e>
 8009f0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009f10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f14:	f7f6 fb98 	bl	8000648 <__aeabi_dmul>
 8009f18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009f1c:	3601      	adds	r6, #1
 8009f1e:	1064      	asrs	r4, r4, #1
 8009f20:	3508      	adds	r5, #8
 8009f22:	e7e5      	b.n	8009ef0 <_dtoa_r+0x340>
 8009f24:	f000 80af 	beq.w	800a086 <_dtoa_r+0x4d6>
 8009f28:	427c      	negs	r4, r7
 8009f2a:	4b81      	ldr	r3, [pc, #516]	@ (800a130 <_dtoa_r+0x580>)
 8009f2c:	4d81      	ldr	r5, [pc, #516]	@ (800a134 <_dtoa_r+0x584>)
 8009f2e:	f004 020f 	and.w	r2, r4, #15
 8009f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009f3e:	f7f6 fb83 	bl	8000648 <__aeabi_dmul>
 8009f42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f46:	1124      	asrs	r4, r4, #4
 8009f48:	2300      	movs	r3, #0
 8009f4a:	2602      	movs	r6, #2
 8009f4c:	2c00      	cmp	r4, #0
 8009f4e:	f040 808f 	bne.w	800a070 <_dtoa_r+0x4c0>
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1d3      	bne.n	8009efe <_dtoa_r+0x34e>
 8009f56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	f000 8094 	beq.w	800a08a <_dtoa_r+0x4da>
 8009f62:	4b75      	ldr	r3, [pc, #468]	@ (800a138 <_dtoa_r+0x588>)
 8009f64:	2200      	movs	r2, #0
 8009f66:	4620      	mov	r0, r4
 8009f68:	4629      	mov	r1, r5
 8009f6a:	f7f6 fddf 	bl	8000b2c <__aeabi_dcmplt>
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	f000 808b 	beq.w	800a08a <_dtoa_r+0x4da>
 8009f74:	9b03      	ldr	r3, [sp, #12]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f000 8087 	beq.w	800a08a <_dtoa_r+0x4da>
 8009f7c:	f1bb 0f00 	cmp.w	fp, #0
 8009f80:	dd34      	ble.n	8009fec <_dtoa_r+0x43c>
 8009f82:	4620      	mov	r0, r4
 8009f84:	4b6d      	ldr	r3, [pc, #436]	@ (800a13c <_dtoa_r+0x58c>)
 8009f86:	2200      	movs	r2, #0
 8009f88:	4629      	mov	r1, r5
 8009f8a:	f7f6 fb5d 	bl	8000648 <__aeabi_dmul>
 8009f8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f92:	f107 38ff 	add.w	r8, r7, #4294967295
 8009f96:	3601      	adds	r6, #1
 8009f98:	465c      	mov	r4, fp
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f7f6 faea 	bl	8000574 <__aeabi_i2d>
 8009fa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fa4:	f7f6 fb50 	bl	8000648 <__aeabi_dmul>
 8009fa8:	4b65      	ldr	r3, [pc, #404]	@ (800a140 <_dtoa_r+0x590>)
 8009faa:	2200      	movs	r2, #0
 8009fac:	f7f6 f996 	bl	80002dc <__adddf3>
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009fb6:	2c00      	cmp	r4, #0
 8009fb8:	d16a      	bne.n	800a090 <_dtoa_r+0x4e0>
 8009fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fbe:	4b61      	ldr	r3, [pc, #388]	@ (800a144 <_dtoa_r+0x594>)
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	f7f6 f989 	bl	80002d8 <__aeabi_dsub>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	460b      	mov	r3, r1
 8009fca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009fce:	462a      	mov	r2, r5
 8009fd0:	4633      	mov	r3, r6
 8009fd2:	f7f6 fdc9 	bl	8000b68 <__aeabi_dcmpgt>
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	f040 8298 	bne.w	800a50c <_dtoa_r+0x95c>
 8009fdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fe0:	462a      	mov	r2, r5
 8009fe2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009fe6:	f7f6 fda1 	bl	8000b2c <__aeabi_dcmplt>
 8009fea:	bb38      	cbnz	r0, 800a03c <_dtoa_r+0x48c>
 8009fec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009ff0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009ff4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	f2c0 8157 	blt.w	800a2aa <_dtoa_r+0x6fa>
 8009ffc:	2f0e      	cmp	r7, #14
 8009ffe:	f300 8154 	bgt.w	800a2aa <_dtoa_r+0x6fa>
 800a002:	4b4b      	ldr	r3, [pc, #300]	@ (800a130 <_dtoa_r+0x580>)
 800a004:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a008:	ed93 7b00 	vldr	d7, [r3]
 800a00c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a00e:	2b00      	cmp	r3, #0
 800a010:	ed8d 7b00 	vstr	d7, [sp]
 800a014:	f280 80e5 	bge.w	800a1e2 <_dtoa_r+0x632>
 800a018:	9b03      	ldr	r3, [sp, #12]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f300 80e1 	bgt.w	800a1e2 <_dtoa_r+0x632>
 800a020:	d10c      	bne.n	800a03c <_dtoa_r+0x48c>
 800a022:	4b48      	ldr	r3, [pc, #288]	@ (800a144 <_dtoa_r+0x594>)
 800a024:	2200      	movs	r2, #0
 800a026:	ec51 0b17 	vmov	r0, r1, d7
 800a02a:	f7f6 fb0d 	bl	8000648 <__aeabi_dmul>
 800a02e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a032:	f7f6 fd8f 	bl	8000b54 <__aeabi_dcmpge>
 800a036:	2800      	cmp	r0, #0
 800a038:	f000 8266 	beq.w	800a508 <_dtoa_r+0x958>
 800a03c:	2400      	movs	r4, #0
 800a03e:	4625      	mov	r5, r4
 800a040:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a042:	4656      	mov	r6, sl
 800a044:	ea6f 0803 	mvn.w	r8, r3
 800a048:	2700      	movs	r7, #0
 800a04a:	4621      	mov	r1, r4
 800a04c:	4648      	mov	r0, r9
 800a04e:	f000 fcbf 	bl	800a9d0 <_Bfree>
 800a052:	2d00      	cmp	r5, #0
 800a054:	f000 80bd 	beq.w	800a1d2 <_dtoa_r+0x622>
 800a058:	b12f      	cbz	r7, 800a066 <_dtoa_r+0x4b6>
 800a05a:	42af      	cmp	r7, r5
 800a05c:	d003      	beq.n	800a066 <_dtoa_r+0x4b6>
 800a05e:	4639      	mov	r1, r7
 800a060:	4648      	mov	r0, r9
 800a062:	f000 fcb5 	bl	800a9d0 <_Bfree>
 800a066:	4629      	mov	r1, r5
 800a068:	4648      	mov	r0, r9
 800a06a:	f000 fcb1 	bl	800a9d0 <_Bfree>
 800a06e:	e0b0      	b.n	800a1d2 <_dtoa_r+0x622>
 800a070:	07e2      	lsls	r2, r4, #31
 800a072:	d505      	bpl.n	800a080 <_dtoa_r+0x4d0>
 800a074:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a078:	f7f6 fae6 	bl	8000648 <__aeabi_dmul>
 800a07c:	3601      	adds	r6, #1
 800a07e:	2301      	movs	r3, #1
 800a080:	1064      	asrs	r4, r4, #1
 800a082:	3508      	adds	r5, #8
 800a084:	e762      	b.n	8009f4c <_dtoa_r+0x39c>
 800a086:	2602      	movs	r6, #2
 800a088:	e765      	b.n	8009f56 <_dtoa_r+0x3a6>
 800a08a:	9c03      	ldr	r4, [sp, #12]
 800a08c:	46b8      	mov	r8, r7
 800a08e:	e784      	b.n	8009f9a <_dtoa_r+0x3ea>
 800a090:	4b27      	ldr	r3, [pc, #156]	@ (800a130 <_dtoa_r+0x580>)
 800a092:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a094:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a098:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a09c:	4454      	add	r4, sl
 800a09e:	2900      	cmp	r1, #0
 800a0a0:	d054      	beq.n	800a14c <_dtoa_r+0x59c>
 800a0a2:	4929      	ldr	r1, [pc, #164]	@ (800a148 <_dtoa_r+0x598>)
 800a0a4:	2000      	movs	r0, #0
 800a0a6:	f7f6 fbf9 	bl	800089c <__aeabi_ddiv>
 800a0aa:	4633      	mov	r3, r6
 800a0ac:	462a      	mov	r2, r5
 800a0ae:	f7f6 f913 	bl	80002d8 <__aeabi_dsub>
 800a0b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a0b6:	4656      	mov	r6, sl
 800a0b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0bc:	f7f6 fd74 	bl	8000ba8 <__aeabi_d2iz>
 800a0c0:	4605      	mov	r5, r0
 800a0c2:	f7f6 fa57 	bl	8000574 <__aeabi_i2d>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0ce:	f7f6 f903 	bl	80002d8 <__aeabi_dsub>
 800a0d2:	3530      	adds	r5, #48	@ 0x30
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	460b      	mov	r3, r1
 800a0d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a0dc:	f806 5b01 	strb.w	r5, [r6], #1
 800a0e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a0e4:	f7f6 fd22 	bl	8000b2c <__aeabi_dcmplt>
 800a0e8:	2800      	cmp	r0, #0
 800a0ea:	d172      	bne.n	800a1d2 <_dtoa_r+0x622>
 800a0ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0f0:	4911      	ldr	r1, [pc, #68]	@ (800a138 <_dtoa_r+0x588>)
 800a0f2:	2000      	movs	r0, #0
 800a0f4:	f7f6 f8f0 	bl	80002d8 <__aeabi_dsub>
 800a0f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a0fc:	f7f6 fd16 	bl	8000b2c <__aeabi_dcmplt>
 800a100:	2800      	cmp	r0, #0
 800a102:	f040 80b4 	bne.w	800a26e <_dtoa_r+0x6be>
 800a106:	42a6      	cmp	r6, r4
 800a108:	f43f af70 	beq.w	8009fec <_dtoa_r+0x43c>
 800a10c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a110:	4b0a      	ldr	r3, [pc, #40]	@ (800a13c <_dtoa_r+0x58c>)
 800a112:	2200      	movs	r2, #0
 800a114:	f7f6 fa98 	bl	8000648 <__aeabi_dmul>
 800a118:	4b08      	ldr	r3, [pc, #32]	@ (800a13c <_dtoa_r+0x58c>)
 800a11a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a11e:	2200      	movs	r2, #0
 800a120:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a124:	f7f6 fa90 	bl	8000648 <__aeabi_dmul>
 800a128:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a12c:	e7c4      	b.n	800a0b8 <_dtoa_r+0x508>
 800a12e:	bf00      	nop
 800a130:	0800c2d0 	.word	0x0800c2d0
 800a134:	0800c2a8 	.word	0x0800c2a8
 800a138:	3ff00000 	.word	0x3ff00000
 800a13c:	40240000 	.word	0x40240000
 800a140:	401c0000 	.word	0x401c0000
 800a144:	40140000 	.word	0x40140000
 800a148:	3fe00000 	.word	0x3fe00000
 800a14c:	4631      	mov	r1, r6
 800a14e:	4628      	mov	r0, r5
 800a150:	f7f6 fa7a 	bl	8000648 <__aeabi_dmul>
 800a154:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a158:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a15a:	4656      	mov	r6, sl
 800a15c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a160:	f7f6 fd22 	bl	8000ba8 <__aeabi_d2iz>
 800a164:	4605      	mov	r5, r0
 800a166:	f7f6 fa05 	bl	8000574 <__aeabi_i2d>
 800a16a:	4602      	mov	r2, r0
 800a16c:	460b      	mov	r3, r1
 800a16e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a172:	f7f6 f8b1 	bl	80002d8 <__aeabi_dsub>
 800a176:	3530      	adds	r5, #48	@ 0x30
 800a178:	f806 5b01 	strb.w	r5, [r6], #1
 800a17c:	4602      	mov	r2, r0
 800a17e:	460b      	mov	r3, r1
 800a180:	42a6      	cmp	r6, r4
 800a182:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a186:	f04f 0200 	mov.w	r2, #0
 800a18a:	d124      	bne.n	800a1d6 <_dtoa_r+0x626>
 800a18c:	4baf      	ldr	r3, [pc, #700]	@ (800a44c <_dtoa_r+0x89c>)
 800a18e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a192:	f7f6 f8a3 	bl	80002dc <__adddf3>
 800a196:	4602      	mov	r2, r0
 800a198:	460b      	mov	r3, r1
 800a19a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a19e:	f7f6 fce3 	bl	8000b68 <__aeabi_dcmpgt>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	d163      	bne.n	800a26e <_dtoa_r+0x6be>
 800a1a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1aa:	49a8      	ldr	r1, [pc, #672]	@ (800a44c <_dtoa_r+0x89c>)
 800a1ac:	2000      	movs	r0, #0
 800a1ae:	f7f6 f893 	bl	80002d8 <__aeabi_dsub>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1ba:	f7f6 fcb7 	bl	8000b2c <__aeabi_dcmplt>
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	f43f af14 	beq.w	8009fec <_dtoa_r+0x43c>
 800a1c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a1c6:	1e73      	subs	r3, r6, #1
 800a1c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a1ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a1ce:	2b30      	cmp	r3, #48	@ 0x30
 800a1d0:	d0f8      	beq.n	800a1c4 <_dtoa_r+0x614>
 800a1d2:	4647      	mov	r7, r8
 800a1d4:	e03b      	b.n	800a24e <_dtoa_r+0x69e>
 800a1d6:	4b9e      	ldr	r3, [pc, #632]	@ (800a450 <_dtoa_r+0x8a0>)
 800a1d8:	f7f6 fa36 	bl	8000648 <__aeabi_dmul>
 800a1dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1e0:	e7bc      	b.n	800a15c <_dtoa_r+0x5ac>
 800a1e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a1e6:	4656      	mov	r6, sl
 800a1e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	4629      	mov	r1, r5
 800a1f0:	f7f6 fb54 	bl	800089c <__aeabi_ddiv>
 800a1f4:	f7f6 fcd8 	bl	8000ba8 <__aeabi_d2iz>
 800a1f8:	4680      	mov	r8, r0
 800a1fa:	f7f6 f9bb 	bl	8000574 <__aeabi_i2d>
 800a1fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a202:	f7f6 fa21 	bl	8000648 <__aeabi_dmul>
 800a206:	4602      	mov	r2, r0
 800a208:	460b      	mov	r3, r1
 800a20a:	4620      	mov	r0, r4
 800a20c:	4629      	mov	r1, r5
 800a20e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a212:	f7f6 f861 	bl	80002d8 <__aeabi_dsub>
 800a216:	f806 4b01 	strb.w	r4, [r6], #1
 800a21a:	9d03      	ldr	r5, [sp, #12]
 800a21c:	eba6 040a 	sub.w	r4, r6, sl
 800a220:	42a5      	cmp	r5, r4
 800a222:	4602      	mov	r2, r0
 800a224:	460b      	mov	r3, r1
 800a226:	d133      	bne.n	800a290 <_dtoa_r+0x6e0>
 800a228:	f7f6 f858 	bl	80002dc <__adddf3>
 800a22c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a230:	4604      	mov	r4, r0
 800a232:	460d      	mov	r5, r1
 800a234:	f7f6 fc98 	bl	8000b68 <__aeabi_dcmpgt>
 800a238:	b9c0      	cbnz	r0, 800a26c <_dtoa_r+0x6bc>
 800a23a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a23e:	4620      	mov	r0, r4
 800a240:	4629      	mov	r1, r5
 800a242:	f7f6 fc69 	bl	8000b18 <__aeabi_dcmpeq>
 800a246:	b110      	cbz	r0, 800a24e <_dtoa_r+0x69e>
 800a248:	f018 0f01 	tst.w	r8, #1
 800a24c:	d10e      	bne.n	800a26c <_dtoa_r+0x6bc>
 800a24e:	9902      	ldr	r1, [sp, #8]
 800a250:	4648      	mov	r0, r9
 800a252:	f000 fbbd 	bl	800a9d0 <_Bfree>
 800a256:	2300      	movs	r3, #0
 800a258:	7033      	strb	r3, [r6, #0]
 800a25a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a25c:	3701      	adds	r7, #1
 800a25e:	601f      	str	r7, [r3, #0]
 800a260:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a262:	2b00      	cmp	r3, #0
 800a264:	f000 824b 	beq.w	800a6fe <_dtoa_r+0xb4e>
 800a268:	601e      	str	r6, [r3, #0]
 800a26a:	e248      	b.n	800a6fe <_dtoa_r+0xb4e>
 800a26c:	46b8      	mov	r8, r7
 800a26e:	4633      	mov	r3, r6
 800a270:	461e      	mov	r6, r3
 800a272:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a276:	2a39      	cmp	r2, #57	@ 0x39
 800a278:	d106      	bne.n	800a288 <_dtoa_r+0x6d8>
 800a27a:	459a      	cmp	sl, r3
 800a27c:	d1f8      	bne.n	800a270 <_dtoa_r+0x6c0>
 800a27e:	2230      	movs	r2, #48	@ 0x30
 800a280:	f108 0801 	add.w	r8, r8, #1
 800a284:	f88a 2000 	strb.w	r2, [sl]
 800a288:	781a      	ldrb	r2, [r3, #0]
 800a28a:	3201      	adds	r2, #1
 800a28c:	701a      	strb	r2, [r3, #0]
 800a28e:	e7a0      	b.n	800a1d2 <_dtoa_r+0x622>
 800a290:	4b6f      	ldr	r3, [pc, #444]	@ (800a450 <_dtoa_r+0x8a0>)
 800a292:	2200      	movs	r2, #0
 800a294:	f7f6 f9d8 	bl	8000648 <__aeabi_dmul>
 800a298:	2200      	movs	r2, #0
 800a29a:	2300      	movs	r3, #0
 800a29c:	4604      	mov	r4, r0
 800a29e:	460d      	mov	r5, r1
 800a2a0:	f7f6 fc3a 	bl	8000b18 <__aeabi_dcmpeq>
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	d09f      	beq.n	800a1e8 <_dtoa_r+0x638>
 800a2a8:	e7d1      	b.n	800a24e <_dtoa_r+0x69e>
 800a2aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2ac:	2a00      	cmp	r2, #0
 800a2ae:	f000 80ea 	beq.w	800a486 <_dtoa_r+0x8d6>
 800a2b2:	9a07      	ldr	r2, [sp, #28]
 800a2b4:	2a01      	cmp	r2, #1
 800a2b6:	f300 80cd 	bgt.w	800a454 <_dtoa_r+0x8a4>
 800a2ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a2bc:	2a00      	cmp	r2, #0
 800a2be:	f000 80c1 	beq.w	800a444 <_dtoa_r+0x894>
 800a2c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a2c6:	9c08      	ldr	r4, [sp, #32]
 800a2c8:	9e00      	ldr	r6, [sp, #0]
 800a2ca:	9a00      	ldr	r2, [sp, #0]
 800a2cc:	441a      	add	r2, r3
 800a2ce:	9200      	str	r2, [sp, #0]
 800a2d0:	9a06      	ldr	r2, [sp, #24]
 800a2d2:	2101      	movs	r1, #1
 800a2d4:	441a      	add	r2, r3
 800a2d6:	4648      	mov	r0, r9
 800a2d8:	9206      	str	r2, [sp, #24]
 800a2da:	f000 fc2d 	bl	800ab38 <__i2b>
 800a2de:	4605      	mov	r5, r0
 800a2e0:	b166      	cbz	r6, 800a2fc <_dtoa_r+0x74c>
 800a2e2:	9b06      	ldr	r3, [sp, #24]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	dd09      	ble.n	800a2fc <_dtoa_r+0x74c>
 800a2e8:	42b3      	cmp	r3, r6
 800a2ea:	9a00      	ldr	r2, [sp, #0]
 800a2ec:	bfa8      	it	ge
 800a2ee:	4633      	movge	r3, r6
 800a2f0:	1ad2      	subs	r2, r2, r3
 800a2f2:	9200      	str	r2, [sp, #0]
 800a2f4:	9a06      	ldr	r2, [sp, #24]
 800a2f6:	1af6      	subs	r6, r6, r3
 800a2f8:	1ad3      	subs	r3, r2, r3
 800a2fa:	9306      	str	r3, [sp, #24]
 800a2fc:	9b08      	ldr	r3, [sp, #32]
 800a2fe:	b30b      	cbz	r3, 800a344 <_dtoa_r+0x794>
 800a300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a302:	2b00      	cmp	r3, #0
 800a304:	f000 80c6 	beq.w	800a494 <_dtoa_r+0x8e4>
 800a308:	2c00      	cmp	r4, #0
 800a30a:	f000 80c0 	beq.w	800a48e <_dtoa_r+0x8de>
 800a30e:	4629      	mov	r1, r5
 800a310:	4622      	mov	r2, r4
 800a312:	4648      	mov	r0, r9
 800a314:	f000 fcc8 	bl	800aca8 <__pow5mult>
 800a318:	9a02      	ldr	r2, [sp, #8]
 800a31a:	4601      	mov	r1, r0
 800a31c:	4605      	mov	r5, r0
 800a31e:	4648      	mov	r0, r9
 800a320:	f000 fc20 	bl	800ab64 <__multiply>
 800a324:	9902      	ldr	r1, [sp, #8]
 800a326:	4680      	mov	r8, r0
 800a328:	4648      	mov	r0, r9
 800a32a:	f000 fb51 	bl	800a9d0 <_Bfree>
 800a32e:	9b08      	ldr	r3, [sp, #32]
 800a330:	1b1b      	subs	r3, r3, r4
 800a332:	9308      	str	r3, [sp, #32]
 800a334:	f000 80b1 	beq.w	800a49a <_dtoa_r+0x8ea>
 800a338:	9a08      	ldr	r2, [sp, #32]
 800a33a:	4641      	mov	r1, r8
 800a33c:	4648      	mov	r0, r9
 800a33e:	f000 fcb3 	bl	800aca8 <__pow5mult>
 800a342:	9002      	str	r0, [sp, #8]
 800a344:	2101      	movs	r1, #1
 800a346:	4648      	mov	r0, r9
 800a348:	f000 fbf6 	bl	800ab38 <__i2b>
 800a34c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a34e:	4604      	mov	r4, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	f000 81d8 	beq.w	800a706 <_dtoa_r+0xb56>
 800a356:	461a      	mov	r2, r3
 800a358:	4601      	mov	r1, r0
 800a35a:	4648      	mov	r0, r9
 800a35c:	f000 fca4 	bl	800aca8 <__pow5mult>
 800a360:	9b07      	ldr	r3, [sp, #28]
 800a362:	2b01      	cmp	r3, #1
 800a364:	4604      	mov	r4, r0
 800a366:	f300 809f 	bgt.w	800a4a8 <_dtoa_r+0x8f8>
 800a36a:	9b04      	ldr	r3, [sp, #16]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f040 8097 	bne.w	800a4a0 <_dtoa_r+0x8f0>
 800a372:	9b05      	ldr	r3, [sp, #20]
 800a374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f040 8093 	bne.w	800a4a4 <_dtoa_r+0x8f4>
 800a37e:	9b05      	ldr	r3, [sp, #20]
 800a380:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a384:	0d1b      	lsrs	r3, r3, #20
 800a386:	051b      	lsls	r3, r3, #20
 800a388:	b133      	cbz	r3, 800a398 <_dtoa_r+0x7e8>
 800a38a:	9b00      	ldr	r3, [sp, #0]
 800a38c:	3301      	adds	r3, #1
 800a38e:	9300      	str	r3, [sp, #0]
 800a390:	9b06      	ldr	r3, [sp, #24]
 800a392:	3301      	adds	r3, #1
 800a394:	9306      	str	r3, [sp, #24]
 800a396:	2301      	movs	r3, #1
 800a398:	9308      	str	r3, [sp, #32]
 800a39a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	f000 81b8 	beq.w	800a712 <_dtoa_r+0xb62>
 800a3a2:	6923      	ldr	r3, [r4, #16]
 800a3a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a3a8:	6918      	ldr	r0, [r3, #16]
 800a3aa:	f000 fb79 	bl	800aaa0 <__hi0bits>
 800a3ae:	f1c0 0020 	rsb	r0, r0, #32
 800a3b2:	9b06      	ldr	r3, [sp, #24]
 800a3b4:	4418      	add	r0, r3
 800a3b6:	f010 001f 	ands.w	r0, r0, #31
 800a3ba:	f000 8082 	beq.w	800a4c2 <_dtoa_r+0x912>
 800a3be:	f1c0 0320 	rsb	r3, r0, #32
 800a3c2:	2b04      	cmp	r3, #4
 800a3c4:	dd73      	ble.n	800a4ae <_dtoa_r+0x8fe>
 800a3c6:	9b00      	ldr	r3, [sp, #0]
 800a3c8:	f1c0 001c 	rsb	r0, r0, #28
 800a3cc:	4403      	add	r3, r0
 800a3ce:	9300      	str	r3, [sp, #0]
 800a3d0:	9b06      	ldr	r3, [sp, #24]
 800a3d2:	4403      	add	r3, r0
 800a3d4:	4406      	add	r6, r0
 800a3d6:	9306      	str	r3, [sp, #24]
 800a3d8:	9b00      	ldr	r3, [sp, #0]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	dd05      	ble.n	800a3ea <_dtoa_r+0x83a>
 800a3de:	9902      	ldr	r1, [sp, #8]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	4648      	mov	r0, r9
 800a3e4:	f000 fcba 	bl	800ad5c <__lshift>
 800a3e8:	9002      	str	r0, [sp, #8]
 800a3ea:	9b06      	ldr	r3, [sp, #24]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	dd05      	ble.n	800a3fc <_dtoa_r+0x84c>
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	4648      	mov	r0, r9
 800a3f6:	f000 fcb1 	bl	800ad5c <__lshift>
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d061      	beq.n	800a4c6 <_dtoa_r+0x916>
 800a402:	9802      	ldr	r0, [sp, #8]
 800a404:	4621      	mov	r1, r4
 800a406:	f000 fd15 	bl	800ae34 <__mcmp>
 800a40a:	2800      	cmp	r0, #0
 800a40c:	da5b      	bge.n	800a4c6 <_dtoa_r+0x916>
 800a40e:	2300      	movs	r3, #0
 800a410:	9902      	ldr	r1, [sp, #8]
 800a412:	220a      	movs	r2, #10
 800a414:	4648      	mov	r0, r9
 800a416:	f000 fafd 	bl	800aa14 <__multadd>
 800a41a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a41c:	9002      	str	r0, [sp, #8]
 800a41e:	f107 38ff 	add.w	r8, r7, #4294967295
 800a422:	2b00      	cmp	r3, #0
 800a424:	f000 8177 	beq.w	800a716 <_dtoa_r+0xb66>
 800a428:	4629      	mov	r1, r5
 800a42a:	2300      	movs	r3, #0
 800a42c:	220a      	movs	r2, #10
 800a42e:	4648      	mov	r0, r9
 800a430:	f000 faf0 	bl	800aa14 <__multadd>
 800a434:	f1bb 0f00 	cmp.w	fp, #0
 800a438:	4605      	mov	r5, r0
 800a43a:	dc6f      	bgt.n	800a51c <_dtoa_r+0x96c>
 800a43c:	9b07      	ldr	r3, [sp, #28]
 800a43e:	2b02      	cmp	r3, #2
 800a440:	dc49      	bgt.n	800a4d6 <_dtoa_r+0x926>
 800a442:	e06b      	b.n	800a51c <_dtoa_r+0x96c>
 800a444:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a446:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a44a:	e73c      	b.n	800a2c6 <_dtoa_r+0x716>
 800a44c:	3fe00000 	.word	0x3fe00000
 800a450:	40240000 	.word	0x40240000
 800a454:	9b03      	ldr	r3, [sp, #12]
 800a456:	1e5c      	subs	r4, r3, #1
 800a458:	9b08      	ldr	r3, [sp, #32]
 800a45a:	42a3      	cmp	r3, r4
 800a45c:	db09      	blt.n	800a472 <_dtoa_r+0x8c2>
 800a45e:	1b1c      	subs	r4, r3, r4
 800a460:	9b03      	ldr	r3, [sp, #12]
 800a462:	2b00      	cmp	r3, #0
 800a464:	f6bf af30 	bge.w	800a2c8 <_dtoa_r+0x718>
 800a468:	9b00      	ldr	r3, [sp, #0]
 800a46a:	9a03      	ldr	r2, [sp, #12]
 800a46c:	1a9e      	subs	r6, r3, r2
 800a46e:	2300      	movs	r3, #0
 800a470:	e72b      	b.n	800a2ca <_dtoa_r+0x71a>
 800a472:	9b08      	ldr	r3, [sp, #32]
 800a474:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a476:	9408      	str	r4, [sp, #32]
 800a478:	1ae3      	subs	r3, r4, r3
 800a47a:	441a      	add	r2, r3
 800a47c:	9e00      	ldr	r6, [sp, #0]
 800a47e:	9b03      	ldr	r3, [sp, #12]
 800a480:	920d      	str	r2, [sp, #52]	@ 0x34
 800a482:	2400      	movs	r4, #0
 800a484:	e721      	b.n	800a2ca <_dtoa_r+0x71a>
 800a486:	9c08      	ldr	r4, [sp, #32]
 800a488:	9e00      	ldr	r6, [sp, #0]
 800a48a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a48c:	e728      	b.n	800a2e0 <_dtoa_r+0x730>
 800a48e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a492:	e751      	b.n	800a338 <_dtoa_r+0x788>
 800a494:	9a08      	ldr	r2, [sp, #32]
 800a496:	9902      	ldr	r1, [sp, #8]
 800a498:	e750      	b.n	800a33c <_dtoa_r+0x78c>
 800a49a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a49e:	e751      	b.n	800a344 <_dtoa_r+0x794>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	e779      	b.n	800a398 <_dtoa_r+0x7e8>
 800a4a4:	9b04      	ldr	r3, [sp, #16]
 800a4a6:	e777      	b.n	800a398 <_dtoa_r+0x7e8>
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	9308      	str	r3, [sp, #32]
 800a4ac:	e779      	b.n	800a3a2 <_dtoa_r+0x7f2>
 800a4ae:	d093      	beq.n	800a3d8 <_dtoa_r+0x828>
 800a4b0:	9a00      	ldr	r2, [sp, #0]
 800a4b2:	331c      	adds	r3, #28
 800a4b4:	441a      	add	r2, r3
 800a4b6:	9200      	str	r2, [sp, #0]
 800a4b8:	9a06      	ldr	r2, [sp, #24]
 800a4ba:	441a      	add	r2, r3
 800a4bc:	441e      	add	r6, r3
 800a4be:	9206      	str	r2, [sp, #24]
 800a4c0:	e78a      	b.n	800a3d8 <_dtoa_r+0x828>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	e7f4      	b.n	800a4b0 <_dtoa_r+0x900>
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	46b8      	mov	r8, r7
 800a4cc:	dc20      	bgt.n	800a510 <_dtoa_r+0x960>
 800a4ce:	469b      	mov	fp, r3
 800a4d0:	9b07      	ldr	r3, [sp, #28]
 800a4d2:	2b02      	cmp	r3, #2
 800a4d4:	dd1e      	ble.n	800a514 <_dtoa_r+0x964>
 800a4d6:	f1bb 0f00 	cmp.w	fp, #0
 800a4da:	f47f adb1 	bne.w	800a040 <_dtoa_r+0x490>
 800a4de:	4621      	mov	r1, r4
 800a4e0:	465b      	mov	r3, fp
 800a4e2:	2205      	movs	r2, #5
 800a4e4:	4648      	mov	r0, r9
 800a4e6:	f000 fa95 	bl	800aa14 <__multadd>
 800a4ea:	4601      	mov	r1, r0
 800a4ec:	4604      	mov	r4, r0
 800a4ee:	9802      	ldr	r0, [sp, #8]
 800a4f0:	f000 fca0 	bl	800ae34 <__mcmp>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	f77f ada3 	ble.w	800a040 <_dtoa_r+0x490>
 800a4fa:	4656      	mov	r6, sl
 800a4fc:	2331      	movs	r3, #49	@ 0x31
 800a4fe:	f806 3b01 	strb.w	r3, [r6], #1
 800a502:	f108 0801 	add.w	r8, r8, #1
 800a506:	e59f      	b.n	800a048 <_dtoa_r+0x498>
 800a508:	9c03      	ldr	r4, [sp, #12]
 800a50a:	46b8      	mov	r8, r7
 800a50c:	4625      	mov	r5, r4
 800a50e:	e7f4      	b.n	800a4fa <_dtoa_r+0x94a>
 800a510:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a516:	2b00      	cmp	r3, #0
 800a518:	f000 8101 	beq.w	800a71e <_dtoa_r+0xb6e>
 800a51c:	2e00      	cmp	r6, #0
 800a51e:	dd05      	ble.n	800a52c <_dtoa_r+0x97c>
 800a520:	4629      	mov	r1, r5
 800a522:	4632      	mov	r2, r6
 800a524:	4648      	mov	r0, r9
 800a526:	f000 fc19 	bl	800ad5c <__lshift>
 800a52a:	4605      	mov	r5, r0
 800a52c:	9b08      	ldr	r3, [sp, #32]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d05c      	beq.n	800a5ec <_dtoa_r+0xa3c>
 800a532:	6869      	ldr	r1, [r5, #4]
 800a534:	4648      	mov	r0, r9
 800a536:	f000 fa0b 	bl	800a950 <_Balloc>
 800a53a:	4606      	mov	r6, r0
 800a53c:	b928      	cbnz	r0, 800a54a <_dtoa_r+0x99a>
 800a53e:	4b82      	ldr	r3, [pc, #520]	@ (800a748 <_dtoa_r+0xb98>)
 800a540:	4602      	mov	r2, r0
 800a542:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a546:	f7ff bb4a 	b.w	8009bde <_dtoa_r+0x2e>
 800a54a:	692a      	ldr	r2, [r5, #16]
 800a54c:	3202      	adds	r2, #2
 800a54e:	0092      	lsls	r2, r2, #2
 800a550:	f105 010c 	add.w	r1, r5, #12
 800a554:	300c      	adds	r0, #12
 800a556:	f7ff fa92 	bl	8009a7e <memcpy>
 800a55a:	2201      	movs	r2, #1
 800a55c:	4631      	mov	r1, r6
 800a55e:	4648      	mov	r0, r9
 800a560:	f000 fbfc 	bl	800ad5c <__lshift>
 800a564:	f10a 0301 	add.w	r3, sl, #1
 800a568:	9300      	str	r3, [sp, #0]
 800a56a:	eb0a 030b 	add.w	r3, sl, fp
 800a56e:	9308      	str	r3, [sp, #32]
 800a570:	9b04      	ldr	r3, [sp, #16]
 800a572:	f003 0301 	and.w	r3, r3, #1
 800a576:	462f      	mov	r7, r5
 800a578:	9306      	str	r3, [sp, #24]
 800a57a:	4605      	mov	r5, r0
 800a57c:	9b00      	ldr	r3, [sp, #0]
 800a57e:	9802      	ldr	r0, [sp, #8]
 800a580:	4621      	mov	r1, r4
 800a582:	f103 3bff 	add.w	fp, r3, #4294967295
 800a586:	f7ff fa88 	bl	8009a9a <quorem>
 800a58a:	4603      	mov	r3, r0
 800a58c:	3330      	adds	r3, #48	@ 0x30
 800a58e:	9003      	str	r0, [sp, #12]
 800a590:	4639      	mov	r1, r7
 800a592:	9802      	ldr	r0, [sp, #8]
 800a594:	9309      	str	r3, [sp, #36]	@ 0x24
 800a596:	f000 fc4d 	bl	800ae34 <__mcmp>
 800a59a:	462a      	mov	r2, r5
 800a59c:	9004      	str	r0, [sp, #16]
 800a59e:	4621      	mov	r1, r4
 800a5a0:	4648      	mov	r0, r9
 800a5a2:	f000 fc63 	bl	800ae6c <__mdiff>
 800a5a6:	68c2      	ldr	r2, [r0, #12]
 800a5a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5aa:	4606      	mov	r6, r0
 800a5ac:	bb02      	cbnz	r2, 800a5f0 <_dtoa_r+0xa40>
 800a5ae:	4601      	mov	r1, r0
 800a5b0:	9802      	ldr	r0, [sp, #8]
 800a5b2:	f000 fc3f 	bl	800ae34 <__mcmp>
 800a5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	4631      	mov	r1, r6
 800a5bc:	4648      	mov	r0, r9
 800a5be:	920c      	str	r2, [sp, #48]	@ 0x30
 800a5c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5c2:	f000 fa05 	bl	800a9d0 <_Bfree>
 800a5c6:	9b07      	ldr	r3, [sp, #28]
 800a5c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a5ca:	9e00      	ldr	r6, [sp, #0]
 800a5cc:	ea42 0103 	orr.w	r1, r2, r3
 800a5d0:	9b06      	ldr	r3, [sp, #24]
 800a5d2:	4319      	orrs	r1, r3
 800a5d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5d6:	d10d      	bne.n	800a5f4 <_dtoa_r+0xa44>
 800a5d8:	2b39      	cmp	r3, #57	@ 0x39
 800a5da:	d027      	beq.n	800a62c <_dtoa_r+0xa7c>
 800a5dc:	9a04      	ldr	r2, [sp, #16]
 800a5de:	2a00      	cmp	r2, #0
 800a5e0:	dd01      	ble.n	800a5e6 <_dtoa_r+0xa36>
 800a5e2:	9b03      	ldr	r3, [sp, #12]
 800a5e4:	3331      	adds	r3, #49	@ 0x31
 800a5e6:	f88b 3000 	strb.w	r3, [fp]
 800a5ea:	e52e      	b.n	800a04a <_dtoa_r+0x49a>
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	e7b9      	b.n	800a564 <_dtoa_r+0x9b4>
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	e7e2      	b.n	800a5ba <_dtoa_r+0xa0a>
 800a5f4:	9904      	ldr	r1, [sp, #16]
 800a5f6:	2900      	cmp	r1, #0
 800a5f8:	db04      	blt.n	800a604 <_dtoa_r+0xa54>
 800a5fa:	9807      	ldr	r0, [sp, #28]
 800a5fc:	4301      	orrs	r1, r0
 800a5fe:	9806      	ldr	r0, [sp, #24]
 800a600:	4301      	orrs	r1, r0
 800a602:	d120      	bne.n	800a646 <_dtoa_r+0xa96>
 800a604:	2a00      	cmp	r2, #0
 800a606:	ddee      	ble.n	800a5e6 <_dtoa_r+0xa36>
 800a608:	9902      	ldr	r1, [sp, #8]
 800a60a:	9300      	str	r3, [sp, #0]
 800a60c:	2201      	movs	r2, #1
 800a60e:	4648      	mov	r0, r9
 800a610:	f000 fba4 	bl	800ad5c <__lshift>
 800a614:	4621      	mov	r1, r4
 800a616:	9002      	str	r0, [sp, #8]
 800a618:	f000 fc0c 	bl	800ae34 <__mcmp>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	dc02      	bgt.n	800a628 <_dtoa_r+0xa78>
 800a622:	d1e0      	bne.n	800a5e6 <_dtoa_r+0xa36>
 800a624:	07da      	lsls	r2, r3, #31
 800a626:	d5de      	bpl.n	800a5e6 <_dtoa_r+0xa36>
 800a628:	2b39      	cmp	r3, #57	@ 0x39
 800a62a:	d1da      	bne.n	800a5e2 <_dtoa_r+0xa32>
 800a62c:	2339      	movs	r3, #57	@ 0x39
 800a62e:	f88b 3000 	strb.w	r3, [fp]
 800a632:	4633      	mov	r3, r6
 800a634:	461e      	mov	r6, r3
 800a636:	3b01      	subs	r3, #1
 800a638:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a63c:	2a39      	cmp	r2, #57	@ 0x39
 800a63e:	d04e      	beq.n	800a6de <_dtoa_r+0xb2e>
 800a640:	3201      	adds	r2, #1
 800a642:	701a      	strb	r2, [r3, #0]
 800a644:	e501      	b.n	800a04a <_dtoa_r+0x49a>
 800a646:	2a00      	cmp	r2, #0
 800a648:	dd03      	ble.n	800a652 <_dtoa_r+0xaa2>
 800a64a:	2b39      	cmp	r3, #57	@ 0x39
 800a64c:	d0ee      	beq.n	800a62c <_dtoa_r+0xa7c>
 800a64e:	3301      	adds	r3, #1
 800a650:	e7c9      	b.n	800a5e6 <_dtoa_r+0xa36>
 800a652:	9a00      	ldr	r2, [sp, #0]
 800a654:	9908      	ldr	r1, [sp, #32]
 800a656:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a65a:	428a      	cmp	r2, r1
 800a65c:	d028      	beq.n	800a6b0 <_dtoa_r+0xb00>
 800a65e:	9902      	ldr	r1, [sp, #8]
 800a660:	2300      	movs	r3, #0
 800a662:	220a      	movs	r2, #10
 800a664:	4648      	mov	r0, r9
 800a666:	f000 f9d5 	bl	800aa14 <__multadd>
 800a66a:	42af      	cmp	r7, r5
 800a66c:	9002      	str	r0, [sp, #8]
 800a66e:	f04f 0300 	mov.w	r3, #0
 800a672:	f04f 020a 	mov.w	r2, #10
 800a676:	4639      	mov	r1, r7
 800a678:	4648      	mov	r0, r9
 800a67a:	d107      	bne.n	800a68c <_dtoa_r+0xadc>
 800a67c:	f000 f9ca 	bl	800aa14 <__multadd>
 800a680:	4607      	mov	r7, r0
 800a682:	4605      	mov	r5, r0
 800a684:	9b00      	ldr	r3, [sp, #0]
 800a686:	3301      	adds	r3, #1
 800a688:	9300      	str	r3, [sp, #0]
 800a68a:	e777      	b.n	800a57c <_dtoa_r+0x9cc>
 800a68c:	f000 f9c2 	bl	800aa14 <__multadd>
 800a690:	4629      	mov	r1, r5
 800a692:	4607      	mov	r7, r0
 800a694:	2300      	movs	r3, #0
 800a696:	220a      	movs	r2, #10
 800a698:	4648      	mov	r0, r9
 800a69a:	f000 f9bb 	bl	800aa14 <__multadd>
 800a69e:	4605      	mov	r5, r0
 800a6a0:	e7f0      	b.n	800a684 <_dtoa_r+0xad4>
 800a6a2:	f1bb 0f00 	cmp.w	fp, #0
 800a6a6:	bfcc      	ite	gt
 800a6a8:	465e      	movgt	r6, fp
 800a6aa:	2601      	movle	r6, #1
 800a6ac:	4456      	add	r6, sl
 800a6ae:	2700      	movs	r7, #0
 800a6b0:	9902      	ldr	r1, [sp, #8]
 800a6b2:	9300      	str	r3, [sp, #0]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	4648      	mov	r0, r9
 800a6b8:	f000 fb50 	bl	800ad5c <__lshift>
 800a6bc:	4621      	mov	r1, r4
 800a6be:	9002      	str	r0, [sp, #8]
 800a6c0:	f000 fbb8 	bl	800ae34 <__mcmp>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	dcb4      	bgt.n	800a632 <_dtoa_r+0xa82>
 800a6c8:	d102      	bne.n	800a6d0 <_dtoa_r+0xb20>
 800a6ca:	9b00      	ldr	r3, [sp, #0]
 800a6cc:	07db      	lsls	r3, r3, #31
 800a6ce:	d4b0      	bmi.n	800a632 <_dtoa_r+0xa82>
 800a6d0:	4633      	mov	r3, r6
 800a6d2:	461e      	mov	r6, r3
 800a6d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a6d8:	2a30      	cmp	r2, #48	@ 0x30
 800a6da:	d0fa      	beq.n	800a6d2 <_dtoa_r+0xb22>
 800a6dc:	e4b5      	b.n	800a04a <_dtoa_r+0x49a>
 800a6de:	459a      	cmp	sl, r3
 800a6e0:	d1a8      	bne.n	800a634 <_dtoa_r+0xa84>
 800a6e2:	2331      	movs	r3, #49	@ 0x31
 800a6e4:	f108 0801 	add.w	r8, r8, #1
 800a6e8:	f88a 3000 	strb.w	r3, [sl]
 800a6ec:	e4ad      	b.n	800a04a <_dtoa_r+0x49a>
 800a6ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a6f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a74c <_dtoa_r+0xb9c>
 800a6f4:	b11b      	cbz	r3, 800a6fe <_dtoa_r+0xb4e>
 800a6f6:	f10a 0308 	add.w	r3, sl, #8
 800a6fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a6fc:	6013      	str	r3, [r2, #0]
 800a6fe:	4650      	mov	r0, sl
 800a700:	b017      	add	sp, #92	@ 0x5c
 800a702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a706:	9b07      	ldr	r3, [sp, #28]
 800a708:	2b01      	cmp	r3, #1
 800a70a:	f77f ae2e 	ble.w	800a36a <_dtoa_r+0x7ba>
 800a70e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a710:	9308      	str	r3, [sp, #32]
 800a712:	2001      	movs	r0, #1
 800a714:	e64d      	b.n	800a3b2 <_dtoa_r+0x802>
 800a716:	f1bb 0f00 	cmp.w	fp, #0
 800a71a:	f77f aed9 	ble.w	800a4d0 <_dtoa_r+0x920>
 800a71e:	4656      	mov	r6, sl
 800a720:	9802      	ldr	r0, [sp, #8]
 800a722:	4621      	mov	r1, r4
 800a724:	f7ff f9b9 	bl	8009a9a <quorem>
 800a728:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a72c:	f806 3b01 	strb.w	r3, [r6], #1
 800a730:	eba6 020a 	sub.w	r2, r6, sl
 800a734:	4593      	cmp	fp, r2
 800a736:	ddb4      	ble.n	800a6a2 <_dtoa_r+0xaf2>
 800a738:	9902      	ldr	r1, [sp, #8]
 800a73a:	2300      	movs	r3, #0
 800a73c:	220a      	movs	r2, #10
 800a73e:	4648      	mov	r0, r9
 800a740:	f000 f968 	bl	800aa14 <__multadd>
 800a744:	9002      	str	r0, [sp, #8]
 800a746:	e7eb      	b.n	800a720 <_dtoa_r+0xb70>
 800a748:	0800c1d4 	.word	0x0800c1d4
 800a74c:	0800c158 	.word	0x0800c158

0800a750 <_free_r>:
 800a750:	b538      	push	{r3, r4, r5, lr}
 800a752:	4605      	mov	r5, r0
 800a754:	2900      	cmp	r1, #0
 800a756:	d041      	beq.n	800a7dc <_free_r+0x8c>
 800a758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a75c:	1f0c      	subs	r4, r1, #4
 800a75e:	2b00      	cmp	r3, #0
 800a760:	bfb8      	it	lt
 800a762:	18e4      	addlt	r4, r4, r3
 800a764:	f000 f8e8 	bl	800a938 <__malloc_lock>
 800a768:	4a1d      	ldr	r2, [pc, #116]	@ (800a7e0 <_free_r+0x90>)
 800a76a:	6813      	ldr	r3, [r2, #0]
 800a76c:	b933      	cbnz	r3, 800a77c <_free_r+0x2c>
 800a76e:	6063      	str	r3, [r4, #4]
 800a770:	6014      	str	r4, [r2, #0]
 800a772:	4628      	mov	r0, r5
 800a774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a778:	f000 b8e4 	b.w	800a944 <__malloc_unlock>
 800a77c:	42a3      	cmp	r3, r4
 800a77e:	d908      	bls.n	800a792 <_free_r+0x42>
 800a780:	6820      	ldr	r0, [r4, #0]
 800a782:	1821      	adds	r1, r4, r0
 800a784:	428b      	cmp	r3, r1
 800a786:	bf01      	itttt	eq
 800a788:	6819      	ldreq	r1, [r3, #0]
 800a78a:	685b      	ldreq	r3, [r3, #4]
 800a78c:	1809      	addeq	r1, r1, r0
 800a78e:	6021      	streq	r1, [r4, #0]
 800a790:	e7ed      	b.n	800a76e <_free_r+0x1e>
 800a792:	461a      	mov	r2, r3
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	b10b      	cbz	r3, 800a79c <_free_r+0x4c>
 800a798:	42a3      	cmp	r3, r4
 800a79a:	d9fa      	bls.n	800a792 <_free_r+0x42>
 800a79c:	6811      	ldr	r1, [r2, #0]
 800a79e:	1850      	adds	r0, r2, r1
 800a7a0:	42a0      	cmp	r0, r4
 800a7a2:	d10b      	bne.n	800a7bc <_free_r+0x6c>
 800a7a4:	6820      	ldr	r0, [r4, #0]
 800a7a6:	4401      	add	r1, r0
 800a7a8:	1850      	adds	r0, r2, r1
 800a7aa:	4283      	cmp	r3, r0
 800a7ac:	6011      	str	r1, [r2, #0]
 800a7ae:	d1e0      	bne.n	800a772 <_free_r+0x22>
 800a7b0:	6818      	ldr	r0, [r3, #0]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	6053      	str	r3, [r2, #4]
 800a7b6:	4408      	add	r0, r1
 800a7b8:	6010      	str	r0, [r2, #0]
 800a7ba:	e7da      	b.n	800a772 <_free_r+0x22>
 800a7bc:	d902      	bls.n	800a7c4 <_free_r+0x74>
 800a7be:	230c      	movs	r3, #12
 800a7c0:	602b      	str	r3, [r5, #0]
 800a7c2:	e7d6      	b.n	800a772 <_free_r+0x22>
 800a7c4:	6820      	ldr	r0, [r4, #0]
 800a7c6:	1821      	adds	r1, r4, r0
 800a7c8:	428b      	cmp	r3, r1
 800a7ca:	bf04      	itt	eq
 800a7cc:	6819      	ldreq	r1, [r3, #0]
 800a7ce:	685b      	ldreq	r3, [r3, #4]
 800a7d0:	6063      	str	r3, [r4, #4]
 800a7d2:	bf04      	itt	eq
 800a7d4:	1809      	addeq	r1, r1, r0
 800a7d6:	6021      	streq	r1, [r4, #0]
 800a7d8:	6054      	str	r4, [r2, #4]
 800a7da:	e7ca      	b.n	800a772 <_free_r+0x22>
 800a7dc:	bd38      	pop	{r3, r4, r5, pc}
 800a7de:	bf00      	nop
 800a7e0:	20000678 	.word	0x20000678

0800a7e4 <malloc>:
 800a7e4:	4b02      	ldr	r3, [pc, #8]	@ (800a7f0 <malloc+0xc>)
 800a7e6:	4601      	mov	r1, r0
 800a7e8:	6818      	ldr	r0, [r3, #0]
 800a7ea:	f000 b825 	b.w	800a838 <_malloc_r>
 800a7ee:	bf00      	nop
 800a7f0:	20000018 	.word	0x20000018

0800a7f4 <sbrk_aligned>:
 800a7f4:	b570      	push	{r4, r5, r6, lr}
 800a7f6:	4e0f      	ldr	r6, [pc, #60]	@ (800a834 <sbrk_aligned+0x40>)
 800a7f8:	460c      	mov	r4, r1
 800a7fa:	6831      	ldr	r1, [r6, #0]
 800a7fc:	4605      	mov	r5, r0
 800a7fe:	b911      	cbnz	r1, 800a806 <sbrk_aligned+0x12>
 800a800:	f001 f814 	bl	800b82c <_sbrk_r>
 800a804:	6030      	str	r0, [r6, #0]
 800a806:	4621      	mov	r1, r4
 800a808:	4628      	mov	r0, r5
 800a80a:	f001 f80f 	bl	800b82c <_sbrk_r>
 800a80e:	1c43      	adds	r3, r0, #1
 800a810:	d103      	bne.n	800a81a <sbrk_aligned+0x26>
 800a812:	f04f 34ff 	mov.w	r4, #4294967295
 800a816:	4620      	mov	r0, r4
 800a818:	bd70      	pop	{r4, r5, r6, pc}
 800a81a:	1cc4      	adds	r4, r0, #3
 800a81c:	f024 0403 	bic.w	r4, r4, #3
 800a820:	42a0      	cmp	r0, r4
 800a822:	d0f8      	beq.n	800a816 <sbrk_aligned+0x22>
 800a824:	1a21      	subs	r1, r4, r0
 800a826:	4628      	mov	r0, r5
 800a828:	f001 f800 	bl	800b82c <_sbrk_r>
 800a82c:	3001      	adds	r0, #1
 800a82e:	d1f2      	bne.n	800a816 <sbrk_aligned+0x22>
 800a830:	e7ef      	b.n	800a812 <sbrk_aligned+0x1e>
 800a832:	bf00      	nop
 800a834:	20000674 	.word	0x20000674

0800a838 <_malloc_r>:
 800a838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a83c:	1ccd      	adds	r5, r1, #3
 800a83e:	f025 0503 	bic.w	r5, r5, #3
 800a842:	3508      	adds	r5, #8
 800a844:	2d0c      	cmp	r5, #12
 800a846:	bf38      	it	cc
 800a848:	250c      	movcc	r5, #12
 800a84a:	2d00      	cmp	r5, #0
 800a84c:	4606      	mov	r6, r0
 800a84e:	db01      	blt.n	800a854 <_malloc_r+0x1c>
 800a850:	42a9      	cmp	r1, r5
 800a852:	d904      	bls.n	800a85e <_malloc_r+0x26>
 800a854:	230c      	movs	r3, #12
 800a856:	6033      	str	r3, [r6, #0]
 800a858:	2000      	movs	r0, #0
 800a85a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a85e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a934 <_malloc_r+0xfc>
 800a862:	f000 f869 	bl	800a938 <__malloc_lock>
 800a866:	f8d8 3000 	ldr.w	r3, [r8]
 800a86a:	461c      	mov	r4, r3
 800a86c:	bb44      	cbnz	r4, 800a8c0 <_malloc_r+0x88>
 800a86e:	4629      	mov	r1, r5
 800a870:	4630      	mov	r0, r6
 800a872:	f7ff ffbf 	bl	800a7f4 <sbrk_aligned>
 800a876:	1c43      	adds	r3, r0, #1
 800a878:	4604      	mov	r4, r0
 800a87a:	d158      	bne.n	800a92e <_malloc_r+0xf6>
 800a87c:	f8d8 4000 	ldr.w	r4, [r8]
 800a880:	4627      	mov	r7, r4
 800a882:	2f00      	cmp	r7, #0
 800a884:	d143      	bne.n	800a90e <_malloc_r+0xd6>
 800a886:	2c00      	cmp	r4, #0
 800a888:	d04b      	beq.n	800a922 <_malloc_r+0xea>
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	4639      	mov	r1, r7
 800a88e:	4630      	mov	r0, r6
 800a890:	eb04 0903 	add.w	r9, r4, r3
 800a894:	f000 ffca 	bl	800b82c <_sbrk_r>
 800a898:	4581      	cmp	r9, r0
 800a89a:	d142      	bne.n	800a922 <_malloc_r+0xea>
 800a89c:	6821      	ldr	r1, [r4, #0]
 800a89e:	1a6d      	subs	r5, r5, r1
 800a8a0:	4629      	mov	r1, r5
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	f7ff ffa6 	bl	800a7f4 <sbrk_aligned>
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d03a      	beq.n	800a922 <_malloc_r+0xea>
 800a8ac:	6823      	ldr	r3, [r4, #0]
 800a8ae:	442b      	add	r3, r5
 800a8b0:	6023      	str	r3, [r4, #0]
 800a8b2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8b6:	685a      	ldr	r2, [r3, #4]
 800a8b8:	bb62      	cbnz	r2, 800a914 <_malloc_r+0xdc>
 800a8ba:	f8c8 7000 	str.w	r7, [r8]
 800a8be:	e00f      	b.n	800a8e0 <_malloc_r+0xa8>
 800a8c0:	6822      	ldr	r2, [r4, #0]
 800a8c2:	1b52      	subs	r2, r2, r5
 800a8c4:	d420      	bmi.n	800a908 <_malloc_r+0xd0>
 800a8c6:	2a0b      	cmp	r2, #11
 800a8c8:	d917      	bls.n	800a8fa <_malloc_r+0xc2>
 800a8ca:	1961      	adds	r1, r4, r5
 800a8cc:	42a3      	cmp	r3, r4
 800a8ce:	6025      	str	r5, [r4, #0]
 800a8d0:	bf18      	it	ne
 800a8d2:	6059      	strne	r1, [r3, #4]
 800a8d4:	6863      	ldr	r3, [r4, #4]
 800a8d6:	bf08      	it	eq
 800a8d8:	f8c8 1000 	streq.w	r1, [r8]
 800a8dc:	5162      	str	r2, [r4, r5]
 800a8de:	604b      	str	r3, [r1, #4]
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	f000 f82f 	bl	800a944 <__malloc_unlock>
 800a8e6:	f104 000b 	add.w	r0, r4, #11
 800a8ea:	1d23      	adds	r3, r4, #4
 800a8ec:	f020 0007 	bic.w	r0, r0, #7
 800a8f0:	1ac2      	subs	r2, r0, r3
 800a8f2:	bf1c      	itt	ne
 800a8f4:	1a1b      	subne	r3, r3, r0
 800a8f6:	50a3      	strne	r3, [r4, r2]
 800a8f8:	e7af      	b.n	800a85a <_malloc_r+0x22>
 800a8fa:	6862      	ldr	r2, [r4, #4]
 800a8fc:	42a3      	cmp	r3, r4
 800a8fe:	bf0c      	ite	eq
 800a900:	f8c8 2000 	streq.w	r2, [r8]
 800a904:	605a      	strne	r2, [r3, #4]
 800a906:	e7eb      	b.n	800a8e0 <_malloc_r+0xa8>
 800a908:	4623      	mov	r3, r4
 800a90a:	6864      	ldr	r4, [r4, #4]
 800a90c:	e7ae      	b.n	800a86c <_malloc_r+0x34>
 800a90e:	463c      	mov	r4, r7
 800a910:	687f      	ldr	r7, [r7, #4]
 800a912:	e7b6      	b.n	800a882 <_malloc_r+0x4a>
 800a914:	461a      	mov	r2, r3
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	42a3      	cmp	r3, r4
 800a91a:	d1fb      	bne.n	800a914 <_malloc_r+0xdc>
 800a91c:	2300      	movs	r3, #0
 800a91e:	6053      	str	r3, [r2, #4]
 800a920:	e7de      	b.n	800a8e0 <_malloc_r+0xa8>
 800a922:	230c      	movs	r3, #12
 800a924:	6033      	str	r3, [r6, #0]
 800a926:	4630      	mov	r0, r6
 800a928:	f000 f80c 	bl	800a944 <__malloc_unlock>
 800a92c:	e794      	b.n	800a858 <_malloc_r+0x20>
 800a92e:	6005      	str	r5, [r0, #0]
 800a930:	e7d6      	b.n	800a8e0 <_malloc_r+0xa8>
 800a932:	bf00      	nop
 800a934:	20000678 	.word	0x20000678

0800a938 <__malloc_lock>:
 800a938:	4801      	ldr	r0, [pc, #4]	@ (800a940 <__malloc_lock+0x8>)
 800a93a:	f7ff b89e 	b.w	8009a7a <__retarget_lock_acquire_recursive>
 800a93e:	bf00      	nop
 800a940:	20000670 	.word	0x20000670

0800a944 <__malloc_unlock>:
 800a944:	4801      	ldr	r0, [pc, #4]	@ (800a94c <__malloc_unlock+0x8>)
 800a946:	f7ff b899 	b.w	8009a7c <__retarget_lock_release_recursive>
 800a94a:	bf00      	nop
 800a94c:	20000670 	.word	0x20000670

0800a950 <_Balloc>:
 800a950:	b570      	push	{r4, r5, r6, lr}
 800a952:	69c6      	ldr	r6, [r0, #28]
 800a954:	4604      	mov	r4, r0
 800a956:	460d      	mov	r5, r1
 800a958:	b976      	cbnz	r6, 800a978 <_Balloc+0x28>
 800a95a:	2010      	movs	r0, #16
 800a95c:	f7ff ff42 	bl	800a7e4 <malloc>
 800a960:	4602      	mov	r2, r0
 800a962:	61e0      	str	r0, [r4, #28]
 800a964:	b920      	cbnz	r0, 800a970 <_Balloc+0x20>
 800a966:	4b18      	ldr	r3, [pc, #96]	@ (800a9c8 <_Balloc+0x78>)
 800a968:	4818      	ldr	r0, [pc, #96]	@ (800a9cc <_Balloc+0x7c>)
 800a96a:	216b      	movs	r1, #107	@ 0x6b
 800a96c:	f000 ff6e 	bl	800b84c <__assert_func>
 800a970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a974:	6006      	str	r6, [r0, #0]
 800a976:	60c6      	str	r6, [r0, #12]
 800a978:	69e6      	ldr	r6, [r4, #28]
 800a97a:	68f3      	ldr	r3, [r6, #12]
 800a97c:	b183      	cbz	r3, 800a9a0 <_Balloc+0x50>
 800a97e:	69e3      	ldr	r3, [r4, #28]
 800a980:	68db      	ldr	r3, [r3, #12]
 800a982:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a986:	b9b8      	cbnz	r0, 800a9b8 <_Balloc+0x68>
 800a988:	2101      	movs	r1, #1
 800a98a:	fa01 f605 	lsl.w	r6, r1, r5
 800a98e:	1d72      	adds	r2, r6, #5
 800a990:	0092      	lsls	r2, r2, #2
 800a992:	4620      	mov	r0, r4
 800a994:	f000 ff78 	bl	800b888 <_calloc_r>
 800a998:	b160      	cbz	r0, 800a9b4 <_Balloc+0x64>
 800a99a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a99e:	e00e      	b.n	800a9be <_Balloc+0x6e>
 800a9a0:	2221      	movs	r2, #33	@ 0x21
 800a9a2:	2104      	movs	r1, #4
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	f000 ff6f 	bl	800b888 <_calloc_r>
 800a9aa:	69e3      	ldr	r3, [r4, #28]
 800a9ac:	60f0      	str	r0, [r6, #12]
 800a9ae:	68db      	ldr	r3, [r3, #12]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d1e4      	bne.n	800a97e <_Balloc+0x2e>
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	bd70      	pop	{r4, r5, r6, pc}
 800a9b8:	6802      	ldr	r2, [r0, #0]
 800a9ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a9be:	2300      	movs	r3, #0
 800a9c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a9c4:	e7f7      	b.n	800a9b6 <_Balloc+0x66>
 800a9c6:	bf00      	nop
 800a9c8:	0800c165 	.word	0x0800c165
 800a9cc:	0800c1e5 	.word	0x0800c1e5

0800a9d0 <_Bfree>:
 800a9d0:	b570      	push	{r4, r5, r6, lr}
 800a9d2:	69c6      	ldr	r6, [r0, #28]
 800a9d4:	4605      	mov	r5, r0
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	b976      	cbnz	r6, 800a9f8 <_Bfree+0x28>
 800a9da:	2010      	movs	r0, #16
 800a9dc:	f7ff ff02 	bl	800a7e4 <malloc>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	61e8      	str	r0, [r5, #28]
 800a9e4:	b920      	cbnz	r0, 800a9f0 <_Bfree+0x20>
 800a9e6:	4b09      	ldr	r3, [pc, #36]	@ (800aa0c <_Bfree+0x3c>)
 800a9e8:	4809      	ldr	r0, [pc, #36]	@ (800aa10 <_Bfree+0x40>)
 800a9ea:	218f      	movs	r1, #143	@ 0x8f
 800a9ec:	f000 ff2e 	bl	800b84c <__assert_func>
 800a9f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a9f4:	6006      	str	r6, [r0, #0]
 800a9f6:	60c6      	str	r6, [r0, #12]
 800a9f8:	b13c      	cbz	r4, 800aa0a <_Bfree+0x3a>
 800a9fa:	69eb      	ldr	r3, [r5, #28]
 800a9fc:	6862      	ldr	r2, [r4, #4]
 800a9fe:	68db      	ldr	r3, [r3, #12]
 800aa00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa04:	6021      	str	r1, [r4, #0]
 800aa06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aa0a:	bd70      	pop	{r4, r5, r6, pc}
 800aa0c:	0800c165 	.word	0x0800c165
 800aa10:	0800c1e5 	.word	0x0800c1e5

0800aa14 <__multadd>:
 800aa14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa18:	690d      	ldr	r5, [r1, #16]
 800aa1a:	4607      	mov	r7, r0
 800aa1c:	460c      	mov	r4, r1
 800aa1e:	461e      	mov	r6, r3
 800aa20:	f101 0c14 	add.w	ip, r1, #20
 800aa24:	2000      	movs	r0, #0
 800aa26:	f8dc 3000 	ldr.w	r3, [ip]
 800aa2a:	b299      	uxth	r1, r3
 800aa2c:	fb02 6101 	mla	r1, r2, r1, r6
 800aa30:	0c1e      	lsrs	r6, r3, #16
 800aa32:	0c0b      	lsrs	r3, r1, #16
 800aa34:	fb02 3306 	mla	r3, r2, r6, r3
 800aa38:	b289      	uxth	r1, r1
 800aa3a:	3001      	adds	r0, #1
 800aa3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aa40:	4285      	cmp	r5, r0
 800aa42:	f84c 1b04 	str.w	r1, [ip], #4
 800aa46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aa4a:	dcec      	bgt.n	800aa26 <__multadd+0x12>
 800aa4c:	b30e      	cbz	r6, 800aa92 <__multadd+0x7e>
 800aa4e:	68a3      	ldr	r3, [r4, #8]
 800aa50:	42ab      	cmp	r3, r5
 800aa52:	dc19      	bgt.n	800aa88 <__multadd+0x74>
 800aa54:	6861      	ldr	r1, [r4, #4]
 800aa56:	4638      	mov	r0, r7
 800aa58:	3101      	adds	r1, #1
 800aa5a:	f7ff ff79 	bl	800a950 <_Balloc>
 800aa5e:	4680      	mov	r8, r0
 800aa60:	b928      	cbnz	r0, 800aa6e <__multadd+0x5a>
 800aa62:	4602      	mov	r2, r0
 800aa64:	4b0c      	ldr	r3, [pc, #48]	@ (800aa98 <__multadd+0x84>)
 800aa66:	480d      	ldr	r0, [pc, #52]	@ (800aa9c <__multadd+0x88>)
 800aa68:	21ba      	movs	r1, #186	@ 0xba
 800aa6a:	f000 feef 	bl	800b84c <__assert_func>
 800aa6e:	6922      	ldr	r2, [r4, #16]
 800aa70:	3202      	adds	r2, #2
 800aa72:	f104 010c 	add.w	r1, r4, #12
 800aa76:	0092      	lsls	r2, r2, #2
 800aa78:	300c      	adds	r0, #12
 800aa7a:	f7ff f800 	bl	8009a7e <memcpy>
 800aa7e:	4621      	mov	r1, r4
 800aa80:	4638      	mov	r0, r7
 800aa82:	f7ff ffa5 	bl	800a9d0 <_Bfree>
 800aa86:	4644      	mov	r4, r8
 800aa88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aa8c:	3501      	adds	r5, #1
 800aa8e:	615e      	str	r6, [r3, #20]
 800aa90:	6125      	str	r5, [r4, #16]
 800aa92:	4620      	mov	r0, r4
 800aa94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa98:	0800c1d4 	.word	0x0800c1d4
 800aa9c:	0800c1e5 	.word	0x0800c1e5

0800aaa0 <__hi0bits>:
 800aaa0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	bf36      	itet	cc
 800aaa8:	0403      	lslcc	r3, r0, #16
 800aaaa:	2000      	movcs	r0, #0
 800aaac:	2010      	movcc	r0, #16
 800aaae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aab2:	bf3c      	itt	cc
 800aab4:	021b      	lslcc	r3, r3, #8
 800aab6:	3008      	addcc	r0, #8
 800aab8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aabc:	bf3c      	itt	cc
 800aabe:	011b      	lslcc	r3, r3, #4
 800aac0:	3004      	addcc	r0, #4
 800aac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aac6:	bf3c      	itt	cc
 800aac8:	009b      	lslcc	r3, r3, #2
 800aaca:	3002      	addcc	r0, #2
 800aacc:	2b00      	cmp	r3, #0
 800aace:	db05      	blt.n	800aadc <__hi0bits+0x3c>
 800aad0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800aad4:	f100 0001 	add.w	r0, r0, #1
 800aad8:	bf08      	it	eq
 800aada:	2020      	moveq	r0, #32
 800aadc:	4770      	bx	lr

0800aade <__lo0bits>:
 800aade:	6803      	ldr	r3, [r0, #0]
 800aae0:	4602      	mov	r2, r0
 800aae2:	f013 0007 	ands.w	r0, r3, #7
 800aae6:	d00b      	beq.n	800ab00 <__lo0bits+0x22>
 800aae8:	07d9      	lsls	r1, r3, #31
 800aaea:	d421      	bmi.n	800ab30 <__lo0bits+0x52>
 800aaec:	0798      	lsls	r0, r3, #30
 800aaee:	bf49      	itett	mi
 800aaf0:	085b      	lsrmi	r3, r3, #1
 800aaf2:	089b      	lsrpl	r3, r3, #2
 800aaf4:	2001      	movmi	r0, #1
 800aaf6:	6013      	strmi	r3, [r2, #0]
 800aaf8:	bf5c      	itt	pl
 800aafa:	6013      	strpl	r3, [r2, #0]
 800aafc:	2002      	movpl	r0, #2
 800aafe:	4770      	bx	lr
 800ab00:	b299      	uxth	r1, r3
 800ab02:	b909      	cbnz	r1, 800ab08 <__lo0bits+0x2a>
 800ab04:	0c1b      	lsrs	r3, r3, #16
 800ab06:	2010      	movs	r0, #16
 800ab08:	b2d9      	uxtb	r1, r3
 800ab0a:	b909      	cbnz	r1, 800ab10 <__lo0bits+0x32>
 800ab0c:	3008      	adds	r0, #8
 800ab0e:	0a1b      	lsrs	r3, r3, #8
 800ab10:	0719      	lsls	r1, r3, #28
 800ab12:	bf04      	itt	eq
 800ab14:	091b      	lsreq	r3, r3, #4
 800ab16:	3004      	addeq	r0, #4
 800ab18:	0799      	lsls	r1, r3, #30
 800ab1a:	bf04      	itt	eq
 800ab1c:	089b      	lsreq	r3, r3, #2
 800ab1e:	3002      	addeq	r0, #2
 800ab20:	07d9      	lsls	r1, r3, #31
 800ab22:	d403      	bmi.n	800ab2c <__lo0bits+0x4e>
 800ab24:	085b      	lsrs	r3, r3, #1
 800ab26:	f100 0001 	add.w	r0, r0, #1
 800ab2a:	d003      	beq.n	800ab34 <__lo0bits+0x56>
 800ab2c:	6013      	str	r3, [r2, #0]
 800ab2e:	4770      	bx	lr
 800ab30:	2000      	movs	r0, #0
 800ab32:	4770      	bx	lr
 800ab34:	2020      	movs	r0, #32
 800ab36:	4770      	bx	lr

0800ab38 <__i2b>:
 800ab38:	b510      	push	{r4, lr}
 800ab3a:	460c      	mov	r4, r1
 800ab3c:	2101      	movs	r1, #1
 800ab3e:	f7ff ff07 	bl	800a950 <_Balloc>
 800ab42:	4602      	mov	r2, r0
 800ab44:	b928      	cbnz	r0, 800ab52 <__i2b+0x1a>
 800ab46:	4b05      	ldr	r3, [pc, #20]	@ (800ab5c <__i2b+0x24>)
 800ab48:	4805      	ldr	r0, [pc, #20]	@ (800ab60 <__i2b+0x28>)
 800ab4a:	f240 1145 	movw	r1, #325	@ 0x145
 800ab4e:	f000 fe7d 	bl	800b84c <__assert_func>
 800ab52:	2301      	movs	r3, #1
 800ab54:	6144      	str	r4, [r0, #20]
 800ab56:	6103      	str	r3, [r0, #16]
 800ab58:	bd10      	pop	{r4, pc}
 800ab5a:	bf00      	nop
 800ab5c:	0800c1d4 	.word	0x0800c1d4
 800ab60:	0800c1e5 	.word	0x0800c1e5

0800ab64 <__multiply>:
 800ab64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab68:	4617      	mov	r7, r2
 800ab6a:	690a      	ldr	r2, [r1, #16]
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	bfa8      	it	ge
 800ab72:	463b      	movge	r3, r7
 800ab74:	4689      	mov	r9, r1
 800ab76:	bfa4      	itt	ge
 800ab78:	460f      	movge	r7, r1
 800ab7a:	4699      	movge	r9, r3
 800ab7c:	693d      	ldr	r5, [r7, #16]
 800ab7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	6879      	ldr	r1, [r7, #4]
 800ab86:	eb05 060a 	add.w	r6, r5, sl
 800ab8a:	42b3      	cmp	r3, r6
 800ab8c:	b085      	sub	sp, #20
 800ab8e:	bfb8      	it	lt
 800ab90:	3101      	addlt	r1, #1
 800ab92:	f7ff fedd 	bl	800a950 <_Balloc>
 800ab96:	b930      	cbnz	r0, 800aba6 <__multiply+0x42>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	4b41      	ldr	r3, [pc, #260]	@ (800aca0 <__multiply+0x13c>)
 800ab9c:	4841      	ldr	r0, [pc, #260]	@ (800aca4 <__multiply+0x140>)
 800ab9e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aba2:	f000 fe53 	bl	800b84c <__assert_func>
 800aba6:	f100 0414 	add.w	r4, r0, #20
 800abaa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800abae:	4623      	mov	r3, r4
 800abb0:	2200      	movs	r2, #0
 800abb2:	4573      	cmp	r3, lr
 800abb4:	d320      	bcc.n	800abf8 <__multiply+0x94>
 800abb6:	f107 0814 	add.w	r8, r7, #20
 800abba:	f109 0114 	add.w	r1, r9, #20
 800abbe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800abc2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800abc6:	9302      	str	r3, [sp, #8]
 800abc8:	1beb      	subs	r3, r5, r7
 800abca:	3b15      	subs	r3, #21
 800abcc:	f023 0303 	bic.w	r3, r3, #3
 800abd0:	3304      	adds	r3, #4
 800abd2:	3715      	adds	r7, #21
 800abd4:	42bd      	cmp	r5, r7
 800abd6:	bf38      	it	cc
 800abd8:	2304      	movcc	r3, #4
 800abda:	9301      	str	r3, [sp, #4]
 800abdc:	9b02      	ldr	r3, [sp, #8]
 800abde:	9103      	str	r1, [sp, #12]
 800abe0:	428b      	cmp	r3, r1
 800abe2:	d80c      	bhi.n	800abfe <__multiply+0x9a>
 800abe4:	2e00      	cmp	r6, #0
 800abe6:	dd03      	ble.n	800abf0 <__multiply+0x8c>
 800abe8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800abec:	2b00      	cmp	r3, #0
 800abee:	d055      	beq.n	800ac9c <__multiply+0x138>
 800abf0:	6106      	str	r6, [r0, #16]
 800abf2:	b005      	add	sp, #20
 800abf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abf8:	f843 2b04 	str.w	r2, [r3], #4
 800abfc:	e7d9      	b.n	800abb2 <__multiply+0x4e>
 800abfe:	f8b1 a000 	ldrh.w	sl, [r1]
 800ac02:	f1ba 0f00 	cmp.w	sl, #0
 800ac06:	d01f      	beq.n	800ac48 <__multiply+0xe4>
 800ac08:	46c4      	mov	ip, r8
 800ac0a:	46a1      	mov	r9, r4
 800ac0c:	2700      	movs	r7, #0
 800ac0e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ac12:	f8d9 3000 	ldr.w	r3, [r9]
 800ac16:	fa1f fb82 	uxth.w	fp, r2
 800ac1a:	b29b      	uxth	r3, r3
 800ac1c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ac20:	443b      	add	r3, r7
 800ac22:	f8d9 7000 	ldr.w	r7, [r9]
 800ac26:	0c12      	lsrs	r2, r2, #16
 800ac28:	0c3f      	lsrs	r7, r7, #16
 800ac2a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ac2e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac38:	4565      	cmp	r5, ip
 800ac3a:	f849 3b04 	str.w	r3, [r9], #4
 800ac3e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ac42:	d8e4      	bhi.n	800ac0e <__multiply+0xaa>
 800ac44:	9b01      	ldr	r3, [sp, #4]
 800ac46:	50e7      	str	r7, [r4, r3]
 800ac48:	9b03      	ldr	r3, [sp, #12]
 800ac4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ac4e:	3104      	adds	r1, #4
 800ac50:	f1b9 0f00 	cmp.w	r9, #0
 800ac54:	d020      	beq.n	800ac98 <__multiply+0x134>
 800ac56:	6823      	ldr	r3, [r4, #0]
 800ac58:	4647      	mov	r7, r8
 800ac5a:	46a4      	mov	ip, r4
 800ac5c:	f04f 0a00 	mov.w	sl, #0
 800ac60:	f8b7 b000 	ldrh.w	fp, [r7]
 800ac64:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ac68:	fb09 220b 	mla	r2, r9, fp, r2
 800ac6c:	4452      	add	r2, sl
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac74:	f84c 3b04 	str.w	r3, [ip], #4
 800ac78:	f857 3b04 	ldr.w	r3, [r7], #4
 800ac7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ac80:	f8bc 3000 	ldrh.w	r3, [ip]
 800ac84:	fb09 330a 	mla	r3, r9, sl, r3
 800ac88:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ac8c:	42bd      	cmp	r5, r7
 800ac8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ac92:	d8e5      	bhi.n	800ac60 <__multiply+0xfc>
 800ac94:	9a01      	ldr	r2, [sp, #4]
 800ac96:	50a3      	str	r3, [r4, r2]
 800ac98:	3404      	adds	r4, #4
 800ac9a:	e79f      	b.n	800abdc <__multiply+0x78>
 800ac9c:	3e01      	subs	r6, #1
 800ac9e:	e7a1      	b.n	800abe4 <__multiply+0x80>
 800aca0:	0800c1d4 	.word	0x0800c1d4
 800aca4:	0800c1e5 	.word	0x0800c1e5

0800aca8 <__pow5mult>:
 800aca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acac:	4615      	mov	r5, r2
 800acae:	f012 0203 	ands.w	r2, r2, #3
 800acb2:	4607      	mov	r7, r0
 800acb4:	460e      	mov	r6, r1
 800acb6:	d007      	beq.n	800acc8 <__pow5mult+0x20>
 800acb8:	4c25      	ldr	r4, [pc, #148]	@ (800ad50 <__pow5mult+0xa8>)
 800acba:	3a01      	subs	r2, #1
 800acbc:	2300      	movs	r3, #0
 800acbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800acc2:	f7ff fea7 	bl	800aa14 <__multadd>
 800acc6:	4606      	mov	r6, r0
 800acc8:	10ad      	asrs	r5, r5, #2
 800acca:	d03d      	beq.n	800ad48 <__pow5mult+0xa0>
 800accc:	69fc      	ldr	r4, [r7, #28]
 800acce:	b97c      	cbnz	r4, 800acf0 <__pow5mult+0x48>
 800acd0:	2010      	movs	r0, #16
 800acd2:	f7ff fd87 	bl	800a7e4 <malloc>
 800acd6:	4602      	mov	r2, r0
 800acd8:	61f8      	str	r0, [r7, #28]
 800acda:	b928      	cbnz	r0, 800ace8 <__pow5mult+0x40>
 800acdc:	4b1d      	ldr	r3, [pc, #116]	@ (800ad54 <__pow5mult+0xac>)
 800acde:	481e      	ldr	r0, [pc, #120]	@ (800ad58 <__pow5mult+0xb0>)
 800ace0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ace4:	f000 fdb2 	bl	800b84c <__assert_func>
 800ace8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800acec:	6004      	str	r4, [r0, #0]
 800acee:	60c4      	str	r4, [r0, #12]
 800acf0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800acf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800acf8:	b94c      	cbnz	r4, 800ad0e <__pow5mult+0x66>
 800acfa:	f240 2171 	movw	r1, #625	@ 0x271
 800acfe:	4638      	mov	r0, r7
 800ad00:	f7ff ff1a 	bl	800ab38 <__i2b>
 800ad04:	2300      	movs	r3, #0
 800ad06:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad0a:	4604      	mov	r4, r0
 800ad0c:	6003      	str	r3, [r0, #0]
 800ad0e:	f04f 0900 	mov.w	r9, #0
 800ad12:	07eb      	lsls	r3, r5, #31
 800ad14:	d50a      	bpl.n	800ad2c <__pow5mult+0x84>
 800ad16:	4631      	mov	r1, r6
 800ad18:	4622      	mov	r2, r4
 800ad1a:	4638      	mov	r0, r7
 800ad1c:	f7ff ff22 	bl	800ab64 <__multiply>
 800ad20:	4631      	mov	r1, r6
 800ad22:	4680      	mov	r8, r0
 800ad24:	4638      	mov	r0, r7
 800ad26:	f7ff fe53 	bl	800a9d0 <_Bfree>
 800ad2a:	4646      	mov	r6, r8
 800ad2c:	106d      	asrs	r5, r5, #1
 800ad2e:	d00b      	beq.n	800ad48 <__pow5mult+0xa0>
 800ad30:	6820      	ldr	r0, [r4, #0]
 800ad32:	b938      	cbnz	r0, 800ad44 <__pow5mult+0x9c>
 800ad34:	4622      	mov	r2, r4
 800ad36:	4621      	mov	r1, r4
 800ad38:	4638      	mov	r0, r7
 800ad3a:	f7ff ff13 	bl	800ab64 <__multiply>
 800ad3e:	6020      	str	r0, [r4, #0]
 800ad40:	f8c0 9000 	str.w	r9, [r0]
 800ad44:	4604      	mov	r4, r0
 800ad46:	e7e4      	b.n	800ad12 <__pow5mult+0x6a>
 800ad48:	4630      	mov	r0, r6
 800ad4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad4e:	bf00      	nop
 800ad50:	0800c298 	.word	0x0800c298
 800ad54:	0800c165 	.word	0x0800c165
 800ad58:	0800c1e5 	.word	0x0800c1e5

0800ad5c <__lshift>:
 800ad5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad60:	460c      	mov	r4, r1
 800ad62:	6849      	ldr	r1, [r1, #4]
 800ad64:	6923      	ldr	r3, [r4, #16]
 800ad66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ad6a:	68a3      	ldr	r3, [r4, #8]
 800ad6c:	4607      	mov	r7, r0
 800ad6e:	4691      	mov	r9, r2
 800ad70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad74:	f108 0601 	add.w	r6, r8, #1
 800ad78:	42b3      	cmp	r3, r6
 800ad7a:	db0b      	blt.n	800ad94 <__lshift+0x38>
 800ad7c:	4638      	mov	r0, r7
 800ad7e:	f7ff fde7 	bl	800a950 <_Balloc>
 800ad82:	4605      	mov	r5, r0
 800ad84:	b948      	cbnz	r0, 800ad9a <__lshift+0x3e>
 800ad86:	4602      	mov	r2, r0
 800ad88:	4b28      	ldr	r3, [pc, #160]	@ (800ae2c <__lshift+0xd0>)
 800ad8a:	4829      	ldr	r0, [pc, #164]	@ (800ae30 <__lshift+0xd4>)
 800ad8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ad90:	f000 fd5c 	bl	800b84c <__assert_func>
 800ad94:	3101      	adds	r1, #1
 800ad96:	005b      	lsls	r3, r3, #1
 800ad98:	e7ee      	b.n	800ad78 <__lshift+0x1c>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	f100 0114 	add.w	r1, r0, #20
 800ada0:	f100 0210 	add.w	r2, r0, #16
 800ada4:	4618      	mov	r0, r3
 800ada6:	4553      	cmp	r3, sl
 800ada8:	db33      	blt.n	800ae12 <__lshift+0xb6>
 800adaa:	6920      	ldr	r0, [r4, #16]
 800adac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800adb0:	f104 0314 	add.w	r3, r4, #20
 800adb4:	f019 091f 	ands.w	r9, r9, #31
 800adb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800adbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800adc0:	d02b      	beq.n	800ae1a <__lshift+0xbe>
 800adc2:	f1c9 0e20 	rsb	lr, r9, #32
 800adc6:	468a      	mov	sl, r1
 800adc8:	2200      	movs	r2, #0
 800adca:	6818      	ldr	r0, [r3, #0]
 800adcc:	fa00 f009 	lsl.w	r0, r0, r9
 800add0:	4310      	orrs	r0, r2
 800add2:	f84a 0b04 	str.w	r0, [sl], #4
 800add6:	f853 2b04 	ldr.w	r2, [r3], #4
 800adda:	459c      	cmp	ip, r3
 800addc:	fa22 f20e 	lsr.w	r2, r2, lr
 800ade0:	d8f3      	bhi.n	800adca <__lshift+0x6e>
 800ade2:	ebac 0304 	sub.w	r3, ip, r4
 800ade6:	3b15      	subs	r3, #21
 800ade8:	f023 0303 	bic.w	r3, r3, #3
 800adec:	3304      	adds	r3, #4
 800adee:	f104 0015 	add.w	r0, r4, #21
 800adf2:	4560      	cmp	r0, ip
 800adf4:	bf88      	it	hi
 800adf6:	2304      	movhi	r3, #4
 800adf8:	50ca      	str	r2, [r1, r3]
 800adfa:	b10a      	cbz	r2, 800ae00 <__lshift+0xa4>
 800adfc:	f108 0602 	add.w	r6, r8, #2
 800ae00:	3e01      	subs	r6, #1
 800ae02:	4638      	mov	r0, r7
 800ae04:	612e      	str	r6, [r5, #16]
 800ae06:	4621      	mov	r1, r4
 800ae08:	f7ff fde2 	bl	800a9d0 <_Bfree>
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae12:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae16:	3301      	adds	r3, #1
 800ae18:	e7c5      	b.n	800ada6 <__lshift+0x4a>
 800ae1a:	3904      	subs	r1, #4
 800ae1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae20:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae24:	459c      	cmp	ip, r3
 800ae26:	d8f9      	bhi.n	800ae1c <__lshift+0xc0>
 800ae28:	e7ea      	b.n	800ae00 <__lshift+0xa4>
 800ae2a:	bf00      	nop
 800ae2c:	0800c1d4 	.word	0x0800c1d4
 800ae30:	0800c1e5 	.word	0x0800c1e5

0800ae34 <__mcmp>:
 800ae34:	690a      	ldr	r2, [r1, #16]
 800ae36:	4603      	mov	r3, r0
 800ae38:	6900      	ldr	r0, [r0, #16]
 800ae3a:	1a80      	subs	r0, r0, r2
 800ae3c:	b530      	push	{r4, r5, lr}
 800ae3e:	d10e      	bne.n	800ae5e <__mcmp+0x2a>
 800ae40:	3314      	adds	r3, #20
 800ae42:	3114      	adds	r1, #20
 800ae44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ae48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ae4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae54:	4295      	cmp	r5, r2
 800ae56:	d003      	beq.n	800ae60 <__mcmp+0x2c>
 800ae58:	d205      	bcs.n	800ae66 <__mcmp+0x32>
 800ae5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae5e:	bd30      	pop	{r4, r5, pc}
 800ae60:	42a3      	cmp	r3, r4
 800ae62:	d3f3      	bcc.n	800ae4c <__mcmp+0x18>
 800ae64:	e7fb      	b.n	800ae5e <__mcmp+0x2a>
 800ae66:	2001      	movs	r0, #1
 800ae68:	e7f9      	b.n	800ae5e <__mcmp+0x2a>
	...

0800ae6c <__mdiff>:
 800ae6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae70:	4689      	mov	r9, r1
 800ae72:	4606      	mov	r6, r0
 800ae74:	4611      	mov	r1, r2
 800ae76:	4648      	mov	r0, r9
 800ae78:	4614      	mov	r4, r2
 800ae7a:	f7ff ffdb 	bl	800ae34 <__mcmp>
 800ae7e:	1e05      	subs	r5, r0, #0
 800ae80:	d112      	bne.n	800aea8 <__mdiff+0x3c>
 800ae82:	4629      	mov	r1, r5
 800ae84:	4630      	mov	r0, r6
 800ae86:	f7ff fd63 	bl	800a950 <_Balloc>
 800ae8a:	4602      	mov	r2, r0
 800ae8c:	b928      	cbnz	r0, 800ae9a <__mdiff+0x2e>
 800ae8e:	4b3f      	ldr	r3, [pc, #252]	@ (800af8c <__mdiff+0x120>)
 800ae90:	f240 2137 	movw	r1, #567	@ 0x237
 800ae94:	483e      	ldr	r0, [pc, #248]	@ (800af90 <__mdiff+0x124>)
 800ae96:	f000 fcd9 	bl	800b84c <__assert_func>
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aea0:	4610      	mov	r0, r2
 800aea2:	b003      	add	sp, #12
 800aea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea8:	bfbc      	itt	lt
 800aeaa:	464b      	movlt	r3, r9
 800aeac:	46a1      	movlt	r9, r4
 800aeae:	4630      	mov	r0, r6
 800aeb0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aeb4:	bfba      	itte	lt
 800aeb6:	461c      	movlt	r4, r3
 800aeb8:	2501      	movlt	r5, #1
 800aeba:	2500      	movge	r5, #0
 800aebc:	f7ff fd48 	bl	800a950 <_Balloc>
 800aec0:	4602      	mov	r2, r0
 800aec2:	b918      	cbnz	r0, 800aecc <__mdiff+0x60>
 800aec4:	4b31      	ldr	r3, [pc, #196]	@ (800af8c <__mdiff+0x120>)
 800aec6:	f240 2145 	movw	r1, #581	@ 0x245
 800aeca:	e7e3      	b.n	800ae94 <__mdiff+0x28>
 800aecc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aed0:	6926      	ldr	r6, [r4, #16]
 800aed2:	60c5      	str	r5, [r0, #12]
 800aed4:	f109 0310 	add.w	r3, r9, #16
 800aed8:	f109 0514 	add.w	r5, r9, #20
 800aedc:	f104 0e14 	add.w	lr, r4, #20
 800aee0:	f100 0b14 	add.w	fp, r0, #20
 800aee4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aee8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aeec:	9301      	str	r3, [sp, #4]
 800aeee:	46d9      	mov	r9, fp
 800aef0:	f04f 0c00 	mov.w	ip, #0
 800aef4:	9b01      	ldr	r3, [sp, #4]
 800aef6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aefa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aefe:	9301      	str	r3, [sp, #4]
 800af00:	fa1f f38a 	uxth.w	r3, sl
 800af04:	4619      	mov	r1, r3
 800af06:	b283      	uxth	r3, r0
 800af08:	1acb      	subs	r3, r1, r3
 800af0a:	0c00      	lsrs	r0, r0, #16
 800af0c:	4463      	add	r3, ip
 800af0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800af12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800af16:	b29b      	uxth	r3, r3
 800af18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800af1c:	4576      	cmp	r6, lr
 800af1e:	f849 3b04 	str.w	r3, [r9], #4
 800af22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800af26:	d8e5      	bhi.n	800aef4 <__mdiff+0x88>
 800af28:	1b33      	subs	r3, r6, r4
 800af2a:	3b15      	subs	r3, #21
 800af2c:	f023 0303 	bic.w	r3, r3, #3
 800af30:	3415      	adds	r4, #21
 800af32:	3304      	adds	r3, #4
 800af34:	42a6      	cmp	r6, r4
 800af36:	bf38      	it	cc
 800af38:	2304      	movcc	r3, #4
 800af3a:	441d      	add	r5, r3
 800af3c:	445b      	add	r3, fp
 800af3e:	461e      	mov	r6, r3
 800af40:	462c      	mov	r4, r5
 800af42:	4544      	cmp	r4, r8
 800af44:	d30e      	bcc.n	800af64 <__mdiff+0xf8>
 800af46:	f108 0103 	add.w	r1, r8, #3
 800af4a:	1b49      	subs	r1, r1, r5
 800af4c:	f021 0103 	bic.w	r1, r1, #3
 800af50:	3d03      	subs	r5, #3
 800af52:	45a8      	cmp	r8, r5
 800af54:	bf38      	it	cc
 800af56:	2100      	movcc	r1, #0
 800af58:	440b      	add	r3, r1
 800af5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800af5e:	b191      	cbz	r1, 800af86 <__mdiff+0x11a>
 800af60:	6117      	str	r7, [r2, #16]
 800af62:	e79d      	b.n	800aea0 <__mdiff+0x34>
 800af64:	f854 1b04 	ldr.w	r1, [r4], #4
 800af68:	46e6      	mov	lr, ip
 800af6a:	0c08      	lsrs	r0, r1, #16
 800af6c:	fa1c fc81 	uxtah	ip, ip, r1
 800af70:	4471      	add	r1, lr
 800af72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800af76:	b289      	uxth	r1, r1
 800af78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800af7c:	f846 1b04 	str.w	r1, [r6], #4
 800af80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800af84:	e7dd      	b.n	800af42 <__mdiff+0xd6>
 800af86:	3f01      	subs	r7, #1
 800af88:	e7e7      	b.n	800af5a <__mdiff+0xee>
 800af8a:	bf00      	nop
 800af8c:	0800c1d4 	.word	0x0800c1d4
 800af90:	0800c1e5 	.word	0x0800c1e5

0800af94 <__d2b>:
 800af94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af98:	460f      	mov	r7, r1
 800af9a:	2101      	movs	r1, #1
 800af9c:	ec59 8b10 	vmov	r8, r9, d0
 800afa0:	4616      	mov	r6, r2
 800afa2:	f7ff fcd5 	bl	800a950 <_Balloc>
 800afa6:	4604      	mov	r4, r0
 800afa8:	b930      	cbnz	r0, 800afb8 <__d2b+0x24>
 800afaa:	4602      	mov	r2, r0
 800afac:	4b23      	ldr	r3, [pc, #140]	@ (800b03c <__d2b+0xa8>)
 800afae:	4824      	ldr	r0, [pc, #144]	@ (800b040 <__d2b+0xac>)
 800afb0:	f240 310f 	movw	r1, #783	@ 0x30f
 800afb4:	f000 fc4a 	bl	800b84c <__assert_func>
 800afb8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800afbc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afc0:	b10d      	cbz	r5, 800afc6 <__d2b+0x32>
 800afc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800afc6:	9301      	str	r3, [sp, #4]
 800afc8:	f1b8 0300 	subs.w	r3, r8, #0
 800afcc:	d023      	beq.n	800b016 <__d2b+0x82>
 800afce:	4668      	mov	r0, sp
 800afd0:	9300      	str	r3, [sp, #0]
 800afd2:	f7ff fd84 	bl	800aade <__lo0bits>
 800afd6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800afda:	b1d0      	cbz	r0, 800b012 <__d2b+0x7e>
 800afdc:	f1c0 0320 	rsb	r3, r0, #32
 800afe0:	fa02 f303 	lsl.w	r3, r2, r3
 800afe4:	430b      	orrs	r3, r1
 800afe6:	40c2      	lsrs	r2, r0
 800afe8:	6163      	str	r3, [r4, #20]
 800afea:	9201      	str	r2, [sp, #4]
 800afec:	9b01      	ldr	r3, [sp, #4]
 800afee:	61a3      	str	r3, [r4, #24]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	bf0c      	ite	eq
 800aff4:	2201      	moveq	r2, #1
 800aff6:	2202      	movne	r2, #2
 800aff8:	6122      	str	r2, [r4, #16]
 800affa:	b1a5      	cbz	r5, 800b026 <__d2b+0x92>
 800affc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b000:	4405      	add	r5, r0
 800b002:	603d      	str	r5, [r7, #0]
 800b004:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b008:	6030      	str	r0, [r6, #0]
 800b00a:	4620      	mov	r0, r4
 800b00c:	b003      	add	sp, #12
 800b00e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b012:	6161      	str	r1, [r4, #20]
 800b014:	e7ea      	b.n	800afec <__d2b+0x58>
 800b016:	a801      	add	r0, sp, #4
 800b018:	f7ff fd61 	bl	800aade <__lo0bits>
 800b01c:	9b01      	ldr	r3, [sp, #4]
 800b01e:	6163      	str	r3, [r4, #20]
 800b020:	3020      	adds	r0, #32
 800b022:	2201      	movs	r2, #1
 800b024:	e7e8      	b.n	800aff8 <__d2b+0x64>
 800b026:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b02a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b02e:	6038      	str	r0, [r7, #0]
 800b030:	6918      	ldr	r0, [r3, #16]
 800b032:	f7ff fd35 	bl	800aaa0 <__hi0bits>
 800b036:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b03a:	e7e5      	b.n	800b008 <__d2b+0x74>
 800b03c:	0800c1d4 	.word	0x0800c1d4
 800b040:	0800c1e5 	.word	0x0800c1e5

0800b044 <__ssputs_r>:
 800b044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b048:	688e      	ldr	r6, [r1, #8]
 800b04a:	461f      	mov	r7, r3
 800b04c:	42be      	cmp	r6, r7
 800b04e:	680b      	ldr	r3, [r1, #0]
 800b050:	4682      	mov	sl, r0
 800b052:	460c      	mov	r4, r1
 800b054:	4690      	mov	r8, r2
 800b056:	d82d      	bhi.n	800b0b4 <__ssputs_r+0x70>
 800b058:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b05c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b060:	d026      	beq.n	800b0b0 <__ssputs_r+0x6c>
 800b062:	6965      	ldr	r5, [r4, #20]
 800b064:	6909      	ldr	r1, [r1, #16]
 800b066:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b06a:	eba3 0901 	sub.w	r9, r3, r1
 800b06e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b072:	1c7b      	adds	r3, r7, #1
 800b074:	444b      	add	r3, r9
 800b076:	106d      	asrs	r5, r5, #1
 800b078:	429d      	cmp	r5, r3
 800b07a:	bf38      	it	cc
 800b07c:	461d      	movcc	r5, r3
 800b07e:	0553      	lsls	r3, r2, #21
 800b080:	d527      	bpl.n	800b0d2 <__ssputs_r+0x8e>
 800b082:	4629      	mov	r1, r5
 800b084:	f7ff fbd8 	bl	800a838 <_malloc_r>
 800b088:	4606      	mov	r6, r0
 800b08a:	b360      	cbz	r0, 800b0e6 <__ssputs_r+0xa2>
 800b08c:	6921      	ldr	r1, [r4, #16]
 800b08e:	464a      	mov	r2, r9
 800b090:	f7fe fcf5 	bl	8009a7e <memcpy>
 800b094:	89a3      	ldrh	r3, [r4, #12]
 800b096:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b09a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b09e:	81a3      	strh	r3, [r4, #12]
 800b0a0:	6126      	str	r6, [r4, #16]
 800b0a2:	6165      	str	r5, [r4, #20]
 800b0a4:	444e      	add	r6, r9
 800b0a6:	eba5 0509 	sub.w	r5, r5, r9
 800b0aa:	6026      	str	r6, [r4, #0]
 800b0ac:	60a5      	str	r5, [r4, #8]
 800b0ae:	463e      	mov	r6, r7
 800b0b0:	42be      	cmp	r6, r7
 800b0b2:	d900      	bls.n	800b0b6 <__ssputs_r+0x72>
 800b0b4:	463e      	mov	r6, r7
 800b0b6:	6820      	ldr	r0, [r4, #0]
 800b0b8:	4632      	mov	r2, r6
 800b0ba:	4641      	mov	r1, r8
 800b0bc:	f000 fb9c 	bl	800b7f8 <memmove>
 800b0c0:	68a3      	ldr	r3, [r4, #8]
 800b0c2:	1b9b      	subs	r3, r3, r6
 800b0c4:	60a3      	str	r3, [r4, #8]
 800b0c6:	6823      	ldr	r3, [r4, #0]
 800b0c8:	4433      	add	r3, r6
 800b0ca:	6023      	str	r3, [r4, #0]
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d2:	462a      	mov	r2, r5
 800b0d4:	f000 fbfe 	bl	800b8d4 <_realloc_r>
 800b0d8:	4606      	mov	r6, r0
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	d1e0      	bne.n	800b0a0 <__ssputs_r+0x5c>
 800b0de:	6921      	ldr	r1, [r4, #16]
 800b0e0:	4650      	mov	r0, sl
 800b0e2:	f7ff fb35 	bl	800a750 <_free_r>
 800b0e6:	230c      	movs	r3, #12
 800b0e8:	f8ca 3000 	str.w	r3, [sl]
 800b0ec:	89a3      	ldrh	r3, [r4, #12]
 800b0ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0f2:	81a3      	strh	r3, [r4, #12]
 800b0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f8:	e7e9      	b.n	800b0ce <__ssputs_r+0x8a>
	...

0800b0fc <_svfiprintf_r>:
 800b0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b100:	4698      	mov	r8, r3
 800b102:	898b      	ldrh	r3, [r1, #12]
 800b104:	061b      	lsls	r3, r3, #24
 800b106:	b09d      	sub	sp, #116	@ 0x74
 800b108:	4607      	mov	r7, r0
 800b10a:	460d      	mov	r5, r1
 800b10c:	4614      	mov	r4, r2
 800b10e:	d510      	bpl.n	800b132 <_svfiprintf_r+0x36>
 800b110:	690b      	ldr	r3, [r1, #16]
 800b112:	b973      	cbnz	r3, 800b132 <_svfiprintf_r+0x36>
 800b114:	2140      	movs	r1, #64	@ 0x40
 800b116:	f7ff fb8f 	bl	800a838 <_malloc_r>
 800b11a:	6028      	str	r0, [r5, #0]
 800b11c:	6128      	str	r0, [r5, #16]
 800b11e:	b930      	cbnz	r0, 800b12e <_svfiprintf_r+0x32>
 800b120:	230c      	movs	r3, #12
 800b122:	603b      	str	r3, [r7, #0]
 800b124:	f04f 30ff 	mov.w	r0, #4294967295
 800b128:	b01d      	add	sp, #116	@ 0x74
 800b12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b12e:	2340      	movs	r3, #64	@ 0x40
 800b130:	616b      	str	r3, [r5, #20]
 800b132:	2300      	movs	r3, #0
 800b134:	9309      	str	r3, [sp, #36]	@ 0x24
 800b136:	2320      	movs	r3, #32
 800b138:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b13c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b140:	2330      	movs	r3, #48	@ 0x30
 800b142:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b2e0 <_svfiprintf_r+0x1e4>
 800b146:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b14a:	f04f 0901 	mov.w	r9, #1
 800b14e:	4623      	mov	r3, r4
 800b150:	469a      	mov	sl, r3
 800b152:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b156:	b10a      	cbz	r2, 800b15c <_svfiprintf_r+0x60>
 800b158:	2a25      	cmp	r2, #37	@ 0x25
 800b15a:	d1f9      	bne.n	800b150 <_svfiprintf_r+0x54>
 800b15c:	ebba 0b04 	subs.w	fp, sl, r4
 800b160:	d00b      	beq.n	800b17a <_svfiprintf_r+0x7e>
 800b162:	465b      	mov	r3, fp
 800b164:	4622      	mov	r2, r4
 800b166:	4629      	mov	r1, r5
 800b168:	4638      	mov	r0, r7
 800b16a:	f7ff ff6b 	bl	800b044 <__ssputs_r>
 800b16e:	3001      	adds	r0, #1
 800b170:	f000 80a7 	beq.w	800b2c2 <_svfiprintf_r+0x1c6>
 800b174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b176:	445a      	add	r2, fp
 800b178:	9209      	str	r2, [sp, #36]	@ 0x24
 800b17a:	f89a 3000 	ldrb.w	r3, [sl]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	f000 809f 	beq.w	800b2c2 <_svfiprintf_r+0x1c6>
 800b184:	2300      	movs	r3, #0
 800b186:	f04f 32ff 	mov.w	r2, #4294967295
 800b18a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b18e:	f10a 0a01 	add.w	sl, sl, #1
 800b192:	9304      	str	r3, [sp, #16]
 800b194:	9307      	str	r3, [sp, #28]
 800b196:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b19a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b19c:	4654      	mov	r4, sl
 800b19e:	2205      	movs	r2, #5
 800b1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1a4:	484e      	ldr	r0, [pc, #312]	@ (800b2e0 <_svfiprintf_r+0x1e4>)
 800b1a6:	f7f5 f83b 	bl	8000220 <memchr>
 800b1aa:	9a04      	ldr	r2, [sp, #16]
 800b1ac:	b9d8      	cbnz	r0, 800b1e6 <_svfiprintf_r+0xea>
 800b1ae:	06d0      	lsls	r0, r2, #27
 800b1b0:	bf44      	itt	mi
 800b1b2:	2320      	movmi	r3, #32
 800b1b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1b8:	0711      	lsls	r1, r2, #28
 800b1ba:	bf44      	itt	mi
 800b1bc:	232b      	movmi	r3, #43	@ 0x2b
 800b1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b1c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1c8:	d015      	beq.n	800b1f6 <_svfiprintf_r+0xfa>
 800b1ca:	9a07      	ldr	r2, [sp, #28]
 800b1cc:	4654      	mov	r4, sl
 800b1ce:	2000      	movs	r0, #0
 800b1d0:	f04f 0c0a 	mov.w	ip, #10
 800b1d4:	4621      	mov	r1, r4
 800b1d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1da:	3b30      	subs	r3, #48	@ 0x30
 800b1dc:	2b09      	cmp	r3, #9
 800b1de:	d94b      	bls.n	800b278 <_svfiprintf_r+0x17c>
 800b1e0:	b1b0      	cbz	r0, 800b210 <_svfiprintf_r+0x114>
 800b1e2:	9207      	str	r2, [sp, #28]
 800b1e4:	e014      	b.n	800b210 <_svfiprintf_r+0x114>
 800b1e6:	eba0 0308 	sub.w	r3, r0, r8
 800b1ea:	fa09 f303 	lsl.w	r3, r9, r3
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	9304      	str	r3, [sp, #16]
 800b1f2:	46a2      	mov	sl, r4
 800b1f4:	e7d2      	b.n	800b19c <_svfiprintf_r+0xa0>
 800b1f6:	9b03      	ldr	r3, [sp, #12]
 800b1f8:	1d19      	adds	r1, r3, #4
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	9103      	str	r1, [sp, #12]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	bfbb      	ittet	lt
 800b202:	425b      	neglt	r3, r3
 800b204:	f042 0202 	orrlt.w	r2, r2, #2
 800b208:	9307      	strge	r3, [sp, #28]
 800b20a:	9307      	strlt	r3, [sp, #28]
 800b20c:	bfb8      	it	lt
 800b20e:	9204      	strlt	r2, [sp, #16]
 800b210:	7823      	ldrb	r3, [r4, #0]
 800b212:	2b2e      	cmp	r3, #46	@ 0x2e
 800b214:	d10a      	bne.n	800b22c <_svfiprintf_r+0x130>
 800b216:	7863      	ldrb	r3, [r4, #1]
 800b218:	2b2a      	cmp	r3, #42	@ 0x2a
 800b21a:	d132      	bne.n	800b282 <_svfiprintf_r+0x186>
 800b21c:	9b03      	ldr	r3, [sp, #12]
 800b21e:	1d1a      	adds	r2, r3, #4
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	9203      	str	r2, [sp, #12]
 800b224:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b228:	3402      	adds	r4, #2
 800b22a:	9305      	str	r3, [sp, #20]
 800b22c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b2f0 <_svfiprintf_r+0x1f4>
 800b230:	7821      	ldrb	r1, [r4, #0]
 800b232:	2203      	movs	r2, #3
 800b234:	4650      	mov	r0, sl
 800b236:	f7f4 fff3 	bl	8000220 <memchr>
 800b23a:	b138      	cbz	r0, 800b24c <_svfiprintf_r+0x150>
 800b23c:	9b04      	ldr	r3, [sp, #16]
 800b23e:	eba0 000a 	sub.w	r0, r0, sl
 800b242:	2240      	movs	r2, #64	@ 0x40
 800b244:	4082      	lsls	r2, r0
 800b246:	4313      	orrs	r3, r2
 800b248:	3401      	adds	r4, #1
 800b24a:	9304      	str	r3, [sp, #16]
 800b24c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b250:	4824      	ldr	r0, [pc, #144]	@ (800b2e4 <_svfiprintf_r+0x1e8>)
 800b252:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b256:	2206      	movs	r2, #6
 800b258:	f7f4 ffe2 	bl	8000220 <memchr>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d036      	beq.n	800b2ce <_svfiprintf_r+0x1d2>
 800b260:	4b21      	ldr	r3, [pc, #132]	@ (800b2e8 <_svfiprintf_r+0x1ec>)
 800b262:	bb1b      	cbnz	r3, 800b2ac <_svfiprintf_r+0x1b0>
 800b264:	9b03      	ldr	r3, [sp, #12]
 800b266:	3307      	adds	r3, #7
 800b268:	f023 0307 	bic.w	r3, r3, #7
 800b26c:	3308      	adds	r3, #8
 800b26e:	9303      	str	r3, [sp, #12]
 800b270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b272:	4433      	add	r3, r6
 800b274:	9309      	str	r3, [sp, #36]	@ 0x24
 800b276:	e76a      	b.n	800b14e <_svfiprintf_r+0x52>
 800b278:	fb0c 3202 	mla	r2, ip, r2, r3
 800b27c:	460c      	mov	r4, r1
 800b27e:	2001      	movs	r0, #1
 800b280:	e7a8      	b.n	800b1d4 <_svfiprintf_r+0xd8>
 800b282:	2300      	movs	r3, #0
 800b284:	3401      	adds	r4, #1
 800b286:	9305      	str	r3, [sp, #20]
 800b288:	4619      	mov	r1, r3
 800b28a:	f04f 0c0a 	mov.w	ip, #10
 800b28e:	4620      	mov	r0, r4
 800b290:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b294:	3a30      	subs	r2, #48	@ 0x30
 800b296:	2a09      	cmp	r2, #9
 800b298:	d903      	bls.n	800b2a2 <_svfiprintf_r+0x1a6>
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d0c6      	beq.n	800b22c <_svfiprintf_r+0x130>
 800b29e:	9105      	str	r1, [sp, #20]
 800b2a0:	e7c4      	b.n	800b22c <_svfiprintf_r+0x130>
 800b2a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	e7f0      	b.n	800b28e <_svfiprintf_r+0x192>
 800b2ac:	ab03      	add	r3, sp, #12
 800b2ae:	9300      	str	r3, [sp, #0]
 800b2b0:	462a      	mov	r2, r5
 800b2b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b2ec <_svfiprintf_r+0x1f0>)
 800b2b4:	a904      	add	r1, sp, #16
 800b2b6:	4638      	mov	r0, r7
 800b2b8:	f7fd fe72 	bl	8008fa0 <_printf_float>
 800b2bc:	1c42      	adds	r2, r0, #1
 800b2be:	4606      	mov	r6, r0
 800b2c0:	d1d6      	bne.n	800b270 <_svfiprintf_r+0x174>
 800b2c2:	89ab      	ldrh	r3, [r5, #12]
 800b2c4:	065b      	lsls	r3, r3, #25
 800b2c6:	f53f af2d 	bmi.w	800b124 <_svfiprintf_r+0x28>
 800b2ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2cc:	e72c      	b.n	800b128 <_svfiprintf_r+0x2c>
 800b2ce:	ab03      	add	r3, sp, #12
 800b2d0:	9300      	str	r3, [sp, #0]
 800b2d2:	462a      	mov	r2, r5
 800b2d4:	4b05      	ldr	r3, [pc, #20]	@ (800b2ec <_svfiprintf_r+0x1f0>)
 800b2d6:	a904      	add	r1, sp, #16
 800b2d8:	4638      	mov	r0, r7
 800b2da:	f7fe f8f9 	bl	80094d0 <_printf_i>
 800b2de:	e7ed      	b.n	800b2bc <_svfiprintf_r+0x1c0>
 800b2e0:	0800c23e 	.word	0x0800c23e
 800b2e4:	0800c248 	.word	0x0800c248
 800b2e8:	08008fa1 	.word	0x08008fa1
 800b2ec:	0800b045 	.word	0x0800b045
 800b2f0:	0800c244 	.word	0x0800c244

0800b2f4 <__sfputc_r>:
 800b2f4:	6893      	ldr	r3, [r2, #8]
 800b2f6:	3b01      	subs	r3, #1
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	b410      	push	{r4}
 800b2fc:	6093      	str	r3, [r2, #8]
 800b2fe:	da08      	bge.n	800b312 <__sfputc_r+0x1e>
 800b300:	6994      	ldr	r4, [r2, #24]
 800b302:	42a3      	cmp	r3, r4
 800b304:	db01      	blt.n	800b30a <__sfputc_r+0x16>
 800b306:	290a      	cmp	r1, #10
 800b308:	d103      	bne.n	800b312 <__sfputc_r+0x1e>
 800b30a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b30e:	f000 b9df 	b.w	800b6d0 <__swbuf_r>
 800b312:	6813      	ldr	r3, [r2, #0]
 800b314:	1c58      	adds	r0, r3, #1
 800b316:	6010      	str	r0, [r2, #0]
 800b318:	7019      	strb	r1, [r3, #0]
 800b31a:	4608      	mov	r0, r1
 800b31c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <__sfputs_r>:
 800b322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b324:	4606      	mov	r6, r0
 800b326:	460f      	mov	r7, r1
 800b328:	4614      	mov	r4, r2
 800b32a:	18d5      	adds	r5, r2, r3
 800b32c:	42ac      	cmp	r4, r5
 800b32e:	d101      	bne.n	800b334 <__sfputs_r+0x12>
 800b330:	2000      	movs	r0, #0
 800b332:	e007      	b.n	800b344 <__sfputs_r+0x22>
 800b334:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b338:	463a      	mov	r2, r7
 800b33a:	4630      	mov	r0, r6
 800b33c:	f7ff ffda 	bl	800b2f4 <__sfputc_r>
 800b340:	1c43      	adds	r3, r0, #1
 800b342:	d1f3      	bne.n	800b32c <__sfputs_r+0xa>
 800b344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b348 <_vfiprintf_r>:
 800b348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	460d      	mov	r5, r1
 800b34e:	b09d      	sub	sp, #116	@ 0x74
 800b350:	4614      	mov	r4, r2
 800b352:	4698      	mov	r8, r3
 800b354:	4606      	mov	r6, r0
 800b356:	b118      	cbz	r0, 800b360 <_vfiprintf_r+0x18>
 800b358:	6a03      	ldr	r3, [r0, #32]
 800b35a:	b90b      	cbnz	r3, 800b360 <_vfiprintf_r+0x18>
 800b35c:	f7fe fa62 	bl	8009824 <__sinit>
 800b360:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b362:	07d9      	lsls	r1, r3, #31
 800b364:	d405      	bmi.n	800b372 <_vfiprintf_r+0x2a>
 800b366:	89ab      	ldrh	r3, [r5, #12]
 800b368:	059a      	lsls	r2, r3, #22
 800b36a:	d402      	bmi.n	800b372 <_vfiprintf_r+0x2a>
 800b36c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b36e:	f7fe fb84 	bl	8009a7a <__retarget_lock_acquire_recursive>
 800b372:	89ab      	ldrh	r3, [r5, #12]
 800b374:	071b      	lsls	r3, r3, #28
 800b376:	d501      	bpl.n	800b37c <_vfiprintf_r+0x34>
 800b378:	692b      	ldr	r3, [r5, #16]
 800b37a:	b99b      	cbnz	r3, 800b3a4 <_vfiprintf_r+0x5c>
 800b37c:	4629      	mov	r1, r5
 800b37e:	4630      	mov	r0, r6
 800b380:	f000 f9e4 	bl	800b74c <__swsetup_r>
 800b384:	b170      	cbz	r0, 800b3a4 <_vfiprintf_r+0x5c>
 800b386:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b388:	07dc      	lsls	r4, r3, #31
 800b38a:	d504      	bpl.n	800b396 <_vfiprintf_r+0x4e>
 800b38c:	f04f 30ff 	mov.w	r0, #4294967295
 800b390:	b01d      	add	sp, #116	@ 0x74
 800b392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b396:	89ab      	ldrh	r3, [r5, #12]
 800b398:	0598      	lsls	r0, r3, #22
 800b39a:	d4f7      	bmi.n	800b38c <_vfiprintf_r+0x44>
 800b39c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b39e:	f7fe fb6d 	bl	8009a7c <__retarget_lock_release_recursive>
 800b3a2:	e7f3      	b.n	800b38c <_vfiprintf_r+0x44>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3a8:	2320      	movs	r3, #32
 800b3aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3b2:	2330      	movs	r3, #48	@ 0x30
 800b3b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b564 <_vfiprintf_r+0x21c>
 800b3b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3bc:	f04f 0901 	mov.w	r9, #1
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	469a      	mov	sl, r3
 800b3c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3c8:	b10a      	cbz	r2, 800b3ce <_vfiprintf_r+0x86>
 800b3ca:	2a25      	cmp	r2, #37	@ 0x25
 800b3cc:	d1f9      	bne.n	800b3c2 <_vfiprintf_r+0x7a>
 800b3ce:	ebba 0b04 	subs.w	fp, sl, r4
 800b3d2:	d00b      	beq.n	800b3ec <_vfiprintf_r+0xa4>
 800b3d4:	465b      	mov	r3, fp
 800b3d6:	4622      	mov	r2, r4
 800b3d8:	4629      	mov	r1, r5
 800b3da:	4630      	mov	r0, r6
 800b3dc:	f7ff ffa1 	bl	800b322 <__sfputs_r>
 800b3e0:	3001      	adds	r0, #1
 800b3e2:	f000 80a7 	beq.w	800b534 <_vfiprintf_r+0x1ec>
 800b3e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3e8:	445a      	add	r2, fp
 800b3ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3ec:	f89a 3000 	ldrb.w	r3, [sl]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	f000 809f 	beq.w	800b534 <_vfiprintf_r+0x1ec>
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b3fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b400:	f10a 0a01 	add.w	sl, sl, #1
 800b404:	9304      	str	r3, [sp, #16]
 800b406:	9307      	str	r3, [sp, #28]
 800b408:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b40c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b40e:	4654      	mov	r4, sl
 800b410:	2205      	movs	r2, #5
 800b412:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b416:	4853      	ldr	r0, [pc, #332]	@ (800b564 <_vfiprintf_r+0x21c>)
 800b418:	f7f4 ff02 	bl	8000220 <memchr>
 800b41c:	9a04      	ldr	r2, [sp, #16]
 800b41e:	b9d8      	cbnz	r0, 800b458 <_vfiprintf_r+0x110>
 800b420:	06d1      	lsls	r1, r2, #27
 800b422:	bf44      	itt	mi
 800b424:	2320      	movmi	r3, #32
 800b426:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b42a:	0713      	lsls	r3, r2, #28
 800b42c:	bf44      	itt	mi
 800b42e:	232b      	movmi	r3, #43	@ 0x2b
 800b430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b434:	f89a 3000 	ldrb.w	r3, [sl]
 800b438:	2b2a      	cmp	r3, #42	@ 0x2a
 800b43a:	d015      	beq.n	800b468 <_vfiprintf_r+0x120>
 800b43c:	9a07      	ldr	r2, [sp, #28]
 800b43e:	4654      	mov	r4, sl
 800b440:	2000      	movs	r0, #0
 800b442:	f04f 0c0a 	mov.w	ip, #10
 800b446:	4621      	mov	r1, r4
 800b448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b44c:	3b30      	subs	r3, #48	@ 0x30
 800b44e:	2b09      	cmp	r3, #9
 800b450:	d94b      	bls.n	800b4ea <_vfiprintf_r+0x1a2>
 800b452:	b1b0      	cbz	r0, 800b482 <_vfiprintf_r+0x13a>
 800b454:	9207      	str	r2, [sp, #28]
 800b456:	e014      	b.n	800b482 <_vfiprintf_r+0x13a>
 800b458:	eba0 0308 	sub.w	r3, r0, r8
 800b45c:	fa09 f303 	lsl.w	r3, r9, r3
 800b460:	4313      	orrs	r3, r2
 800b462:	9304      	str	r3, [sp, #16]
 800b464:	46a2      	mov	sl, r4
 800b466:	e7d2      	b.n	800b40e <_vfiprintf_r+0xc6>
 800b468:	9b03      	ldr	r3, [sp, #12]
 800b46a:	1d19      	adds	r1, r3, #4
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	9103      	str	r1, [sp, #12]
 800b470:	2b00      	cmp	r3, #0
 800b472:	bfbb      	ittet	lt
 800b474:	425b      	neglt	r3, r3
 800b476:	f042 0202 	orrlt.w	r2, r2, #2
 800b47a:	9307      	strge	r3, [sp, #28]
 800b47c:	9307      	strlt	r3, [sp, #28]
 800b47e:	bfb8      	it	lt
 800b480:	9204      	strlt	r2, [sp, #16]
 800b482:	7823      	ldrb	r3, [r4, #0]
 800b484:	2b2e      	cmp	r3, #46	@ 0x2e
 800b486:	d10a      	bne.n	800b49e <_vfiprintf_r+0x156>
 800b488:	7863      	ldrb	r3, [r4, #1]
 800b48a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b48c:	d132      	bne.n	800b4f4 <_vfiprintf_r+0x1ac>
 800b48e:	9b03      	ldr	r3, [sp, #12]
 800b490:	1d1a      	adds	r2, r3, #4
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	9203      	str	r2, [sp, #12]
 800b496:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b49a:	3402      	adds	r4, #2
 800b49c:	9305      	str	r3, [sp, #20]
 800b49e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b574 <_vfiprintf_r+0x22c>
 800b4a2:	7821      	ldrb	r1, [r4, #0]
 800b4a4:	2203      	movs	r2, #3
 800b4a6:	4650      	mov	r0, sl
 800b4a8:	f7f4 feba 	bl	8000220 <memchr>
 800b4ac:	b138      	cbz	r0, 800b4be <_vfiprintf_r+0x176>
 800b4ae:	9b04      	ldr	r3, [sp, #16]
 800b4b0:	eba0 000a 	sub.w	r0, r0, sl
 800b4b4:	2240      	movs	r2, #64	@ 0x40
 800b4b6:	4082      	lsls	r2, r0
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	3401      	adds	r4, #1
 800b4bc:	9304      	str	r3, [sp, #16]
 800b4be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4c2:	4829      	ldr	r0, [pc, #164]	@ (800b568 <_vfiprintf_r+0x220>)
 800b4c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4c8:	2206      	movs	r2, #6
 800b4ca:	f7f4 fea9 	bl	8000220 <memchr>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	d03f      	beq.n	800b552 <_vfiprintf_r+0x20a>
 800b4d2:	4b26      	ldr	r3, [pc, #152]	@ (800b56c <_vfiprintf_r+0x224>)
 800b4d4:	bb1b      	cbnz	r3, 800b51e <_vfiprintf_r+0x1d6>
 800b4d6:	9b03      	ldr	r3, [sp, #12]
 800b4d8:	3307      	adds	r3, #7
 800b4da:	f023 0307 	bic.w	r3, r3, #7
 800b4de:	3308      	adds	r3, #8
 800b4e0:	9303      	str	r3, [sp, #12]
 800b4e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4e4:	443b      	add	r3, r7
 800b4e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4e8:	e76a      	b.n	800b3c0 <_vfiprintf_r+0x78>
 800b4ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	2001      	movs	r0, #1
 800b4f2:	e7a8      	b.n	800b446 <_vfiprintf_r+0xfe>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	3401      	adds	r4, #1
 800b4f8:	9305      	str	r3, [sp, #20]
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	f04f 0c0a 	mov.w	ip, #10
 800b500:	4620      	mov	r0, r4
 800b502:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b506:	3a30      	subs	r2, #48	@ 0x30
 800b508:	2a09      	cmp	r2, #9
 800b50a:	d903      	bls.n	800b514 <_vfiprintf_r+0x1cc>
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d0c6      	beq.n	800b49e <_vfiprintf_r+0x156>
 800b510:	9105      	str	r1, [sp, #20]
 800b512:	e7c4      	b.n	800b49e <_vfiprintf_r+0x156>
 800b514:	fb0c 2101 	mla	r1, ip, r1, r2
 800b518:	4604      	mov	r4, r0
 800b51a:	2301      	movs	r3, #1
 800b51c:	e7f0      	b.n	800b500 <_vfiprintf_r+0x1b8>
 800b51e:	ab03      	add	r3, sp, #12
 800b520:	9300      	str	r3, [sp, #0]
 800b522:	462a      	mov	r2, r5
 800b524:	4b12      	ldr	r3, [pc, #72]	@ (800b570 <_vfiprintf_r+0x228>)
 800b526:	a904      	add	r1, sp, #16
 800b528:	4630      	mov	r0, r6
 800b52a:	f7fd fd39 	bl	8008fa0 <_printf_float>
 800b52e:	4607      	mov	r7, r0
 800b530:	1c78      	adds	r0, r7, #1
 800b532:	d1d6      	bne.n	800b4e2 <_vfiprintf_r+0x19a>
 800b534:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b536:	07d9      	lsls	r1, r3, #31
 800b538:	d405      	bmi.n	800b546 <_vfiprintf_r+0x1fe>
 800b53a:	89ab      	ldrh	r3, [r5, #12]
 800b53c:	059a      	lsls	r2, r3, #22
 800b53e:	d402      	bmi.n	800b546 <_vfiprintf_r+0x1fe>
 800b540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b542:	f7fe fa9b 	bl	8009a7c <__retarget_lock_release_recursive>
 800b546:	89ab      	ldrh	r3, [r5, #12]
 800b548:	065b      	lsls	r3, r3, #25
 800b54a:	f53f af1f 	bmi.w	800b38c <_vfiprintf_r+0x44>
 800b54e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b550:	e71e      	b.n	800b390 <_vfiprintf_r+0x48>
 800b552:	ab03      	add	r3, sp, #12
 800b554:	9300      	str	r3, [sp, #0]
 800b556:	462a      	mov	r2, r5
 800b558:	4b05      	ldr	r3, [pc, #20]	@ (800b570 <_vfiprintf_r+0x228>)
 800b55a:	a904      	add	r1, sp, #16
 800b55c:	4630      	mov	r0, r6
 800b55e:	f7fd ffb7 	bl	80094d0 <_printf_i>
 800b562:	e7e4      	b.n	800b52e <_vfiprintf_r+0x1e6>
 800b564:	0800c23e 	.word	0x0800c23e
 800b568:	0800c248 	.word	0x0800c248
 800b56c:	08008fa1 	.word	0x08008fa1
 800b570:	0800b323 	.word	0x0800b323
 800b574:	0800c244 	.word	0x0800c244

0800b578 <__sflush_r>:
 800b578:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b580:	0716      	lsls	r6, r2, #28
 800b582:	4605      	mov	r5, r0
 800b584:	460c      	mov	r4, r1
 800b586:	d454      	bmi.n	800b632 <__sflush_r+0xba>
 800b588:	684b      	ldr	r3, [r1, #4]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	dc02      	bgt.n	800b594 <__sflush_r+0x1c>
 800b58e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b590:	2b00      	cmp	r3, #0
 800b592:	dd48      	ble.n	800b626 <__sflush_r+0xae>
 800b594:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b596:	2e00      	cmp	r6, #0
 800b598:	d045      	beq.n	800b626 <__sflush_r+0xae>
 800b59a:	2300      	movs	r3, #0
 800b59c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b5a0:	682f      	ldr	r7, [r5, #0]
 800b5a2:	6a21      	ldr	r1, [r4, #32]
 800b5a4:	602b      	str	r3, [r5, #0]
 800b5a6:	d030      	beq.n	800b60a <__sflush_r+0x92>
 800b5a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b5aa:	89a3      	ldrh	r3, [r4, #12]
 800b5ac:	0759      	lsls	r1, r3, #29
 800b5ae:	d505      	bpl.n	800b5bc <__sflush_r+0x44>
 800b5b0:	6863      	ldr	r3, [r4, #4]
 800b5b2:	1ad2      	subs	r2, r2, r3
 800b5b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5b6:	b10b      	cbz	r3, 800b5bc <__sflush_r+0x44>
 800b5b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b5ba:	1ad2      	subs	r2, r2, r3
 800b5bc:	2300      	movs	r3, #0
 800b5be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5c0:	6a21      	ldr	r1, [r4, #32]
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	47b0      	blx	r6
 800b5c6:	1c43      	adds	r3, r0, #1
 800b5c8:	89a3      	ldrh	r3, [r4, #12]
 800b5ca:	d106      	bne.n	800b5da <__sflush_r+0x62>
 800b5cc:	6829      	ldr	r1, [r5, #0]
 800b5ce:	291d      	cmp	r1, #29
 800b5d0:	d82b      	bhi.n	800b62a <__sflush_r+0xb2>
 800b5d2:	4a2a      	ldr	r2, [pc, #168]	@ (800b67c <__sflush_r+0x104>)
 800b5d4:	40ca      	lsrs	r2, r1
 800b5d6:	07d6      	lsls	r6, r2, #31
 800b5d8:	d527      	bpl.n	800b62a <__sflush_r+0xb2>
 800b5da:	2200      	movs	r2, #0
 800b5dc:	6062      	str	r2, [r4, #4]
 800b5de:	04d9      	lsls	r1, r3, #19
 800b5e0:	6922      	ldr	r2, [r4, #16]
 800b5e2:	6022      	str	r2, [r4, #0]
 800b5e4:	d504      	bpl.n	800b5f0 <__sflush_r+0x78>
 800b5e6:	1c42      	adds	r2, r0, #1
 800b5e8:	d101      	bne.n	800b5ee <__sflush_r+0x76>
 800b5ea:	682b      	ldr	r3, [r5, #0]
 800b5ec:	b903      	cbnz	r3, 800b5f0 <__sflush_r+0x78>
 800b5ee:	6560      	str	r0, [r4, #84]	@ 0x54
 800b5f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5f2:	602f      	str	r7, [r5, #0]
 800b5f4:	b1b9      	cbz	r1, 800b626 <__sflush_r+0xae>
 800b5f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5fa:	4299      	cmp	r1, r3
 800b5fc:	d002      	beq.n	800b604 <__sflush_r+0x8c>
 800b5fe:	4628      	mov	r0, r5
 800b600:	f7ff f8a6 	bl	800a750 <_free_r>
 800b604:	2300      	movs	r3, #0
 800b606:	6363      	str	r3, [r4, #52]	@ 0x34
 800b608:	e00d      	b.n	800b626 <__sflush_r+0xae>
 800b60a:	2301      	movs	r3, #1
 800b60c:	4628      	mov	r0, r5
 800b60e:	47b0      	blx	r6
 800b610:	4602      	mov	r2, r0
 800b612:	1c50      	adds	r0, r2, #1
 800b614:	d1c9      	bne.n	800b5aa <__sflush_r+0x32>
 800b616:	682b      	ldr	r3, [r5, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d0c6      	beq.n	800b5aa <__sflush_r+0x32>
 800b61c:	2b1d      	cmp	r3, #29
 800b61e:	d001      	beq.n	800b624 <__sflush_r+0xac>
 800b620:	2b16      	cmp	r3, #22
 800b622:	d11e      	bne.n	800b662 <__sflush_r+0xea>
 800b624:	602f      	str	r7, [r5, #0]
 800b626:	2000      	movs	r0, #0
 800b628:	e022      	b.n	800b670 <__sflush_r+0xf8>
 800b62a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b62e:	b21b      	sxth	r3, r3
 800b630:	e01b      	b.n	800b66a <__sflush_r+0xf2>
 800b632:	690f      	ldr	r7, [r1, #16]
 800b634:	2f00      	cmp	r7, #0
 800b636:	d0f6      	beq.n	800b626 <__sflush_r+0xae>
 800b638:	0793      	lsls	r3, r2, #30
 800b63a:	680e      	ldr	r6, [r1, #0]
 800b63c:	bf08      	it	eq
 800b63e:	694b      	ldreq	r3, [r1, #20]
 800b640:	600f      	str	r7, [r1, #0]
 800b642:	bf18      	it	ne
 800b644:	2300      	movne	r3, #0
 800b646:	eba6 0807 	sub.w	r8, r6, r7
 800b64a:	608b      	str	r3, [r1, #8]
 800b64c:	f1b8 0f00 	cmp.w	r8, #0
 800b650:	dde9      	ble.n	800b626 <__sflush_r+0xae>
 800b652:	6a21      	ldr	r1, [r4, #32]
 800b654:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b656:	4643      	mov	r3, r8
 800b658:	463a      	mov	r2, r7
 800b65a:	4628      	mov	r0, r5
 800b65c:	47b0      	blx	r6
 800b65e:	2800      	cmp	r0, #0
 800b660:	dc08      	bgt.n	800b674 <__sflush_r+0xfc>
 800b662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b66a:	81a3      	strh	r3, [r4, #12]
 800b66c:	f04f 30ff 	mov.w	r0, #4294967295
 800b670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b674:	4407      	add	r7, r0
 800b676:	eba8 0800 	sub.w	r8, r8, r0
 800b67a:	e7e7      	b.n	800b64c <__sflush_r+0xd4>
 800b67c:	20400001 	.word	0x20400001

0800b680 <_fflush_r>:
 800b680:	b538      	push	{r3, r4, r5, lr}
 800b682:	690b      	ldr	r3, [r1, #16]
 800b684:	4605      	mov	r5, r0
 800b686:	460c      	mov	r4, r1
 800b688:	b913      	cbnz	r3, 800b690 <_fflush_r+0x10>
 800b68a:	2500      	movs	r5, #0
 800b68c:	4628      	mov	r0, r5
 800b68e:	bd38      	pop	{r3, r4, r5, pc}
 800b690:	b118      	cbz	r0, 800b69a <_fflush_r+0x1a>
 800b692:	6a03      	ldr	r3, [r0, #32]
 800b694:	b90b      	cbnz	r3, 800b69a <_fflush_r+0x1a>
 800b696:	f7fe f8c5 	bl	8009824 <__sinit>
 800b69a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d0f3      	beq.n	800b68a <_fflush_r+0xa>
 800b6a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b6a4:	07d0      	lsls	r0, r2, #31
 800b6a6:	d404      	bmi.n	800b6b2 <_fflush_r+0x32>
 800b6a8:	0599      	lsls	r1, r3, #22
 800b6aa:	d402      	bmi.n	800b6b2 <_fflush_r+0x32>
 800b6ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6ae:	f7fe f9e4 	bl	8009a7a <__retarget_lock_acquire_recursive>
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	4621      	mov	r1, r4
 800b6b6:	f7ff ff5f 	bl	800b578 <__sflush_r>
 800b6ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6bc:	07da      	lsls	r2, r3, #31
 800b6be:	4605      	mov	r5, r0
 800b6c0:	d4e4      	bmi.n	800b68c <_fflush_r+0xc>
 800b6c2:	89a3      	ldrh	r3, [r4, #12]
 800b6c4:	059b      	lsls	r3, r3, #22
 800b6c6:	d4e1      	bmi.n	800b68c <_fflush_r+0xc>
 800b6c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6ca:	f7fe f9d7 	bl	8009a7c <__retarget_lock_release_recursive>
 800b6ce:	e7dd      	b.n	800b68c <_fflush_r+0xc>

0800b6d0 <__swbuf_r>:
 800b6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d2:	460e      	mov	r6, r1
 800b6d4:	4614      	mov	r4, r2
 800b6d6:	4605      	mov	r5, r0
 800b6d8:	b118      	cbz	r0, 800b6e2 <__swbuf_r+0x12>
 800b6da:	6a03      	ldr	r3, [r0, #32]
 800b6dc:	b90b      	cbnz	r3, 800b6e2 <__swbuf_r+0x12>
 800b6de:	f7fe f8a1 	bl	8009824 <__sinit>
 800b6e2:	69a3      	ldr	r3, [r4, #24]
 800b6e4:	60a3      	str	r3, [r4, #8]
 800b6e6:	89a3      	ldrh	r3, [r4, #12]
 800b6e8:	071a      	lsls	r2, r3, #28
 800b6ea:	d501      	bpl.n	800b6f0 <__swbuf_r+0x20>
 800b6ec:	6923      	ldr	r3, [r4, #16]
 800b6ee:	b943      	cbnz	r3, 800b702 <__swbuf_r+0x32>
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	4628      	mov	r0, r5
 800b6f4:	f000 f82a 	bl	800b74c <__swsetup_r>
 800b6f8:	b118      	cbz	r0, 800b702 <__swbuf_r+0x32>
 800b6fa:	f04f 37ff 	mov.w	r7, #4294967295
 800b6fe:	4638      	mov	r0, r7
 800b700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b702:	6823      	ldr	r3, [r4, #0]
 800b704:	6922      	ldr	r2, [r4, #16]
 800b706:	1a98      	subs	r0, r3, r2
 800b708:	6963      	ldr	r3, [r4, #20]
 800b70a:	b2f6      	uxtb	r6, r6
 800b70c:	4283      	cmp	r3, r0
 800b70e:	4637      	mov	r7, r6
 800b710:	dc05      	bgt.n	800b71e <__swbuf_r+0x4e>
 800b712:	4621      	mov	r1, r4
 800b714:	4628      	mov	r0, r5
 800b716:	f7ff ffb3 	bl	800b680 <_fflush_r>
 800b71a:	2800      	cmp	r0, #0
 800b71c:	d1ed      	bne.n	800b6fa <__swbuf_r+0x2a>
 800b71e:	68a3      	ldr	r3, [r4, #8]
 800b720:	3b01      	subs	r3, #1
 800b722:	60a3      	str	r3, [r4, #8]
 800b724:	6823      	ldr	r3, [r4, #0]
 800b726:	1c5a      	adds	r2, r3, #1
 800b728:	6022      	str	r2, [r4, #0]
 800b72a:	701e      	strb	r6, [r3, #0]
 800b72c:	6962      	ldr	r2, [r4, #20]
 800b72e:	1c43      	adds	r3, r0, #1
 800b730:	429a      	cmp	r2, r3
 800b732:	d004      	beq.n	800b73e <__swbuf_r+0x6e>
 800b734:	89a3      	ldrh	r3, [r4, #12]
 800b736:	07db      	lsls	r3, r3, #31
 800b738:	d5e1      	bpl.n	800b6fe <__swbuf_r+0x2e>
 800b73a:	2e0a      	cmp	r6, #10
 800b73c:	d1df      	bne.n	800b6fe <__swbuf_r+0x2e>
 800b73e:	4621      	mov	r1, r4
 800b740:	4628      	mov	r0, r5
 800b742:	f7ff ff9d 	bl	800b680 <_fflush_r>
 800b746:	2800      	cmp	r0, #0
 800b748:	d0d9      	beq.n	800b6fe <__swbuf_r+0x2e>
 800b74a:	e7d6      	b.n	800b6fa <__swbuf_r+0x2a>

0800b74c <__swsetup_r>:
 800b74c:	b538      	push	{r3, r4, r5, lr}
 800b74e:	4b29      	ldr	r3, [pc, #164]	@ (800b7f4 <__swsetup_r+0xa8>)
 800b750:	4605      	mov	r5, r0
 800b752:	6818      	ldr	r0, [r3, #0]
 800b754:	460c      	mov	r4, r1
 800b756:	b118      	cbz	r0, 800b760 <__swsetup_r+0x14>
 800b758:	6a03      	ldr	r3, [r0, #32]
 800b75a:	b90b      	cbnz	r3, 800b760 <__swsetup_r+0x14>
 800b75c:	f7fe f862 	bl	8009824 <__sinit>
 800b760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b764:	0719      	lsls	r1, r3, #28
 800b766:	d422      	bmi.n	800b7ae <__swsetup_r+0x62>
 800b768:	06da      	lsls	r2, r3, #27
 800b76a:	d407      	bmi.n	800b77c <__swsetup_r+0x30>
 800b76c:	2209      	movs	r2, #9
 800b76e:	602a      	str	r2, [r5, #0]
 800b770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b774:	81a3      	strh	r3, [r4, #12]
 800b776:	f04f 30ff 	mov.w	r0, #4294967295
 800b77a:	e033      	b.n	800b7e4 <__swsetup_r+0x98>
 800b77c:	0758      	lsls	r0, r3, #29
 800b77e:	d512      	bpl.n	800b7a6 <__swsetup_r+0x5a>
 800b780:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b782:	b141      	cbz	r1, 800b796 <__swsetup_r+0x4a>
 800b784:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b788:	4299      	cmp	r1, r3
 800b78a:	d002      	beq.n	800b792 <__swsetup_r+0x46>
 800b78c:	4628      	mov	r0, r5
 800b78e:	f7fe ffdf 	bl	800a750 <_free_r>
 800b792:	2300      	movs	r3, #0
 800b794:	6363      	str	r3, [r4, #52]	@ 0x34
 800b796:	89a3      	ldrh	r3, [r4, #12]
 800b798:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b79c:	81a3      	strh	r3, [r4, #12]
 800b79e:	2300      	movs	r3, #0
 800b7a0:	6063      	str	r3, [r4, #4]
 800b7a2:	6923      	ldr	r3, [r4, #16]
 800b7a4:	6023      	str	r3, [r4, #0]
 800b7a6:	89a3      	ldrh	r3, [r4, #12]
 800b7a8:	f043 0308 	orr.w	r3, r3, #8
 800b7ac:	81a3      	strh	r3, [r4, #12]
 800b7ae:	6923      	ldr	r3, [r4, #16]
 800b7b0:	b94b      	cbnz	r3, 800b7c6 <__swsetup_r+0x7a>
 800b7b2:	89a3      	ldrh	r3, [r4, #12]
 800b7b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b7b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7bc:	d003      	beq.n	800b7c6 <__swsetup_r+0x7a>
 800b7be:	4621      	mov	r1, r4
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	f000 f8fb 	bl	800b9bc <__smakebuf_r>
 800b7c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ca:	f013 0201 	ands.w	r2, r3, #1
 800b7ce:	d00a      	beq.n	800b7e6 <__swsetup_r+0x9a>
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	60a2      	str	r2, [r4, #8]
 800b7d4:	6962      	ldr	r2, [r4, #20]
 800b7d6:	4252      	negs	r2, r2
 800b7d8:	61a2      	str	r2, [r4, #24]
 800b7da:	6922      	ldr	r2, [r4, #16]
 800b7dc:	b942      	cbnz	r2, 800b7f0 <__swsetup_r+0xa4>
 800b7de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b7e2:	d1c5      	bne.n	800b770 <__swsetup_r+0x24>
 800b7e4:	bd38      	pop	{r3, r4, r5, pc}
 800b7e6:	0799      	lsls	r1, r3, #30
 800b7e8:	bf58      	it	pl
 800b7ea:	6962      	ldrpl	r2, [r4, #20]
 800b7ec:	60a2      	str	r2, [r4, #8]
 800b7ee:	e7f4      	b.n	800b7da <__swsetup_r+0x8e>
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	e7f7      	b.n	800b7e4 <__swsetup_r+0x98>
 800b7f4:	20000018 	.word	0x20000018

0800b7f8 <memmove>:
 800b7f8:	4288      	cmp	r0, r1
 800b7fa:	b510      	push	{r4, lr}
 800b7fc:	eb01 0402 	add.w	r4, r1, r2
 800b800:	d902      	bls.n	800b808 <memmove+0x10>
 800b802:	4284      	cmp	r4, r0
 800b804:	4623      	mov	r3, r4
 800b806:	d807      	bhi.n	800b818 <memmove+0x20>
 800b808:	1e43      	subs	r3, r0, #1
 800b80a:	42a1      	cmp	r1, r4
 800b80c:	d008      	beq.n	800b820 <memmove+0x28>
 800b80e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b812:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b816:	e7f8      	b.n	800b80a <memmove+0x12>
 800b818:	4402      	add	r2, r0
 800b81a:	4601      	mov	r1, r0
 800b81c:	428a      	cmp	r2, r1
 800b81e:	d100      	bne.n	800b822 <memmove+0x2a>
 800b820:	bd10      	pop	{r4, pc}
 800b822:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b826:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b82a:	e7f7      	b.n	800b81c <memmove+0x24>

0800b82c <_sbrk_r>:
 800b82c:	b538      	push	{r3, r4, r5, lr}
 800b82e:	4d06      	ldr	r5, [pc, #24]	@ (800b848 <_sbrk_r+0x1c>)
 800b830:	2300      	movs	r3, #0
 800b832:	4604      	mov	r4, r0
 800b834:	4608      	mov	r0, r1
 800b836:	602b      	str	r3, [r5, #0]
 800b838:	f7f7 fb68 	bl	8002f0c <_sbrk>
 800b83c:	1c43      	adds	r3, r0, #1
 800b83e:	d102      	bne.n	800b846 <_sbrk_r+0x1a>
 800b840:	682b      	ldr	r3, [r5, #0]
 800b842:	b103      	cbz	r3, 800b846 <_sbrk_r+0x1a>
 800b844:	6023      	str	r3, [r4, #0]
 800b846:	bd38      	pop	{r3, r4, r5, pc}
 800b848:	2000066c 	.word	0x2000066c

0800b84c <__assert_func>:
 800b84c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b84e:	4614      	mov	r4, r2
 800b850:	461a      	mov	r2, r3
 800b852:	4b09      	ldr	r3, [pc, #36]	@ (800b878 <__assert_func+0x2c>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4605      	mov	r5, r0
 800b858:	68d8      	ldr	r0, [r3, #12]
 800b85a:	b14c      	cbz	r4, 800b870 <__assert_func+0x24>
 800b85c:	4b07      	ldr	r3, [pc, #28]	@ (800b87c <__assert_func+0x30>)
 800b85e:	9100      	str	r1, [sp, #0]
 800b860:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b864:	4906      	ldr	r1, [pc, #24]	@ (800b880 <__assert_func+0x34>)
 800b866:	462b      	mov	r3, r5
 800b868:	f000 f870 	bl	800b94c <fiprintf>
 800b86c:	f000 f904 	bl	800ba78 <abort>
 800b870:	4b04      	ldr	r3, [pc, #16]	@ (800b884 <__assert_func+0x38>)
 800b872:	461c      	mov	r4, r3
 800b874:	e7f3      	b.n	800b85e <__assert_func+0x12>
 800b876:	bf00      	nop
 800b878:	20000018 	.word	0x20000018
 800b87c:	0800c259 	.word	0x0800c259
 800b880:	0800c266 	.word	0x0800c266
 800b884:	0800c294 	.word	0x0800c294

0800b888 <_calloc_r>:
 800b888:	b570      	push	{r4, r5, r6, lr}
 800b88a:	fba1 5402 	umull	r5, r4, r1, r2
 800b88e:	b934      	cbnz	r4, 800b89e <_calloc_r+0x16>
 800b890:	4629      	mov	r1, r5
 800b892:	f7fe ffd1 	bl	800a838 <_malloc_r>
 800b896:	4606      	mov	r6, r0
 800b898:	b928      	cbnz	r0, 800b8a6 <_calloc_r+0x1e>
 800b89a:	4630      	mov	r0, r6
 800b89c:	bd70      	pop	{r4, r5, r6, pc}
 800b89e:	220c      	movs	r2, #12
 800b8a0:	6002      	str	r2, [r0, #0]
 800b8a2:	2600      	movs	r6, #0
 800b8a4:	e7f9      	b.n	800b89a <_calloc_r+0x12>
 800b8a6:	462a      	mov	r2, r5
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	f7fe f868 	bl	800997e <memset>
 800b8ae:	e7f4      	b.n	800b89a <_calloc_r+0x12>

0800b8b0 <__ascii_mbtowc>:
 800b8b0:	b082      	sub	sp, #8
 800b8b2:	b901      	cbnz	r1, 800b8b6 <__ascii_mbtowc+0x6>
 800b8b4:	a901      	add	r1, sp, #4
 800b8b6:	b142      	cbz	r2, 800b8ca <__ascii_mbtowc+0x1a>
 800b8b8:	b14b      	cbz	r3, 800b8ce <__ascii_mbtowc+0x1e>
 800b8ba:	7813      	ldrb	r3, [r2, #0]
 800b8bc:	600b      	str	r3, [r1, #0]
 800b8be:	7812      	ldrb	r2, [r2, #0]
 800b8c0:	1e10      	subs	r0, r2, #0
 800b8c2:	bf18      	it	ne
 800b8c4:	2001      	movne	r0, #1
 800b8c6:	b002      	add	sp, #8
 800b8c8:	4770      	bx	lr
 800b8ca:	4610      	mov	r0, r2
 800b8cc:	e7fb      	b.n	800b8c6 <__ascii_mbtowc+0x16>
 800b8ce:	f06f 0001 	mvn.w	r0, #1
 800b8d2:	e7f8      	b.n	800b8c6 <__ascii_mbtowc+0x16>

0800b8d4 <_realloc_r>:
 800b8d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8d8:	4607      	mov	r7, r0
 800b8da:	4614      	mov	r4, r2
 800b8dc:	460d      	mov	r5, r1
 800b8de:	b921      	cbnz	r1, 800b8ea <_realloc_r+0x16>
 800b8e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8e4:	4611      	mov	r1, r2
 800b8e6:	f7fe bfa7 	b.w	800a838 <_malloc_r>
 800b8ea:	b92a      	cbnz	r2, 800b8f8 <_realloc_r+0x24>
 800b8ec:	f7fe ff30 	bl	800a750 <_free_r>
 800b8f0:	4625      	mov	r5, r4
 800b8f2:	4628      	mov	r0, r5
 800b8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8f8:	f000 f8c5 	bl	800ba86 <_malloc_usable_size_r>
 800b8fc:	4284      	cmp	r4, r0
 800b8fe:	4606      	mov	r6, r0
 800b900:	d802      	bhi.n	800b908 <_realloc_r+0x34>
 800b902:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b906:	d8f4      	bhi.n	800b8f2 <_realloc_r+0x1e>
 800b908:	4621      	mov	r1, r4
 800b90a:	4638      	mov	r0, r7
 800b90c:	f7fe ff94 	bl	800a838 <_malloc_r>
 800b910:	4680      	mov	r8, r0
 800b912:	b908      	cbnz	r0, 800b918 <_realloc_r+0x44>
 800b914:	4645      	mov	r5, r8
 800b916:	e7ec      	b.n	800b8f2 <_realloc_r+0x1e>
 800b918:	42b4      	cmp	r4, r6
 800b91a:	4622      	mov	r2, r4
 800b91c:	4629      	mov	r1, r5
 800b91e:	bf28      	it	cs
 800b920:	4632      	movcs	r2, r6
 800b922:	f7fe f8ac 	bl	8009a7e <memcpy>
 800b926:	4629      	mov	r1, r5
 800b928:	4638      	mov	r0, r7
 800b92a:	f7fe ff11 	bl	800a750 <_free_r>
 800b92e:	e7f1      	b.n	800b914 <_realloc_r+0x40>

0800b930 <__ascii_wctomb>:
 800b930:	4603      	mov	r3, r0
 800b932:	4608      	mov	r0, r1
 800b934:	b141      	cbz	r1, 800b948 <__ascii_wctomb+0x18>
 800b936:	2aff      	cmp	r2, #255	@ 0xff
 800b938:	d904      	bls.n	800b944 <__ascii_wctomb+0x14>
 800b93a:	228a      	movs	r2, #138	@ 0x8a
 800b93c:	601a      	str	r2, [r3, #0]
 800b93e:	f04f 30ff 	mov.w	r0, #4294967295
 800b942:	4770      	bx	lr
 800b944:	700a      	strb	r2, [r1, #0]
 800b946:	2001      	movs	r0, #1
 800b948:	4770      	bx	lr
	...

0800b94c <fiprintf>:
 800b94c:	b40e      	push	{r1, r2, r3}
 800b94e:	b503      	push	{r0, r1, lr}
 800b950:	4601      	mov	r1, r0
 800b952:	ab03      	add	r3, sp, #12
 800b954:	4805      	ldr	r0, [pc, #20]	@ (800b96c <fiprintf+0x20>)
 800b956:	f853 2b04 	ldr.w	r2, [r3], #4
 800b95a:	6800      	ldr	r0, [r0, #0]
 800b95c:	9301      	str	r3, [sp, #4]
 800b95e:	f7ff fcf3 	bl	800b348 <_vfiprintf_r>
 800b962:	b002      	add	sp, #8
 800b964:	f85d eb04 	ldr.w	lr, [sp], #4
 800b968:	b003      	add	sp, #12
 800b96a:	4770      	bx	lr
 800b96c:	20000018 	.word	0x20000018

0800b970 <__swhatbuf_r>:
 800b970:	b570      	push	{r4, r5, r6, lr}
 800b972:	460c      	mov	r4, r1
 800b974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b978:	2900      	cmp	r1, #0
 800b97a:	b096      	sub	sp, #88	@ 0x58
 800b97c:	4615      	mov	r5, r2
 800b97e:	461e      	mov	r6, r3
 800b980:	da0d      	bge.n	800b99e <__swhatbuf_r+0x2e>
 800b982:	89a3      	ldrh	r3, [r4, #12]
 800b984:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b988:	f04f 0100 	mov.w	r1, #0
 800b98c:	bf14      	ite	ne
 800b98e:	2340      	movne	r3, #64	@ 0x40
 800b990:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b994:	2000      	movs	r0, #0
 800b996:	6031      	str	r1, [r6, #0]
 800b998:	602b      	str	r3, [r5, #0]
 800b99a:	b016      	add	sp, #88	@ 0x58
 800b99c:	bd70      	pop	{r4, r5, r6, pc}
 800b99e:	466a      	mov	r2, sp
 800b9a0:	f000 f848 	bl	800ba34 <_fstat_r>
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	dbec      	blt.n	800b982 <__swhatbuf_r+0x12>
 800b9a8:	9901      	ldr	r1, [sp, #4]
 800b9aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b9ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b9b2:	4259      	negs	r1, r3
 800b9b4:	4159      	adcs	r1, r3
 800b9b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b9ba:	e7eb      	b.n	800b994 <__swhatbuf_r+0x24>

0800b9bc <__smakebuf_r>:
 800b9bc:	898b      	ldrh	r3, [r1, #12]
 800b9be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9c0:	079d      	lsls	r5, r3, #30
 800b9c2:	4606      	mov	r6, r0
 800b9c4:	460c      	mov	r4, r1
 800b9c6:	d507      	bpl.n	800b9d8 <__smakebuf_r+0x1c>
 800b9c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b9cc:	6023      	str	r3, [r4, #0]
 800b9ce:	6123      	str	r3, [r4, #16]
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	6163      	str	r3, [r4, #20]
 800b9d4:	b003      	add	sp, #12
 800b9d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9d8:	ab01      	add	r3, sp, #4
 800b9da:	466a      	mov	r2, sp
 800b9dc:	f7ff ffc8 	bl	800b970 <__swhatbuf_r>
 800b9e0:	9f00      	ldr	r7, [sp, #0]
 800b9e2:	4605      	mov	r5, r0
 800b9e4:	4639      	mov	r1, r7
 800b9e6:	4630      	mov	r0, r6
 800b9e8:	f7fe ff26 	bl	800a838 <_malloc_r>
 800b9ec:	b948      	cbnz	r0, 800ba02 <__smakebuf_r+0x46>
 800b9ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9f2:	059a      	lsls	r2, r3, #22
 800b9f4:	d4ee      	bmi.n	800b9d4 <__smakebuf_r+0x18>
 800b9f6:	f023 0303 	bic.w	r3, r3, #3
 800b9fa:	f043 0302 	orr.w	r3, r3, #2
 800b9fe:	81a3      	strh	r3, [r4, #12]
 800ba00:	e7e2      	b.n	800b9c8 <__smakebuf_r+0xc>
 800ba02:	89a3      	ldrh	r3, [r4, #12]
 800ba04:	6020      	str	r0, [r4, #0]
 800ba06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba0a:	81a3      	strh	r3, [r4, #12]
 800ba0c:	9b01      	ldr	r3, [sp, #4]
 800ba0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ba12:	b15b      	cbz	r3, 800ba2c <__smakebuf_r+0x70>
 800ba14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f000 f81d 	bl	800ba58 <_isatty_r>
 800ba1e:	b128      	cbz	r0, 800ba2c <__smakebuf_r+0x70>
 800ba20:	89a3      	ldrh	r3, [r4, #12]
 800ba22:	f023 0303 	bic.w	r3, r3, #3
 800ba26:	f043 0301 	orr.w	r3, r3, #1
 800ba2a:	81a3      	strh	r3, [r4, #12]
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	431d      	orrs	r5, r3
 800ba30:	81a5      	strh	r5, [r4, #12]
 800ba32:	e7cf      	b.n	800b9d4 <__smakebuf_r+0x18>

0800ba34 <_fstat_r>:
 800ba34:	b538      	push	{r3, r4, r5, lr}
 800ba36:	4d07      	ldr	r5, [pc, #28]	@ (800ba54 <_fstat_r+0x20>)
 800ba38:	2300      	movs	r3, #0
 800ba3a:	4604      	mov	r4, r0
 800ba3c:	4608      	mov	r0, r1
 800ba3e:	4611      	mov	r1, r2
 800ba40:	602b      	str	r3, [r5, #0]
 800ba42:	f7f7 fa3b 	bl	8002ebc <_fstat>
 800ba46:	1c43      	adds	r3, r0, #1
 800ba48:	d102      	bne.n	800ba50 <_fstat_r+0x1c>
 800ba4a:	682b      	ldr	r3, [r5, #0]
 800ba4c:	b103      	cbz	r3, 800ba50 <_fstat_r+0x1c>
 800ba4e:	6023      	str	r3, [r4, #0]
 800ba50:	bd38      	pop	{r3, r4, r5, pc}
 800ba52:	bf00      	nop
 800ba54:	2000066c 	.word	0x2000066c

0800ba58 <_isatty_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4d06      	ldr	r5, [pc, #24]	@ (800ba74 <_isatty_r+0x1c>)
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	4604      	mov	r4, r0
 800ba60:	4608      	mov	r0, r1
 800ba62:	602b      	str	r3, [r5, #0]
 800ba64:	f7f7 fa3a 	bl	8002edc <_isatty>
 800ba68:	1c43      	adds	r3, r0, #1
 800ba6a:	d102      	bne.n	800ba72 <_isatty_r+0x1a>
 800ba6c:	682b      	ldr	r3, [r5, #0]
 800ba6e:	b103      	cbz	r3, 800ba72 <_isatty_r+0x1a>
 800ba70:	6023      	str	r3, [r4, #0]
 800ba72:	bd38      	pop	{r3, r4, r5, pc}
 800ba74:	2000066c 	.word	0x2000066c

0800ba78 <abort>:
 800ba78:	b508      	push	{r3, lr}
 800ba7a:	2006      	movs	r0, #6
 800ba7c:	f000 f834 	bl	800bae8 <raise>
 800ba80:	2001      	movs	r0, #1
 800ba82:	f7f7 f9cb 	bl	8002e1c <_exit>

0800ba86 <_malloc_usable_size_r>:
 800ba86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba8a:	1f18      	subs	r0, r3, #4
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	bfbc      	itt	lt
 800ba90:	580b      	ldrlt	r3, [r1, r0]
 800ba92:	18c0      	addlt	r0, r0, r3
 800ba94:	4770      	bx	lr

0800ba96 <_raise_r>:
 800ba96:	291f      	cmp	r1, #31
 800ba98:	b538      	push	{r3, r4, r5, lr}
 800ba9a:	4605      	mov	r5, r0
 800ba9c:	460c      	mov	r4, r1
 800ba9e:	d904      	bls.n	800baaa <_raise_r+0x14>
 800baa0:	2316      	movs	r3, #22
 800baa2:	6003      	str	r3, [r0, #0]
 800baa4:	f04f 30ff 	mov.w	r0, #4294967295
 800baa8:	bd38      	pop	{r3, r4, r5, pc}
 800baaa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800baac:	b112      	cbz	r2, 800bab4 <_raise_r+0x1e>
 800baae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bab2:	b94b      	cbnz	r3, 800bac8 <_raise_r+0x32>
 800bab4:	4628      	mov	r0, r5
 800bab6:	f000 f831 	bl	800bb1c <_getpid_r>
 800baba:	4622      	mov	r2, r4
 800babc:	4601      	mov	r1, r0
 800babe:	4628      	mov	r0, r5
 800bac0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bac4:	f000 b818 	b.w	800baf8 <_kill_r>
 800bac8:	2b01      	cmp	r3, #1
 800baca:	d00a      	beq.n	800bae2 <_raise_r+0x4c>
 800bacc:	1c59      	adds	r1, r3, #1
 800bace:	d103      	bne.n	800bad8 <_raise_r+0x42>
 800bad0:	2316      	movs	r3, #22
 800bad2:	6003      	str	r3, [r0, #0]
 800bad4:	2001      	movs	r0, #1
 800bad6:	e7e7      	b.n	800baa8 <_raise_r+0x12>
 800bad8:	2100      	movs	r1, #0
 800bada:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bade:	4620      	mov	r0, r4
 800bae0:	4798      	blx	r3
 800bae2:	2000      	movs	r0, #0
 800bae4:	e7e0      	b.n	800baa8 <_raise_r+0x12>
	...

0800bae8 <raise>:
 800bae8:	4b02      	ldr	r3, [pc, #8]	@ (800baf4 <raise+0xc>)
 800baea:	4601      	mov	r1, r0
 800baec:	6818      	ldr	r0, [r3, #0]
 800baee:	f7ff bfd2 	b.w	800ba96 <_raise_r>
 800baf2:	bf00      	nop
 800baf4:	20000018 	.word	0x20000018

0800baf8 <_kill_r>:
 800baf8:	b538      	push	{r3, r4, r5, lr}
 800bafa:	4d07      	ldr	r5, [pc, #28]	@ (800bb18 <_kill_r+0x20>)
 800bafc:	2300      	movs	r3, #0
 800bafe:	4604      	mov	r4, r0
 800bb00:	4608      	mov	r0, r1
 800bb02:	4611      	mov	r1, r2
 800bb04:	602b      	str	r3, [r5, #0]
 800bb06:	f7f7 f979 	bl	8002dfc <_kill>
 800bb0a:	1c43      	adds	r3, r0, #1
 800bb0c:	d102      	bne.n	800bb14 <_kill_r+0x1c>
 800bb0e:	682b      	ldr	r3, [r5, #0]
 800bb10:	b103      	cbz	r3, 800bb14 <_kill_r+0x1c>
 800bb12:	6023      	str	r3, [r4, #0]
 800bb14:	bd38      	pop	{r3, r4, r5, pc}
 800bb16:	bf00      	nop
 800bb18:	2000066c 	.word	0x2000066c

0800bb1c <_getpid_r>:
 800bb1c:	f7f7 b966 	b.w	8002dec <_getpid>

0800bb20 <_init>:
 800bb20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb22:	bf00      	nop
 800bb24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb26:	bc08      	pop	{r3}
 800bb28:	469e      	mov	lr, r3
 800bb2a:	4770      	bx	lr

0800bb2c <_fini>:
 800bb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb2e:	bf00      	nop
 800bb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb32:	bc08      	pop	{r3}
 800bb34:	469e      	mov	lr, r3
 800bb36:	4770      	bx	lr
