{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729773520873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729773520880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 18:08:40 2024 " "Processing started: Thu Oct 24 18:08:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729773520880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773520880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_pipelined_processor_quartus -c non_pipelined_processor_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_pipelined_processor_quartus -c non_pipelined_processor_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773520880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729773521282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729773521282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/control_main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/control_main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_main_decoder " "Found entity 1: control_main_decoder" {  } { { "../source_files/control_main_decoder.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/control_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/control_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_alu_decoder " "Found entity 1: control_alu_decoder" {  } { { "../source_files/control_alu_decoder.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../source_files/control.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../source_files/register_file.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "../source_files/processor_tb.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../source_files/processor.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "../source_files/pc_tb.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../source_files/pc.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../source_files/imem.sv" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../source_files/extend.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../source_files/data_memory.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../source_files/alu.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-processor/non-pipelined-processor/source_files/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-processor/non-pipelined-processor/source_files/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../source_files/adder.sv" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729773531581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_tb " "Elaborating entity \"processor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729773531616 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk processor_tb.v(12) " "Verilog HDL warning at processor_tb.v(12): assignments to clk create a combinational loop" {  } { { "../source_files/processor_tb.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1729773531624 "|processor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "../source_files/processor_tb.v" "control_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_main_decoder control:control_inst\|control_main_decoder:control_main_decoder_inst " "Elaborating entity \"control_main_decoder\" for hierarchy \"control:control_inst\|control_main_decoder:control_main_decoder_inst\"" {  } { { "../source_files/control.v" "control_main_decoder_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu_decoder control:control_inst\|control_alu_decoder:control_alu_decoder_inst " "Elaborating entity \"control_alu_decoder\" for hierarchy \"control:control_inst\|control_alu_decoder:control_alu_decoder_inst\"" {  } { { "../source_files/control.v" "control_alu_decoder_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"pc:pc_inst\"" {  } { { "../source_files/processor_tb.v" "pc_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_inst1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_inst1\"" {  } { { "../source_files/processor_tb.v" "adder_inst1" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_inst2 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_inst2\"" {  } { { "../source_files/processor_tb.v" "adder_inst2" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "../source_files/processor_tb.v" "imem_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531639 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory imem.sv(21) " "Verilog HDL warning at imem.sv(21): initial value for variable memory should be constant" {  } { { "../source_files/imem.sv" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1729773531655 "|processor_tb|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory 0 imem.sv(16) " "Net \"memory\" at imem.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "../source_files/imem.sv" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729773531655 "|processor_tb|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "../source_files/processor_tb.v" "register_file_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:extend_inst " "Elaborating entity \"extend\" for hierarchy \"extend:extend_inst\"" {  } { { "../source_files/processor_tb.v" "extend_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../source_files/processor_tb.v" "alu_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531671 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "../source_files/alu.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729773531672 "|processor_tb|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(13) " "Inferred latch for \"zero\" at alu.v(13)" {  } { { "../source_files/alu.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773531672 "|processor_tb|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_inst\"" {  } { { "../source_files/processor_tb.v" "data_memory_inst" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729773531673 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem data_memory.v(43) " "Verilog HDL warning at data_memory.v(43): initial value for variable mem should be constant" {  } { { "../source_files/data_memory.v" "" { Text "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1729773531678 "|processor_tb|data_memory:data_memory_inst"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1729773532129 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729773532229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 18:08:52 2024 " "Processing ended: Thu Oct 24 18:08:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729773532229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729773532229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729773532229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773532229 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729773532906 ""}
