$date
	Thu May 26 21:03:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module m_gen_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # res $end
$scope module m_gen $end
$var wire 1 " clk $end
$var wire 1 # res $end
$var wire 1 ! y $end
$var reg 4 $ d [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 $
0#
0"
1!
$end
#500
1"
#1000
1#
0"
#1500
b111 $
1"
#2000
0"
#2500
b1011 $
1"
#3000
0"
#3500
b101 $
1"
#4000
0"
#4500
0!
b1010 $
1"
#5000
0"
#5500
1!
b1101 $
1"
#6000
0"
#6500
0!
b110 $
1"
#7000
0"
#7500
1!
b11 $
1"
#8000
0"
#8500
b1001 $
1"
#9000
0"
#9500
0!
b100 $
1"
#10000
0"
#10500
b10 $
1"
#11000
0"
#11500
1!
b1 $
1"
#12000
0"
#12500
0!
b1000 $
1"
#13000
0"
#13500
b1100 $
1"
#14000
0"
#14500
b1110 $
1"
#15000
0"
#15500
1!
b1111 $
1"
#16000
0"
#16500
b111 $
1"
#17000
0"
#17500
b1011 $
1"
#18000
0"
#18500
b101 $
1"
#19000
0"
#19500
0!
b1010 $
1"
#20000
0"
#20500
1!
b1101 $
1"
#21000
0"
#21500
0!
b110 $
1"
#22000
0"
#22500
1!
b11 $
1"
#23000
0"
#23500
b1001 $
1"
#24000
0"
#24500
0!
b100 $
1"
#25000
0"
#25500
b10 $
1"
#26000
0"
#26500
1!
b1 $
1"
#27000
0"
#27500
0!
b1000 $
1"
#28000
0"
#28500
b1100 $
1"
#29000
0"
#29500
b1110 $
1"
#30000
0"
#30500
1!
b1111 $
1"
#31000
