INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.srcs/sources_1/new/spi_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/cores/axis_red_pitaya_dac_v1_0/axis_red_pitaya_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS7_imp_1QJPAX8
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.srcs/sim_1/new/spi_controller_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/red_pitaya_synth/tmp/audio_synth/audio_synth.srcs/sim_1/new/spi_master_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_master
