{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735966980154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735966980174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 10:32:59 2025 " "Processing started: Sat Jan 04 10:32:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735966980174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966980174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off external -c External " "Command: quartus_map --read_settings_files=on --write_settings_files=off external -c External" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966980175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735966980798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735966980798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_mul_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_mul_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_mul_v2 " "Found entity 1: fpu_sp_mul_v2" {  } { { "fpu_sp_mul_v2.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul_v2.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_div " "Found entity 1: fpu_sp_div" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiply_24.v(15) " "Verilog HDL information at multiply_24.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735966993889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_24.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_24 " "Found entity 1: multiply_24" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_add " "Found entity 1: fpu_sp_add" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external.v 1 1 " "Found 1 design units, including 1 entities, in source file external.v" { { "Info" "ISGN_ENTITY_NAME" "1 external " "Found entity 1: external" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "In_Buff.v(31) " "Verilog HDL information at In_Buff.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735966993915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file in_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 In_Buff " "Found entity 1: In_Buff" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "buadrate.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_mul " "Found entity 1: fpu_sp_mul" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal " "Found entity 1: reciprocal" {  } { { "reciprocal.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "product_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file product_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 product_calc " "Found entity 1: product_calc" {  } { { "product_calc.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/product_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966993938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966993938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "external " "Elaborating entity \"external\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735966994056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "external.v" "uart_baud" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"receiver:uart_Rx\"" {  } { { "external.v" "uart_Rx" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "In_Buff In_Buff:In_Buff_u " "Elaborating entity \"In_Buff\" for hierarchy \"In_Buff:In_Buff_u\"" {  } { { "external.v" "In_Buff_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_ready In_Buff.v(19) " "Verilog HDL or VHDL warning at In_Buff.v(19): object \"input_ready\" assigned a value but never read" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735966994081 "|external|In_Buff:In_Buff_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_sub_ready In_Buff.v(19) " "Verilog HDL or VHDL warning at In_Buff.v(19): object \"input_sub_ready\" assigned a value but never read" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735966994081 "|external|In_Buff:In_Buff_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 In_Buff.v(33) " "Verilog HDL assignment warning at In_Buff.v(33): truncated value with size 32 to match size of target (4)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994082 "|external|In_Buff:In_Buff_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 In_Buff.v(75) " "Verilog HDL assignment warning at In_Buff.v(75): truncated value with size 32 to match size of target (2)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994082 "|external|In_Buff:In_Buff_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_add In_Buff:In_Buff_u\|fpu_sp_add:fpu_sp_add_u " "Elaborating entity \"fpu_sp_add\" for hierarchy \"In_Buff:In_Buff_u\|fpu_sp_add:fpu_sp_add_u\"" {  } { { "In_Buff.v" "fpu_sp_add_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(95) " "Verilog HDL assignment warning at fpu_sp_add.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(96) " "Verilog HDL assignment warning at fpu_sp_add.sv(96): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.sv(133) " "Verilog HDL assignment warning at fpu_sp_add.sv(133): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_add.sv(134) " "Verilog HDL assignment warning at fpu_sp_add.sv(134): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.sv(139) " "Verilog HDL assignment warning at fpu_sp_add.sv(139): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_add.sv(140) " "Verilog HDL assignment warning at fpu_sp_add.sv(140): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.sv(145) " "Verilog HDL assignment warning at fpu_sp_add.sv(145): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_add.sv(146) " "Verilog HDL assignment warning at fpu_sp_add.sv(146): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(151) " "Verilog HDL assignment warning at fpu_sp_add.sv(151): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(157) " "Verilog HDL assignment warning at fpu_sp_add.sv(157): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(168) " "Verilog HDL assignment warning at fpu_sp_add.sv(168): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994088 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(172) " "Verilog HDL assignment warning at fpu_sp_add.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(205) " "Verilog HDL assignment warning at fpu_sp_add.sv(205): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(218) " "Verilog HDL assignment warning at fpu_sp_add.sv(218): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(231) " "Verilog HDL assignment warning at fpu_sp_add.sv(231): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_add.sv(244) " "Verilog HDL assignment warning at fpu_sp_add.sv(244): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.sv(246) " "Verilog HDL assignment warning at fpu_sp_add.sv(246): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.sv(255) " "Verilog HDL assignment warning at fpu_sp_add.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994089 "|external|In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate In_Buff:In_Buff_u\|negate:negate_u " "Elaborating entity \"negate\" for hierarchy \"In_Buff:In_Buff_u\|negate:negate_u\"" {  } { { "In_Buff.v" "negate_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_mul In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u " "Elaborating entity \"fpu_sp_mul\" for hierarchy \"In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\"" {  } { { "In_Buff.v" "fpu_mul_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult_24_output_ready fpu_sp_mul.sv(76) " "Verilog HDL or VHDL warning at fpu_sp_mul.sv(76): object \"mult_24_output_ready\" assigned a value but never read" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(99) " "Verilog HDL assignment warning at fpu_sp_mul.sv(99): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(100) " "Verilog HDL assignment warning at fpu_sp_mul.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(156) " "Verilog HDL assignment warning at fpu_sp_mul.sv(156): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(162) " "Verilog HDL assignment warning at fpu_sp_mul.sv(162): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(176) " "Verilog HDL assignment warning at fpu_sp_mul.sv(176): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(186) " "Verilog HDL assignment warning at fpu_sp_mul.sv(186): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(193) " "Verilog HDL assignment warning at fpu_sp_mul.sv(193): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994100 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(217) " "Verilog HDL assignment warning at fpu_sp_mul.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994101 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(230) " "Verilog HDL assignment warning at fpu_sp_mul.sv(230): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994101 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_mul.sv(243) " "Verilog HDL assignment warning at fpu_sp_mul.sv(243): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994101 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.sv(245) " "Verilog HDL assignment warning at fpu_sp_mul.sv(245): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994101 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_mul.sv(254) " "Verilog HDL assignment warning at fpu_sp_mul.sv(254): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994101 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_24 In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|multiply_24:multiply_24_u " "Elaborating entity \"multiply_24\" for hierarchy \"In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|multiply_24:multiply_24_u\"" {  } { { "fpu_sp_mul.sv" "multiply_24_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994101 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i multiply_24.v(15) " "Verilog HDL Always Construct warning at multiply_24.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result multiply_24.v(15) " "Verilog HDL Always Construct warning at multiply_24.v(15): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_24_output_ready multiply_24.v(15) " "Verilog HDL Always Construct warning at multiply_24.v(15): inferring latch(es) for variable \"mult_24_output_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_24_output_ready multiply_24.v(15) " "Inferred latch for \"mult_24_output_ready\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] multiply_24.v(15) " "Inferred latch for \"result\[0\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] multiply_24.v(15) " "Inferred latch for \"result\[1\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] multiply_24.v(15) " "Inferred latch for \"result\[2\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] multiply_24.v(15) " "Inferred latch for \"result\[3\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] multiply_24.v(15) " "Inferred latch for \"result\[4\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] multiply_24.v(15) " "Inferred latch for \"result\[5\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994104 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] multiply_24.v(15) " "Inferred latch for \"result\[6\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] multiply_24.v(15) " "Inferred latch for \"result\[7\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] multiply_24.v(15) " "Inferred latch for \"result\[8\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] multiply_24.v(15) " "Inferred latch for \"result\[9\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] multiply_24.v(15) " "Inferred latch for \"result\[10\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] multiply_24.v(15) " "Inferred latch for \"result\[11\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] multiply_24.v(15) " "Inferred latch for \"result\[12\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] multiply_24.v(15) " "Inferred latch for \"result\[13\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] multiply_24.v(15) " "Inferred latch for \"result\[14\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] multiply_24.v(15) " "Inferred latch for \"result\[15\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] multiply_24.v(15) " "Inferred latch for \"result\[16\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] multiply_24.v(15) " "Inferred latch for \"result\[17\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] multiply_24.v(15) " "Inferred latch for \"result\[18\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] multiply_24.v(15) " "Inferred latch for \"result\[19\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] multiply_24.v(15) " "Inferred latch for \"result\[20\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] multiply_24.v(15) " "Inferred latch for \"result\[21\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] multiply_24.v(15) " "Inferred latch for \"result\[22\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] multiply_24.v(15) " "Inferred latch for \"result\[23\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] multiply_24.v(15) " "Inferred latch for \"result\[24\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] multiply_24.v(15) " "Inferred latch for \"result\[25\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] multiply_24.v(15) " "Inferred latch for \"result\[26\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] multiply_24.v(15) " "Inferred latch for \"result\[27\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] multiply_24.v(15) " "Inferred latch for \"result\[28\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] multiply_24.v(15) " "Inferred latch for \"result\[29\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] multiply_24.v(15) " "Inferred latch for \"result\[30\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] multiply_24.v(15) " "Inferred latch for \"result\[31\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] multiply_24.v(15) " "Inferred latch for \"result\[32\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] multiply_24.v(15) " "Inferred latch for \"result\[33\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] multiply_24.v(15) " "Inferred latch for \"result\[34\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] multiply_24.v(15) " "Inferred latch for \"result\[35\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] multiply_24.v(15) " "Inferred latch for \"result\[36\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] multiply_24.v(15) " "Inferred latch for \"result\[37\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994105 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] multiply_24.v(15) " "Inferred latch for \"result\[38\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] multiply_24.v(15) " "Inferred latch for \"result\[39\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] multiply_24.v(15) " "Inferred latch for \"result\[40\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] multiply_24.v(15) " "Inferred latch for \"result\[41\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] multiply_24.v(15) " "Inferred latch for \"result\[42\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] multiply_24.v(15) " "Inferred latch for \"result\[43\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] multiply_24.v(15) " "Inferred latch for \"result\[44\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] multiply_24.v(15) " "Inferred latch for \"result\[45\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] multiply_24.v(15) " "Inferred latch for \"result\[46\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] multiply_24.v(15) " "Inferred latch for \"result\[47\]\" at multiply_24.v(15)" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966994106 "|external|In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|multiply_24:multiply_24_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_div In_Buff:In_Buff_u\|fpu_sp_div:fpu_div_u " "Elaborating entity \"fpu_sp_div\" for hierarchy \"In_Buff:In_Buff_u\|fpu_sp_div:fpu_div_u\"" {  } { { "In_Buff.v" "fpu_div_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(95) " "Verilog HDL assignment warning at fpu_sp_div.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(96) " "Verilog HDL assignment warning at fpu_sp_div.sv(96): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(161) " "Verilog HDL assignment warning at fpu_sp_div.sv(161): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(167) " "Verilog HDL assignment warning at fpu_sp_div.sv(167): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(181) " "Verilog HDL assignment warning at fpu_sp_div.sv(181): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(191) " "Verilog HDL assignment warning at fpu_sp_div.sv(191): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fpu_sp_div.sv(225) " "Verilog HDL assignment warning at fpu_sp_div.sv(225): truncated value with size 32 to match size of target (6)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(242) " "Verilog HDL assignment warning at fpu_sp_div.sv(242): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(255) " "Verilog HDL assignment warning at fpu_sp_div.sv(255): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_div.sv(268) " "Verilog HDL assignment warning at fpu_sp_div.sv(268): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.sv(270) " "Verilog HDL assignment warning at fpu_sp_div.sv(270): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_div.sv(279) " "Verilog HDL assignment warning at fpu_sp_div.sv(279): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966994112 "|external|In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "external.v" "uart_Tx" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966994114 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|Mult0\"" {  } { { "fpu_sp_mul.sv" "Mult0" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735966997090 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735966997090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|lpm_mult:Mult0\"" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966997263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|lpm_mult:Mult0 " "Instantiated megafunction \"In_Buff:In_Buff_u\|fpu_sp_mul:fpu_mul_u\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735966997263 ""}  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735966997263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/db/mult_bdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966997355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966997355 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "128 " "Ignored 128 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1735966997857 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1735966997857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bulbs\[2\] GND " "Pin \"bulbs\[2\]\" is stuck at GND" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735966998705 "|external|bulbs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bulbs\[3\] GND " "Pin \"bulbs\[3\]\" is stuck at GND" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735966998705 "|external|bulbs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bulbs\[4\] GND " "Pin \"bulbs\[4\]\" is stuck at GND" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735966998705 "|external|bulbs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bulbs\[5\] GND " "Pin \"bulbs\[5\]\" is stuck at GND" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735966998705 "|external|bulbs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bulbs\[6\] GND " "Pin \"bulbs\[6\]\" is stuck at GND" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735966998705 "|external|bulbs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bulbs\[7\] GND " "Pin \"bulbs\[7\]\" is stuck at GND" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735966998705 "|external|bulbs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735966998705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735966998935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735967002173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/External.map.smsg " "Generated suppressed messages file D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/External.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735967002348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735967002750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735967002750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3071 " "Implemented 3071 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735967003233 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735967003233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3050 " "Implemented 3050 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735967003233 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1735967003233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735967003233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735967003277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 10:33:23 2025 " "Processing ended: Sat Jan 04 10:33:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735967003277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735967003277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735967003277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735967003277 ""}
