|STPU
clock => WRAM:WeightRAM.clock
clock => last_a33_psuh.CLK
clock => loading_to_w_done.CLK
clock => writing_to_RAMs_done.CLK
clock => addressW0[0].CLK
clock => addressW0[1].CLK
clock => addressA2[0].CLK
clock => addressA2[1].CLK
clock => addressA1[0].CLK
clock => addressA1[1].CLK
clock => addressA0[0].CLK
clock => addressA0[1].CLK
clock => done~reg0.CLK
clock => start_collect.CLK
clock => RdRAMs.CLK
clock => WrRAMs.CLK
clock => a_load.CLK
clock => w_load.CLK
clock => URAM:U0.clock
clock => URAM:U1.clock
clock => URAM:U2.clock
clock => MMU:MatrixShut.clock
clock => AU:ActiveAir.clock
clock => w_loading_state~1.DATAIN
clock => a_loading_state~1.DATAIN
clock => input_write~1.DATAIN
clock => STPUstate~1.DATAIN
reset => resetSoft.IN0
hardReset => resetSoft.IN1
hardReset => WRAM:WeightRAM.aclr
hardReset => MMU:MatrixShut.hardReset
hardReset => AU:ActiveAir.hardReset
setUp => Selector2.IN3
setUp => Selector6.IN3
setUp => Selector4.IN2
GO => a_load.OUTPUTSELECT
GO => w_load.OUTPUTSELECT
GO => Selector8.IN3
GO => process_0.IN1
GO => Selector5.IN1
stall => MMU:MatrixShut.stall
stall => AU:ActiveAir.stall
w_in[0] => WRAM:WeightRAM.data[0]
w_in[1] => WRAM:WeightRAM.data[1]
w_in[2] => WRAM:WeightRAM.data[2]
w_in[3] => WRAM:WeightRAM.data[3]
w_in[4] => WRAM:WeightRAM.data[4]
w_in[5] => WRAM:WeightRAM.data[5]
w_in[6] => WRAM:WeightRAM.data[6]
w_in[7] => WRAM:WeightRAM.data[7]
w_in[8] => WRAM:WeightRAM.data[8]
w_in[9] => WRAM:WeightRAM.data[9]
w_in[10] => WRAM:WeightRAM.data[10]
w_in[11] => WRAM:WeightRAM.data[11]
w_in[12] => WRAM:WeightRAM.data[12]
w_in[13] => WRAM:WeightRAM.data[13]
w_in[14] => WRAM:WeightRAM.data[14]
w_in[15] => WRAM:WeightRAM.data[15]
w_in[16] => WRAM:WeightRAM.data[16]
w_in[17] => WRAM:WeightRAM.data[17]
w_in[18] => WRAM:WeightRAM.data[18]
w_in[19] => WRAM:WeightRAM.data[19]
w_in[20] => WRAM:WeightRAM.data[20]
w_in[21] => WRAM:WeightRAM.data[21]
w_in[22] => WRAM:WeightRAM.data[22]
w_in[23] => WRAM:WeightRAM.data[23]
a_in[0] => URAM:U2.data[0]
a_in[1] => URAM:U2.data[1]
a_in[2] => URAM:U2.data[2]
a_in[3] => URAM:U2.data[3]
a_in[4] => URAM:U2.data[4]
a_in[5] => URAM:U2.data[5]
a_in[6] => URAM:U2.data[6]
a_in[7] => URAM:U2.data[7]
a_in[8] => URAM:U1.data[0]
a_in[9] => URAM:U1.data[1]
a_in[10] => URAM:U1.data[2]
a_in[11] => URAM:U1.data[3]
a_in[12] => URAM:U1.data[4]
a_in[13] => URAM:U1.data[5]
a_in[14] => URAM:U1.data[6]
a_in[15] => URAM:U1.data[7]
a_in[16] => URAM:U0.data[0]
a_in[17] => URAM:U0.data[1]
a_in[18] => URAM:U0.data[2]
a_in[19] => URAM:U0.data[3]
a_in[20] => URAM:U0.data[4]
a_in[21] => URAM:U0.data[5]
a_in[22] => URAM:U0.data[6]
a_in[23] => URAM:U0.data[7]
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
row0[2][0] <= AU:ActiveAir.row0[2][0]
row0[2][1] <= AU:ActiveAir.row0[2][1]
row0[2][2] <= AU:ActiveAir.row0[2][2]
row0[2][3] <= AU:ActiveAir.row0[2][3]
row0[2][4] <= AU:ActiveAir.row0[2][4]
row0[2][5] <= AU:ActiveAir.row0[2][5]
row0[2][6] <= AU:ActiveAir.row0[2][6]
row0[2][7] <= AU:ActiveAir.row0[2][7]
row0[1][0] <= AU:ActiveAir.row0[1][0]
row0[1][1] <= AU:ActiveAir.row0[1][1]
row0[1][2] <= AU:ActiveAir.row0[1][2]
row0[1][3] <= AU:ActiveAir.row0[1][3]
row0[1][4] <= AU:ActiveAir.row0[1][4]
row0[1][5] <= AU:ActiveAir.row0[1][5]
row0[1][6] <= AU:ActiveAir.row0[1][6]
row0[1][7] <= AU:ActiveAir.row0[1][7]
row0[0][0] <= AU:ActiveAir.row0[0][0]
row0[0][1] <= AU:ActiveAir.row0[0][1]
row0[0][2] <= AU:ActiveAir.row0[0][2]
row0[0][3] <= AU:ActiveAir.row0[0][3]
row0[0][4] <= AU:ActiveAir.row0[0][4]
row0[0][5] <= AU:ActiveAir.row0[0][5]
row0[0][6] <= AU:ActiveAir.row0[0][6]
row0[0][7] <= AU:ActiveAir.row0[0][7]
row1[2][0] <= AU:ActiveAir.row1[2][0]
row1[2][1] <= AU:ActiveAir.row1[2][1]
row1[2][2] <= AU:ActiveAir.row1[2][2]
row1[2][3] <= AU:ActiveAir.row1[2][3]
row1[2][4] <= AU:ActiveAir.row1[2][4]
row1[2][5] <= AU:ActiveAir.row1[2][5]
row1[2][6] <= AU:ActiveAir.row1[2][6]
row1[2][7] <= AU:ActiveAir.row1[2][7]
row1[1][0] <= AU:ActiveAir.row1[1][0]
row1[1][1] <= AU:ActiveAir.row1[1][1]
row1[1][2] <= AU:ActiveAir.row1[1][2]
row1[1][3] <= AU:ActiveAir.row1[1][3]
row1[1][4] <= AU:ActiveAir.row1[1][4]
row1[1][5] <= AU:ActiveAir.row1[1][5]
row1[1][6] <= AU:ActiveAir.row1[1][6]
row1[1][7] <= AU:ActiveAir.row1[1][7]
row1[0][0] <= AU:ActiveAir.row1[0][0]
row1[0][1] <= AU:ActiveAir.row1[0][1]
row1[0][2] <= AU:ActiveAir.row1[0][2]
row1[0][3] <= AU:ActiveAir.row1[0][3]
row1[0][4] <= AU:ActiveAir.row1[0][4]
row1[0][5] <= AU:ActiveAir.row1[0][5]
row1[0][6] <= AU:ActiveAir.row1[0][6]
row1[0][7] <= AU:ActiveAir.row1[0][7]
row2[2][0] <= AU:ActiveAir.row2[2][0]
row2[2][1] <= AU:ActiveAir.row2[2][1]
row2[2][2] <= AU:ActiveAir.row2[2][2]
row2[2][3] <= AU:ActiveAir.row2[2][3]
row2[2][4] <= AU:ActiveAir.row2[2][4]
row2[2][5] <= AU:ActiveAir.row2[2][5]
row2[2][6] <= AU:ActiveAir.row2[2][6]
row2[2][7] <= AU:ActiveAir.row2[2][7]
row2[1][0] <= AU:ActiveAir.row2[1][0]
row2[1][1] <= AU:ActiveAir.row2[1][1]
row2[1][2] <= AU:ActiveAir.row2[1][2]
row2[1][3] <= AU:ActiveAir.row2[1][3]
row2[1][4] <= AU:ActiveAir.row2[1][4]
row2[1][5] <= AU:ActiveAir.row2[1][5]
row2[1][6] <= AU:ActiveAir.row2[1][6]
row2[1][7] <= AU:ActiveAir.row2[1][7]
row2[0][0] <= AU:ActiveAir.row2[0][0]
row2[0][1] <= AU:ActiveAir.row2[0][1]
row2[0][2] <= AU:ActiveAir.row2[0][2]
row2[0][3] <= AU:ActiveAir.row2[0][3]
row2[0][4] <= AU:ActiveAir.row2[0][4]
row2[0][5] <= AU:ActiveAir.row2[0][5]
row2[0][6] <= AU:ActiveAir.row2[0][6]
row2[0][7] <= AU:ActiveAir.row2[0][7]


|STPU|WRAM:WeightRAM
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|STPU|WRAM:WeightRAM|altsyncram:altsyncram_component
wren_a => altsyncram_ceq3:auto_generated.wren_a
rden_a => altsyncram_ceq3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ceq3:auto_generated.data_a[0]
data_a[1] => altsyncram_ceq3:auto_generated.data_a[1]
data_a[2] => altsyncram_ceq3:auto_generated.data_a[2]
data_a[3] => altsyncram_ceq3:auto_generated.data_a[3]
data_a[4] => altsyncram_ceq3:auto_generated.data_a[4]
data_a[5] => altsyncram_ceq3:auto_generated.data_a[5]
data_a[6] => altsyncram_ceq3:auto_generated.data_a[6]
data_a[7] => altsyncram_ceq3:auto_generated.data_a[7]
data_a[8] => altsyncram_ceq3:auto_generated.data_a[8]
data_a[9] => altsyncram_ceq3:auto_generated.data_a[9]
data_a[10] => altsyncram_ceq3:auto_generated.data_a[10]
data_a[11] => altsyncram_ceq3:auto_generated.data_a[11]
data_a[12] => altsyncram_ceq3:auto_generated.data_a[12]
data_a[13] => altsyncram_ceq3:auto_generated.data_a[13]
data_a[14] => altsyncram_ceq3:auto_generated.data_a[14]
data_a[15] => altsyncram_ceq3:auto_generated.data_a[15]
data_a[16] => altsyncram_ceq3:auto_generated.data_a[16]
data_a[17] => altsyncram_ceq3:auto_generated.data_a[17]
data_a[18] => altsyncram_ceq3:auto_generated.data_a[18]
data_a[19] => altsyncram_ceq3:auto_generated.data_a[19]
data_a[20] => altsyncram_ceq3:auto_generated.data_a[20]
data_a[21] => altsyncram_ceq3:auto_generated.data_a[21]
data_a[22] => altsyncram_ceq3:auto_generated.data_a[22]
data_a[23] => altsyncram_ceq3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ceq3:auto_generated.address_a[0]
address_a[1] => altsyncram_ceq3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ceq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_ceq3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ceq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ceq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ceq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ceq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ceq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ceq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ceq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ceq3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ceq3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ceq3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ceq3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ceq3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ceq3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ceq3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ceq3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ceq3:auto_generated.q_a[15]
q_a[16] <= altsyncram_ceq3:auto_generated.q_a[16]
q_a[17] <= altsyncram_ceq3:auto_generated.q_a[17]
q_a[18] <= altsyncram_ceq3:auto_generated.q_a[18]
q_a[19] <= altsyncram_ceq3:auto_generated.q_a[19]
q_a[20] <= altsyncram_ceq3:auto_generated.q_a[20]
q_a[21] <= altsyncram_ceq3:auto_generated.q_a[21]
q_a[22] <= altsyncram_ceq3:auto_generated.q_a[22]
q_a[23] <= altsyncram_ceq3:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|STPU|WRAM:WeightRAM|altsyncram:altsyncram_component|altsyncram_ceq3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|STPU|URAM:U0
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|STPU|URAM:U0|altsyncram:altsyncram_component
wren_a => altsyncram_ucq3:auto_generated.wren_a
rden_a => altsyncram_ucq3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ucq3:auto_generated.data_a[0]
data_a[1] => altsyncram_ucq3:auto_generated.data_a[1]
data_a[2] => altsyncram_ucq3:auto_generated.data_a[2]
data_a[3] => altsyncram_ucq3:auto_generated.data_a[3]
data_a[4] => altsyncram_ucq3:auto_generated.data_a[4]
data_a[5] => altsyncram_ucq3:auto_generated.data_a[5]
data_a[6] => altsyncram_ucq3:auto_generated.data_a[6]
data_a[7] => altsyncram_ucq3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ucq3:auto_generated.address_a[0]
address_a[1] => altsyncram_ucq3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ucq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_ucq3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ucq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ucq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ucq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ucq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ucq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ucq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ucq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ucq3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|STPU|URAM:U0|altsyncram:altsyncram_component|altsyncram_ucq3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|STPU|URAM:U1
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|STPU|URAM:U1|altsyncram:altsyncram_component
wren_a => altsyncram_ucq3:auto_generated.wren_a
rden_a => altsyncram_ucq3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ucq3:auto_generated.data_a[0]
data_a[1] => altsyncram_ucq3:auto_generated.data_a[1]
data_a[2] => altsyncram_ucq3:auto_generated.data_a[2]
data_a[3] => altsyncram_ucq3:auto_generated.data_a[3]
data_a[4] => altsyncram_ucq3:auto_generated.data_a[4]
data_a[5] => altsyncram_ucq3:auto_generated.data_a[5]
data_a[6] => altsyncram_ucq3:auto_generated.data_a[6]
data_a[7] => altsyncram_ucq3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ucq3:auto_generated.address_a[0]
address_a[1] => altsyncram_ucq3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ucq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_ucq3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ucq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ucq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ucq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ucq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ucq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ucq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ucq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ucq3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|STPU|URAM:U1|altsyncram:altsyncram_component|altsyncram_ucq3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|STPU|URAM:U2
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|STPU|URAM:U2|altsyncram:altsyncram_component
wren_a => altsyncram_ucq3:auto_generated.wren_a
rden_a => altsyncram_ucq3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ucq3:auto_generated.data_a[0]
data_a[1] => altsyncram_ucq3:auto_generated.data_a[1]
data_a[2] => altsyncram_ucq3:auto_generated.data_a[2]
data_a[3] => altsyncram_ucq3:auto_generated.data_a[3]
data_a[4] => altsyncram_ucq3:auto_generated.data_a[4]
data_a[5] => altsyncram_ucq3:auto_generated.data_a[5]
data_a[6] => altsyncram_ucq3:auto_generated.data_a[6]
data_a[7] => altsyncram_ucq3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ucq3:auto_generated.address_a[0]
address_a[1] => altsyncram_ucq3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ucq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_ucq3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ucq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ucq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ucq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ucq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ucq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ucq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ucq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ucq3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|STPU|URAM:U2|altsyncram:altsyncram_component|altsyncram_ucq3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|STPU|MMU:MatrixShut
clock => PE:PE1.clock
clock => w33[0].CLK
clock => w33[1].CLK
clock => w33[2].CLK
clock => w33[3].CLK
clock => w33[4].CLK
clock => w33[5].CLK
clock => w33[6].CLK
clock => w33[7].CLK
clock => w32[0].CLK
clock => w32[1].CLK
clock => w32[2].CLK
clock => w32[3].CLK
clock => w32[4].CLK
clock => w32[5].CLK
clock => w32[6].CLK
clock => w32[7].CLK
clock => w31[0].CLK
clock => w31[1].CLK
clock => w31[2].CLK
clock => w31[3].CLK
clock => w31[4].CLK
clock => w31[5].CLK
clock => w31[6].CLK
clock => w31[7].CLK
clock => w23[0].CLK
clock => w23[1].CLK
clock => w23[2].CLK
clock => w23[3].CLK
clock => w23[4].CLK
clock => w23[5].CLK
clock => w23[6].CLK
clock => w23[7].CLK
clock => w22[0].CLK
clock => w22[1].CLK
clock => w22[2].CLK
clock => w22[3].CLK
clock => w22[4].CLK
clock => w22[5].CLK
clock => w22[6].CLK
clock => w22[7].CLK
clock => w21[0].CLK
clock => w21[1].CLK
clock => w21[2].CLK
clock => w21[3].CLK
clock => w21[4].CLK
clock => w21[5].CLK
clock => w21[6].CLK
clock => w21[7].CLK
clock => w13[0].CLK
clock => w13[1].CLK
clock => w13[2].CLK
clock => w13[3].CLK
clock => w13[4].CLK
clock => w13[5].CLK
clock => w13[6].CLK
clock => w13[7].CLK
clock => w12[0].CLK
clock => w12[1].CLK
clock => w12[2].CLK
clock => w12[3].CLK
clock => w12[4].CLK
clock => w12[5].CLK
clock => w12[6].CLK
clock => w12[7].CLK
clock => w11[0].CLK
clock => w11[1].CLK
clock => w11[2].CLK
clock => w11[3].CLK
clock => w11[4].CLK
clock => w11[5].CLK
clock => w11[6].CLK
clock => w11[7].CLK
clock => PE:PE2.clock
clock => PE:PE3.clock
clock => PE:PE4.clock
clock => PE:PE5.clock
clock => PE:PE6.clock
clock => PE:PE7.clock
clock => PE:PE8.clock
clock => PE:PE9.clock
clock => state~3.DATAIN
reset => PE:PE1.reset
reset => PE:PE2.reset
reset => PE:PE3.reset
reset => PE:PE4.reset
reset => PE:PE5.reset
reset => PE:PE6.reset
reset => PE:PE7.reset
reset => PE:PE8.reset
reset => PE:PE9.reset
hardReset => PE:PE1.hardReset
hardReset => state.col2.OUTPUTSELECT
hardReset => state.col1.OUTPUTSELECT
hardReset => state.col0.OUTPUTSELECT
hardReset => state.idle.OUTPUTSELECT
hardReset => w33[0].ACLR
hardReset => w33[1].ACLR
hardReset => w33[2].ACLR
hardReset => w33[3].ACLR
hardReset => w33[4].ACLR
hardReset => w33[5].ACLR
hardReset => w33[6].ACLR
hardReset => w33[7].ACLR
hardReset => w32[0].ACLR
hardReset => w32[1].ACLR
hardReset => w32[2].ACLR
hardReset => w32[3].ACLR
hardReset => w32[4].ACLR
hardReset => w32[5].ACLR
hardReset => w32[6].ACLR
hardReset => w32[7].ACLR
hardReset => w31[0].ACLR
hardReset => w31[1].ACLR
hardReset => w31[2].ACLR
hardReset => w31[3].ACLR
hardReset => w31[4].ACLR
hardReset => w31[5].ACLR
hardReset => w31[6].ACLR
hardReset => w31[7].ACLR
hardReset => w23[0].ACLR
hardReset => w23[1].ACLR
hardReset => w23[2].ACLR
hardReset => w23[3].ACLR
hardReset => w23[4].ACLR
hardReset => w23[5].ACLR
hardReset => w23[6].ACLR
hardReset => w23[7].ACLR
hardReset => w22[0].ACLR
hardReset => w22[1].ACLR
hardReset => w22[2].ACLR
hardReset => w22[3].ACLR
hardReset => w22[4].ACLR
hardReset => w22[5].ACLR
hardReset => w22[6].ACLR
hardReset => w22[7].ACLR
hardReset => w21[0].ACLR
hardReset => w21[1].ACLR
hardReset => w21[2].ACLR
hardReset => w21[3].ACLR
hardReset => w21[4].ACLR
hardReset => w21[5].ACLR
hardReset => w21[6].ACLR
hardReset => w21[7].ACLR
hardReset => w13[0].ACLR
hardReset => w13[1].ACLR
hardReset => w13[2].ACLR
hardReset => w13[3].ACLR
hardReset => w13[4].ACLR
hardReset => w13[5].ACLR
hardReset => w13[6].ACLR
hardReset => w13[7].ACLR
hardReset => w12[0].ACLR
hardReset => w12[1].ACLR
hardReset => w12[2].ACLR
hardReset => w12[3].ACLR
hardReset => w12[4].ACLR
hardReset => w12[5].ACLR
hardReset => w12[6].ACLR
hardReset => w12[7].ACLR
hardReset => w11[0].ACLR
hardReset => w11[1].ACLR
hardReset => w11[2].ACLR
hardReset => w11[3].ACLR
hardReset => w11[4].ACLR
hardReset => w11[5].ACLR
hardReset => w11[6].ACLR
hardReset => w11[7].ACLR
hardReset => PE:PE2.hardReset
hardReset => PE:PE3.hardReset
hardReset => PE:PE4.hardReset
hardReset => PE:PE5.hardReset
hardReset => PE:PE6.hardReset
hardReset => PE:PE7.hardReset
hardReset => PE:PE8.hardReset
hardReset => PE:PE9.hardReset
ld => PE:PE1.ld
ld => PE:PE2.ld
ld => PE:PE3.ld
ld => PE:PE4.ld
ld => PE:PE5.ld
ld => PE:PE6.ld
ld => PE:PE7.ld
ld => PE:PE8.ld
ld => PE:PE9.ld
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w11.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w12.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => w13.OUTPUTSELECT
ld_w => state.DATAB
ld_w => PE:PE1.ld_w
ld_w => PE:PE2.ld_w
ld_w => PE:PE3.ld_w
ld_w => PE:PE4.ld_w
ld_w => PE:PE5.ld_w
ld_w => PE:PE6.ld_w
ld_w => PE:PE7.ld_w
ld_w => PE:PE8.ld_w
ld_w => PE:PE9.ld_w
ld_w => Selector0.IN2
stall => ~NO_FANOUT~
a0[0] => PE:PE1.a_in[0]
a0[1] => PE:PE1.a_in[1]
a0[2] => PE:PE1.a_in[2]
a0[3] => PE:PE1.a_in[3]
a0[4] => PE:PE1.a_in[4]
a0[5] => PE:PE1.a_in[5]
a0[6] => PE:PE1.a_in[6]
a0[7] => PE:PE1.a_in[7]
a1[0] => PE:PE4.a_in[0]
a1[1] => PE:PE4.a_in[1]
a1[2] => PE:PE4.a_in[2]
a1[3] => PE:PE4.a_in[3]
a1[4] => PE:PE4.a_in[4]
a1[5] => PE:PE4.a_in[5]
a1[6] => PE:PE4.a_in[6]
a1[7] => PE:PE4.a_in[7]
a2[0] => PE:PE7.a_in[0]
a2[1] => PE:PE7.a_in[1]
a2[2] => PE:PE7.a_in[2]
a2[3] => PE:PE7.a_in[3]
a2[4] => PE:PE7.a_in[4]
a2[5] => PE:PE7.a_in[5]
a2[6] => PE:PE7.a_in[6]
a2[7] => PE:PE7.a_in[7]
w0[0] => w11.DATAB
w0[0] => w21[0].DATAIN
w0[0] => w31[0].DATAIN
w0[1] => w11.DATAB
w0[1] => w21[1].DATAIN
w0[1] => w31[1].DATAIN
w0[2] => w11.DATAB
w0[2] => w21[2].DATAIN
w0[2] => w31[2].DATAIN
w0[3] => w11.DATAB
w0[3] => w21[3].DATAIN
w0[3] => w31[3].DATAIN
w0[4] => w11.DATAB
w0[4] => w21[4].DATAIN
w0[4] => w31[4].DATAIN
w0[5] => w11.DATAB
w0[5] => w21[5].DATAIN
w0[5] => w31[5].DATAIN
w0[6] => w11.DATAB
w0[6] => w21[6].DATAIN
w0[6] => w31[6].DATAIN
w0[7] => w11.DATAB
w0[7] => w21[7].DATAIN
w0[7] => w31[7].DATAIN
w1[0] => w12.DATAB
w1[0] => w22[0].DATAIN
w1[0] => w32[0].DATAIN
w1[1] => w12.DATAB
w1[1] => w22[1].DATAIN
w1[1] => w32[1].DATAIN
w1[2] => w12.DATAB
w1[2] => w22[2].DATAIN
w1[2] => w32[2].DATAIN
w1[3] => w12.DATAB
w1[3] => w22[3].DATAIN
w1[3] => w32[3].DATAIN
w1[4] => w12.DATAB
w1[4] => w22[4].DATAIN
w1[4] => w32[4].DATAIN
w1[5] => w12.DATAB
w1[5] => w22[5].DATAIN
w1[5] => w32[5].DATAIN
w1[6] => w12.DATAB
w1[6] => w22[6].DATAIN
w1[6] => w32[6].DATAIN
w1[7] => w12.DATAB
w1[7] => w22[7].DATAIN
w1[7] => w32[7].DATAIN
w2[0] => w13.DATAB
w2[0] => w23[0].DATAIN
w2[0] => w33[0].DATAIN
w2[1] => w13.DATAB
w2[1] => w23[1].DATAIN
w2[1] => w33[1].DATAIN
w2[2] => w13.DATAB
w2[2] => w23[2].DATAIN
w2[2] => w33[2].DATAIN
w2[3] => w13.DATAB
w2[3] => w23[3].DATAIN
w2[3] => w33[3].DATAIN
w2[4] => w13.DATAB
w2[4] => w23[4].DATAIN
w2[4] => w33[4].DATAIN
w2[5] => w13.DATAB
w2[5] => w23[5].DATAIN
w2[5] => w33[5].DATAIN
w2[6] => w13.DATAB
w2[6] => w23[6].DATAIN
w2[6] => w33[6].DATAIN
w2[7] => w13.DATAB
w2[7] => w23[7].DATAIN
w2[7] => w33[7].DATAIN
y0[0] <= PE:PE7.partialSum[0]
y0[1] <= PE:PE7.partialSum[1]
y0[2] <= PE:PE7.partialSum[2]
y0[3] <= PE:PE7.partialSum[3]
y0[4] <= PE:PE7.partialSum[4]
y0[5] <= PE:PE7.partialSum[5]
y0[6] <= PE:PE7.partialSum[6]
y0[7] <= PE:PE7.partialSum[7]
y1[0] <= PE:PE8.partialSum[0]
y1[1] <= PE:PE8.partialSum[1]
y1[2] <= PE:PE8.partialSum[2]
y1[3] <= PE:PE8.partialSum[3]
y1[4] <= PE:PE8.partialSum[4]
y1[5] <= PE:PE8.partialSum[5]
y1[6] <= PE:PE8.partialSum[6]
y1[7] <= PE:PE8.partialSum[7]
y2[0] <= PE:PE9.partialSum[0]
y2[1] <= PE:PE9.partialSum[1]
y2[2] <= PE:PE9.partialSum[2]
y2[3] <= PE:PE9.partialSum[3]
y2[4] <= PE:PE9.partialSum[4]
y2[5] <= PE:PE9.partialSum[5]
y2[6] <= PE:PE9.partialSum[6]
y2[7] <= PE:PE9.partialSum[7]


|STPU|MMU:MatrixShut|PE:PE1
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE1|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE1|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE1|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE1|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE2
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE2|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE2|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE2|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE2|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE3
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE3|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE3|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE3|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE3|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE4
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE4|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE4|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE4|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE4|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE5
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE5|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE5|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE5|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE5|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE6
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE6|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE6|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE6|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE6|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE7
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE7|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE7|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE7|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE7|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE8
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE8|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE8|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE8|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE8|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE9
a_in[0] => MAC:BigMAC.a_in[0]
a_in[0] => D_FF:A.D[0]
a_in[1] => MAC:BigMAC.a_in[1]
a_in[1] => D_FF:A.D[1]
a_in[2] => MAC:BigMAC.a_in[2]
a_in[2] => D_FF:A.D[2]
a_in[3] => MAC:BigMAC.a_in[3]
a_in[3] => D_FF:A.D[3]
a_in[4] => MAC:BigMAC.a_in[4]
a_in[4] => D_FF:A.D[4]
a_in[5] => MAC:BigMAC.a_in[5]
a_in[5] => D_FF:A.D[5]
a_in[6] => MAC:BigMAC.a_in[6]
a_in[6] => D_FF:A.D[6]
a_in[7] => MAC:BigMAC.a_in[7]
a_in[7] => D_FF:A.D[7]
w_in[0] => D_FF:Wreg.D[0]
w_in[1] => D_FF:Wreg.D[1]
w_in[2] => D_FF:Wreg.D[2]
w_in[3] => D_FF:Wreg.D[3]
w_in[4] => D_FF:Wreg.D[4]
w_in[5] => D_FF:Wreg.D[5]
w_in[6] => D_FF:Wreg.D[6]
w_in[7] => D_FF:Wreg.D[7]
part_in[0] => MAC:BigMAC.part_in[0]
part_in[1] => MAC:BigMAC.part_in[1]
part_in[2] => MAC:BigMAC.part_in[2]
part_in[3] => MAC:BigMAC.part_in[3]
part_in[4] => MAC:BigMAC.part_in[4]
part_in[5] => MAC:BigMAC.part_in[5]
part_in[6] => MAC:BigMAC.part_in[6]
part_in[7] => MAC:BigMAC.part_in[7]
clock => D_FF:Wreg.clock
clock => D_FF:A.clock
clock => D_FF:Y.clock
reset => resetSig.IN0
hardReset => resetSig.IN1
hardReset => D_FF:Wreg.reset
ld => D_FF:A.ld
ld => D_FF:Y.ld
ld_w => D_FF:Wreg.ld
partialSum[0] <= D_FF:Y.Q[0]
partialSum[1] <= D_FF:Y.Q[1]
partialSum[2] <= D_FF:Y.Q[2]
partialSum[3] <= D_FF:Y.Q[3]
partialSum[4] <= D_FF:Y.Q[4]
partialSum[5] <= D_FF:Y.Q[5]
partialSum[6] <= D_FF:Y.Q[6]
partialSum[7] <= D_FF:Y.Q[7]
a_out[0] <= D_FF:A.Q[0]
a_out[1] <= D_FF:A.Q[1]
a_out[2] <= D_FF:A.Q[2]
a_out[3] <= D_FF:A.Q[3]
a_out[4] <= D_FF:A.Q[4]
a_out[5] <= D_FF:A.Q[5]
a_out[6] <= D_FF:A.Q[6]
a_out[7] <= D_FF:A.Q[7]


|STPU|MMU:MatrixShut|PE:PE9|D_FF:Wreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE9|MAC:BigMAC
weight[0] => Mult0.IN7
weight[1] => Mult0.IN6
weight[2] => Mult0.IN5
weight[3] => Mult0.IN4
weight[4] => Mult0.IN3
weight[5] => Mult0.IN2
weight[6] => Mult0.IN1
weight[7] => Mult0.IN0
a_in[0] => Mult0.IN15
a_in[1] => Mult0.IN14
a_in[2] => Mult0.IN13
a_in[3] => Mult0.IN12
a_in[4] => Mult0.IN11
a_in[5] => Mult0.IN10
a_in[6] => Mult0.IN9
a_in[7] => Mult0.IN8
part_in[0] => Add0.IN32
part_in[1] => Add0.IN31
part_in[2] => Add0.IN30
part_in[3] => Add0.IN29
part_in[4] => Add0.IN28
part_in[5] => Add0.IN27
part_in[6] => Add0.IN26
part_in[7] => Add0.IN25
partial_sum[0] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[1] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[2] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[3] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[4] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[5] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[6] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE
partial_sum[7] <= partial_8.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE9|D_FF:A
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|MMU:MatrixShut|PE:PE9|D_FF:Y
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
ld => Q[7]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|STPU|AU:ActiveAir
clock => done~reg0.CLK
clock => row2_arr[2][0].CLK
clock => row2_arr[2][1].CLK
clock => row2_arr[2][2].CLK
clock => row2_arr[2][3].CLK
clock => row2_arr[2][4].CLK
clock => row2_arr[2][5].CLK
clock => row2_arr[2][6].CLK
clock => row2_arr[2][7].CLK
clock => row2_arr[1][0].CLK
clock => row2_arr[1][1].CLK
clock => row2_arr[1][2].CLK
clock => row2_arr[1][3].CLK
clock => row2_arr[1][4].CLK
clock => row2_arr[1][5].CLK
clock => row2_arr[1][6].CLK
clock => row2_arr[1][7].CLK
clock => row2_arr[0][0].CLK
clock => row2_arr[0][1].CLK
clock => row2_arr[0][2].CLK
clock => row2_arr[0][3].CLK
clock => row2_arr[0][4].CLK
clock => row2_arr[0][5].CLK
clock => row2_arr[0][6].CLK
clock => row2_arr[0][7].CLK
clock => row1_arr[2][0].CLK
clock => row1_arr[2][1].CLK
clock => row1_arr[2][2].CLK
clock => row1_arr[2][3].CLK
clock => row1_arr[2][4].CLK
clock => row1_arr[2][5].CLK
clock => row1_arr[2][6].CLK
clock => row1_arr[2][7].CLK
clock => row1_arr[1][0].CLK
clock => row1_arr[1][1].CLK
clock => row1_arr[1][2].CLK
clock => row1_arr[1][3].CLK
clock => row1_arr[1][4].CLK
clock => row1_arr[1][5].CLK
clock => row1_arr[1][6].CLK
clock => row1_arr[1][7].CLK
clock => row1_arr[0][0].CLK
clock => row1_arr[0][1].CLK
clock => row1_arr[0][2].CLK
clock => row1_arr[0][3].CLK
clock => row1_arr[0][4].CLK
clock => row1_arr[0][5].CLK
clock => row1_arr[0][6].CLK
clock => row1_arr[0][7].CLK
clock => row0_arr[2][0].CLK
clock => row0_arr[2][1].CLK
clock => row0_arr[2][2].CLK
clock => row0_arr[2][3].CLK
clock => row0_arr[2][4].CLK
clock => row0_arr[2][5].CLK
clock => row0_arr[2][6].CLK
clock => row0_arr[2][7].CLK
clock => row0_arr[1][0].CLK
clock => row0_arr[1][1].CLK
clock => row0_arr[1][2].CLK
clock => row0_arr[1][3].CLK
clock => row0_arr[1][4].CLK
clock => row0_arr[1][5].CLK
clock => row0_arr[1][6].CLK
clock => row0_arr[1][7].CLK
clock => row0_arr[0][0].CLK
clock => row0_arr[0][1].CLK
clock => row0_arr[0][2].CLK
clock => row0_arr[0][3].CLK
clock => row0_arr[0][4].CLK
clock => row0_arr[0][5].CLK
clock => row0_arr[0][6].CLK
clock => row0_arr[0][7].CLK
clock => dataWri~1.DATAIN
reset => ~NO_FANOUT~
hardReset => ~NO_FANOUT~
stall => ~NO_FANOUT~
y0[0] => row0_arr[2][0].DATAIN
y0[0] => row0_arr[1][0].DATAIN
y0[0] => row0_arr[0][0].DATAIN
y0[1] => row0_arr[2][1].DATAIN
y0[1] => row0_arr[1][1].DATAIN
y0[1] => row0_arr[0][1].DATAIN
y0[2] => row0_arr[2][2].DATAIN
y0[2] => row0_arr[1][2].DATAIN
y0[2] => row0_arr[0][2].DATAIN
y0[3] => row0_arr[2][3].DATAIN
y0[3] => row0_arr[1][3].DATAIN
y0[3] => row0_arr[0][3].DATAIN
y0[4] => row0_arr[2][4].DATAIN
y0[4] => row0_arr[1][4].DATAIN
y0[4] => row0_arr[0][4].DATAIN
y0[5] => row0_arr[2][5].DATAIN
y0[5] => row0_arr[1][5].DATAIN
y0[5] => row0_arr[0][5].DATAIN
y0[6] => row0_arr[2][6].DATAIN
y0[6] => row0_arr[1][6].DATAIN
y0[6] => row0_arr[0][6].DATAIN
y0[7] => row0_arr[2][7].DATAIN
y0[7] => row0_arr[1][7].DATAIN
y0[7] => row0_arr[0][7].DATAIN
y1[0] => row1_arr[2][0].DATAIN
y1[0] => row1_arr[1][0].DATAIN
y1[0] => row1_arr[0][0].DATAIN
y1[1] => row1_arr[2][1].DATAIN
y1[1] => row1_arr[1][1].DATAIN
y1[1] => row1_arr[0][1].DATAIN
y1[2] => row1_arr[2][2].DATAIN
y1[2] => row1_arr[1][2].DATAIN
y1[2] => row1_arr[0][2].DATAIN
y1[3] => row1_arr[2][3].DATAIN
y1[3] => row1_arr[1][3].DATAIN
y1[3] => row1_arr[0][3].DATAIN
y1[4] => row1_arr[2][4].DATAIN
y1[4] => row1_arr[1][4].DATAIN
y1[4] => row1_arr[0][4].DATAIN
y1[5] => row1_arr[2][5].DATAIN
y1[5] => row1_arr[1][5].DATAIN
y1[5] => row1_arr[0][5].DATAIN
y1[6] => row1_arr[2][6].DATAIN
y1[6] => row1_arr[1][6].DATAIN
y1[6] => row1_arr[0][6].DATAIN
y1[7] => row1_arr[2][7].DATAIN
y1[7] => row1_arr[1][7].DATAIN
y1[7] => row1_arr[0][7].DATAIN
y2[0] => row2_arr[0][0].DATAIN
y2[0] => row2_arr[1][0].DATAIN
y2[0] => row2_arr[2][0].DATAIN
y2[1] => row2_arr[0][1].DATAIN
y2[1] => row2_arr[1][1].DATAIN
y2[1] => row2_arr[2][1].DATAIN
y2[2] => row2_arr[0][2].DATAIN
y2[2] => row2_arr[1][2].DATAIN
y2[2] => row2_arr[2][2].DATAIN
y2[3] => row2_arr[0][3].DATAIN
y2[3] => row2_arr[1][3].DATAIN
y2[3] => row2_arr[2][3].DATAIN
y2[4] => row2_arr[0][4].DATAIN
y2[4] => row2_arr[1][4].DATAIN
y2[4] => row2_arr[2][4].DATAIN
y2[5] => row2_arr[0][5].DATAIN
y2[5] => row2_arr[1][5].DATAIN
y2[5] => row2_arr[2][5].DATAIN
y2[6] => row2_arr[0][6].DATAIN
y2[6] => row2_arr[1][6].DATAIN
y2[6] => row2_arr[2][6].DATAIN
y2[7] => row2_arr[0][7].DATAIN
y2[7] => row2_arr[1][7].DATAIN
y2[7] => row2_arr[2][7].DATAIN
row0[2][0] <= row0_arr[2][0].DB_MAX_OUTPUT_PORT_TYPE
row0[2][1] <= row0_arr[2][1].DB_MAX_OUTPUT_PORT_TYPE
row0[2][2] <= row0_arr[2][2].DB_MAX_OUTPUT_PORT_TYPE
row0[2][3] <= row0_arr[2][3].DB_MAX_OUTPUT_PORT_TYPE
row0[2][4] <= row0_arr[2][4].DB_MAX_OUTPUT_PORT_TYPE
row0[2][5] <= row0_arr[2][5].DB_MAX_OUTPUT_PORT_TYPE
row0[2][6] <= row0_arr[2][6].DB_MAX_OUTPUT_PORT_TYPE
row0[2][7] <= row0_arr[2][7].DB_MAX_OUTPUT_PORT_TYPE
row0[1][0] <= row0_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
row0[1][1] <= row0_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
row0[1][2] <= row0_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
row0[1][3] <= row0_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
row0[1][4] <= row0_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
row0[1][5] <= row0_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
row0[1][6] <= row0_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
row0[1][7] <= row0_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
row0[0][0] <= row0_arr[0][0].DB_MAX_OUTPUT_PORT_TYPE
row0[0][1] <= row0_arr[0][1].DB_MAX_OUTPUT_PORT_TYPE
row0[0][2] <= row0_arr[0][2].DB_MAX_OUTPUT_PORT_TYPE
row0[0][3] <= row0_arr[0][3].DB_MAX_OUTPUT_PORT_TYPE
row0[0][4] <= row0_arr[0][4].DB_MAX_OUTPUT_PORT_TYPE
row0[0][5] <= row0_arr[0][5].DB_MAX_OUTPUT_PORT_TYPE
row0[0][6] <= row0_arr[0][6].DB_MAX_OUTPUT_PORT_TYPE
row0[0][7] <= row0_arr[0][7].DB_MAX_OUTPUT_PORT_TYPE
row1[2][0] <= row1_arr[2][0].DB_MAX_OUTPUT_PORT_TYPE
row1[2][1] <= row1_arr[2][1].DB_MAX_OUTPUT_PORT_TYPE
row1[2][2] <= row1_arr[2][2].DB_MAX_OUTPUT_PORT_TYPE
row1[2][3] <= row1_arr[2][3].DB_MAX_OUTPUT_PORT_TYPE
row1[2][4] <= row1_arr[2][4].DB_MAX_OUTPUT_PORT_TYPE
row1[2][5] <= row1_arr[2][5].DB_MAX_OUTPUT_PORT_TYPE
row1[2][6] <= row1_arr[2][6].DB_MAX_OUTPUT_PORT_TYPE
row1[2][7] <= row1_arr[2][7].DB_MAX_OUTPUT_PORT_TYPE
row1[1][0] <= row1_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
row1[1][1] <= row1_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
row1[1][2] <= row1_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
row1[1][3] <= row1_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
row1[1][4] <= row1_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
row1[1][5] <= row1_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
row1[1][6] <= row1_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
row1[1][7] <= row1_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
row1[0][0] <= row1_arr[0][0].DB_MAX_OUTPUT_PORT_TYPE
row1[0][1] <= row1_arr[0][1].DB_MAX_OUTPUT_PORT_TYPE
row1[0][2] <= row1_arr[0][2].DB_MAX_OUTPUT_PORT_TYPE
row1[0][3] <= row1_arr[0][3].DB_MAX_OUTPUT_PORT_TYPE
row1[0][4] <= row1_arr[0][4].DB_MAX_OUTPUT_PORT_TYPE
row1[0][5] <= row1_arr[0][5].DB_MAX_OUTPUT_PORT_TYPE
row1[0][6] <= row1_arr[0][6].DB_MAX_OUTPUT_PORT_TYPE
row1[0][7] <= row1_arr[0][7].DB_MAX_OUTPUT_PORT_TYPE
row2[2][0] <= row2_arr[2][0].DB_MAX_OUTPUT_PORT_TYPE
row2[2][1] <= row2_arr[2][1].DB_MAX_OUTPUT_PORT_TYPE
row2[2][2] <= row2_arr[2][2].DB_MAX_OUTPUT_PORT_TYPE
row2[2][3] <= row2_arr[2][3].DB_MAX_OUTPUT_PORT_TYPE
row2[2][4] <= row2_arr[2][4].DB_MAX_OUTPUT_PORT_TYPE
row2[2][5] <= row2_arr[2][5].DB_MAX_OUTPUT_PORT_TYPE
row2[2][6] <= row2_arr[2][6].DB_MAX_OUTPUT_PORT_TYPE
row2[2][7] <= row2_arr[2][7].DB_MAX_OUTPUT_PORT_TYPE
row2[1][0] <= row2_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
row2[1][1] <= row2_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
row2[1][2] <= row2_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
row2[1][3] <= row2_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
row2[1][4] <= row2_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
row2[1][5] <= row2_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
row2[1][6] <= row2_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
row2[1][7] <= row2_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
row2[0][0] <= row2_arr[0][0].DB_MAX_OUTPUT_PORT_TYPE
row2[0][1] <= row2_arr[0][1].DB_MAX_OUTPUT_PORT_TYPE
row2[0][2] <= row2_arr[0][2].DB_MAX_OUTPUT_PORT_TYPE
row2[0][3] <= row2_arr[0][3].DB_MAX_OUTPUT_PORT_TYPE
row2[0][4] <= row2_arr[0][4].DB_MAX_OUTPUT_PORT_TYPE
row2[0][5] <= row2_arr[0][5].DB_MAX_OUTPUT_PORT_TYPE
row2[0][6] <= row2_arr[0][6].DB_MAX_OUTPUT_PORT_TYPE
row2[0][7] <= row2_arr[0][7].DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => done.OUTPUTSELECT


