<?xml version="1.0" encoding="UTF-8"?><device><name>CC430F5123</name><size>16</size><resetValue>0</resetValue><resetMask>4294967295</resetMask><access>read-write</access><peripherals><peripheral><name>ADC10_A</name><groupName>ADC10_A</groupName><description>ADC10_A</description><baseAddress>0</baseAddress><registers><register><name>ADC10CTL0</name><description>ADC10 Control 0</description><addressOffset>1856</addressOffset><size>16</size><fields><field><name>ADC10SC</name><description>ADC10 Start Conversion</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10ENC</name><description>ADC10 Enable Conversion</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10ON</name><description>ADC10 On/enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10MSC</name><description>ADC10 Multiple SampleConversion</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10SHT</name><description>ADC10 Sample Hold Select Bit: 0</description><bitOffset>11</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10SHT_0</name><description>ADC10 Sample Hold Select 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10SHT_1</name><description>ADC10 Sample Hold Select 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10SHT_2</name><description>ADC10 Sample Hold Select 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10SHT_3</name><description>ADC10 Sample Hold Select 3</description><value>3</value></enumeratedValue><enumeratedValue><name>ADC10SHT_4</name><description>ADC10 Sample Hold Select 4</description><value>4</value></enumeratedValue><enumeratedValue><name>ADC10SHT_5</name><description>ADC10 Sample Hold Select 5</description><value>5</value></enumeratedValue><enumeratedValue><name>ADC10SHT_6</name><description>ADC10 Sample Hold Select 6</description><value>6</value></enumeratedValue><enumeratedValue><name>ADC10SHT_7</name><description>ADC10 Sample Hold Select 7</description><value>7</value></enumeratedValue><enumeratedValue><name>ADC10SHT_8</name><description>ADC10 Sample Hold Select 8</description><value>8</value></enumeratedValue><enumeratedValue><name>ADC10SHT_9</name><description>ADC10 Sample Hold Select 9</description><value>9</value></enumeratedValue><enumeratedValue><name>ADC10SHT_10</name><description>ADC10 Sample Hold Select 10</description><value>10</value></enumeratedValue><enumeratedValue><name>ADC10SHT_11</name><description>ADC10 Sample Hold Select 11</description><value>11</value></enumeratedValue><enumeratedValue><name>ADC10SHT_12</name><description>ADC10 Sample Hold Select 12</description><value>12</value></enumeratedValue><enumeratedValue><name>ADC10SHT_13</name><description>ADC10 Sample Hold Select 13</description><value>13</value></enumeratedValue><enumeratedValue><name>ADC10SHT_14</name><description>ADC10 Sample Hold Select 14</description><value>14</value></enumeratedValue><enumeratedValue><name>ADC10SHT_15</name><description>ADC10 Sample Hold Select 15</description><value>15</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>ADC10CTL1</name><description>ADC10 Control 1</description><addressOffset>1858</addressOffset><size>16</size><fields><field><name>ADC10BUSY</name><description>ADC10 Busy</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10CONSEQ</name><description>ADC10 Conversion Sequence Select 0</description><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10CONSEQ_0</name><description>ADC10 Conversion Sequence Select: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10CONSEQ_1</name><description>ADC10 Conversion Sequence Select: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10CONSEQ_2</name><description>ADC10 Conversion Sequence Select: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10CONSEQ_3</name><description>ADC10 Conversion Sequence Select: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ADC10SSEL</name><description>ADC10 Clock Source Select 0</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10SSEL_0</name><description>ADC10 Clock Source Select: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10SSEL_1</name><description>ADC10 Clock Source Select: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10SSEL_2</name><description>ADC10 Clock Source Select: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10SSEL_3</name><description>ADC10 Clock Source Select: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ADC10DIV</name><description>ADC10 Clock Divider Select 0</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10DIV_0</name><description>ADC10 Clock Divider Select: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10DIV_1</name><description>ADC10 Clock Divider Select: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10DIV_2</name><description>ADC10 Clock Divider Select: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10DIV_3</name><description>ADC10 Clock Divider Select: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>ADC10DIV_4</name><description>ADC10 Clock Divider Select: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>ADC10DIV_5</name><description>ADC10 Clock Divider Select: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>ADC10DIV_6</name><description>ADC10 Clock Divider Select: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>ADC10DIV_7</name><description>ADC10 Clock Divider Select: 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>ADC10ISSH</name><description>ADC10 Invert Sample Hold Signal</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10SHP</name><description>ADC10 Sample/Hold Pulse Mode</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10SHS</name><description>ADC10 Sample/Hold Source 0</description><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10SHS_0</name><description>ADC10 Sample/Hold Source: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10SHS_1</name><description>ADC10 Sample/Hold Source: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10SHS_2</name><description>ADC10 Sample/Hold Source: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10SHS_3</name><description>ADC10 Sample/Hold Source: 3</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>ADC10CTL2</name><description>ADC10 Control 2</description><addressOffset>1860</addressOffset><size>16</size><fields><field><name>ADC10REFBURST</name><description>ADC10 Reference Burst</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10SR</name><description>ADC10 Sampling Rate</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10DF</name><description>ADC10 Data Format</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10RES</name><description>ADC10 Resolution Bit</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10PDIV</name><description>ADC10 predivider Bit: 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10PDIV_0</name><description>ADC10 predivider /1</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10PDIV_1</name><description>ADC10 predivider /2</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10PDIV_2</name><description>ADC10 predivider /64</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10PDIV_3</name><description>ADC10 predivider reserved</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>ADC10LO</name><description>ADC10 Window Comparator High Threshold</description><addressOffset>1862</addressOffset><size>16</size></register><register><name>ADC10HI</name><description>ADC10 Window Comparator High Threshold</description><addressOffset>1864</addressOffset><size>16</size></register><register><name>ADC10MCTL0</name><description>ADC10 Memory Control 0</description><addressOffset>1866</addressOffset><size>16</size><fields><field><name>ADC10INCH</name><description>ADC10 Input Channel Select Bit 0</description><bitOffset>3</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10INCH_0</name><description>ADC10 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10INCH_1</name><description>ADC10 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10INCH_2</name><description>ADC10 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10INCH_3</name><description>ADC10 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>ADC10INCH_4</name><description>ADC10 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>ADC10INCH_5</name><description>ADC10 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>ADC10INCH_6</name><description>ADC10 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>ADC10INCH_7</name><description>ADC10 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>ADC10INCH_8</name><description>ADC10 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>ADC10INCH_9</name><description>ADC10 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>ADC10INCH_10</name><description>ADC10 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>ADC10INCH_11</name><description>ADC10 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>ADC10INCH_12</name><description>ADC10 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>ADC10INCH_13</name><description>ADC10 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>ADC10INCH_14</name><description>ADC10 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>ADC10INCH_15</name><description>ADC10 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>ADC10SREF</name><description>ADC10 Select Reference Bit 0</description><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC10SREF_0</name><description>ADC10 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC10SREF_1</name><description>ADC10 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC10SREF_2</name><description>ADC10 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC10SREF_3</name><description>ADC10 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>ADC10SREF_4</name><description>ADC10 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>ADC10SREF_5</name><description>ADC10 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>ADC10SREF_6</name><description>ADC10 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>ADC10SREF_7</name><description>ADC10 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>ADC10MEM0</name><description>ADC10 Conversion Memory 0</description><addressOffset>1874</addressOffset><size>16</size></register><register><name>ADC10IE</name><description>ADC10 Interrupt Enable</description><addressOffset>1882</addressOffset><size>16</size><fields><field><name>ADC10IE0</name><description>ADC10_A Interrupt enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10INIE</name><description>ADC10_A Interrupt enable for the inside of window of the Window comparator</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10LOIE</name><description>ADC10_A Interrupt enable for lower threshold of the Window comparator</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10HIIE</name><description>ADC10_A Interrupt enable for upper threshold of the Window comparator</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10OVIE</name><description>ADC10_A ADC10MEM overflow Interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10TOVIE</name><description>ADC10_A conversion-time-overflow Interrupt enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC10IFG</name><description>ADC10 Interrupt Flag</description><addressOffset>1884</addressOffset><size>16</size><fields><field><name>ADC10IFG0</name><description>ADC10_A Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10INIFG</name><description>ADC10_A Interrupt Flag for the inside of window of the Window comparator</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10LOIFG</name><description>ADC10_A Interrupt Flag for lower threshold of the Window comparator</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10HIIFG</name><description>ADC10_A Interrupt Flag for upper threshold of the Window comparator</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10OVIFG</name><description>ADC10_A ADC10MEM overflow Interrupt Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC10TOVIFG</name><description>ADC10_A conversion-time-overflow Interrupt Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC10IV</name><description>ADC10 Interrupt Vector Word</description><addressOffset>1886</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>AES_Accelerator</name><groupName>AES Accelerator</groupName><description>AES Accelerator</description><baseAddress>0</baseAddress><registers><register><name>AESACTL0</name><description>AES accelerator control register 0</description><addressOffset>2496</addressOffset><size>16</size><fields><field><name>AESOP</name><description>AES Operation Bit: 0</description><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>AESOP_0</name><description>AES Operation: Encrypt</description><value>0</value></enumeratedValue><enumeratedValue><name>AESOP_1</name><description>AES Operation: Decrypt (same Key)</description><value>1</value></enumeratedValue><enumeratedValue><name>AESOP_2</name><description>AES Operation: Generate first round Key</description><value>2</value></enumeratedValue><enumeratedValue><name>AESOP_3</name><description>AES Operation: Decrypt (first round Key)</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>AESSWRST</name><description>AES Software Reset</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESRDYIFG</name><description>AES ready interrupt flag</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESERRFG</name><description>AES Error Flag</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESRDYIE</name><description>AES ready interrupt enable</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>AESASTAT</name><description>AES accelerator status register</description><addressOffset>2500</addressOffset><size>16</size><fields><field><name>AESBUSY</name><description>AES Busy</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESKEYWR</name><description>AES All 16 bytes written to AESAKEY</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDINWR</name><description>AES All 16 bytes written to AESADIN</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDOUTRD</name><description>AES All 16 bytes read from AESADOUT</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESKEYCNT0</name><description>AES Bytes written via AESAKEY Bit: 0</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESKEYCNT1</name><description>AES Bytes written via AESAKEY Bit: 1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESKEYCNT2</name><description>AES Bytes written via AESAKEY Bit: 2</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESKEYCNT3</name><description>AES Bytes written via AESAKEY Bit: 3</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDINCNT0</name><description>AES Bytes written via AESADIN Bit: 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDINCNT1</name><description>AES Bytes written via AESADIN Bit: 1</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDINCNT2</name><description>AES Bytes written via AESADIN Bit: 2</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDINCNT3</name><description>AES Bytes written via AESADIN Bit: 3</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDOUTCNT0</name><description>AES Bytes read via AESADOUT Bit: 0</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDOUTCNT1</name><description>AES Bytes read via AESADOUT Bit: 1</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDOUTCNT2</name><description>AES Bytes read via AESADOUT Bit: 2</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>AESDOUTCNT3</name><description>AES Bytes read via AESADOUT Bit: 3</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>AESAKEY</name><description>AES accelerator key register</description><addressOffset>2502</addressOffset><size>16</size></register><register><name>AESADIN</name><description>AES accelerator data in register</description><addressOffset>2504</addressOffset><size>16</size></register><register><name>AESADOUT</name><description>AES accelerator data out register</description><addressOffset>2506</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>Comparator_B</name><groupName>Comparator B</groupName><description>Comparator B</description><baseAddress>0</baseAddress><registers><register><name>CBCTL0</name><description>Comparator B Control Register 0</description><addressOffset>2240</addressOffset><size>16</size><fields><field><name>CBIPSEL</name><description>Comp. B Pos. Channel Input Select 0</description><bitOffset>3</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBIPSEL_0</name><description>Comp. B V+ terminal Input Select: Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>CBIPSEL_1</name><description>Comp. B V+ terminal Input Select: Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>CBIPSEL_2</name><description>Comp. B V+ terminal Input Select: Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>CBIPSEL_3</name><description>Comp. B V+ terminal Input Select: Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>CBIPSEL_4</name><description>Comp. B V+ terminal Input Select: Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>CBIPSEL_5</name><description>Comp. B V+ terminal Input Select: Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>CBIPSEL_6</name><description>Comp. B V+ terminal Input Select: Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>CBIPSEL_7</name><description>Comp. B V+ terminal Input Select: Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>CBIPSEL_8</name><description>Comp. B V+ terminal Input Select: Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>CBIPSEL_9</name><description>Comp. B V+ terminal Input Select: Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>CBIPSEL_10</name><description>Comp. B V+ terminal Input Select: Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>CBIPSEL_11</name><description>Comp. B V+ terminal Input Select: Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>CBIPSEL_12</name><description>Comp. B V+ terminal Input Select: Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>CBIPSEL_13</name><description>Comp. B V+ terminal Input Select: Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>CBIPSEL_14</name><description>Comp. B V+ terminal Input Select: Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>CBIPSEL_15</name><description>Comp. B V+ terminal Input Select: Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>CBIPEN</name><description>Comp. B Pos. Channel Input Enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBIMSEL</name><description>Comp. B Neg. Channel Input Select 0</description><bitOffset>11</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBIMSEL_0</name><description>Comp. B V- Terminal Input Select: Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>CBIMSEL_1</name><description>Comp. B V- Terminal Input Select: Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>CBIMSEL_2</name><description>Comp. B V- Terminal Input Select: Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>CBIMSEL_3</name><description>Comp. B V- Terminal Input Select: Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>CBIMSEL_4</name><description>Comp. B V- Terminal Input Select: Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>CBIMSEL_5</name><description>Comp. B V- Terminal Input Select: Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>CBIMSEL_6</name><description>Comp. B V- Terminal Input Select: Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>CBIMSEL_7</name><description>Comp. B V- Terminal Input Select: Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>CBIMSEL_8</name><description>Comp. B V- terminal Input Select: Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>CBIMSEL_9</name><description>Comp. B V- terminal Input Select: Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>CBIMSEL_10</name><description>Comp. B V- terminal Input Select: Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>CBIMSEL_11</name><description>Comp. B V- terminal Input Select: Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>CBIMSEL_12</name><description>Comp. B V- terminal Input Select: Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>CBIMSEL_13</name><description>Comp. B V- terminal Input Select: Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>CBIMSEL_14</name><description>Comp. B V- terminal Input Select: Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>CBIMSEL_15</name><description>Comp. B V- terminal Input Select: Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>CBIMEN</name><description>Comp. B Neg. Channel Input Enable</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>CBCTL1</name><description>Comparator B Control Register 1</description><addressOffset>2242</addressOffset><size>16</size><fields><field><name>CBOUT</name><description>Comp. B Output</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBOUTPOL</name><description>Comp. B Output Polarity</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBF</name><description>Comp. B Enable Output Filter</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBIES</name><description>Comp. B Interrupt Edge Select</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBSHORT</name><description>Comp. B Input Short</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBEX</name><description>Comp. B Exchange Inputs</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBFDLY</name><description>Comp. B Filter delay Bit 0</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBFDLY_0</name><description>Comp. B Filter delay 0 : 450ns</description><value>0</value></enumeratedValue><enumeratedValue><name>CBFDLY_1</name><description>Comp. B Filter delay 1 : 900ns</description><value>1</value></enumeratedValue><enumeratedValue><name>CBFDLY_2</name><description>Comp. B Filter delay 2 : 1800ns</description><value>2</value></enumeratedValue><enumeratedValue><name>CBFDLY_3</name><description>Comp. B Filter delay 3 : 3600ns</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CBPWRMD</name><description>Comp. B Power Mode Bit 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBPWRMD_0</name><description>Comp. B Power Mode 0 : High speed</description><value>0</value></enumeratedValue><enumeratedValue><name>CBPWRMD_1</name><description>Comp. B Power Mode 1 : Normal</description><value>1</value></enumeratedValue><enumeratedValue><name>CBPWRMD_2</name><description>Comp. B Power Mode 2 : Ultra-Low</description><value>2</value></enumeratedValue><enumeratedValue><name>CBPWRMD_3</name><description>Comp. B Power Mode 3 : Reserved</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CBON</name><description>Comp. B enable</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBMRVL</name><description>Comp. B CBMRV Level</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBMRVS</name><description>Comp. B Output selects between VREF0 or VREF1</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>CBCTL2</name><description>Comparator B Control Register 2</description><addressOffset>2244</addressOffset><size>16</size><fields><field><name>CBREF0</name><description>Comp. B Reference 0 Resistor Select Bit : 0</description><bitOffset>4</bitOffset><bitWidth>5</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBREF0_0</name><description>Comp. B Int. Ref.0 Select 0 : 1/32</description><value>0</value></enumeratedValue><enumeratedValue><name>CBREF0_1</name><description>Comp. B Int. Ref.0 Select 1 : 2/32</description><value>1</value></enumeratedValue><enumeratedValue><name>CBREF0_2</name><description>Comp. B Int. Ref.0 Select 2 : 3/32</description><value>2</value></enumeratedValue><enumeratedValue><name>CBREF0_3</name><description>Comp. B Int. Ref.0 Select 3 : 4/32</description><value>3</value></enumeratedValue><enumeratedValue><name>CBREF0_4</name><description>Comp. B Int. Ref.0 Select 4 : 5/32</description><value>4</value></enumeratedValue><enumeratedValue><name>CBREF0_5</name><description>Comp. B Int. Ref.0 Select 5 : 6/32</description><value>5</value></enumeratedValue><enumeratedValue><name>CBREF0_6</name><description>Comp. B Int. Ref.0 Select 6 : 7/32</description><value>6</value></enumeratedValue><enumeratedValue><name>CBREF0_7</name><description>Comp. B Int. Ref.0 Select 7 : 8/32</description><value>7</value></enumeratedValue><enumeratedValue><name>CBREF0_8</name><description>Comp. B Int. Ref.0 Select 0 : 9/32</description><value>8</value></enumeratedValue><enumeratedValue><name>CBREF0_9</name><description>Comp. B Int. Ref.0 Select 1 : 10/32</description><value>9</value></enumeratedValue><enumeratedValue><name>CBREF0_10</name><description>Comp. B Int. Ref.0 Select 2 : 11/32</description><value>10</value></enumeratedValue><enumeratedValue><name>CBREF0_11</name><description>Comp. B Int. Ref.0 Select 3 : 12/32</description><value>11</value></enumeratedValue><enumeratedValue><name>CBREF0_12</name><description>Comp. B Int. Ref.0 Select 4 : 13/32</description><value>12</value></enumeratedValue><enumeratedValue><name>CBREF0_13</name><description>Comp. B Int. Ref.0 Select 5 : 14/32</description><value>13</value></enumeratedValue><enumeratedValue><name>CBREF0_14</name><description>Comp. B Int. Ref.0 Select 6 : 15/32</description><value>14</value></enumeratedValue><enumeratedValue><name>CBREF0_15</name><description>Comp. B Int. Ref.0 Select 7 : 16/32</description><value>15</value></enumeratedValue><enumeratedValue><name>CBREF0_16</name><description>Comp. B Int. Ref.0 Select 0 : 17/32</description><value>16</value></enumeratedValue><enumeratedValue><name>CBREF0_17</name><description>Comp. B Int. Ref.0 Select 1 : 18/32</description><value>17</value></enumeratedValue><enumeratedValue><name>CBREF0_18</name><description>Comp. B Int. Ref.0 Select 2 : 19/32</description><value>18</value></enumeratedValue><enumeratedValue><name>CBREF0_19</name><description>Comp. B Int. Ref.0 Select 3 : 20/32</description><value>19</value></enumeratedValue><enumeratedValue><name>CBREF0_20</name><description>Comp. B Int. Ref.0 Select 4 : 21/32</description><value>20</value></enumeratedValue><enumeratedValue><name>CBREF0_21</name><description>Comp. B Int. Ref.0 Select 5 : 22/32</description><value>21</value></enumeratedValue><enumeratedValue><name>CBREF0_22</name><description>Comp. B Int. Ref.0 Select 6 : 23/32</description><value>22</value></enumeratedValue><enumeratedValue><name>CBREF0_23</name><description>Comp. B Int. Ref.0 Select 7 : 24/32</description><value>23</value></enumeratedValue><enumeratedValue><name>CBREF0_24</name><description>Comp. B Int. Ref.0 Select 0 : 25/32</description><value>24</value></enumeratedValue><enumeratedValue><name>CBREF0_25</name><description>Comp. B Int. Ref.0 Select 1 : 26/32</description><value>25</value></enumeratedValue><enumeratedValue><name>CBREF0_26</name><description>Comp. B Int. Ref.0 Select 2 : 27/32</description><value>26</value></enumeratedValue><enumeratedValue><name>CBREF0_27</name><description>Comp. B Int. Ref.0 Select 3 : 28/32</description><value>27</value></enumeratedValue><enumeratedValue><name>CBREF0_28</name><description>Comp. B Int. Ref.0 Select 4 : 29/32</description><value>28</value></enumeratedValue><enumeratedValue><name>CBREF0_29</name><description>Comp. B Int. Ref.0 Select 5 : 30/32</description><value>29</value></enumeratedValue><enumeratedValue><name>CBREF0_30</name><description>Comp. B Int. Ref.0 Select 6 : 31/32</description><value>30</value></enumeratedValue><enumeratedValue><name>CBREF0_31</name><description>Comp. B Int. Ref.0 Select 7 : 32/32</description><value>31</value></enumeratedValue></enumeratedValues></field><field><name>CBRSEL</name><description>Comp. B Reference select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBRS</name><description>Comp. B Reference Source Bit : 0</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBRS_0</name><description>Comp. B Reference Source 0 : Off</description><value>0</value></enumeratedValue><enumeratedValue><name>CBRS_1</name><description>Comp. B Reference Source 1 : Vcc</description><value>1</value></enumeratedValue><enumeratedValue><name>CBRS_2</name><description>Comp. B Reference Source 2 : Shared Ref.</description><value>2</value></enumeratedValue><enumeratedValue><name>CBRS_3</name><description>Comp. B Reference Source 3 : Shared Ref. / Off</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CBREF1</name><description>Comp. B Reference 1 Resistor Select Bit : 0</description><bitOffset>12</bitOffset><bitWidth>5</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBREF1_0</name><description>Comp. B Int. Ref.1 Select 0 : 1/32</description><value>0</value></enumeratedValue><enumeratedValue><name>CBREF1_1</name><description>Comp. B Int. Ref.1 Select 1 : 2/32</description><value>1</value></enumeratedValue><enumeratedValue><name>CBREF1_2</name><description>Comp. B Int. Ref.1 Select 2 : 3/32</description><value>2</value></enumeratedValue><enumeratedValue><name>CBREF1_3</name><description>Comp. B Int. Ref.1 Select 3 : 4/32</description><value>3</value></enumeratedValue><enumeratedValue><name>CBREF1_4</name><description>Comp. B Int. Ref.1 Select 4 : 5/32</description><value>4</value></enumeratedValue><enumeratedValue><name>CBREF1_5</name><description>Comp. B Int. Ref.1 Select 5 : 6/32</description><value>5</value></enumeratedValue><enumeratedValue><name>CBREF1_6</name><description>Comp. B Int. Ref.1 Select 6 : 7/32</description><value>6</value></enumeratedValue><enumeratedValue><name>CBREF1_7</name><description>Comp. B Int. Ref.1 Select 7 : 8/32</description><value>7</value></enumeratedValue><enumeratedValue><name>CBREF1_8</name><description>Comp. B Int. Ref.1 Select 0 : 9/32</description><value>8</value></enumeratedValue><enumeratedValue><name>CBREF1_9</name><description>Comp. B Int. Ref.1 Select 1 : 10/32</description><value>9</value></enumeratedValue><enumeratedValue><name>CBREF1_10</name><description>Comp. B Int. Ref.1 Select 2 : 11/32</description><value>10</value></enumeratedValue><enumeratedValue><name>CBREF1_11</name><description>Comp. B Int. Ref.1 Select 3 : 12/32</description><value>11</value></enumeratedValue><enumeratedValue><name>CBREF1_12</name><description>Comp. B Int. Ref.1 Select 4 : 13/32</description><value>12</value></enumeratedValue><enumeratedValue><name>CBREF1_13</name><description>Comp. B Int. Ref.1 Select 5 : 14/32</description><value>13</value></enumeratedValue><enumeratedValue><name>CBREF1_14</name><description>Comp. B Int. Ref.1 Select 6 : 15/32</description><value>14</value></enumeratedValue><enumeratedValue><name>CBREF1_15</name><description>Comp. B Int. Ref.1 Select 7 : 16/32</description><value>15</value></enumeratedValue><enumeratedValue><name>CBREF1_16</name><description>Comp. B Int. Ref.1 Select 0 : 17/32</description><value>16</value></enumeratedValue><enumeratedValue><name>CBREF1_17</name><description>Comp. B Int. Ref.1 Select 1 : 18/32</description><value>17</value></enumeratedValue><enumeratedValue><name>CBREF1_18</name><description>Comp. B Int. Ref.1 Select 2 : 19/32</description><value>18</value></enumeratedValue><enumeratedValue><name>CBREF1_19</name><description>Comp. B Int. Ref.1 Select 3 : 20/32</description><value>19</value></enumeratedValue><enumeratedValue><name>CBREF1_20</name><description>Comp. B Int. Ref.1 Select 4 : 21/32</description><value>20</value></enumeratedValue><enumeratedValue><name>CBREF1_21</name><description>Comp. B Int. Ref.1 Select 5 : 22/32</description><value>21</value></enumeratedValue><enumeratedValue><name>CBREF1_22</name><description>Comp. B Int. Ref.1 Select 6 : 23/32</description><value>22</value></enumeratedValue><enumeratedValue><name>CBREF1_23</name><description>Comp. B Int. Ref.1 Select 7 : 24/32</description><value>23</value></enumeratedValue><enumeratedValue><name>CBREF1_24</name><description>Comp. B Int. Ref.1 Select 0 : 25/32</description><value>24</value></enumeratedValue><enumeratedValue><name>CBREF1_25</name><description>Comp. B Int. Ref.1 Select 1 : 26/32</description><value>25</value></enumeratedValue><enumeratedValue><name>CBREF1_26</name><description>Comp. B Int. Ref.1 Select 2 : 27/32</description><value>26</value></enumeratedValue><enumeratedValue><name>CBREF1_27</name><description>Comp. B Int. Ref.1 Select 3 : 28/32</description><value>27</value></enumeratedValue><enumeratedValue><name>CBREF1_28</name><description>Comp. B Int. Ref.1 Select 4 : 29/32</description><value>28</value></enumeratedValue><enumeratedValue><name>CBREF1_29</name><description>Comp. B Int. Ref.1 Select 5 : 30/32</description><value>29</value></enumeratedValue><enumeratedValue><name>CBREF1_30</name><description>Comp. B Int. Ref.1 Select 6 : 31/32</description><value>30</value></enumeratedValue><enumeratedValue><name>CBREF1_31</name><description>Comp. B Int. Ref.1 Select 7 : 32/32</description><value>31</value></enumeratedValue></enumeratedValues></field><field><name>CBREFL</name><description>Comp. B Reference voltage level Bit : 0</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CBREFL_0</name><description>Comp. B Reference voltage level 0 : None</description><value>0</value></enumeratedValue><enumeratedValue><name>CBREFL_1</name><description>Comp. B Reference voltage level 1 : 1.5V</description><value>1</value></enumeratedValue><enumeratedValue><name>CBREFL_2</name><description>Comp. B Reference voltage level 2 : 2.0V</description><value>2</value></enumeratedValue><enumeratedValue><name>CBREFL_3</name><description>Comp. B Reference voltage level 3 : 2.5V</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CBREFACC</name><description>Comp. B Reference Accuracy</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>CBCTL3</name><description>Comparator B Control Register 3</description><addressOffset>2246</addressOffset><size>16</size><fields><field><name>CBPD0</name><description>Comp. B Disable Input Buffer of Port Register .0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD1</name><description>Comp. B Disable Input Buffer of Port Register .1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD2</name><description>Comp. B Disable Input Buffer of Port Register .2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD3</name><description>Comp. B Disable Input Buffer of Port Register .3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD4</name><description>Comp. B Disable Input Buffer of Port Register .4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD5</name><description>Comp. B Disable Input Buffer of Port Register .5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD6</name><description>Comp. B Disable Input Buffer of Port Register .6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD7</name><description>Comp. B Disable Input Buffer of Port Register .7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD8</name><description>Comp. B Disable Input Buffer of Port Register .8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD9</name><description>Comp. B Disable Input Buffer of Port Register .9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD10</name><description>Comp. B Disable Input Buffer of Port Register .10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD11</name><description>Comp. B Disable Input Buffer of Port Register .11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD12</name><description>Comp. B Disable Input Buffer of Port Register .12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD13</name><description>Comp. B Disable Input Buffer of Port Register .13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD14</name><description>Comp. B Disable Input Buffer of Port Register .14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBPD15</name><description>Comp. B Disable Input Buffer of Port Register .15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>CBINT</name><description>Comparator B Interrupt Register</description><addressOffset>2252</addressOffset><size>16</size><fields><field><name>CBIFG</name><description>Comp. B Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBIIFG</name><description>Comp. B Interrupt Flag Inverted Polarity</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBIE</name><description>Comp. B Interrupt Enable</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CBIIE</name><description>Comp. B Interrupt Enable Inverted Polarity</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>CBIV</name><description>Comparator B Interrupt Vector Word</description><addressOffset>2254</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>CC1101_Radio_Interface</name><groupName>CC1101 Radio Interface</groupName><description>CC1101 Radio Interface</description><baseAddress>0</baseAddress><registers><register><name>RF1AIFCTL0</name><description>Radio interface control register 0</description><addressOffset>3840</addressOffset><size>16</size><fields><field><name>RFFIFOEN</name><description>CC1101 Direct FIFO access enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFENDIAN</name><description>CC1101 Disable endianness conversion</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RF1AIFCTL1</name><description>Radio interface control register 1</description><addressOffset>3842</addressOffset><size>16</size><fields><field><name>RFRXIFG</name><description>Radio interface direct FIFO access receive interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFTXIFG</name><description>Radio interface direct FIFO access transmit interrupt flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFERRIFG</name><description>Radio interface error interrupt flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFINSTRIFG</name><description>Radio interface instruction interrupt flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFDINIFG</name><description>Radio interface data in interrupt flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFSTATIFG</name><description>Radio interface status interrupt flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFDOUTIFG</name><description>Radio interface data out interrupt flag</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFRXIE</name><description>Radio interface direct FIFO access receive interrupt enable</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFTXIE</name><description>Radio interface direct FIFO access transmit interrupt enable</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFERRIE</name><description>Radio interface error interrupt enable</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFINSTRIE</name><description>Radio interface instruction interrupt enable</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFDINIE</name><description>Radio interface data in interrupt enable</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFSTATIE</name><description>Radio interface status interrupt enable</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RFDOUTIE</name><description>Radio interface data out interrupt enable</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RF1AIFCTL2</name><description>(Radio interface control register 2)</description><addressOffset>3844</addressOffset><size>16</size></register><register><name>RF1AIFERR</name><description>Radio interface error flag register</description><addressOffset>3846</addressOffset><size>16</size><fields><field><name>LVERR</name><description>Low Core Voltage Error Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OPERR</name><description>Operand Error Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTERR</name><description>Output data not available Error Flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OPOVERR</name><description>Operand Overwrite Error Flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RF1AIFERRV</name><description>Radio interface error vector word register</description><addressOffset>3852</addressOffset><size>16</size></register><register><name>RF1AIFIV</name><description>Radio interface interrupt vector word register</description><addressOffset>3854</addressOffset><size>16</size></register><register><name>RF1AINSTRW</name><description>Radio instruction word register</description><addressOffset>3856</addressOffset><size>16</size></register><register><name>RF1AINSTR1W</name><description>Radio instruction 1-byte register with autoread</description><addressOffset>3858</addressOffset><size>16</size></register><register><name>RF1AINSTR2W</name><description>Radio instruction 2-byte register with autoread</description><addressOffset>3860</addressOffset><size>16</size></register><register><name>RF1ADINW</name><description>Radio word data in register</description><addressOffset>3862</addressOffset><size>16</size></register><register><name>RF1ASTAT0W</name><description>Radio status word register without auto-read</description><addressOffset>3872</addressOffset><size>16</size></register><register><name>RF1ASTAT1W</name><description>Radio status word register with 1-byte auto-read</description><addressOffset>3874</addressOffset><size>16</size></register><register><name>RF1ASTAT2W</name><description>Radio status word register with 2-byte auto-read</description><addressOffset>3876</addressOffset><size>16</size></register><register><name>RF1ADOUT0W</name><description>Radio core word data out register without auto-read</description><addressOffset>3880</addressOffset><size>16</size></register><register><name>RF1ADOUT1W</name><description>Radio core word data out register with 1-byte auto-read</description><addressOffset>3882</addressOffset><size>16</size></register><register><name>RF1ADOUT2W</name><description>Radio core word data out register with 2-byte auto-read</description><addressOffset>3884</addressOffset><size>16</size></register><register><name>RF1AIN</name><description>Radio core signal input register</description><addressOffset>3888</addressOffset><size>16</size></register><register><name>RF1AIFG</name><description>Radio core interrupt flag register</description><addressOffset>3890</addressOffset><size>16</size></register><register><name>RF1AIES</name><description>Radio core interrupt edge select register</description><addressOffset>3892</addressOffset><size>16</size></register><register><name>RF1AIE</name><description>Radio core interrupt enable register</description><addressOffset>3894</addressOffset><size>16</size></register><register><name>RF1AIV</name><description>Radio core interrupt vector word register</description><addressOffset>3896</addressOffset><size>16</size></register><register><name>RF1ARXFIFO</name><description>Direct receive FIFO access register</description><addressOffset>3900</addressOffset><size>16</size></register><register><name>RF1ATXFIFO</name><description>Direct transmit FIFO access register</description><addressOffset>3902</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>CRC16</name><groupName>CRC16</groupName><description>CRC16</description><baseAddress>0</baseAddress><registers><register><name>CRCDI</name><description>CRC Data In Register</description><addressOffset>336</addressOffset><size>16</size></register><register><name>CRCDIRB</name><description>CRC data in reverse byte Register</description><addressOffset>338</addressOffset><size>16</size></register><register><name>CRCINIRES</name><description>CRC Initialisation Register and Result Register</description><addressOffset>340</addressOffset><size>16</size></register><register><name>CRCRESR</name><description>CRC reverse result Register</description><addressOffset>342</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>DMA</name><groupName>DMA</groupName><description>DMA</description><baseAddress>0</baseAddress><registers><register><name>DMACTL0</name><description>DMA Module Control 0</description><addressOffset>1280</addressOffset><size>16</size><fields><field><name>DMA0TSEL</name><description>DMA channel 0 transfer select bit 0</description><bitOffset>4</bitOffset><bitWidth>5</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMA0TSEL_0</name><description>DMA channel 0 transfer select 0:  DMA_REQ (sw)</description><value>0</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_1</name><description>DMA channel 0 transfer select 1:  Timer0_A (TA0CCR0.IFG)</description><value>1</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_2</name><description>DMA channel 0 transfer select 2:  Timer0_A (TA0CCR2.IFG)</description><value>2</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_3</name><description>DMA channel 0 transfer select 3:  Timer1_A (TA1CCR0.IFG)</description><value>3</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_4</name><description>DMA channel 0 transfer select 4:  Timer1_A (TA1CCR2.IFG)</description><value>4</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_5</name><description>DMA channel 0 transfer select 5:  TimerB (TB0CCR0.IFG)</description><value>5</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_6</name><description>DMA channel 0 transfer select 6:  TimerB (TB0CCR2.IFG)</description><value>6</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_7</name><description>DMA channel 0 transfer select 7:  Reserved</description><value>7</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_8</name><description>DMA channel 0 transfer select 8:  Reserved</description><value>8</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_9</name><description>DMA channel 0 transfer select 9:  Reserved</description><value>9</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_10</name><description>DMA channel 0 transfer select 10: Reserved</description><value>10</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_11</name><description>DMA channel 0 transfer select 11: Reserved</description><value>11</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_12</name><description>DMA channel 0 transfer select 12: Reserved</description><value>12</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_13</name><description>DMA channel 0 transfer select 13: Reserved</description><value>13</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_14</name><description>DMA channel 0 transfer select 14: RFRXIFG</description><value>14</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_15</name><description>DMA channel 0 transfer select 15: RFTXIFG</description><value>15</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_16</name><description>DMA channel 0 transfer select 16: USCIA0 receive</description><value>16</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_17</name><description>DMA channel 0 transfer select 17: USCIA0 transmit</description><value>17</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_18</name><description>DMA channel 0 transfer select 18: USCIB0 receive</description><value>18</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_19</name><description>DMA channel 0 transfer select 19: USCIB0 transmit</description><value>19</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_20</name><description>DMA channel 0 transfer select 20: Reserved</description><value>20</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_21</name><description>DMA channel 0 transfer select 21: Reserved</description><value>21</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_22</name><description>DMA channel 0 transfer select 22: Reserved</description><value>22</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_23</name><description>DMA channel 0 transfer select 23: Reserved</description><value>23</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_24</name><description>DMA channel 0 transfer select 24: ADC12IFGx</description><value>24</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_25</name><description>DMA channel 0 transfer select 25: Reserved</description><value>25</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_26</name><description>DMA channel 0 transfer select 26: Reserved</description><value>26</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_27</name><description>DMA channel 0 transfer select 27: Reserved</description><value>27</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_28</name><description>DMA channel 0 transfer select 28: Reserved</description><value>28</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_29</name><description>DMA channel 0 transfer select 29: Multiplier ready</description><value>29</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_30</name><description>DMA channel 0 transfer select 30: previous DMA channel DMA2IFG</description><value>30</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_31</name><description>DMA channel 0 transfer select 31: ext. Trigger (DMAE0)</description><value>31</value></enumeratedValue></enumeratedValues></field><field><name>DMA1TSEL</name><description>DMA channel 1 transfer select bit 0</description><bitOffset>12</bitOffset><bitWidth>5</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMA1TSEL_0</name><description>DMA channel 1 transfer select 0:  DMA_REQ (sw)</description><value>0</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_1</name><description>DMA channel 1 transfer select 1:  Timer0_A (TA0CCR0.IFG)</description><value>1</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_2</name><description>DMA channel 1 transfer select 2:  Timer0_A (TA0CCR2.IFG)</description><value>2</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_3</name><description>DMA channel 1 transfer select 3:  Timer1_A (TA1CCR0.IFG)</description><value>3</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_4</name><description>DMA channel 1 transfer select 4:  Timer1_A (TA1CCR2.IFG)</description><value>4</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_5</name><description>DMA channel 1 transfer select 5:  TimerB (TB0CCR0.IFG)</description><value>5</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_6</name><description>DMA channel 1 transfer select 6:  TimerB (TB0CCR2.IFG)</description><value>6</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_7</name><description>DMA channel 1 transfer select 7:  Reserved</description><value>7</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_8</name><description>DMA channel 1 transfer select 8:  Reserved</description><value>8</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_9</name><description>DMA channel 1 transfer select 9:  Reserved</description><value>9</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_10</name><description>DMA channel 1 transfer select 10: Reserved</description><value>10</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_11</name><description>DMA channel 1 transfer select 11: Reserved</description><value>11</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_12</name><description>DMA channel 1 transfer select 12: Reserved</description><value>12</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_13</name><description>DMA channel 1 transfer select 13: Reserved</description><value>13</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_14</name><description>DMA channel 1 transfer select 14: RFRXIFG</description><value>14</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_15</name><description>DMA channel 1 transfer select 15: RFTXIFG</description><value>15</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_16</name><description>DMA channel 1 transfer select 16: USCIA0 receive</description><value>16</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_17</name><description>DMA channel 1 transfer select 17: USCIA0 transmit</description><value>17</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_18</name><description>DMA channel 1 transfer select 18: USCIB0 receive</description><value>18</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_19</name><description>DMA channel 1 transfer select 19: USCIB0 transmit</description><value>19</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_20</name><description>DMA channel 1 transfer select 20: Reserved</description><value>20</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_21</name><description>DMA channel 1 transfer select 21: Reserved</description><value>21</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_22</name><description>DMA channel 1 transfer select 22: Reserved</description><value>22</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_23</name><description>DMA channel 1 transfer select 23: Reserved</description><value>23</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_24</name><description>DMA channel 1 transfer select 24: ADC12IFGx</description><value>24</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_25</name><description>DMA channel 1 transfer select 25: Reserved</description><value>25</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_26</name><description>DMA channel 1 transfer select 26: Reserved</description><value>26</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_27</name><description>DMA channel 1 transfer select 27: Reserved</description><value>27</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_28</name><description>DMA channel 1 transfer select 28: Reserved</description><value>28</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_29</name><description>DMA channel 1 transfer select 29: Multiplier ready</description><value>29</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_30</name><description>DMA channel 1 transfer select 30: previous DMA channel DMA0IFG</description><value>30</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_31</name><description>DMA channel 1 transfer select 31: ext. Trigger (DMAE0)</description><value>31</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMACTL1</name><description>DMA Module Control 1</description><addressOffset>1282</addressOffset><size>16</size><fields><field><name>DMA2TSEL</name><description>DMA channel 2 transfer select bit 0</description><bitOffset>4</bitOffset><bitWidth>5</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMA2TSEL_0</name><description>DMA channel 2 transfer select 0:  DMA_REQ (sw)</description><value>0</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_1</name><description>DMA channel 2 transfer select 1:  Timer0_A (TA0CCR0.IFG)</description><value>1</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_2</name><description>DMA channel 2 transfer select 2:  Timer0_A (TA0CCR2.IFG)</description><value>2</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_3</name><description>DMA channel 2 transfer select 3:  Timer1_A (TA1CCR0.IFG)</description><value>3</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_4</name><description>DMA channel 2 transfer select 4:  Timer1_A (TA1CCR2.IFG)</description><value>4</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_5</name><description>DMA channel 2 transfer select 5:  TimerB (TB0CCR0.IFG)</description><value>5</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_6</name><description>DMA channel 2 transfer select 6:  TimerB (TB0CCR2.IFG)</description><value>6</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_7</name><description>DMA channel 2 transfer select 7:  Reserved</description><value>7</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_8</name><description>DMA channel 2 transfer select 8:  Reserved</description><value>8</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_9</name><description>DMA channel 2 transfer select 9:  Reserved</description><value>9</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_10</name><description>DMA channel 2 transfer select 10: Reserved</description><value>10</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_11</name><description>DMA channel 2 transfer select 11: Reserved</description><value>11</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_12</name><description>DMA channel 2 transfer select 12: Reserved</description><value>12</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_13</name><description>DMA channel 2 transfer select 13: Reserved</description><value>13</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_14</name><description>DMA channel 2 transfer select 14: RFRXIFG</description><value>14</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_15</name><description>DMA channel 2 transfer select 15: RFTXIFG</description><value>15</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_16</name><description>DMA channel 2 transfer select 16: USCIA0 receive</description><value>16</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_17</name><description>DMA channel 2 transfer select 17: USCIA0 transmit</description><value>17</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_18</name><description>DMA channel 2 transfer select 18: USCIB0 receive</description><value>18</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_19</name><description>DMA channel 2 transfer select 19: USCIB0 transmit</description><value>19</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_20</name><description>DMA channel 2 transfer select 20: Reserved</description><value>20</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_21</name><description>DMA channel 2 transfer select 21: Reserved</description><value>21</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_22</name><description>DMA channel 2 transfer select 22: Reserved</description><value>22</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_23</name><description>DMA channel 2 transfer select 23: Reserved</description><value>23</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_24</name><description>DMA channel 2 transfer select 24: ADC12IFGx</description><value>24</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_25</name><description>DMA channel 2 transfer select 25: Reserved</description><value>25</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_26</name><description>DMA channel 2 transfer select 26: Reserved</description><value>26</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_27</name><description>DMA channel 2 transfer select 27: Reserved</description><value>27</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_28</name><description>DMA channel 2 transfer select 28: Reserved</description><value>28</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_29</name><description>DMA channel 2 transfer select 29: Multiplier ready</description><value>29</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_30</name><description>DMA channel 2 transfer select 30: previous DMA channel DMA1IFG</description><value>30</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_31</name><description>DMA channel 2 transfer select 31: ext. Trigger (DMAE0)</description><value>31</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMACTL2</name><description>DMA Module Control 2</description><addressOffset>1284</addressOffset><size>16</size></register><register><name>DMACTL3</name><description>DMA Module Control 3</description><addressOffset>1286</addressOffset><size>16</size></register><register><name>DMACTL4</name><description>DMA Module Control 4</description><addressOffset>1288</addressOffset><size>16</size><fields><field><name>ENNMI</name><description>Enable NMI interruption of DMA</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ROUNDROBIN</name><description>Round-Robin DMA channel priorities</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMARMWDIS</name><description>Inhibited DMA transfers during read-modify-write CPU operations</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMAIV</name><description>DMA Interrupt Vector Word</description><addressOffset>1294</addressOffset><size>16</size></register><register><name>DMA0CTL</name><description>DMA Channel 0 Control</description><addressOffset>1296</addressOffset><size>16</size><fields><field><name>DMAREQ</name><description>Initiate DMA transfer with DMATSEL</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAABORT</name><description>DMA transfer aborted by NMI</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIE</name><description>DMA interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIFG</name><description>DMA interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAEN</name><description>DMA enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMALEVEL</name><description>DMA level sensitive trigger select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCBYTE</name><description>DMA source byte</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMADSTBYTE</name><description>DMA destination byte</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCINCR</name><description>DMA source increment bit 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMASRCINCR_0</name><description>DMA source increment 0: source address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_1</name><description>DMA source increment 1: source address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_2</name><description>DMA source increment 2: source address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_3</name><description>DMA source increment 3: source address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADSTINCR</name><description>DMA destination increment bit 0</description><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADSTINCR_0</name><description>DMA destination increment 0: destination address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_1</name><description>DMA destination increment 1: destination address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_2</name><description>DMA destination increment 2: destination address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_3</name><description>DMA destination increment 3: destination address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADT</name><description>DMA transfer mode bit 0</description><bitOffset>14</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADT_0</name><description>DMA transfer mode 0: Single transfer</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADT_1</name><description>DMA transfer mode 1: Block transfer</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADT_2</name><description>DMA transfer mode 2: Burst-Block transfer</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADT_3</name><description>DMA transfer mode 3: Burst-Block transfer</description><value>3</value></enumeratedValue><enumeratedValue><name>DMADT_4</name><description>DMA transfer mode 4: Repeated Single transfer</description><value>4</value></enumeratedValue><enumeratedValue><name>DMADT_5</name><description>DMA transfer mode 5: Repeated Block transfer</description><value>5</value></enumeratedValue><enumeratedValue><name>DMADT_6</name><description>DMA transfer mode 6: Repeated Burst-Block transfer</description><value>6</value></enumeratedValue><enumeratedValue><name>DMADT_7</name><description>DMA transfer mode 7: Repeated Burst-Block transfer</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMA0SA</name><description>DMA Channel 0 Source Address</description><addressOffset>1298</addressOffset><size>32</size></register><register><name>DMA0DA</name><description>DMA Channel 0 Destination Address</description><addressOffset>1302</addressOffset><size>32</size></register><register><name>DMA0SZ</name><description>DMA Channel 0 Transfer Size</description><addressOffset>1306</addressOffset><size>16</size></register><register><name>DMA1CTL</name><description>DMA Channel 1 Control</description><addressOffset>1312</addressOffset><size>16</size><fields><field><name>DMAREQ</name><description>Initiate DMA transfer with DMATSEL</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAABORT</name><description>DMA transfer aborted by NMI</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIE</name><description>DMA interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIFG</name><description>DMA interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAEN</name><description>DMA enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMALEVEL</name><description>DMA level sensitive trigger select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCBYTE</name><description>DMA source byte</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMADSTBYTE</name><description>DMA destination byte</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCINCR</name><description>DMA source increment bit 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMASRCINCR_0</name><description>DMA source increment 0: source address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_1</name><description>DMA source increment 1: source address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_2</name><description>DMA source increment 2: source address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_3</name><description>DMA source increment 3: source address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADSTINCR</name><description>DMA destination increment bit 0</description><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADSTINCR_0</name><description>DMA destination increment 0: destination address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_1</name><description>DMA destination increment 1: destination address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_2</name><description>DMA destination increment 2: destination address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_3</name><description>DMA destination increment 3: destination address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADT</name><description>DMA transfer mode bit 0</description><bitOffset>14</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADT_0</name><description>DMA transfer mode 0: Single transfer</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADT_1</name><description>DMA transfer mode 1: Block transfer</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADT_2</name><description>DMA transfer mode 2: Burst-Block transfer</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADT_3</name><description>DMA transfer mode 3: Burst-Block transfer</description><value>3</value></enumeratedValue><enumeratedValue><name>DMADT_4</name><description>DMA transfer mode 4: Repeated Single transfer</description><value>4</value></enumeratedValue><enumeratedValue><name>DMADT_5</name><description>DMA transfer mode 5: Repeated Block transfer</description><value>5</value></enumeratedValue><enumeratedValue><name>DMADT_6</name><description>DMA transfer mode 6: Repeated Burst-Block transfer</description><value>6</value></enumeratedValue><enumeratedValue><name>DMADT_7</name><description>DMA transfer mode 7: Repeated Burst-Block transfer</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMA1SA</name><description>DMA Channel 1 Source Address</description><addressOffset>1314</addressOffset><size>32</size></register><register><name>DMA1DA</name><description>DMA Channel 1 Destination Address</description><addressOffset>1318</addressOffset><size>32</size></register><register><name>DMA1SZ</name><description>DMA Channel 1 Transfer Size</description><addressOffset>1322</addressOffset><size>16</size></register><register><name>DMA2CTL</name><description>DMA Channel 2 Control</description><addressOffset>1328</addressOffset><size>16</size><fields><field><name>DMAREQ</name><description>Initiate DMA transfer with DMATSEL</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAABORT</name><description>DMA transfer aborted by NMI</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIE</name><description>DMA interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIFG</name><description>DMA interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAEN</name><description>DMA enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMALEVEL</name><description>DMA level sensitive trigger select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCBYTE</name><description>DMA source byte</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMADSTBYTE</name><description>DMA destination byte</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCINCR</name><description>DMA source increment bit 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMASRCINCR_0</name><description>DMA source increment 0: source address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_1</name><description>DMA source increment 1: source address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_2</name><description>DMA source increment 2: source address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_3</name><description>DMA source increment 3: source address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADSTINCR</name><description>DMA destination increment bit 0</description><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADSTINCR_0</name><description>DMA destination increment 0: destination address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_1</name><description>DMA destination increment 1: destination address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_2</name><description>DMA destination increment 2: destination address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_3</name><description>DMA destination increment 3: destination address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADT</name><description>DMA transfer mode bit 0</description><bitOffset>14</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADT_0</name><description>DMA transfer mode 0: Single transfer</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADT_1</name><description>DMA transfer mode 1: Block transfer</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADT_2</name><description>DMA transfer mode 2: Burst-Block transfer</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADT_3</name><description>DMA transfer mode 3: Burst-Block transfer</description><value>3</value></enumeratedValue><enumeratedValue><name>DMADT_4</name><description>DMA transfer mode 4: Repeated Single transfer</description><value>4</value></enumeratedValue><enumeratedValue><name>DMADT_5</name><description>DMA transfer mode 5: Repeated Block transfer</description><value>5</value></enumeratedValue><enumeratedValue><name>DMADT_6</name><description>DMA transfer mode 6: Repeated Burst-Block transfer</description><value>6</value></enumeratedValue><enumeratedValue><name>DMADT_7</name><description>DMA transfer mode 7: Repeated Burst-Block transfer</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMA2SA</name><description>DMA Channel 2 Source Address</description><addressOffset>1330</addressOffset><size>32</size></register><register><name>DMA2DA</name><description>DMA Channel 2 Destination Address</description><addressOffset>1334</addressOffset><size>32</size></register><register><name>DMA2SZ</name><description>DMA Channel 2 Transfer Size</description><addressOffset>1338</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>Flash</name><groupName>Flash</groupName><description>Flash</description><baseAddress>0</baseAddress><registers><register><name>FCTL1</name><description>FLASH Control 1</description><addressOffset>320</addressOffset><size>16</size><fields><field><name>ERASE</name><description>Enable bit for Flash segment erase</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MERAS</name><description>Enable bit for Flash mass erase</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SWRT</name><description>Smart Write enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WRT</name><description>Enable bit for Flash write</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>BLKWRT</name><description>Enable bit for Flash segment write</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>FCTL3</name><description>FLASH Control 3</description><addressOffset>324</addressOffset><size>16</size><fields><field><name>BUSY</name><description>Flash busy: 1</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>KEYV</name><description>Flash Key violation flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ACCVIFG</name><description>Flash Access violation flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WAIT</name><description>Wait flag for segment write</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LOCK</name><description>Lock bit: 1 - Flash is locked (read only)</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EMEX</name><description>Flash Emergency Exit</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LOCKA</name><description>Segment A Lock bit: read = 1 - Segment is locked (read only)</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>FCTL4</name><description>FLASH Control 4</description><addressOffset>326</addressOffset><size>16</size><fields><field><name>VPE</name><description>Voltage Changed during Program Error Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MGR0</name><description>Marginal read 0 mode.</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MGR1</name><description>Marginal read 1 mode.</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LOCKINFO</name><description>Lock INFO Memory bit: read = 1 - Segment is locked (read only)</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>MPY_16_Multiplier_16_Bit_Mode</name><groupName>MPY 16  Multiplier  16 Bit Mode</groupName><description>MPY 16  Multiplier  16 Bit Mode</description><baseAddress>0</baseAddress><registers><register><name>MPY</name><description>Multiply Unsigned/Operand 1</description><addressOffset>1216</addressOffset><size>16</size></register><register><name>MPYS</name><description>Multiply Signed/Operand 1</description><addressOffset>1218</addressOffset><size>16</size></register><register><name>MAC</name><description>Multiply Unsigned and Accumulate/Operand 1</description><addressOffset>1220</addressOffset><size>16</size></register><register><name>MACS</name><description>Multiply Signed and Accumulate/Operand 1</description><addressOffset>1222</addressOffset><size>16</size></register><register><name>OP2</name><description>Operand 2</description><addressOffset>1224</addressOffset><size>16</size></register><register><name>RESLO</name><description>Result Low Word</description><addressOffset>1226</addressOffset><size>16</size></register><register><name>RESHI</name><description>Result High Word</description><addressOffset>1228</addressOffset><size>16</size></register><register><name>SUMEXT</name><description>Sum Extend</description><addressOffset>1230</addressOffset><size>16</size></register><register><name>MPY32CTL0</name><description>MPY32 Control Register 0</description><addressOffset>1260</addressOffset><size>16</size><fields><field><name>MPYC</name><description>Carry of the multiplier</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MPYFRAC</name><description>Fractional mode</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MPYSAT</name><description>Saturation mode</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MPYM</name><description>Multiplier mode Bit:0</description><bitOffset>5</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>MPYM_0</name><description>Multiplier mode: MPY</description><value>0</value></enumeratedValue><enumeratedValue><name>MPYM_1</name><description>Multiplier mode: MPYS</description><value>1</value></enumeratedValue><enumeratedValue><name>MPYM_2</name><description>Multiplier mode: MAC</description><value>2</value></enumeratedValue><enumeratedValue><name>MPYM_3</name><description>Multiplier mode: MACS</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>OP1_32</name><description>Bit-width of operand 1 0:16Bit / 1:32Bit</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OP2_32</name><description>Bit-width of operand 2 0:16Bit / 1:32Bit</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MPYDLYWRTEN</name><description>Delayed write enable</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MPYDLY32</name><description>Delayed write mode</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>MPY_32_Multiplier_32_Bit_Mode</name><groupName>MPY 32  Multiplier  32 Bit Mode</groupName><description>MPY 32  Multiplier  32 Bit Mode</description><baseAddress>0</baseAddress><registers><register><name>MPY32L</name><description>32-bit operand 1 - multiply - low word</description><addressOffset>1232</addressOffset><size>16</size></register><register><name>MPY32H</name><description>32-bit operand 1 - multiply - high word</description><addressOffset>1234</addressOffset><size>16</size></register><register><name>MPYS32L</name><description>32-bit operand 1 - signed multiply - low word</description><addressOffset>1236</addressOffset><size>16</size></register><register><name>MPYS32H</name><description>32-bit operand 1 - signed multiply - high word</description><addressOffset>1238</addressOffset><size>16</size></register><register><name>MAC32L</name><description>32-bit operand 1 - multiply accumulate - low word</description><addressOffset>1240</addressOffset><size>16</size></register><register><name>MAC32H</name><description>32-bit operand 1 - multiply accumulate - high word</description><addressOffset>1242</addressOffset><size>16</size></register><register><name>MACS32L</name><description>32-bit operand 1 - signed multiply accumulate - low word</description><addressOffset>1244</addressOffset><size>16</size></register><register><name>MACS32H</name><description>32-bit operand 1 - signed multiply accumulate - high word</description><addressOffset>1246</addressOffset><size>16</size></register><register><name>OP2L</name><description>32-bit operand 2 - low word</description><addressOffset>1248</addressOffset><size>16</size></register><register><name>OP2H</name><description>32-bit operand 2 - high word</description><addressOffset>1250</addressOffset><size>16</size></register><register><name>RES0</name><description>32x32-bit result 0 - least significant word</description><addressOffset>1252</addressOffset><size>16</size></register><register><name>RES1</name><description>32x32-bit result 1</description><addressOffset>1254</addressOffset><size>16</size></register><register><name>RES2</name><description>32x32-bit result 2</description><addressOffset>1256</addressOffset><size>16</size></register><register><name>RES3</name><description>32x32-bit result 3 - most significant word</description><addressOffset>1258</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>Port_A</name><groupName>Port A</groupName><description>Port A</description><baseAddress>0</baseAddress><registers><register><name>PAIN</name><description>Port A Input</description><addressOffset>512</addressOffset><size>16</size><fields><field><name>PAIN0</name><description>PAIN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN1</name><description>PAIN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN2</name><description>PAIN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN3</name><description>PAIN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN4</name><description>PAIN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN5</name><description>PAIN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN6</name><description>PAIN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN7</name><description>PAIN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN8</name><description>PAIN8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN9</name><description>PAIN9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN10</name><description>PAIN10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN11</name><description>PAIN11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN12</name><description>PAIN12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN13</name><description>PAIN13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN14</name><description>PAIN14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIN15</name><description>PAIN15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PAOUT</name><description>Port A Output</description><addressOffset>514</addressOffset><size>16</size><fields><field><name>PAOUT0</name><description>PAOUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT1</name><description>PAOUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT2</name><description>PAOUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT3</name><description>PAOUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT4</name><description>PAOUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT5</name><description>PAOUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT6</name><description>PAOUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT7</name><description>PAOUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT8</name><description>PAOUT8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT9</name><description>PAOUT9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT10</name><description>PAOUT10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT11</name><description>PAOUT11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT12</name><description>PAOUT12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT13</name><description>PAOUT13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT14</name><description>PAOUT14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAOUT15</name><description>PAOUT15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PADIR</name><description>Port A Direction</description><addressOffset>516</addressOffset><size>16</size><fields><field><name>PADIR0</name><description>PADIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR1</name><description>PADIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR2</name><description>PADIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR3</name><description>PADIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR4</name><description>PADIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR5</name><description>PADIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR6</name><description>PADIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR7</name><description>PADIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR8</name><description>PADIR8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR9</name><description>PADIR9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR10</name><description>PADIR10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR11</name><description>PADIR11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR12</name><description>PADIR12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR13</name><description>PADIR13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR14</name><description>PADIR14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADIR15</name><description>PADIR15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PAREN</name><description>Port A Resistor Enable</description><addressOffset>518</addressOffset><size>16</size><fields><field><name>PAREN0</name><description>PAREN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN1</name><description>PAREN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN2</name><description>PAREN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN3</name><description>PAREN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN4</name><description>PAREN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN5</name><description>PAREN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN6</name><description>PAREN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN7</name><description>PAREN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN8</name><description>PAREN8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN9</name><description>PAREN9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN10</name><description>PAREN10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN11</name><description>PAREN11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN12</name><description>PAREN12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN13</name><description>PAREN13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN14</name><description>PAREN14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAREN15</name><description>PAREN15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PADS</name><description>Port A Drive Strenght</description><addressOffset>520</addressOffset><size>16</size><fields><field><name>PADS0</name><description>PADS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS1</name><description>PADS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS2</name><description>PADS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS3</name><description>PADS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS4</name><description>PADS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS5</name><description>PADS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS6</name><description>PADS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS7</name><description>PADS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS8</name><description>PADS8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS9</name><description>PADS9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS10</name><description>PADS10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS11</name><description>PADS11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS12</name><description>PADS12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS13</name><description>PADS13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS14</name><description>PADS14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PADS15</name><description>PADS15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PASEL</name><description>Port A Selection</description><addressOffset>522</addressOffset><size>16</size><fields><field><name>PASEL0</name><description>PASEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL1</name><description>PASEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL2</name><description>PASEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL3</name><description>PASEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL4</name><description>PASEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL5</name><description>PASEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL6</name><description>PASEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL7</name><description>PASEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL8</name><description>PASEL8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL9</name><description>PASEL9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL10</name><description>PASEL10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL11</name><description>PASEL11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL12</name><description>PASEL12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL13</name><description>PASEL13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL14</name><description>PASEL14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PASEL15</name><description>PASEL15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PAIES</name><description>Port A Interrupt Edge Select</description><addressOffset>536</addressOffset><size>16</size><fields><field><name>PAIES0</name><description>PAIES0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES1</name><description>PAIES1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES2</name><description>PAIES2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES3</name><description>PAIES3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES4</name><description>PAIES4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES5</name><description>PAIES5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES6</name><description>PAIES6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES7</name><description>PAIES7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES8</name><description>PAIES8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES9</name><description>PAIES9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES10</name><description>PAIES10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES11</name><description>PAIES11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES12</name><description>PAIES12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES13</name><description>PAIES13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES14</name><description>PAIES14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIES15</name><description>PAIES15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PAIE</name><description>Port A Interrupt Enable</description><addressOffset>538</addressOffset><size>16</size><fields><field><name>PAIE0</name><description>PAIE0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE1</name><description>PAIE1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE2</name><description>PAIE2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE3</name><description>PAIE3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE4</name><description>PAIE4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE5</name><description>PAIE5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE6</name><description>PAIE6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE7</name><description>PAIE7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE8</name><description>PAIE8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE9</name><description>PAIE9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE10</name><description>PAIE10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE11</name><description>PAIE11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE12</name><description>PAIE12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE13</name><description>PAIE13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE14</name><description>PAIE14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIE15</name><description>PAIE15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PAIFG</name><description>Port A Interrupt Flag</description><addressOffset>540</addressOffset><size>16</size><fields><field><name>PAIFG0</name><description>PAIFG0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG1</name><description>PAIFG1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG2</name><description>PAIFG2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG3</name><description>PAIFG3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG4</name><description>PAIFG4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG5</name><description>PAIFG5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG6</name><description>PAIFG6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG7</name><description>PAIFG7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG8</name><description>PAIFG8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG9</name><description>PAIFG9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG10</name><description>PAIFG10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG11</name><description>PAIFG11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG12</name><description>PAIFG12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG13</name><description>PAIFG13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG14</name><description>PAIFG14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PAIFG15</name><description>PAIFG15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_1_2</name><groupName>Port 1/2</groupName><description>Port 1/2</description><baseAddress>0</baseAddress><registers><register><name>P1IN</name><description>Port 1 Input</description><addressOffset>512</addressOffset><size>8</size><fields><field><name>P1IN0</name><description>P1IN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN1</name><description>P1IN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN2</name><description>P1IN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN3</name><description>P1IN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN4</name><description>P1IN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN5</name><description>P1IN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN6</name><description>P1IN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IN7</name><description>P1IN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1OUT</name><description>Port 1 Output</description><addressOffset>514</addressOffset><size>8</size><fields><field><name>P1OUT0</name><description>P1OUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT1</name><description>P1OUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT2</name><description>P1OUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT3</name><description>P1OUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT4</name><description>P1OUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT5</name><description>P1OUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT6</name><description>P1OUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1OUT7</name><description>P1OUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1DIR</name><description>Port 1 Direction</description><addressOffset>516</addressOffset><size>8</size><fields><field><name>P1DIR0</name><description>P1DIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR1</name><description>P1DIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR2</name><description>P1DIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR3</name><description>P1DIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR4</name><description>P1DIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR5</name><description>P1DIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR6</name><description>P1DIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DIR7</name><description>P1DIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1REN</name><description>Port 1 Resistor Enable</description><addressOffset>518</addressOffset><size>8</size><fields><field><name>P1REN0</name><description>P1REN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN1</name><description>P1REN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN2</name><description>P1REN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN3</name><description>P1REN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN4</name><description>P1REN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN5</name><description>P1REN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN6</name><description>P1REN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1REN7</name><description>P1REN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1DS</name><description>Port 1 Drive Strenght</description><addressOffset>520</addressOffset><size>8</size><fields><field><name>P1DS0</name><description>P1DS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS1</name><description>P1DS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS2</name><description>P1DS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS3</name><description>P1DS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS4</name><description>P1DS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS5</name><description>P1DS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS6</name><description>P1DS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1DS7</name><description>P1DS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1SEL</name><description>Port 1 Selection</description><addressOffset>522</addressOffset><size>8</size><fields><field><name>P1SEL0</name><description>P1SEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL1</name><description>P1SEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL2</name><description>P1SEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL3</name><description>P1SEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL4</name><description>P1SEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL5</name><description>P1SEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL6</name><description>P1SEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1SEL7</name><description>P1SEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1IV</name><description>Port 1 Interrupt Vector Word</description><addressOffset>526</addressOffset><size>16</size></register><register><name>P1IES</name><description>Port 1 Interrupt Edge Select</description><addressOffset>536</addressOffset><size>8</size><fields><field><name>P1IES0</name><description>P1IES0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES1</name><description>P1IES1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES2</name><description>P1IES2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES3</name><description>P1IES3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES4</name><description>P1IES4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES5</name><description>P1IES5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES6</name><description>P1IES6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IES7</name><description>P1IES7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1IE</name><description>Port 1 Interrupt Enable</description><addressOffset>538</addressOffset><size>8</size><fields><field><name>P1IE0</name><description>P1IE0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE1</name><description>P1IE1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE2</name><description>P1IE2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE3</name><description>P1IE3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE4</name><description>P1IE4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE5</name><description>P1IE5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE6</name><description>P1IE6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IE7</name><description>P1IE7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1IFG</name><description>Port 1 Interrupt Flag</description><addressOffset>540</addressOffset><size>8</size><fields><field><name>P1IFG0</name><description>P1IFG0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG1</name><description>P1IFG1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG2</name><description>P1IFG2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG3</name><description>P1IFG3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG4</name><description>P1IFG4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG5</name><description>P1IFG5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG6</name><description>P1IFG6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1IFG7</name><description>P1IFG7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2IN</name><description>Port 2 Input</description><addressOffset>513</addressOffset><size>8</size><fields><field><name>P2IN0</name><description>P2IN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN1</name><description>P2IN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN2</name><description>P2IN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN3</name><description>P2IN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN4</name><description>P2IN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN5</name><description>P2IN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN6</name><description>P2IN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IN7</name><description>P2IN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2OUT</name><description>Port 2 Output</description><addressOffset>515</addressOffset><size>8</size><fields><field><name>P2OUT0</name><description>P2OUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT1</name><description>P2OUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT2</name><description>P2OUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT3</name><description>P2OUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT4</name><description>P2OUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT5</name><description>P2OUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT6</name><description>P2OUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2OUT7</name><description>P2OUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2DIR</name><description>Port 2 Direction</description><addressOffset>517</addressOffset><size>8</size><fields><field><name>P2DIR0</name><description>P2DIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR1</name><description>P2DIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR2</name><description>P2DIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR3</name><description>P2DIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR4</name><description>P2DIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR5</name><description>P2DIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR6</name><description>P2DIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DIR7</name><description>P2DIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2REN</name><description>Port 2 Resistor Enable</description><addressOffset>519</addressOffset><size>8</size><fields><field><name>P2REN0</name><description>P2REN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN1</name><description>P2REN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN2</name><description>P2REN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN3</name><description>P2REN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN4</name><description>P2REN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN5</name><description>P2REN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN6</name><description>P2REN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2REN7</name><description>P2REN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2DS</name><description>Port 2 Drive Strenght</description><addressOffset>521</addressOffset><size>8</size><fields><field><name>P2DS0</name><description>P2DS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS1</name><description>P2DS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS2</name><description>P2DS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS3</name><description>P2DS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS4</name><description>P2DS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS5</name><description>P2DS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS6</name><description>P2DS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2DS7</name><description>P2DS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2SEL</name><description>Port 2 Selection</description><addressOffset>523</addressOffset><size>8</size><fields><field><name>P2SEL0</name><description>P2SEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL1</name><description>P2SEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL2</name><description>P2SEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL3</name><description>P2SEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL4</name><description>P2SEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL5</name><description>P2SEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL6</name><description>P2SEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2SEL7</name><description>P2SEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2IV</name><description>Port 2 Interrupt Vector Word</description><addressOffset>542</addressOffset><size>16</size></register><register><name>P2IES</name><description>Port 2 Interrupt Edge Select</description><addressOffset>537</addressOffset><size>8</size><fields><field><name>P2IES0</name><description>P2IES0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES1</name><description>P2IES1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES2</name><description>P2IES2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES3</name><description>P2IES3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES4</name><description>P2IES4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES5</name><description>P2IES5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES6</name><description>P2IES6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IES7</name><description>P2IES7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2IE</name><description>Port 2 Interrupt Enable</description><addressOffset>539</addressOffset><size>8</size><fields><field><name>P2IE0</name><description>P2IE0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE1</name><description>P2IE1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE2</name><description>P2IE2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE3</name><description>P2IE3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE4</name><description>P2IE4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE5</name><description>P2IE5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE6</name><description>P2IE6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IE7</name><description>P2IE7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2IFG</name><description>Port 2 Interrupt Flag</description><addressOffset>541</addressOffset><size>8</size><fields><field><name>P2IFG0</name><description>P2IFG0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG1</name><description>P2IFG1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG2</name><description>P2IFG2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG3</name><description>P2IFG3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG4</name><description>P2IFG4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG5</name><description>P2IFG5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG6</name><description>P2IFG6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2IFG7</name><description>P2IFG7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_B</name><groupName>Port B</groupName><description>Port B</description><baseAddress>0</baseAddress><registers><register><name>PBIN</name><description>Port B Input</description><addressOffset>544</addressOffset><size>16</size><fields><field><name>PBIN0</name><description>PBIN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN1</name><description>PBIN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN2</name><description>PBIN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN3</name><description>PBIN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN4</name><description>PBIN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN5</name><description>PBIN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN6</name><description>PBIN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN7</name><description>PBIN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN8</name><description>PBIN8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN9</name><description>PBIN9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN10</name><description>PBIN10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN11</name><description>PBIN11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN12</name><description>PBIN12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN13</name><description>PBIN13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN14</name><description>PBIN14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBIN15</name><description>PBIN15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PBOUT</name><description>Port B Output</description><addressOffset>546</addressOffset><size>16</size><fields><field><name>PBOUT0</name><description>PBOUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT1</name><description>PBOUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT2</name><description>PBOUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT3</name><description>PBOUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT4</name><description>PBOUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT5</name><description>PBOUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT6</name><description>PBOUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT7</name><description>PBOUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT8</name><description>PBOUT8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT9</name><description>PBOUT9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT10</name><description>PBOUT10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT11</name><description>PBOUT11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT12</name><description>PBOUT12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT13</name><description>PBOUT13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT14</name><description>PBOUT14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBOUT15</name><description>PBOUT15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PBDIR</name><description>Port B Direction</description><addressOffset>548</addressOffset><size>16</size><fields><field><name>PBDIR0</name><description>PBDIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR1</name><description>PBDIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR2</name><description>PBDIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR3</name><description>PBDIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR4</name><description>PBDIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR5</name><description>PBDIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR6</name><description>PBDIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR7</name><description>PBDIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR8</name><description>PBDIR8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR9</name><description>PBDIR9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR10</name><description>PBDIR10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR11</name><description>PBDIR11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR12</name><description>PBDIR12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR13</name><description>PBDIR13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR14</name><description>PBDIR14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDIR15</name><description>PBDIR15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PBREN</name><description>Port B Resistor Enable</description><addressOffset>550</addressOffset><size>16</size><fields><field><name>PBREN0</name><description>PBREN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN1</name><description>PBREN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN2</name><description>PBREN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN3</name><description>PBREN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN4</name><description>PBREN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN5</name><description>PBREN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN6</name><description>PBREN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN7</name><description>PBREN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN8</name><description>PBREN8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN9</name><description>PBREN9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN10</name><description>PBREN10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN11</name><description>PBREN11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN12</name><description>PBREN12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN13</name><description>PBREN13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN14</name><description>PBREN14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBREN15</name><description>PBREN15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PBDS</name><description>Port B Drive Strenght</description><addressOffset>552</addressOffset><size>16</size><fields><field><name>PBDS0</name><description>PBDS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS1</name><description>PBDS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS2</name><description>PBDS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS3</name><description>PBDS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS4</name><description>PBDS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS5</name><description>PBDS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS6</name><description>PBDS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS7</name><description>PBDS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS8</name><description>PBDS8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS9</name><description>PBDS9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS10</name><description>PBDS10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS11</name><description>PBDS11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS12</name><description>PBDS12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS13</name><description>PBDS13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS14</name><description>PBDS14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBDS15</name><description>PBDS15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PBSEL</name><description>Port B Selection</description><addressOffset>554</addressOffset><size>16</size><fields><field><name>PBSEL0</name><description>PBSEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL1</name><description>PBSEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL2</name><description>PBSEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL3</name><description>PBSEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL4</name><description>PBSEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL5</name><description>PBSEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL6</name><description>PBSEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL7</name><description>PBSEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL8</name><description>PBSEL8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL9</name><description>PBSEL9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL10</name><description>PBSEL10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL11</name><description>PBSEL11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL12</name><description>PBSEL12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL13</name><description>PBSEL13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL14</name><description>PBSEL14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PBSEL15</name><description>PBSEL15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_3_4</name><groupName>Port 3/4</groupName><description>Port 3/4</description><baseAddress>0</baseAddress><registers><register><name>P3IN</name><description>Port 3 Input</description><addressOffset>544</addressOffset><size>8</size><fields><field><name>P3IN0</name><description>P3IN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN1</name><description>P3IN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN2</name><description>P3IN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN3</name><description>P3IN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN4</name><description>P3IN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN5</name><description>P3IN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN6</name><description>P3IN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3IN7</name><description>P3IN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3OUT</name><description>Port 3 Output</description><addressOffset>546</addressOffset><size>8</size><fields><field><name>P3OUT0</name><description>P3OUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT1</name><description>P3OUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT2</name><description>P3OUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT3</name><description>P3OUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT4</name><description>P3OUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT5</name><description>P3OUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT6</name><description>P3OUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3OUT7</name><description>P3OUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3DIR</name><description>Port 3 Direction</description><addressOffset>548</addressOffset><size>8</size><fields><field><name>P3DIR0</name><description>P3DIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR1</name><description>P3DIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR2</name><description>P3DIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR3</name><description>P3DIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR4</name><description>P3DIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR5</name><description>P3DIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR6</name><description>P3DIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DIR7</name><description>P3DIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3REN</name><description>Port 3 Resistor Enable</description><addressOffset>550</addressOffset><size>8</size><fields><field><name>P3REN0</name><description>P3REN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN1</name><description>P3REN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN2</name><description>P3REN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN3</name><description>P3REN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN4</name><description>P3REN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN5</name><description>P3REN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN6</name><description>P3REN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3REN7</name><description>P3REN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3DS</name><description>Port 3 Drive Strenght</description><addressOffset>552</addressOffset><size>8</size><fields><field><name>P3DS0</name><description>P3DS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS1</name><description>P3DS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS2</name><description>P3DS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS3</name><description>P3DS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS4</name><description>P3DS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS5</name><description>P3DS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS6</name><description>P3DS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3DS7</name><description>P3DS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3SEL</name><description>Port 3 Selection</description><addressOffset>554</addressOffset><size>8</size><fields><field><name>P3SEL0</name><description>P3SEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL1</name><description>P3SEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL2</name><description>P3SEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL3</name><description>P3SEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL4</name><description>P3SEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL5</name><description>P3SEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL6</name><description>P3SEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3SEL7</name><description>P3SEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P4IN</name><description>Port 4 Input</description><addressOffset>545</addressOffset><size>8</size><fields><field><name>P4IN0</name><description>P4IN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN1</name><description>P4IN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN2</name><description>P4IN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN3</name><description>P4IN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN4</name><description>P4IN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN5</name><description>P4IN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN6</name><description>P4IN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4IN7</name><description>P4IN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P4OUT</name><description>Port 4 Output</description><addressOffset>547</addressOffset><size>8</size><fields><field><name>P4OUT0</name><description>P4OUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT1</name><description>P4OUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT2</name><description>P4OUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT3</name><description>P4OUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT4</name><description>P4OUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT5</name><description>P4OUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT6</name><description>P4OUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4OUT7</name><description>P4OUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P4DIR</name><description>Port 4 Direction</description><addressOffset>549</addressOffset><size>8</size><fields><field><name>P4DIR0</name><description>P4DIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR1</name><description>P4DIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR2</name><description>P4DIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR3</name><description>P4DIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR4</name><description>P4DIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR5</name><description>P4DIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR6</name><description>P4DIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DIR7</name><description>P4DIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P4REN</name><description>Port 4 Resistor Enable</description><addressOffset>551</addressOffset><size>8</size><fields><field><name>P4REN0</name><description>P4REN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN1</name><description>P4REN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN2</name><description>P4REN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN3</name><description>P4REN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN4</name><description>P4REN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN5</name><description>P4REN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN6</name><description>P4REN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4REN7</name><description>P4REN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P4DS</name><description>Port 4 Drive Strenght</description><addressOffset>553</addressOffset><size>8</size><fields><field><name>P4DS0</name><description>P4DS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS1</name><description>P4DS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS2</name><description>P4DS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS3</name><description>P4DS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS4</name><description>P4DS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS5</name><description>P4DS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS6</name><description>P4DS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4DS7</name><description>P4DS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P4SEL</name><description>Port 4 Selection</description><addressOffset>555</addressOffset><size>8</size><fields><field><name>P4SEL0</name><description>P4SEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL1</name><description>P4SEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL2</name><description>P4SEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL3</name><description>P4SEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL4</name><description>P4SEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL5</name><description>P4SEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL6</name><description>P4SEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4SEL7</name><description>P4SEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_C</name><groupName>Port C</groupName><description>Port C</description><baseAddress>0</baseAddress><registers><register><name>PCIN</name><description>Port C Input</description><addressOffset>576</addressOffset><size>16</size><fields><field><name>PCIN0</name><description>PCIN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN1</name><description>PCIN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN2</name><description>PCIN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN3</name><description>PCIN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN4</name><description>PCIN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN5</name><description>PCIN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN6</name><description>PCIN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN7</name><description>PCIN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN8</name><description>PCIN8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN9</name><description>PCIN9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN10</name><description>PCIN10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN11</name><description>PCIN11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN12</name><description>PCIN12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN13</name><description>PCIN13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN14</name><description>PCIN14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCIN15</name><description>PCIN15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PCOUT</name><description>Port C Output</description><addressOffset>578</addressOffset><size>16</size><fields><field><name>PCOUT0</name><description>PCOUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT1</name><description>PCOUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT2</name><description>PCOUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT3</name><description>PCOUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT4</name><description>PCOUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT5</name><description>PCOUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT6</name><description>PCOUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT7</name><description>PCOUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT8</name><description>PCOUT8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT9</name><description>PCOUT9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT10</name><description>PCOUT10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT11</name><description>PCOUT11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT12</name><description>PCOUT12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT13</name><description>PCOUT13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT14</name><description>PCOUT14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCOUT15</name><description>PCOUT15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PCDIR</name><description>Port C Direction</description><addressOffset>580</addressOffset><size>16</size><fields><field><name>PCDIR0</name><description>PCDIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR1</name><description>PCDIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR2</name><description>PCDIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR3</name><description>PCDIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR4</name><description>PCDIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR5</name><description>PCDIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR6</name><description>PCDIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR7</name><description>PCDIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR8</name><description>PCDIR8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR9</name><description>PCDIR9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR10</name><description>PCDIR10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR11</name><description>PCDIR11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR12</name><description>PCDIR12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR13</name><description>PCDIR13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR14</name><description>PCDIR14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDIR15</name><description>PCDIR15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PCREN</name><description>Port C Resistor Enable</description><addressOffset>582</addressOffset><size>16</size><fields><field><name>PCREN0</name><description>PCREN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN1</name><description>PCREN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN2</name><description>PCREN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN3</name><description>PCREN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN4</name><description>PCREN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN5</name><description>PCREN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN6</name><description>PCREN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN7</name><description>PCREN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN8</name><description>PCREN8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN9</name><description>PCREN9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN10</name><description>PCREN10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN11</name><description>PCREN11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN12</name><description>PCREN12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN13</name><description>PCREN13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN14</name><description>PCREN14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCREN15</name><description>PCREN15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PCDS</name><description>Port C Drive Strenght</description><addressOffset>584</addressOffset><size>16</size><fields><field><name>PCDS0</name><description>PCDS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS1</name><description>PCDS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS2</name><description>PCDS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS3</name><description>PCDS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS4</name><description>PCDS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS5</name><description>PCDS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS6</name><description>PCDS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS7</name><description>PCDS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS8</name><description>PCDS8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS9</name><description>PCDS9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS10</name><description>PCDS10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS11</name><description>PCDS11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS12</name><description>PCDS12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS13</name><description>PCDS13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS14</name><description>PCDS14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCDS15</name><description>PCDS15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PCSEL</name><description>Port C Selection</description><addressOffset>586</addressOffset><size>16</size><fields><field><name>PCSEL0</name><description>PCSEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL1</name><description>PCSEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL2</name><description>PCSEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL3</name><description>PCSEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL4</name><description>PCSEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL5</name><description>PCSEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL6</name><description>PCSEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL7</name><description>PCSEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL8</name><description>PCSEL8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL9</name><description>PCSEL9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL10</name><description>PCSEL10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL11</name><description>PCSEL11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL12</name><description>PCSEL12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL13</name><description>PCSEL13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL14</name><description>PCSEL14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PCSEL15</name><description>PCSEL15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_5</name><groupName>Port 5</groupName><description>Port 5</description><baseAddress>0</baseAddress><registers><register><name>P5IN</name><description>Port 5 Input</description><addressOffset>576</addressOffset><size>8</size><fields><field><name>P5IN0</name><description>P5IN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN1</name><description>P5IN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN2</name><description>P5IN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN3</name><description>P5IN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN4</name><description>P5IN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN5</name><description>P5IN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN6</name><description>P5IN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5IN7</name><description>P5IN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P5OUT</name><description>Port 5 Output</description><addressOffset>578</addressOffset><size>8</size><fields><field><name>P5OUT0</name><description>P5OUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT1</name><description>P5OUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT2</name><description>P5OUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT3</name><description>P5OUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT4</name><description>P5OUT4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT5</name><description>P5OUT5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT6</name><description>P5OUT6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5OUT7</name><description>P5OUT7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P5DIR</name><description>Port 5 Direction</description><addressOffset>580</addressOffset><size>8</size><fields><field><name>P5DIR0</name><description>P5DIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR1</name><description>P5DIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR2</name><description>P5DIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR3</name><description>P5DIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR4</name><description>P5DIR4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR5</name><description>P5DIR5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR6</name><description>P5DIR6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DIR7</name><description>P5DIR7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P5REN</name><description>Port 5 Resistor Enable</description><addressOffset>582</addressOffset><size>8</size><fields><field><name>P5REN0</name><description>P5REN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN1</name><description>P5REN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN2</name><description>P5REN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN3</name><description>P5REN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN4</name><description>P5REN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN5</name><description>P5REN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN6</name><description>P5REN6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5REN7</name><description>P5REN7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P5DS</name><description>Port 5 Drive Strenght</description><addressOffset>584</addressOffset><size>8</size><fields><field><name>P5DS0</name><description>P5DS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS1</name><description>P5DS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS2</name><description>P5DS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS3</name><description>P5DS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS4</name><description>P5DS4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS5</name><description>P5DS5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS6</name><description>P5DS6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5DS7</name><description>P5DS7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P5SEL</name><description>Port 5 Selection</description><addressOffset>586</addressOffset><size>8</size><fields><field><name>P5SEL0</name><description>P5SEL0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL1</name><description>P5SEL1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL2</name><description>P5SEL2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL3</name><description>P5SEL3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL4</name><description>P5SEL4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL5</name><description>P5SEL5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL6</name><description>P5SEL6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5SEL7</name><description>P5SEL7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_J</name><groupName>Port J</groupName><description>Port J</description><baseAddress>0</baseAddress><registers><register><name>PJIN</name><description>Port J Input</description><addressOffset>800</addressOffset><size>16</size><fields><field><name>PJIN0</name><description>PJIN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJIN1</name><description>PJIN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJIN2</name><description>PJIN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJIN3</name><description>PJIN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PJOUT</name><description>Port J Output</description><addressOffset>802</addressOffset><size>16</size><fields><field><name>PJOUT0</name><description>PJOUT0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJOUT1</name><description>PJOUT1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJOUT2</name><description>PJOUT2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJOUT3</name><description>PJOUT3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PJDIR</name><description>Port J Direction</description><addressOffset>804</addressOffset><size>16</size><fields><field><name>PJDIR0</name><description>PJDIR0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJDIR1</name><description>PJDIR1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJDIR2</name><description>PJDIR2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJDIR3</name><description>PJDIR3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PJREN</name><description>Port J Resistor Enable</description><addressOffset>806</addressOffset><size>16</size><fields><field><name>PJREN0</name><description>PJREN0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJREN1</name><description>PJREN1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJREN2</name><description>PJREN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJREN3</name><description>PJREN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PJDS</name><description>Port J Drive Strenght</description><addressOffset>808</addressOffset><size>16</size><fields><field><name>PJDS0</name><description>PJDS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJDS1</name><description>PJDS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJDS2</name><description>PJDS2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PJDS3</name><description>PJDS3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_Mapping_Control</name><groupName>Port Mapping Control</groupName><description>Port Mapping Control</description><baseAddress>0</baseAddress><registers><register><name>PMAPKEYID</name><description>Port Mapping Key register</description><addressOffset>448</addressOffset><size>16</size></register><register><name>PMAPCTL</name><description>Port Mapping control register</description><addressOffset>450</addressOffset><size>16</size><fields><field><name>PMAPLOCKED</name><description>Port Mapping Lock bit. Read only</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAPRECFG</name><description>Port Mapping re-configuration control bit</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_Mapping_Port_1</name><groupName>Port Mapping Port 1</groupName><description>Port Mapping Port 1</description><baseAddress>0</baseAddress><registers><register><name>P1MAP01</name><description>Port P1.0/1 mapping register</description><addressOffset>456</addressOffset><size>16</size><fields><field><name>PMAP01_0</name><description>PMAP01_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_1</name><description>PMAP01_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_2</name><description>PMAP01_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_3</name><description>PMAP01_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_4</name><description>PMAP01_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_5</name><description>PMAP01_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_6</name><description>PMAP01_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_7</name><description>PMAP01_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_8</name><description>PMAP01_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_9</name><description>PMAP01_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_10</name><description>PMAP01_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_11</name><description>PMAP01_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_12</name><description>PMAP01_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_13</name><description>PMAP01_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_14</name><description>PMAP01_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_15</name><description>PMAP01_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP23</name><description>Port P1.2/3 mapping register</description><addressOffset>458</addressOffset><size>16</size><fields><field><name>PMAP23_0</name><description>PMAP23_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_1</name><description>PMAP23_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_2</name><description>PMAP23_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_3</name><description>PMAP23_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_4</name><description>PMAP23_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_5</name><description>PMAP23_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_6</name><description>PMAP23_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_7</name><description>PMAP23_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_8</name><description>PMAP23_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_9</name><description>PMAP23_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_10</name><description>PMAP23_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_11</name><description>PMAP23_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_12</name><description>PMAP23_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_13</name><description>PMAP23_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_14</name><description>PMAP23_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_15</name><description>PMAP23_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP45</name><description>Port P1.4/5 mapping register</description><addressOffset>460</addressOffset><size>16</size><fields><field><name>PMAP45_0</name><description>PMAP45_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_1</name><description>PMAP45_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_2</name><description>PMAP45_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_3</name><description>PMAP45_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_4</name><description>PMAP45_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_5</name><description>PMAP45_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_6</name><description>PMAP45_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_7</name><description>PMAP45_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_8</name><description>PMAP45_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_9</name><description>PMAP45_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_10</name><description>PMAP45_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_11</name><description>PMAP45_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_12</name><description>PMAP45_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_13</name><description>PMAP45_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_14</name><description>PMAP45_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_15</name><description>PMAP45_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP67</name><description>Port P1.6/7 mapping register</description><addressOffset>462</addressOffset><size>16</size><fields><field><name>PMAP67_0</name><description>PMAP67_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_1</name><description>PMAP67_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_2</name><description>PMAP67_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_3</name><description>PMAP67_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_4</name><description>PMAP67_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_5</name><description>PMAP67_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_6</name><description>PMAP67_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_7</name><description>PMAP67_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_8</name><description>PMAP67_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_9</name><description>PMAP67_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_10</name><description>PMAP67_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_11</name><description>PMAP67_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_12</name><description>PMAP67_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_13</name><description>PMAP67_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_14</name><description>PMAP67_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_15</name><description>PMAP67_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP0</name><description>Port P1.0 mapping register</description><addressOffset>456</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP1</name><description>Port P1.1 mapping register</description><addressOffset>457</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP2</name><description>Port P1.2 mapping register</description><addressOffset>458</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP3</name><description>Port P1.3 mapping register</description><addressOffset>459</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP4</name><description>Port P1.4 mapping register</description><addressOffset>460</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP5</name><description>Port P1.5 mapping register</description><addressOffset>461</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP6</name><description>Port P1.6 mapping register</description><addressOffset>462</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P1MAP7</name><description>Port P1.7 mapping register</description><addressOffset>463</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_Mapping_Port_2</name><groupName>Port Mapping Port 2</groupName><description>Port Mapping Port 2</description><baseAddress>0</baseAddress><registers><register><name>P2MAP01</name><description>Port P2.0/1 mapping register</description><addressOffset>464</addressOffset><size>16</size><fields><field><name>PMAP01_0</name><description>PMAP01_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_1</name><description>PMAP01_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_2</name><description>PMAP01_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_3</name><description>PMAP01_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_4</name><description>PMAP01_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_5</name><description>PMAP01_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_6</name><description>PMAP01_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_7</name><description>PMAP01_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_8</name><description>PMAP01_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_9</name><description>PMAP01_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_10</name><description>PMAP01_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_11</name><description>PMAP01_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_12</name><description>PMAP01_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_13</name><description>PMAP01_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_14</name><description>PMAP01_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_15</name><description>PMAP01_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP23</name><description>Port P2.2/3 mapping register</description><addressOffset>466</addressOffset><size>16</size><fields><field><name>PMAP23_0</name><description>PMAP23_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_1</name><description>PMAP23_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_2</name><description>PMAP23_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_3</name><description>PMAP23_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_4</name><description>PMAP23_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_5</name><description>PMAP23_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_6</name><description>PMAP23_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_7</name><description>PMAP23_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_8</name><description>PMAP23_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_9</name><description>PMAP23_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_10</name><description>PMAP23_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_11</name><description>PMAP23_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_12</name><description>PMAP23_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_13</name><description>PMAP23_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_14</name><description>PMAP23_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_15</name><description>PMAP23_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP45</name><description>Port P2.4/5 mapping register</description><addressOffset>468</addressOffset><size>16</size><fields><field><name>PMAP45_0</name><description>PMAP45_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_1</name><description>PMAP45_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_2</name><description>PMAP45_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_3</name><description>PMAP45_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_4</name><description>PMAP45_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_5</name><description>PMAP45_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_6</name><description>PMAP45_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_7</name><description>PMAP45_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_8</name><description>PMAP45_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_9</name><description>PMAP45_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_10</name><description>PMAP45_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_11</name><description>PMAP45_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_12</name><description>PMAP45_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_13</name><description>PMAP45_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_14</name><description>PMAP45_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_15</name><description>PMAP45_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP67</name><description>Port P2.6/7 mapping register</description><addressOffset>470</addressOffset><size>16</size><fields><field><name>PMAP67_0</name><description>PMAP67_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_1</name><description>PMAP67_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_2</name><description>PMAP67_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_3</name><description>PMAP67_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_4</name><description>PMAP67_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_5</name><description>PMAP67_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_6</name><description>PMAP67_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_7</name><description>PMAP67_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_8</name><description>PMAP67_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_9</name><description>PMAP67_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_10</name><description>PMAP67_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_11</name><description>PMAP67_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_12</name><description>PMAP67_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_13</name><description>PMAP67_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_14</name><description>PMAP67_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_15</name><description>PMAP67_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP0</name><description>Port P2.0 mapping register</description><addressOffset>464</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP1</name><description>Port P2.1 mapping register</description><addressOffset>465</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP2</name><description>Port P2.2 mapping register</description><addressOffset>466</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP3</name><description>Port P2.3 mapping register</description><addressOffset>467</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP4</name><description>Port P2.4 mapping register</description><addressOffset>468</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP5</name><description>Port P2.5 mapping register</description><addressOffset>469</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP6</name><description>Port P2.6 mapping register</description><addressOffset>470</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P2MAP7</name><description>Port P2.7 mapping register</description><addressOffset>471</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Port_Mapping_Port_3</name><groupName>Port Mapping Port 3</groupName><description>Port Mapping Port 3</description><baseAddress>0</baseAddress><registers><register><name>P3MAP01</name><description>Port P3.0/1 mapping register</description><addressOffset>472</addressOffset><size>16</size><fields><field><name>PMAP01_0</name><description>PMAP01_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_1</name><description>PMAP01_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_2</name><description>PMAP01_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_3</name><description>PMAP01_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_4</name><description>PMAP01_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_5</name><description>PMAP01_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_6</name><description>PMAP01_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_7</name><description>PMAP01_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_8</name><description>PMAP01_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_9</name><description>PMAP01_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_10</name><description>PMAP01_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_11</name><description>PMAP01_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_12</name><description>PMAP01_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_13</name><description>PMAP01_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_14</name><description>PMAP01_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP01_15</name><description>PMAP01_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP23</name><description>Port P3.2/3 mapping register</description><addressOffset>474</addressOffset><size>16</size><fields><field><name>PMAP23_0</name><description>PMAP23_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_1</name><description>PMAP23_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_2</name><description>PMAP23_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_3</name><description>PMAP23_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_4</name><description>PMAP23_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_5</name><description>PMAP23_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_6</name><description>PMAP23_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_7</name><description>PMAP23_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_8</name><description>PMAP23_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_9</name><description>PMAP23_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_10</name><description>PMAP23_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_11</name><description>PMAP23_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_12</name><description>PMAP23_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_13</name><description>PMAP23_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_14</name><description>PMAP23_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP23_15</name><description>PMAP23_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP45</name><description>Port P3.4/5 mapping register</description><addressOffset>476</addressOffset><size>16</size><fields><field><name>PMAP45_0</name><description>PMAP45_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_1</name><description>PMAP45_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_2</name><description>PMAP45_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_3</name><description>PMAP45_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_4</name><description>PMAP45_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_5</name><description>PMAP45_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_6</name><description>PMAP45_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_7</name><description>PMAP45_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_8</name><description>PMAP45_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_9</name><description>PMAP45_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_10</name><description>PMAP45_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_11</name><description>PMAP45_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_12</name><description>PMAP45_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_13</name><description>PMAP45_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_14</name><description>PMAP45_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP45_15</name><description>PMAP45_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP67</name><description>Port P3.6/7 mapping register</description><addressOffset>478</addressOffset><size>16</size><fields><field><name>PMAP67_0</name><description>PMAP67_0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_1</name><description>PMAP67_1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_2</name><description>PMAP67_2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_3</name><description>PMAP67_3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_4</name><description>PMAP67_4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_5</name><description>PMAP67_5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_6</name><description>PMAP67_6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_7</name><description>PMAP67_7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_8</name><description>PMAP67_8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_9</name><description>PMAP67_9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_10</name><description>PMAP67_10</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_11</name><description>PMAP67_11</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_12</name><description>PMAP67_12</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_13</name><description>PMAP67_13</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_14</name><description>PMAP67_14</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP67_15</name><description>PMAP67_15</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP0</name><description>Port P3.0 mapping register</description><addressOffset>472</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP1</name><description>Port P3.1 mapping register</description><addressOffset>473</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP2</name><description>Port P3.2 mapping register</description><addressOffset>474</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP3</name><description>Port P3.3 mapping register</description><addressOffset>475</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP4</name><description>Port P3.4 mapping register</description><addressOffset>476</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP5</name><description>Port P3.5 mapping register</description><addressOffset>477</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP6</name><description>Port P3.6 mapping register</description><addressOffset>478</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>P3MAP7</name><description>Port P3.7 mapping register</description><addressOffset>479</addressOffset><size>8</size><fields><field><name>PMAP0</name><description>PMAP0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP1</name><description>PMAP1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP2</name><description>PMAP2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP3</name><description>PMAP3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP4</name><description>PMAP4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP5</name><description>PMAP5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP6</name><description>PMAP6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMAP7</name><description>PMAP7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>PMM_Power_Management_System</name><groupName>PMM  Power Management System</groupName><description>PMM  Power Management System</description><baseAddress>0</baseAddress><registers><register><name>PMMCTL0</name><description>PMM Control 0</description><addressOffset>288</addressOffset><size>16</size><fields><field><name>PMMCOREV</name><description>PMM Core Voltage Bit: 0</description><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>PMMCOREV_0</name><description>PMM Core Voltage 0 (1.35V)</description><value>0</value></enumeratedValue><enumeratedValue><name>PMMCOREV_1</name><description>PMM Core Voltage 1 (1.55V)</description><value>1</value></enumeratedValue><enumeratedValue><name>PMMCOREV_2</name><description>PMM Core Voltage 2 (1.75V)</description><value>2</value></enumeratedValue><enumeratedValue><name>PMMCOREV_3</name><description>PMM Core Voltage 3 (1.85V)</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>PMMSWBOR</name><description>PMM Software BOR</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMSWPOR</name><description>PMM Software POR</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMREGOFF</name><description>PMM Turn Regulator off</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMHPMRE</name><description>PMM Global High Power Module Request Enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PMMCTL1</name><description>PMM Control 1</description><addressOffset>290</addressOffset><size>16</size><fields><field><name>PMMREFMD</name><description>PMM Reference Mode</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMCMD0</name><description>PMM Voltage Regulator Current Mode Bit: 0</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMCMD1</name><description>PMM Voltage Regulator Current Mode Bit: 1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SVSMHCTL</name><description>SVS and SVM high side control register</description><addressOffset>292</addressOffset><size>16</size><fields><field><name>SVSMHRRL</name><description>SVS and SVM high side Reset Release Voltage Level Bit: 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SVSMHRRL_0</name><description>SVS and SVM high side Reset Release Voltage Level 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_1</name><description>SVS and SVM high side Reset Release Voltage Level 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_2</name><description>SVS and SVM high side Reset Release Voltage Level 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_3</name><description>SVS and SVM high side Reset Release Voltage Level 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_4</name><description>SVS and SVM high side Reset Release Voltage Level 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_5</name><description>SVS and SVM high side Reset Release Voltage Level 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_6</name><description>SVS and SVM high side Reset Release Voltage Level 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SVSMHRRL_7</name><description>SVS and SVM high side Reset Release Voltage Level 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>SVSMHDLYST</name><description>SVS and SVM high side delay status</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSHMD</name><description>SVS high side mode</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSMHEVM</name><description>SVS and SVM high side event mask</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSMHACE</name><description>SVS and SVM high side auto control enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSHRVL</name><description>SVS high side reset voltage level Bit: 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SVSHRVL_0</name><description>SVS high side Reset Release Voltage Level 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SVSHRVL_1</name><description>SVS high side Reset Release Voltage Level 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SVSHRVL_2</name><description>SVS high side Reset Release Voltage Level 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SVSHRVL_3</name><description>SVS high side Reset Release Voltage Level 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SVSHE</name><description>SVS high side enable</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSHFP</name><description>SVS high side full performace mode</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHOVPE</name><description>SVM high side over-voltage enable</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHE</name><description>SVM high side enable</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHFP</name><description>SVM high side full performace mode</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SVSMLCTL</name><description>SVS and SVM low side control register</description><addressOffset>294</addressOffset><size>16</size><fields><field><name>SVSMLRRL</name><description>SVS and SVM low side Reset Release Voltage Level Bit: 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SVSMLRRL_0</name><description>SVS and SVM low side Reset Release Voltage Level 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_1</name><description>SVS and SVM low side Reset Release Voltage Level 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_2</name><description>SVS and SVM low side Reset Release Voltage Level 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_3</name><description>SVS and SVM low side Reset Release Voltage Level 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_4</name><description>SVS and SVM low side Reset Release Voltage Level 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_5</name><description>SVS and SVM low side Reset Release Voltage Level 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_6</name><description>SVS and SVM low side Reset Release Voltage Level 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SVSMLRRL_7</name><description>SVS and SVM low side Reset Release Voltage Level 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>SVSMLDLYST</name><description>SVS and SVM low side delay status</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSLMD</name><description>SVS low side mode</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSMLEVM</name><description>SVS and SVM low side event mask</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSMLACE</name><description>SVS and SVM low side auto control enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSLRVL</name><description>SVS low side reset voltage level Bit: 0</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SVSLRVL_0</name><description>SVS low side Reset Release Voltage Level 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SVSLRVL_1</name><description>SVS low side Reset Release Voltage Level 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SVSLRVL_2</name><description>SVS low side Reset Release Voltage Level 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SVSLRVL_3</name><description>SVS low side Reset Release Voltage Level 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SVSLE</name><description>SVS low side enable</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSLFP</name><description>SVS low side full performace mode</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLOVPE</name><description>SVM low side over-voltage enable</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLE</name><description>SVM low side enable</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLFP</name><description>SVM low side full performace mode</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SVSMIO</name><description>SVSIN and SVSOUT control register</description><addressOffset>296</addressOffset><size>16</size><fields><field><name>SVMLOE</name><description>SVM low side output enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLVLROE</name><description>SVM low side voltage level reached output enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMOUTPOL</name><description>SVMOUT pin polarity</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHOE</name><description>SVM high side output enable</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHVLROE</name><description>SVM high side voltage level reached output enable</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PMMIFG</name><description>PMM Interrupt Flag</description><addressOffset>300</addressOffset><size>16</size><fields><field><name>SVSMLDLYIFG</name><description>SVS and SVM low side Delay expired interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLIFG</name><description>SVM low side interrupt flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLVLRIFG</name><description>SVM low side Voltage Level Reached interrupt flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSMHDLYIFG</name><description>SVS and SVM high side Delay expired interrupt flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHIFG</name><description>SVM high side interrupt flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHVLRIFG</name><description>SVM high side Voltage Level Reached interrupt flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMBORIFG</name><description>PMM Software BOR interrupt flag</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMRSTIFG</name><description>PMM RESET pin interrupt flag</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMPORIFG</name><description>PMM Software POR interrupt flag</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSHIFG</name><description>SVS low side interrupt flag</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSLIFG</name><description>SVS high side interrupt flag</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PMMLPM5IFG</name><description>LPM5 indication Flag</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PMMRIE</name><description>PMM and RESET Interrupt Enable</description><addressOffset>302</addressOffset><size>16</size><fields><field><name>SVSMLDLYIE</name><description>SVS and SVM low side Delay expired interrupt enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLIE</name><description>SVM low side interrupt enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLVLRIE</name><description>SVM low side Voltage Level Reached interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSMHDLYIE</name><description>SVS and SVM high side Delay expired interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHIE</name><description>SVM high side interrupt enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHVLRIE</name><description>SVM high side Voltage Level Reached interrupt enable</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSLPE</name><description>SVS low side POR enable</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMLVLRPE</name><description>SVM low side Voltage Level reached POR enable</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSHPE</name><description>SVS high side POR enable</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVMHVLRPE</name><description>SVM high side Voltage Level reached POR enable</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>PM5CTL0</name><description>PMM Power Mode 5 Control Register 0</description><addressOffset>304</addressOffset><size>16</size><fields><field><name>LOCKLPM5</name><description>Lock I/O pin configuration upon entry/exit to/from LPM5</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>RC_RAM_Control_Module</name><groupName>RC  RAM Control Module</groupName><description>RC  RAM Control Module</description><baseAddress>0</baseAddress><registers><register><name>RCCTL0</name><description>Ram Controller Control Register</description><addressOffset>344</addressOffset><size>16</size><fields><field><name>RCRS0OFF</name><description>RAM Controller RAM Sector 0 Off</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RCRS1OFF</name><description>RAM Controller RAM Sector 1 Off</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RCRS2OFF</name><description>RAM Controller RAM Sector 2 Off</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RCRS3OFF</name><description>RAM Controller RAM Sector 3 Off</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>Shared_Reference</name><groupName>Shared Reference</groupName><description>Shared Reference</description><baseAddress>0</baseAddress><registers><register><name>REFCTL0</name><description>REF Shared Reference control register 0</description><addressOffset>432</addressOffset><size>16</size><fields><field><name>REFON</name><description>REF Reference On</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFOUT</name><description>REF Reference output Buffer On</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFTCOFF</name><description>REF Temp.Sensor off</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFVSEL</name><description>REF Reference Voltage Level Select Bit:0</description><bitOffset>5</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>REFVSEL_0</name><description>REF Reference Voltage Level Select 1.5V</description><value>0</value></enumeratedValue><enumeratedValue><name>REFVSEL_1</name><description>REF Reference Voltage Level Select 2.0V</description><value>1</value></enumeratedValue><enumeratedValue><name>REFVSEL_2</name><description>REF Reference Voltage Level Select 2.5V</description><value>2</value></enumeratedValue><enumeratedValue><name>REFVSEL_3</name><description>REF Reference Voltage Level Select 2.5V</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>REFMSTR</name><description>REF Master Control</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFGENACT</name><description>REF Reference generator active</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFBGACT</name><description>REF Reference bandgap active</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFGENBUSY</name><description>REF Reference generator busy</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>BGMODE</name><description>REF Bandgap mode</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>RTC_D_Real_Time_Clock</name><groupName>RTC_D  Real Time Clock</groupName><description>RTC_D  Real Time Clock</description><baseAddress>0</baseAddress><registers><register><name>RTCCTL01</name><description>Real Timer Control 0/1</description><addressOffset>1184</addressOffset><size>16</size><fields><field><name>RTCRDYIFG</name><description>RTC Ready Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCAIFG</name><description>RTC Alarm Interrupt Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCTEVIFG</name><description>RTC Time Event Interrupt Flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCOFIFG</name><description>RTC 32kHz cyrstal oscillator fault interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCRDYIE</name><description>RTC Ready Interrupt Enable Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCAIE</name><description>RTC Alarm Interrupt Enable Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCTEVIE</name><description>RTC Time Event Interrupt Enable Flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCOFIE</name><description>RTC 32kHz cyrstal oscillator fault interrupt enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCTEV</name><description>RTC Time Event 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RTCTEV_0</name><description>RTC Time Event: 0 (Min. changed)</description><value>0</value></enumeratedValue><enumeratedValue><name>RTCTEV_1</name><description>RTC Time Event: 1 (Hour changed)</description><value>1</value></enumeratedValue><enumeratedValue><name>RTCTEV_2</name><description>RTC Time Event: 2 (12:00 changed)</description><value>2</value></enumeratedValue><enumeratedValue><name>RTCTEV_3</name><description>RTC Time Event: 3 (00:00 changed)</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>RTCSSEL</name><description>RTC Source Select 1</description><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RTCSSEL_0</name><description>RTC Source Select ACLK</description><value>0</value></enumeratedValue><enumeratedValue><name>RTCSSEL_1</name><description>RTC Source Select SMCLK</description><value>1</value></enumeratedValue><enumeratedValue><name>RTCSSEL_2</name><description>RTC Source Select RT1PS</description><value>2</value></enumeratedValue><enumeratedValue><name>RTCSSEL_3</name><description>RTC Source Select RT1PS</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>RTCRDY</name><description>RTC Ready</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCMODE</name><description>RTC Mode 0:Counter / 1: Calendar</description><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCHOLD</name><description>RTC Hold</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCBCD</name><description>RTC BCD  0:Binary / 1:BCD</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCCTL23</name><description>Real Timer Control 2/3</description><addressOffset>1186</addressOffset><size>16</size><fields><field><name>RTCCAL0</name><description>RTC Calibration Bit 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCAL1</name><description>RTC Calibration Bit 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCAL2</name><description>RTC Calibration Bit 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCAL3</name><description>RTC Calibration Bit 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCAL4</name><description>RTC Calibration Bit 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCAL5</name><description>RTC Calibration Bit 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCALS</name><description>RTC Calibration Sign</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCCALF</name><description>RTC Calibration Frequency Bit 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RTCCALF_0</name><description>RTC Calibration Frequency: No Output</description><value>0</value></enumeratedValue><enumeratedValue><name>RTCCALF_1</name><description>RTC Calibration Frequency: 512 Hz</description><value>1</value></enumeratedValue><enumeratedValue><name>RTCCALF_2</name><description>RTC Calibration Frequency: 256 Hz</description><value>2</value></enumeratedValue><enumeratedValue><name>RTCCALF_3</name><description>RTC Calibration Frequency: 1 Hz</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>RTCPS0CTL</name><description>Real Timer Prescale Timer 0 Control</description><addressOffset>1192</addressOffset><size>16</size><fields><field><name>RT0PSIFG</name><description>RTC Prescale Timer 0 Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RT0PSIE</name><description>RTC Prescale Timer 0 Interrupt Enable Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RT0IP</name><description>RTC Prescale Timer 0 Interrupt Interval Bit: 2</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RT0IP_0</name><description>RTC Prescale Timer 0 Interrupt Interval /2</description><value>0</value></enumeratedValue><enumeratedValue><name>RT0IP_1</name><description>RTC Prescale Timer 0 Interrupt Interval /4</description><value>1</value></enumeratedValue><enumeratedValue><name>RT0IP_2</name><description>RTC Prescale Timer 0 Interrupt Interval /8</description><value>2</value></enumeratedValue><enumeratedValue><name>RT0IP_3</name><description>RTC Prescale Timer 0 Interrupt Interval /16</description><value>3</value></enumeratedValue><enumeratedValue><name>RT0IP_4</name><description>RTC Prescale Timer 0 Interrupt Interval /32</description><value>4</value></enumeratedValue><enumeratedValue><name>RT0IP_5</name><description>RTC Prescale Timer 0 Interrupt Interval /64</description><value>5</value></enumeratedValue><enumeratedValue><name>RT0IP_6</name><description>RTC Prescale Timer 0 Interrupt Interval /128</description><value>6</value></enumeratedValue><enumeratedValue><name>RT0IP_7</name><description>RTC Prescale Timer 0 Interrupt Interval /256</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>RT0PSHOLD</name><description>RTC Prescale Timer 0 Hold</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RT0PSDIV</name><description>RTC Prescale Timer 0 Clock Divide Bit: 2</description><bitOffset>13</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RT0PSDIV_0</name><description>RTC Prescale Timer 0 Clock Divide /2</description><value>0</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_1</name><description>RTC Prescale Timer 0 Clock Divide /4</description><value>1</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_2</name><description>RTC Prescale Timer 0 Clock Divide /8</description><value>2</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_3</name><description>RTC Prescale Timer 0 Clock Divide /16</description><value>3</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_4</name><description>RTC Prescale Timer 0 Clock Divide /32</description><value>4</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_5</name><description>RTC Prescale Timer 0 Clock Divide /64</description><value>5</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_6</name><description>RTC Prescale Timer 0 Clock Divide /128</description><value>6</value></enumeratedValue><enumeratedValue><name>RT0PSDIV_7</name><description>RTC Prescale Timer 0 Clock Divide /256</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>RTCPS1CTL</name><description>Real Timer Prescale Timer 1 Control</description><addressOffset>1194</addressOffset><size>16</size><fields><field><name>RT1PSIFG</name><description>RTC Prescale Timer 1 Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RT1PSIE</name><description>RTC Prescale Timer 1 Interrupt Enable Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RT1IP</name><description>RTC Prescale Timer 1 Interrupt Interval Bit: 2</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RT1IP_0</name><description>RTC Prescale Timer 1 Interrupt Interval /2</description><value>0</value></enumeratedValue><enumeratedValue><name>RT1IP_1</name><description>RTC Prescale Timer 1 Interrupt Interval /4</description><value>1</value></enumeratedValue><enumeratedValue><name>RT1IP_2</name><description>RTC Prescale Timer 1 Interrupt Interval /8</description><value>2</value></enumeratedValue><enumeratedValue><name>RT1IP_3</name><description>RTC Prescale Timer 1 Interrupt Interval /16</description><value>3</value></enumeratedValue><enumeratedValue><name>RT1IP_4</name><description>RTC Prescale Timer 1 Interrupt Interval /32</description><value>4</value></enumeratedValue><enumeratedValue><name>RT1IP_5</name><description>RTC Prescale Timer 1 Interrupt Interval /64</description><value>5</value></enumeratedValue><enumeratedValue><name>RT1IP_6</name><description>RTC Prescale Timer 1 Interrupt Interval /128</description><value>6</value></enumeratedValue><enumeratedValue><name>RT1IP_7</name><description>RTC Prescale Timer 1 Interrupt Interval /256</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>RT1PSHOLD</name><description>RTC Prescale Timer 1 Hold</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RT1PSDIV</name><description>RTC Prescale Timer 1 Clock Divide Bit: 2</description><bitOffset>13</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RT1PSDIV_0</name><description>RTC Prescale Timer 1 Clock Divide /2</description><value>0</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_1</name><description>RTC Prescale Timer 1 Clock Divide /4</description><value>1</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_2</name><description>RTC Prescale Timer 1 Clock Divide /8</description><value>2</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_3</name><description>RTC Prescale Timer 1 Clock Divide /16</description><value>3</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_4</name><description>RTC Prescale Timer 1 Clock Divide /32</description><value>4</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_5</name><description>RTC Prescale Timer 1 Clock Divide /64</description><value>5</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_6</name><description>RTC Prescale Timer 1 Clock Divide /128</description><value>6</value></enumeratedValue><enumeratedValue><name>RT1PSDIV_7</name><description>RTC Prescale Timer 1 Clock Divide /256</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>RT1SSEL</name><description>RTC Prescale Timer 1 Source Select Bit 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>RT1SSEL_0</name><description>RTC Prescale Timer Source Select ACLK</description><value>0</value></enumeratedValue><enumeratedValue><name>RT1SSEL_1</name><description>RTC Prescale Timer Source Select SMCLK</description><value>1</value></enumeratedValue><enumeratedValue><name>RT1SSEL_2</name><description>RTC Prescale Timer Source Select RT0PS</description><value>2</value></enumeratedValue><enumeratedValue><name>RT1SSEL_3</name><description>RTC Prescale Timer Source Select RT0PS</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>RTCPS</name><description>Real Timer Prescale Timer Control</description><addressOffset>1196</addressOffset><size>16</size></register><register><name>RTCIV</name><description>Real Time Clock Interrupt Vector</description><addressOffset>1198</addressOffset><size>16</size></register><register><name>RTCTIM0</name><description>Real Time Clock Time 0</description><addressOffset>1200</addressOffset><size>16</size></register><register><name>RTCTIM1</name><description>Real Time Clock Time 1</description><addressOffset>1202</addressOffset><size>16</size></register><register><name>RTCDATE</name><description>Real Time Clock Date</description><addressOffset>1204</addressOffset><size>16</size></register><register><name>RTCYEAR</name><description>Real Time Clock Year</description><addressOffset>1206</addressOffset><size>16</size></register><register><name>RTCAMINHR</name><description>Real Time Clock Alarm Min/Hour</description><addressOffset>1208</addressOffset><size>16</size></register><register><name>RTCADOWDAY</name><description>Real Time Clock Alarm day of week/day</description><addressOffset>1210</addressOffset><size>16</size></register><register><name>BIN2BCD</name><description>Real Time Binary-to-BCD conversion register</description><addressOffset>1212</addressOffset><size>16</size></register><register><name>BCD2BIN</name><description>Real Time BCD-to-binary conversion register</description><addressOffset>1214</addressOffset><size>16</size></register><register><name>RTCSEC</name><description>Real Time Clock Seconds</description><addressOffset>1200</addressOffset><size>8</size><fields><field><name>SECONDS0</name><description>Real Time Clock Seconds Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SECONDS1</name><description>Real Time Clock Seconds Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SECONDS2</name><description>Real Time Clock Seconds Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SECONDS3</name><description>Real Time Clock Seconds Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SECONDS4</name><description>Real Time Clock Seconds Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SECONDS5</name><description>Real Time Clock Seconds Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SECONDS6</name><description>Real Time Clock Seconds Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCMIN</name><description>Real Time Clock Minutes</description><addressOffset>1201</addressOffset><size>8</size><fields><field><name>MINUTES0</name><description>Real Time Clock Minutes Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES1</name><description>Real Time Clock Minutes Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES2</name><description>Real Time Clock Minutes Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES3</name><description>Real Time Clock Minutes Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES4</name><description>Real Time Clock Minutes Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES5</name><description>Real Time Clock Minutes Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES6</name><description>Real Time Clock Minutes Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCHOUR</name><description>Real Time Clock Hour</description><addressOffset>1202</addressOffset><size>8</size><fields><field><name>HOUR0</name><description>Real Time Clock Hour Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR1</name><description>Real Time Clock Hour Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR2</name><description>Real Time Clock Hour Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR3</name><description>Real Time Clock Hour Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR4</name><description>Real Time Clock Hour Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR5</name><description>Real Time Clock Hour Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR6</name><description>Real Time Clock Hour Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCDOW</name><description>Real Time Clock Day of week</description><addressOffset>1203</addressOffset><size>8</size><fields><field><name>DOW0</name><description>Real Time Clock DOW Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW1</name><description>Real Time Clock DOW Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW2</name><description>Real Time Clock DOW Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW3</name><description>Real Time Clock DOW Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW4</name><description>Real Time Clock DOW Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW5</name><description>Real Time Clock DOW Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW6</name><description>Real Time Clock DOW Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCDAY</name><description>Real Time Clock Day</description><addressOffset>1204</addressOffset><size>8</size><fields><field><name>DAY0</name><description>Real Time Clock Day Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY1</name><description>Real Time Clock Day Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY2</name><description>Real Time Clock Day Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY3</name><description>Real Time Clock Day Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY4</name><description>Real Time Clock Day Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY5</name><description>Real Time Clock Day Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY6</name><description>Real Time Clock Day Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCMON</name><description>Real Time Clock Month</description><addressOffset>1205</addressOffset><size>8</size><fields><field><name>MONTH0</name><description>Real Time Clock Month Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MONTH1</name><description>Real Time Clock Month Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MONTH2</name><description>Real Time Clock Month Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MONTH3</name><description>Real Time Clock Month Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MONTH4</name><description>Real Time Clock Month Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MONTH5</name><description>Real Time Clock Month Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MONTH6</name><description>Real Time Clock Month Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCAMIN</name><description>Real Time Clock Alarm Min</description><addressOffset>1208</addressOffset><size>8</size><fields><field><name>MINUTES0</name><description>Real Time Clock Minutes Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES1</name><description>Real Time Clock Minutes Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES2</name><description>Real Time Clock Minutes Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES3</name><description>Real Time Clock Minutes Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES4</name><description>Real Time Clock Minutes Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES5</name><description>Real Time Clock Minutes Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MINUTES6</name><description>Real Time Clock Minutes Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCAE</name><description>Real Time Clock Alarm enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCAHOUR</name><description>Real Time Clock Alarm Hour</description><addressOffset>1209</addressOffset><size>8</size><fields><field><name>HOUR0</name><description>Real Time Clock Hour Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR1</name><description>Real Time Clock Hour Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR2</name><description>Real Time Clock Hour Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR3</name><description>Real Time Clock Hour Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR4</name><description>Real Time Clock Hour Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR5</name><description>Real Time Clock Hour Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>HOUR6</name><description>Real Time Clock Hour Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCAE</name><description>Real Time Clock Alarm enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCADOW</name><description>Real Time Clock Alarm Day of week</description><addressOffset>1210</addressOffset><size>8</size><fields><field><name>DOW0</name><description>Real Time Clock DOW Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW1</name><description>Real Time Clock DOW Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW2</name><description>Real Time Clock DOW Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW3</name><description>Real Time Clock DOW Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW4</name><description>Real Time Clock DOW Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW5</name><description>Real Time Clock DOW Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DOW6</name><description>Real Time Clock DOW Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCAE</name><description>Real Time Clock Alarm enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCADAY</name><description>Real Time Clock Alarm Day</description><addressOffset>1211</addressOffset><size>8</size><fields><field><name>DAY0</name><description>Real Time Clock Day Bit: 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY1</name><description>Real Time Clock Day Bit: 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY2</name><description>Real Time Clock Day Bit: 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY3</name><description>Real Time Clock Day Bit: 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY4</name><description>Real Time Clock Day Bit: 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY5</name><description>Real Time Clock Day Bit: 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAY6</name><description>Real Time Clock Day Bit: 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTCAE</name><description>Real Time Clock Alarm enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTCNT12</name><description>Real Time Clock Time 0</description><addressOffset>1200</addressOffset><size>16</size></register><register><name>RTCNT34</name><description>Real Time Clock Time 1</description><addressOffset>1202</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>SFR_Special_Function_Registers</name><groupName>SFR  Special Function Registers</groupName><description>SFR  Special Function Registers</description><baseAddress>0</baseAddress><registers><register><name>SFRIE1</name><description>Interrupt Enable 1</description><addressOffset>256</addressOffset><size>16</size><fields><field><name>WDTIE</name><description>WDT Interrupt Enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OFIE</name><description>Osc Fault Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>VMAIE</name><description>Vacant Memory Interrupt Enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>NMIIE</name><description>NMI Interrupt Enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ACCVIE</name><description>Flash Access Violation Interrupt Enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBINIE</name><description>JTAG Mail Box input Interrupt Enable</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBOUTIE</name><description>JTAG Mail Box output Interrupt Enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SFRIFG1</name><description>Interrupt Flag 1</description><addressOffset>258</addressOffset><size>16</size><fields><field><name>WDTIFG</name><description>WDT Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OFIFG</name><description>Osc Fault Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>VMAIFG</name><description>Vacant Memory Interrupt Flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>NMIIFG</name><description>NMI Interrupt Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBINIFG</name><description>JTAG Mail Box input Interrupt Flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBOUTIFG</name><description>JTAG Mail Box output Interrupt Flag</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SFRRPCR</name><description>RESET Pin Control Register</description><addressOffset>260</addressOffset><size>16</size><fields><field><name>SYSNMI</name><description>NMI select</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSNMIIES</name><description>NMI edge select</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSRSTUP</name><description>RESET Pin pull down/up select</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSRSTRE</name><description>RESET Pin Resistor enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SYS_System_Module</name><groupName>SYS  System Module</groupName><description>SYS  System Module</description><baseAddress>0</baseAddress><registers><register><name>SYSCTL</name><description>System control</description><addressOffset>384</addressOffset><size>16</size><fields><field><name>SYSRIVECT</name><description>SYS - RAM based interrupt vectors</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSPMMPE</name><description>SYS - PMM access protect</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSBSLIND</name><description>SYS - TCK/RST indication detected</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSJTAGPIN</name><description>SYS - Dedicated JTAG pins enabled</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSBSLC</name><description>Boot strap configuration area</description><addressOffset>386</addressOffset><size>16</size><fields><field><name>SYSBSLSIZE0</name><description>SYS - BSL Protection Size 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSBSLSIZE1</name><description>SYS - BSL Protection Size 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSBSLR</name><description>SYS - RAM assigned to BSL</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSBSLOFF</name><description>SYS - BSL Memory disabled</description><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSBSLPE</name><description>SYS - BSL Memory protection enabled</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSJMBC</name><description>JTAG mailbox control</description><addressOffset>390</addressOffset><size>16</size><fields><field><name>JMBIN0FG</name><description>SYS - Incoming JTAG Mailbox 0 Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBIN1FG</name><description>SYS - Incoming JTAG Mailbox 1 Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBOUT0FG</name><description>SYS - Outgoing JTAG Mailbox 0 Flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBOUT1FG</name><description>SYS - Outgoing JTAG Mailbox 1 Flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBMODE</name><description>SYS - JMB 16/32 Bit Mode</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBCLR0OFF</name><description>SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>JMBCLR1OFF</name><description>SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSJMBI0</name><description>JTAG mailbox input 0</description><addressOffset>392</addressOffset><size>16</size></register><register><name>SYSJMBI1</name><description>JTAG mailbox input 1</description><addressOffset>394</addressOffset><size>16</size></register><register><name>SYSJMBO0</name><description>JTAG mailbox output 0</description><addressOffset>396</addressOffset><size>16</size></register><register><name>SYSJMBO1</name><description>JTAG mailbox output 1</description><addressOffset>398</addressOffset><size>16</size></register><register><name>SYSBERRIV</name><description>Bus Error vector generator</description><addressOffset>408</addressOffset><size>16</size></register><register><name>SYSUNIV</name><description>User NMI vector generator</description><addressOffset>410</addressOffset><size>16</size></register><register><name>SYSSNIV</name><description>System NMI vector generator</description><addressOffset>412</addressOffset><size>16</size></register><register><name>SYSRSTIV</name><description>Reset vector generator</description><addressOffset>414</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>Timer0_A5</name><groupName>Timer0_A5</groupName><description>Timer0_A5</description><baseAddress>0</baseAddress><registers><register><name>TA0CTL</name><description>Timer0_A5 Control</description><addressOffset>832</addressOffset><size>16</size><fields><field><name>TAIFG</name><description>Timer A counter interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TAIE</name><description>Timer A counter interrupt enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TACLR</name><description>Timer A counter clear</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MC</name><description>Timer A mode control 1</description><bitOffset>5</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>MC_0</name><description>Timer A mode control: 0 - Stop</description><value>0</value></enumeratedValue><enumeratedValue><name>MC_1</name><description>Timer A mode control: 1 - Up to CCR0</description><value>1</value></enumeratedValue><enumeratedValue><name>MC_2</name><description>Timer A mode control: 2 - Continuous up</description><value>2</value></enumeratedValue><enumeratedValue><name>MC_3</name><description>Timer A mode control: 3 - Up/Down</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ID</name><description>Timer A clock input divider 1</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ID_0</name><description>Timer A input divider: 0 - /1</description><value>0</value></enumeratedValue><enumeratedValue><name>ID_1</name><description>Timer A input divider: 1 - /2</description><value>1</value></enumeratedValue><enumeratedValue><name>ID_2</name><description>Timer A input divider: 2 - /4</description><value>2</value></enumeratedValue><enumeratedValue><name>ID_3</name><description>Timer A input divider: 3 - /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>TASSEL</name><description>Timer A clock source select 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TASSEL_0</name><description>Timer A clock source select: 0 - TACLK</description><value>0</value></enumeratedValue><enumeratedValue><name>TASSEL_1</name><description>Timer A clock source select: 1 - ACLK</description><value>1</value></enumeratedValue><enumeratedValue><name>TASSEL_2</name><description>Timer A clock source select: 2 - SMCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>TASSEL_3</name><description>Timer A clock source select: 3 - INCLK</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA0CCTL0</name><description>Timer0_A5 Capture/Compare Control 0</description><addressOffset>834</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA0CCTL1</name><description>Timer0_A5 Capture/Compare Control 1</description><addressOffset>836</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA0CCTL2</name><description>Timer0_A5 Capture/Compare Control 2</description><addressOffset>838</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA0CCTL3</name><description>Timer0_A5 Capture/Compare Control 3</description><addressOffset>840</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA0CCTL4</name><description>Timer0_A5 Capture/Compare Control 4</description><addressOffset>842</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA0R</name><description>Timer0_A5</description><addressOffset>848</addressOffset><size>16</size></register><register><name>TA0CCR0</name><description>Timer0_A5 Capture/Compare 0</description><addressOffset>850</addressOffset><size>16</size></register><register><name>TA0CCR1</name><description>Timer0_A5 Capture/Compare 1</description><addressOffset>852</addressOffset><size>16</size></register><register><name>TA0CCR2</name><description>Timer0_A5 Capture/Compare 2</description><addressOffset>854</addressOffset><size>16</size></register><register><name>TA0CCR3</name><description>Timer0_A5 Capture/Compare 3</description><addressOffset>856</addressOffset><size>16</size></register><register><name>TA0CCR4</name><description>Timer0_A5 Capture/Compare 4</description><addressOffset>858</addressOffset><size>16</size></register><register><name>TA0IV</name><description>Timer0_A5 Interrupt Vector Word</description><addressOffset>878</addressOffset><size>16</size></register><register><name>TA0EX0</name><description>Timer0_A5 Expansion Register 0</description><addressOffset>864</addressOffset><size>16</size><fields><field><name>TAIDEX</name><description>Timer A Input divider expansion Bit: 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TAIDEX_0</name><description>Timer A Input divider expansion : /1</description><value>0</value></enumeratedValue><enumeratedValue><name>TAIDEX_1</name><description>Timer A Input divider expansion : /2</description><value>1</value></enumeratedValue><enumeratedValue><name>TAIDEX_2</name><description>Timer A Input divider expansion : /3</description><value>2</value></enumeratedValue><enumeratedValue><name>TAIDEX_3</name><description>Timer A Input divider expansion : /4</description><value>3</value></enumeratedValue><enumeratedValue><name>TAIDEX_4</name><description>Timer A Input divider expansion : /5</description><value>4</value></enumeratedValue><enumeratedValue><name>TAIDEX_5</name><description>Timer A Input divider expansion : /6</description><value>5</value></enumeratedValue><enumeratedValue><name>TAIDEX_6</name><description>Timer A Input divider expansion : /7</description><value>6</value></enumeratedValue><enumeratedValue><name>TAIDEX_7</name><description>Timer A Input divider expansion : /8</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register></registers></peripheral><peripheral><name>Timer1_A3</name><groupName>Timer1_A3</groupName><description>Timer1_A3</description><baseAddress>0</baseAddress><registers><register><name>TA1CTL</name><description>Timer1_A3 Control</description><addressOffset>896</addressOffset><size>16</size><fields><field><name>TAIFG</name><description>Timer A counter interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TAIE</name><description>Timer A counter interrupt enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TACLR</name><description>Timer A counter clear</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MC</name><description>Timer A mode control 1</description><bitOffset>5</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>MC_0</name><description>Timer A mode control: 0 - Stop</description><value>0</value></enumeratedValue><enumeratedValue><name>MC_1</name><description>Timer A mode control: 1 - Up to CCR0</description><value>1</value></enumeratedValue><enumeratedValue><name>MC_2</name><description>Timer A mode control: 2 - Continuous up</description><value>2</value></enumeratedValue><enumeratedValue><name>MC_3</name><description>Timer A mode control: 3 - Up/Down</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ID</name><description>Timer A clock input divider 1</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ID_0</name><description>Timer A input divider: 0 - /1</description><value>0</value></enumeratedValue><enumeratedValue><name>ID_1</name><description>Timer A input divider: 1 - /2</description><value>1</value></enumeratedValue><enumeratedValue><name>ID_2</name><description>Timer A input divider: 2 - /4</description><value>2</value></enumeratedValue><enumeratedValue><name>ID_3</name><description>Timer A input divider: 3 - /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>TASSEL</name><description>Timer A clock source select 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TASSEL_0</name><description>Timer A clock source select: 0 - TACLK</description><value>0</value></enumeratedValue><enumeratedValue><name>TASSEL_1</name><description>Timer A clock source select: 1 - ACLK</description><value>1</value></enumeratedValue><enumeratedValue><name>TASSEL_2</name><description>Timer A clock source select: 2 - SMCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>TASSEL_3</name><description>Timer A clock source select: 3 - INCLK</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA1CCTL0</name><description>Timer1_A3 Capture/Compare Control 0</description><addressOffset>898</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA1CCTL1</name><description>Timer1_A3 Capture/Compare Control 1</description><addressOffset>900</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA1CCTL2</name><description>Timer1_A3 Capture/Compare Control 2</description><addressOffset>902</addressOffset><size>16</size><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TA1R</name><description>Timer1_A3</description><addressOffset>912</addressOffset><size>16</size></register><register><name>TA1CCR0</name><description>Timer1_A3 Capture/Compare 0</description><addressOffset>914</addressOffset><size>16</size></register><register><name>TA1CCR1</name><description>Timer1_A3 Capture/Compare 1</description><addressOffset>916</addressOffset><size>16</size></register><register><name>TA1CCR2</name><description>Timer1_A3 Capture/Compare 2</description><addressOffset>918</addressOffset><size>16</size></register><register><name>TA1IV</name><description>Timer1_A3 Interrupt Vector Word</description><addressOffset>942</addressOffset><size>16</size></register><register><name>TA1EX0</name><description>Timer1_A3 Expansion Register 0</description><addressOffset>928</addressOffset><size>16</size><fields><field><name>TAIDEX</name><description>Timer A Input divider expansion Bit: 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TAIDEX_0</name><description>Timer A Input divider expansion : /1</description><value>0</value></enumeratedValue><enumeratedValue><name>TAIDEX_1</name><description>Timer A Input divider expansion : /2</description><value>1</value></enumeratedValue><enumeratedValue><name>TAIDEX_2</name><description>Timer A Input divider expansion : /3</description><value>2</value></enumeratedValue><enumeratedValue><name>TAIDEX_3</name><description>Timer A Input divider expansion : /4</description><value>3</value></enumeratedValue><enumeratedValue><name>TAIDEX_4</name><description>Timer A Input divider expansion : /5</description><value>4</value></enumeratedValue><enumeratedValue><name>TAIDEX_5</name><description>Timer A Input divider expansion : /6</description><value>5</value></enumeratedValue><enumeratedValue><name>TAIDEX_6</name><description>Timer A Input divider expansion : /7</description><value>6</value></enumeratedValue><enumeratedValue><name>TAIDEX_7</name><description>Timer A Input divider expansion : /8</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register></registers></peripheral><peripheral><name>UCS_Unified_System_Clock</name><groupName>UCS  Unified System Clock</groupName><description>UCS  Unified System Clock</description><baseAddress>0</baseAddress><registers><register><name>UCSCTL0</name><description>UCS Control Register 0</description><addressOffset>352</addressOffset><size>16</size><fields><field><name>MOD0</name><description>Modulation Bit Counter Bit : 0</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD1</name><description>Modulation Bit Counter Bit : 1</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD2</name><description>Modulation Bit Counter Bit : 2</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD3</name><description>Modulation Bit Counter Bit : 3</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD4</name><description>Modulation Bit Counter Bit : 4</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO0</name><description>DCO TAP Bit : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO1</name><description>DCO TAP Bit : 1</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO2</name><description>DCO TAP Bit : 2</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO3</name><description>DCO TAP Bit : 3</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO4</name><description>DCO TAP Bit : 4</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCSCTL1</name><description>UCS Control Register 1</description><addressOffset>354</addressOffset><size>16</size><fields><field><name>DISMOD</name><description>Disable Modulation</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCORSEL</name><description>DCO Freq. Range Select Bit : 0</description><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DCORSEL_0</name><description>DCO RSEL 0</description><value>0</value></enumeratedValue><enumeratedValue><name>DCORSEL_1</name><description>DCO RSEL 1</description><value>1</value></enumeratedValue><enumeratedValue><name>DCORSEL_2</name><description>DCO RSEL 2</description><value>2</value></enumeratedValue><enumeratedValue><name>DCORSEL_3</name><description>DCO RSEL 3</description><value>3</value></enumeratedValue><enumeratedValue><name>DCORSEL_4</name><description>DCO RSEL 4</description><value>4</value></enumeratedValue><enumeratedValue><name>DCORSEL_5</name><description>DCO RSEL 5</description><value>5</value></enumeratedValue><enumeratedValue><name>DCORSEL_6</name><description>DCO RSEL 6</description><value>6</value></enumeratedValue><enumeratedValue><name>DCORSEL_7</name><description>DCO RSEL 7</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCSCTL2</name><description>UCS Control Register 2</description><addressOffset>356</addressOffset><size>16</size><fields><field><name>FLLN0</name><description>FLL Multipier Bit : 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN1</name><description>FLL Multipier Bit : 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN2</name><description>FLL Multipier Bit : 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN3</name><description>FLL Multipier Bit : 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN4</name><description>FLL Multipier Bit : 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN5</name><description>FLL Multipier Bit : 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN6</name><description>FLL Multipier Bit : 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN7</name><description>FLL Multipier Bit : 7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN8</name><description>FLL Multipier Bit : 8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLN9</name><description>FLL Multipier Bit : 9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FLLD</name><description>Loop Divider Bit : 0</description><bitOffset>14</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>FLLD_0</name><description>Multiply Selected Loop Freq. 1</description><value>0</value></enumeratedValue><enumeratedValue><name>FLLD_1</name><description>Multiply Selected Loop Freq. 2</description><value>1</value></enumeratedValue><enumeratedValue><name>FLLD_2</name><description>Multiply Selected Loop Freq. 4</description><value>2</value></enumeratedValue><enumeratedValue><name>FLLD_3</name><description>Multiply Selected Loop Freq. 8</description><value>3</value></enumeratedValue><enumeratedValue><name>FLLD_4</name><description>Multiply Selected Loop Freq. 16</description><value>4</value></enumeratedValue><enumeratedValue><name>FLLD_5</name><description>Multiply Selected Loop Freq. 32</description><value>5</value></enumeratedValue><enumeratedValue><name>FLLD_6</name><description>Multiply Selected Loop Freq. 32</description><value>6</value></enumeratedValue><enumeratedValue><name>FLLD_7</name><description>Multiply Selected Loop Freq. 32</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCSCTL3</name><description>UCS Control Register 3</description><addressOffset>358</addressOffset><size>16</size><fields><field><name>FLLREFDIV</name><description>Reference Divider Bit : 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>FLLREFDIV_0</name><description>Reference Divider: f(LFCLK)/1</description><value>0</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_1</name><description>Reference Divider: f(LFCLK)/2</description><value>1</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_2</name><description>Reference Divider: f(LFCLK)/4</description><value>2</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_3</name><description>Reference Divider: f(LFCLK)/8</description><value>3</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_4</name><description>Reference Divider: f(LFCLK)/12</description><value>4</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_5</name><description>Reference Divider: f(LFCLK)/16</description><value>5</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_6</name><description>Reference Divider: f(LFCLK)/16</description><value>6</value></enumeratedValue><enumeratedValue><name>FLLREFDIV_7</name><description>Reference Divider: f(LFCLK)/16</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>SELREF</name><description>FLL Reference Clock Select Bit : 0</description><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SELREF_0</name><description>FLL Reference Clock Select 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SELREF_1</name><description>FLL Reference Clock Select 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SELREF_2</name><description>FLL Reference Clock Select 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SELREF_3</name><description>FLL Reference Clock Select 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SELREF_4</name><description>FLL Reference Clock Select 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SELREF_5</name><description>FLL Reference Clock Select 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SELREF_6</name><description>FLL Reference Clock Select 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SELREF_7</name><description>FLL Reference Clock Select 7</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCSCTL4</name><description>UCS Control Register 4</description><addressOffset>360</addressOffset><size>16</size><fields><field><name>SELM</name><description>MCLK Source Select Bit: 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SELM_0</name><description>MCLK Source Select 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SELM_1</name><description>MCLK Source Select 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SELM_2</name><description>MCLK Source Select 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SELM_3</name><description>MCLK Source Select 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SELM_4</name><description>MCLK Source Select 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SELM_5</name><description>MCLK Source Select 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SELM_6</name><description>MCLK Source Select 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SELM_7</name><description>MCLK Source Select 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>SELS</name><description>SMCLK Source Select Bit: 0</description><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SELS_0</name><description>SMCLK Source Select 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SELS_1</name><description>SMCLK Source Select 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SELS_2</name><description>SMCLK Source Select 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SELS_3</name><description>SMCLK Source Select 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SELS_4</name><description>SMCLK Source Select 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SELS_5</name><description>SMCLK Source Select 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SELS_6</name><description>SMCLK Source Select 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SELS_7</name><description>SMCLK Source Select 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>SELA</name><description>ACLK Source Select Bit: 0</description><bitOffset>10</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SELA_0</name><description>ACLK Source Select 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SELA_1</name><description>ACLK Source Select 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SELA_2</name><description>ACLK Source Select 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SELA_3</name><description>ACLK Source Select 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SELA_4</name><description>ACLK Source Select 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SELA_5</name><description>ACLK Source Select 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SELA_6</name><description>ACLK Source Select 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SELA_7</name><description>ACLK Source Select 7</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCSCTL5</name><description>UCS Control Register 5</description><addressOffset>362</addressOffset><size>16</size><fields><field><name>DIVM</name><description>MCLK Divider Bit: 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVM_0</name><description>MCLK Source Divider 0</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVM_1</name><description>MCLK Source Divider 1</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVM_2</name><description>MCLK Source Divider 2</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVM_3</name><description>MCLK Source Divider 3</description><value>3</value></enumeratedValue><enumeratedValue><name>DIVM_4</name><description>MCLK Source Divider 4</description><value>4</value></enumeratedValue><enumeratedValue><name>DIVM_5</name><description>MCLK Source Divider 5</description><value>5</value></enumeratedValue><enumeratedValue><name>DIVM_6</name><description>MCLK Source Divider 6</description><value>6</value></enumeratedValue><enumeratedValue><name>DIVM_7</name><description>MCLK Source Divider 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>DIVS</name><description>SMCLK Divider Bit: 0</description><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVS_0</name><description>SMCLK Source Divider 0</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVS_1</name><description>SMCLK Source Divider 1</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVS_2</name><description>SMCLK Source Divider 2</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVS_3</name><description>SMCLK Source Divider 3</description><value>3</value></enumeratedValue><enumeratedValue><name>DIVS_4</name><description>SMCLK Source Divider 4</description><value>4</value></enumeratedValue><enumeratedValue><name>DIVS_5</name><description>SMCLK Source Divider 5</description><value>5</value></enumeratedValue><enumeratedValue><name>DIVS_6</name><description>SMCLK Source Divider 6</description><value>6</value></enumeratedValue><enumeratedValue><name>DIVS_7</name><description>SMCLK Source Divider 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>DIVA</name><description>ACLK Divider Bit: 0</description><bitOffset>10</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVA_0</name><description>ACLK Source Divider 0</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVA_1</name><description>ACLK Source Divider 1</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVA_2</name><description>ACLK Source Divider 2</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVA_3</name><description>ACLK Source Divider 3</description><value>3</value></enumeratedValue><enumeratedValue><name>DIVA_4</name><description>ACLK Source Divider 4</description><value>4</value></enumeratedValue><enumeratedValue><name>DIVA_5</name><description>ACLK Source Divider 5</description><value>5</value></enumeratedValue><enumeratedValue><name>DIVA_6</name><description>ACLK Source Divider 6</description><value>6</value></enumeratedValue><enumeratedValue><name>DIVA_7</name><description>ACLK Source Divider 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>DIVPA</name><description>ACLK from Pin Divider Bit: 0</description><bitOffset>14</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVPA_0</name><description>ACLK from Pin Source Divider 0</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVPA_1</name><description>ACLK from Pin Source Divider 1</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVPA_2</name><description>ACLK from Pin Source Divider 2</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVPA_3</name><description>ACLK from Pin Source Divider 3</description><value>3</value></enumeratedValue><enumeratedValue><name>DIVPA_4</name><description>ACLK from Pin Source Divider 4</description><value>4</value></enumeratedValue><enumeratedValue><name>DIVPA_5</name><description>ACLK from Pin Source Divider 5</description><value>5</value></enumeratedValue><enumeratedValue><name>DIVPA_6</name><description>ACLK from Pin Source Divider 6</description><value>6</value></enumeratedValue><enumeratedValue><name>DIVPA_7</name><description>ACLK from Pin Source Divider 7</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCSCTL6</name><description>UCS Control Register 6</description><addressOffset>364</addressOffset><size>16</size><fields><field><name>XT1OFF</name><description>High Frequency Oscillator 1 (XT1) disable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SMCLKOFF</name><description>SMCLK Off</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XCAP</name><description>XIN/XOUT Cap Bit: 0</description><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>XCAP_0</name><description>XIN/XOUT Cap 0</description><value>0</value></enumeratedValue><enumeratedValue><name>XCAP_1</name><description>XIN/XOUT Cap 1</description><value>1</value></enumeratedValue><enumeratedValue><name>XCAP_2</name><description>XIN/XOUT Cap 2</description><value>2</value></enumeratedValue><enumeratedValue><name>XCAP_3</name><description>XIN/XOUT Cap 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>XT1BYPASS</name><description>XT1 bypass mode : 0: internal 1:sourced from external pin</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XTS</name><description>1: Selects high-freq. oscillator</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XT1DRIVE</name><description>XT1 Drive Level mode Bit 0</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>XT1DRIVE_0</name><description>XT1 Drive Level mode: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>XT1DRIVE_1</name><description>XT1 Drive Level mode: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>XT1DRIVE_2</name><description>XT1 Drive Level mode: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>XT1DRIVE_3</name><description>XT1 Drive Level mode: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>XT2OFF</name><description>High Frequency Oscillator 2 (XT2) disable</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCSCTL7</name><description>UCS Control Register 7</description><addressOffset>366</addressOffset><size>16</size><fields><field><name>DCOFFG</name><description>DCO Fault Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XT1LFOFFG</name><description>XT1 Low Frequency Oscillator Fault Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XT1HFOFFG</name><description>XT1 High Frequency Oscillator 1 Fault Flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XT2OFFG</name><description>High Frequency Oscillator 2 Fault Flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCSCTL8</name><description>UCS Control Register 8</description><addressOffset>368</addressOffset><size>16</size><fields><field><name>ACLKREQEN</name><description>ACLK Clock Request Enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MCLKREQEN</name><description>MCLK Clock Request Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SMCLKREQEN</name><description>SMCLK Clock Request Enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MODOSCREQEN</name><description>MODOSC Clock Request Enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>USCI_A0_UART_Mode</name><groupName>USCI_A0  UART Mode</groupName><description>USCI_A0  UART Mode</description><baseAddress>0</baseAddress><registers><register><name>UCA0CTLW0</name><description>USCI A0 Control Word Register 0</description><addressOffset>1472</addressOffset><size>16</size></register><register><name>UCA0CTL0</name><description>USCI A0 Control Register 0</description><addressOffset>1473</addressOffset><size>8</size><fields><field><name>UCSYNC</name><description>Sync-Mode  0:UART-Mode / 1:SPI-Mode</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMODE</name><description>Async. Mode: USCI Mode 1</description><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCMODE_0</name><description>Sync. Mode: USCI Mode: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCMODE_1</name><description>Sync. Mode: USCI Mode: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCMODE_2</name><description>Sync. Mode: USCI Mode: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCMODE_3</name><description>Sync. Mode: USCI Mode: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>UCSPB</name><description>Async. Mode: Stop Bits  0:one / 1: two</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UC7BIT</name><description>Async. Mode: Data Bits  0:8-bits / 1:7-bits</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMSB</name><description>Async. Mode: MSB first  0:LSB / 1:MSB</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCPAR</name><description>Async. Mode: Parity     0:odd / 1:even</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCPEN</name><description>Async. Mode: Parity enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0CTL1</name><description>USCI A0 Control Register 1</description><addressOffset>1472</addressOffset><size>8</size><fields><field><name>UCSWRST</name><description>USCI Software Reset</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXBRK</name><description>Send next Data as Break</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXADDR</name><description>Send next Data as Address</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCDORM</name><description>Dormant (Sleep) Mode</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCBRKIE</name><description>Break interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCRXEIE</name><description>RX Error interrupt enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSSEL</name><description>USCI 0 Clock Source Select 1</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCSSEL_0</name><description>USCI 0 Clock Source: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCSSEL_1</name><description>USCI 0 Clock Source: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCSSEL_2</name><description>USCI 0 Clock Source: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCSSEL_3</name><description>USCI 0 Clock Source: 3</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCA0BRW</name><description>USCI A0 Baud Word Rate 0</description><addressOffset>1478</addressOffset><size>16</size></register><register><name>UCA0BR0</name><description>USCI A0 Baud Rate 0</description><addressOffset>1478</addressOffset><size>8</size></register><register><name>UCA0BR1</name><description>USCI A0 Baud Rate 1</description><addressOffset>1479</addressOffset><size>8</size></register><register><name>UCA0MCTL</name><description>USCI A0 Modulation Control</description><addressOffset>1480</addressOffset><size>8</size><fields><field><name>UCOS16</name><description>USCI 16-times Oversampling enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCBRS</name><description>USCI Second Stage Modulation Select 2</description><bitOffset>3</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCBRS_0</name><description>USCI Second Stage Modulation: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCBRS_1</name><description>USCI Second Stage Modulation: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCBRS_2</name><description>USCI Second Stage Modulation: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCBRS_3</name><description>USCI Second Stage Modulation: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>UCBRS_4</name><description>USCI Second Stage Modulation: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>UCBRS_5</name><description>USCI Second Stage Modulation: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>UCBRS_6</name><description>USCI Second Stage Modulation: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>UCBRS_7</name><description>USCI Second Stage Modulation: 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>UCBRF</name><description>USCI First Stage Modulation Select 3</description><bitOffset>7</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCBRF_0</name><description>USCI First Stage Modulation: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCBRF_1</name><description>USCI First Stage Modulation: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCBRF_2</name><description>USCI First Stage Modulation: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCBRF_3</name><description>USCI First Stage Modulation: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>UCBRF_4</name><description>USCI First Stage Modulation: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>UCBRF_5</name><description>USCI First Stage Modulation: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>UCBRF_6</name><description>USCI First Stage Modulation: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>UCBRF_7</name><description>USCI First Stage Modulation: 7</description><value>7</value></enumeratedValue><enumeratedValue><name>UCBRF_8</name><description>USCI First Stage Modulation: 8</description><value>8</value></enumeratedValue><enumeratedValue><name>UCBRF_9</name><description>USCI First Stage Modulation: 9</description><value>9</value></enumeratedValue><enumeratedValue><name>UCBRF_10</name><description>USCI First Stage Modulation: A</description><value>10</value></enumeratedValue><enumeratedValue><name>UCBRF_11</name><description>USCI First Stage Modulation: B</description><value>11</value></enumeratedValue><enumeratedValue><name>UCBRF_12</name><description>USCI First Stage Modulation: C</description><value>12</value></enumeratedValue><enumeratedValue><name>UCBRF_13</name><description>USCI First Stage Modulation: D</description><value>13</value></enumeratedValue><enumeratedValue><name>UCBRF_14</name><description>USCI First Stage Modulation: E</description><value>14</value></enumeratedValue><enumeratedValue><name>UCBRF_15</name><description>USCI First Stage Modulation: F</description><value>15</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCA0STAT</name><description>USCI A0 Status Register</description><addressOffset>1482</addressOffset><size>8</size><fields><field><name>UCBUSY</name><description>USCI Busy Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCADDR</name><description>USCI Address received Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCRXERR</name><description>USCI RX Error Flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCBRK</name><description>USCI Break received</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCPE</name><description>USCI Parity Error Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOE</name><description>USCI Overrun Error Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCFE</name><description>USCI Frame Error Flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCLISTEN</name><description>USCI Listen mode</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0RXBUF</name><description>USCI A0 Receive Buffer</description><addressOffset>1484</addressOffset><size>8</size></register><register><name>UCA0TXBUF</name><description>USCI A0 Transmit Buffer</description><addressOffset>1486</addressOffset><size>8</size></register><register><name>UCA0ABCTL</name><description>USCI A0 LIN Control</description><addressOffset>1488</addressOffset><size>8</size><fields><field><name>UCABDEN</name><description>Auto Baud Rate detect enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCBTOE</name><description>Break Timeout error</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTOE</name><description>Sync-Field Timeout error</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCDELIM0</name><description>Break Sync Delimiter 0</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCDELIM1</name><description>Break Sync Delimiter 1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0IRCTL</name><description>USCI A0 IrDA Transmit Control</description><addressOffset>1490</addressOffset><size>16</size></register><register><name>UCA0IRTCTL</name><description>USCI A0 IrDA Transmit Control</description><addressOffset>1490</addressOffset><size>8</size><fields><field><name>UCIREN</name><description>IRDA Encoder/Decoder enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXCLK</name><description>IRDA Transmit Pulse Clock Select</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXPL0</name><description>IRDA Transmit Pulse Length 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXPL1</name><description>IRDA Transmit Pulse Length 1</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXPL2</name><description>IRDA Transmit Pulse Length 2</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXPL3</name><description>IRDA Transmit Pulse Length 3</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXPL4</name><description>IRDA Transmit Pulse Length 4</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRTXPL5</name><description>IRDA Transmit Pulse Length 5</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0IRRCTL</name><description>USCI A0 IrDA Receive Control</description><addressOffset>1491</addressOffset><size>8</size><fields><field><name>UCIRRXFE</name><description>IRDA Receive Filter enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXPL</name><description>IRDA Receive Input Polarity</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXFL0</name><description>IRDA Receive Filter Length 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXFL1</name><description>IRDA Receive Filter Length 1</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXFL2</name><description>IRDA Receive Filter Length 2</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXFL3</name><description>IRDA Receive Filter Length 3</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXFL4</name><description>IRDA Receive Filter Length 4</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCIRRXFL5</name><description>IRDA Receive Filter Length 5</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0ICTL</name><description>USCI A0 Interrupt Enable Register</description><addressOffset>1500</addressOffset><size>16</size></register><register><name>UCA0IE</name><description>USCI A0 Interrupt Enable Register</description><addressOffset>1500</addressOffset><size>8</size><fields><field><name>UCRXIE</name><description>USCI Receive Interrupt Enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIE</name><description>USCI Transmit Interrupt Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0IFG</name><description>USCI A0 Interrupt Flags Register</description><addressOffset>1501</addressOffset><size>8</size><fields><field><name>UCRXIFG</name><description>USCI Receive Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIFG</name><description>USCI Transmit Interrupt Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0IV</name><description>USCI A0 Interrupt Vector Register</description><addressOffset>1502</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>USCI_A0_SPI_Mode</name><groupName>USCI_A0  SPI Mode</groupName><description>USCI_A0  SPI Mode</description><baseAddress>0</baseAddress><registers><register><name>UCA0CTLW0_SPI</name><description>USCI A0 Control Word Register 0</description><addressOffset>1472</addressOffset><size>16</size></register><register><name>UCA0CTL0_SPI</name><description>USCI A0 Control Register 0</description><addressOffset>1473</addressOffset><size>8</size><fields><field><name>UCSYNC</name><description>Sync-Mode  0:UART-Mode / 1:SPI-Mode</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMODE</name><description>Sync. Mode: USCI Mode 1</description><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCMODE_0</name><description>Sync. Mode: USCI Mode: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCMODE_1</name><description>Sync. Mode: USCI Mode: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCMODE_2</name><description>Sync. Mode: USCI Mode: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCMODE_3</name><description>Sync. Mode: USCI Mode: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>UCMST</name><description>Sync. Mode: Master Select</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UC7BIT</name><description>Sync. Mode: Data Bits 0:8-bits / 1:7-bits</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMSB</name><description>Sync. Mode: MSB first 0:LSB / 1:MSB</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCCKPL</name><description>Sync. Mode: Clock Polarity</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCCKPH</name><description>Sync. Mode: Clock Phase</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0CTL1_SPI</name><description>USCI A0 Control Register 1</description><addressOffset>1472</addressOffset><size>8</size><fields><field><name>UCSWRST</name><description>USCI Software Reset</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSSEL</name><description>USCI 1 Clock Source Select 1</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCSSEL_0</name><description>USCI 0 Clock Source: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCSSEL_1</name><description>USCI 0 Clock Source: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCSSEL_2</name><description>USCI 0 Clock Source: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCSSEL_3</name><description>USCI 0 Clock Source: 3</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCA0BRW_SPI</name><description>USCI A0 Baud Word Rate 0</description><addressOffset>1478</addressOffset><size>16</size></register><register><name>UCA0BR0_SPI</name><description>USCI A0 Baud Rate 0</description><addressOffset>1478</addressOffset><size>8</size></register><register><name>UCA0BR1_SPI</name><description>USCI A0 Baud Rate 1</description><addressOffset>1479</addressOffset><size>8</size></register><register><name>UCA0MCTL_SPI</name><description>USCI A0 Modulation Control</description><addressOffset>1480</addressOffset><size>8</size></register><register><name>UCA0STAT_SPI</name><description>USCI A0 Status Register</description><addressOffset>1482</addressOffset><size>8</size><fields><field><name>UCBUSY</name><description>USCI Busy Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOE</name><description>USCI Overrun Error Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCFE</name><description>USCI Frame Error Flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCLISTEN</name><description>USCI Listen mode</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0RXBUF_SPI</name><description>USCI A0 Receive Buffer</description><addressOffset>1484</addressOffset><size>8</size></register><register><name>UCA0TXBUF_SPI</name><description>USCI A0 Transmit Buffer</description><addressOffset>1486</addressOffset><size>8</size></register><register><name>UCA0ICTL_SPI</name><description>USCI A0 Interrupt Enable Register</description><addressOffset>1500</addressOffset><size>16</size></register><register><name>UCA0IE_SPI</name><description>USCI A0 Interrupt Enable Register</description><addressOffset>1500</addressOffset><size>8</size><fields><field><name>UCRXIE</name><description>USCI Receive Interrupt Enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIE</name><description>USCI Transmit Interrupt Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTTIE</name><description>START Condition interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTPIE</name><description>STOP Condition interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCALIE</name><description>Arbitration Lost interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCNACKIE</name><description>NACK Condition interrupt enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0IFG_SPI</name><description>USCI A0 Interrupt Flags Register</description><addressOffset>1501</addressOffset><size>8</size><fields><field><name>UCRXIFG</name><description>USCI Receive Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIFG</name><description>USCI Transmit Interrupt Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCA0IV_SPI</name><description>USCI A0 Interrupt Vector Register</description><addressOffset>1502</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>USCI_B0_SPI_Mode</name><groupName>USCI_B0  SPI Mode</groupName><description>USCI_B0  SPI Mode</description><baseAddress>0</baseAddress><registers><register><name>UCB0CTLW0_SPI</name><description>USCI B0 Control Word Register 0</description><addressOffset>1504</addressOffset><size>16</size></register><register><name>UCB0CTL0_SPI</name><description>USCI B0 Control Register 0</description><addressOffset>1505</addressOffset><size>8</size><fields><field><name>UCSYNC</name><description>Sync-Mode  0:UART-Mode / 1:SPI-Mode</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMODE</name><description>Sync. Mode: USCI Mode 1</description><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCMODE_0</name><description>Sync. Mode: USCI Mode: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCMODE_1</name><description>Sync. Mode: USCI Mode: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCMODE_2</name><description>Sync. Mode: USCI Mode: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCMODE_3</name><description>Sync. Mode: USCI Mode: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>UCMST</name><description>Sync. Mode: Master Select</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UC7BIT</name><description>Sync. Mode: Data Bits 0:8-bits / 1:7-bits</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMSB</name><description>Sync. Mode: MSB first 0:LSB / 1:MSB</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCCKPL</name><description>Sync. Mode: Clock Polarity</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCCKPH</name><description>Sync. Mode: Clock Phase</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0CTL1_SPI</name><description>USCI B0 Control Register 1</description><addressOffset>1504</addressOffset><size>8</size><fields><field><name>UCSWRST</name><description>USCI Software Reset</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSSEL</name><description>USCI 1 Clock Source Select 1</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCSSEL_0</name><description>USCI 0 Clock Source: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCSSEL_1</name><description>USCI 0 Clock Source: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCSSEL_2</name><description>USCI 0 Clock Source: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCSSEL_3</name><description>USCI 0 Clock Source: 3</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCB0BRW_SPI</name><description>USCI B0 Baud Word Rate 0</description><addressOffset>1510</addressOffset><size>16</size></register><register><name>UCB0BR0_SPI</name><description>USCI B0 Baud Rate 0</description><addressOffset>1510</addressOffset><size>8</size></register><register><name>UCB0BR1_SPI</name><description>USCI B0 Baud Rate 1</description><addressOffset>1511</addressOffset><size>8</size></register><register><name>UCB0STAT_SPI</name><description>USCI B0 Status Register</description><addressOffset>1514</addressOffset><size>8</size><fields><field><name>UCBUSY</name><description>USCI Busy Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOE</name><description>USCI Overrun Error Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCFE</name><description>USCI Frame Error Flag</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCLISTEN</name><description>USCI Listen mode</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0RXBUF_SPI</name><description>USCI B0 Receive Buffer</description><addressOffset>1516</addressOffset><size>8</size></register><register><name>UCB0TXBUF_SPI</name><description>USCI B0 Transmit Buffer</description><addressOffset>1518</addressOffset><size>8</size></register><register><name>UCB0ICTL_SPI</name><description>USCI B0 Interrupt Enable Register</description><addressOffset>1532</addressOffset><size>16</size></register><register><name>UCB0IE_SPI</name><description>USCI B0 Interrupt Enable Register</description><addressOffset>1532</addressOffset><size>8</size><fields><field><name>UCRXIE</name><description>USCI Receive Interrupt Enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIE</name><description>USCI Transmit Interrupt Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTTIE</name><description>START Condition interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTPIE</name><description>STOP Condition interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCALIE</name><description>Arbitration Lost interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCNACKIE</name><description>NACK Condition interrupt enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0IFG_SPI</name><description>USCI B0 Interrupt Flags Register</description><addressOffset>1533</addressOffset><size>8</size><fields><field><name>UCRXIFG</name><description>USCI Receive Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIFG</name><description>USCI Transmit Interrupt Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0IV_SPI</name><description>USCI B0 Interrupt Vector Register</description><addressOffset>1534</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>USCI_B0_I2C_Mode</name><groupName>USCI_B0  I2C Mode</groupName><description>USCI_B0  I2C Mode</description><baseAddress>0</baseAddress><registers><register><name>UCB0CTLW0</name><description>USCI B0 Control Word Register 0</description><addressOffset>1504</addressOffset><size>16</size></register><register><name>UCB0CTL0</name><description>USCI B0 Control Register 0</description><addressOffset>1505</addressOffset><size>8</size><fields><field><name>UCSYNC</name><description>Sync-Mode  0:UART-Mode / 1:SPI-Mode</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMODE</name><description>Sync. Mode: USCI Mode 1</description><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCMODE_0</name><description>Sync. Mode: USCI Mode: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCMODE_1</name><description>Sync. Mode: USCI Mode: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCMODE_2</name><description>Sync. Mode: USCI Mode: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCMODE_3</name><description>Sync. Mode: USCI Mode: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>UCMST</name><description>Sync. Mode: Master Select</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCMM</name><description>Multi-Master Environment</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSLA10</name><description>10-bit Slave Address Mode</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCA10</name><description>10-bit Address Mode</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0CTL1</name><description>USCI B0 Control Register 1</description><addressOffset>1504</addressOffset><size>8</size><fields><field><name>UCSWRST</name><description>USCI Software Reset</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXSTT</name><description>Transmit START</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXSTP</name><description>Transmit STOP</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXNACK</name><description>Transmit NACK</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTR</name><description>Transmit/Receive Select/Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSSEL</name><description>USCI 1 Clock Source Select 1</description><bitOffset>7</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>UCSSEL_0</name><description>USCI 0 Clock Source: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>UCSSEL_1</name><description>USCI 0 Clock Source: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>UCSSEL_2</name><description>USCI 0 Clock Source: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>UCSSEL_3</name><description>USCI 0 Clock Source: 3</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>UCB0BRW</name><description>USCI B0 Baud Word Rate 0</description><addressOffset>1510</addressOffset><size>16</size></register><register><name>UCB0BR0</name><description>USCI B0 Baud Rate 0</description><addressOffset>1510</addressOffset><size>8</size></register><register><name>UCB0BR1</name><description>USCI B0 Baud Rate 1</description><addressOffset>1511</addressOffset><size>8</size></register><register><name>UCB0STAT</name><description>USCI B0 Status Register</description><addressOffset>1514</addressOffset><size>8</size><fields><field><name>UCBBUSY</name><description>Bus Busy Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCGC</name><description>General Call address received Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSCLLOW</name><description>SCL low</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCLISTEN</name><description>USCI Listen mode</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0RXBUF</name><description>USCI B0 Receive Buffer</description><addressOffset>1516</addressOffset><size>8</size></register><register><name>UCB0TXBUF</name><description>USCI B0 Transmit Buffer</description><addressOffset>1518</addressOffset><size>8</size></register><register><name>UCB0I2COA</name><description>USCI B0 I2C Own Address</description><addressOffset>1520</addressOffset><size>16</size><fields><field><name>UCOA0</name><description>I2C Own Address 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA1</name><description>I2C Own Address 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA2</name><description>I2C Own Address 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA3</name><description>I2C Own Address 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA4</name><description>I2C Own Address 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA5</name><description>I2C Own Address 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA6</name><description>I2C Own Address 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA7</name><description>I2C Own Address 7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA8</name><description>I2C Own Address 8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCOA9</name><description>I2C Own Address 9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCGCEN</name><description>I2C General Call enable</description><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0I2CSA</name><description>USCI B0 I2C Slave Address</description><addressOffset>1522</addressOffset><size>16</size><fields><field><name>UCSA0</name><description>I2C Slave Address 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA1</name><description>I2C Slave Address 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA2</name><description>I2C Slave Address 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA3</name><description>I2C Slave Address 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA4</name><description>I2C Slave Address 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA5</name><description>I2C Slave Address 5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA6</name><description>I2C Slave Address 6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA7</name><description>I2C Slave Address 7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA8</name><description>I2C Slave Address 8</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSA9</name><description>I2C Slave Address 9</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0ICTL</name><description>USCI B0 Interrupt Enable Register</description><addressOffset>1532</addressOffset><size>16</size></register><register><name>UCB0IE</name><description>USCI B0 Interrupt Enable Register</description><addressOffset>1532</addressOffset><size>8</size><fields><field><name>UCRXIE</name><description>USCI Receive Interrupt Enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIE</name><description>USCI Transmit Interrupt Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTTIE</name><description>START Condition interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTPIE</name><description>STOP Condition interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCALIE</name><description>Arbitration Lost interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCNACKIE</name><description>NACK Condition interrupt enable</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0IFG</name><description>USCI B0 Interrupt Flags Register</description><addressOffset>1533</addressOffset><size>8</size><fields><field><name>UCRXIFG</name><description>USCI Receive Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCTXIFG</name><description>USCI Transmit Interrupt Flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTTIFG</name><description>START Condition interrupt Flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCSTPIFG</name><description>STOP Condition interrupt Flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCALIFG</name><description>Arbitration Lost interrupt Flag</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UCNACKIFG</name><description>NAK Condition interrupt Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UCB0IV</name><description>USCI B0 Interrupt Vector Register</description><addressOffset>1534</addressOffset><size>16</size></register></registers></peripheral><peripheral><name>Watchdog_Timer</name><groupName>Watchdog Timer</groupName><description>Watchdog Timer</description><baseAddress>0</baseAddress><registers><register><name>WDTCTL</name><description>Watchdog Timer Control</description><addressOffset>348</addressOffset><size>16</size><fields><field><name>WDTIS</name><description>WDT - Timer Interval Select 0</description><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>WDTIS_0</name><description>WDT - Timer Interval Select: /2G</description><value>0</value></enumeratedValue><enumeratedValue><name>WDTIS_1</name><description>WDT - Timer Interval Select: /128M</description><value>1</value></enumeratedValue><enumeratedValue><name>WDTIS_2</name><description>WDT - Timer Interval Select: /8192k</description><value>2</value></enumeratedValue><enumeratedValue><name>WDTIS_3</name><description>WDT - Timer Interval Select: /512k</description><value>3</value></enumeratedValue><enumeratedValue><name>WDTIS_4</name><description>WDT - Timer Interval Select: /32k</description><value>4</value></enumeratedValue><enumeratedValue><name>WDTIS_5</name><description>WDT - Timer Interval Select: /8192</description><value>5</value></enumeratedValue><enumeratedValue><name>WDTIS_6</name><description>WDT - Timer Interval Select: /512</description><value>6</value></enumeratedValue><enumeratedValue><name>WDTIS_7</name><description>WDT - Timer Interval Select: /64</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>WDTCNTCL</name><description>WDT - Timer Clear</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTTMSEL</name><description>WDT - Timer Mode Select</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTSSEL</name><description>WDT - Timer Clock Source Select 0</description><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>WDTSSEL_0</name><description>WDT - Timer Clock Source Select: SMCLK</description><value>0</value></enumeratedValue><enumeratedValue><name>WDTSSEL_1</name><description>WDT - Timer Clock Source Select: ACLK</description><value>1</value></enumeratedValue><enumeratedValue><name>WDTSSEL_2</name><description>WDT - Timer Clock Source Select: VLO_CLK</description><value>2</value></enumeratedValue><enumeratedValue><name>WDTSSEL_3</name><description>WDT - Timer Clock Source Select: reserved</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>WDTHOLD</name><description>WDT - Timer hold</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral></peripherals></device>
