
touch_screen_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ade8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000ade8  2000ade8  00012de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  2000adf0  2000adf0  00012df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000298  2000b310  2000b310  00013310  2**2
                  ALLOC
  4 .stack        00003000  2000b5a8  2000b5a8  00013310  2**0
                  ALLOC
  5 .comment      000001d9  00000000  00000000  00013310  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000728  00000000  00000000  000134e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000ef3  00000000  00000000  00013c11  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009b3d  00000000  00000000  00014b04  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001207  00000000  00000000  0001e641  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003773  00000000  00000000  0001f848  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002448  00000000  00000000  00022fbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002d7c  00000000  00000000  00025404  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002974  00000000  00000000  00028180  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00044629  00000000  00000000  0002aaf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0006f11d  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000708  00000000  00000000  0006f142  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200025d1 	.word	0x200025d1
2000006c:	200025fd 	.word	0x200025fd
20000070:	2000314d 	.word	0x2000314d
20000074:	20003179 	.word	0x20003179
20000078:	20003f85 	.word	0x20003f85
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20003fb1 	.word	0x20003fb1
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>
20000336:	e7fe      	b.n	20000336 <DMA_IRQHandler+0xa>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20004015 	.word	0x20004015
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000adf0 	.word	0x2000adf0
20000450:	2000adf0 	.word	0x2000adf0
20000454:	2000adf0 	.word	0x2000adf0
20000458:	2000b310 	.word	0x2000b310
2000045c:	00000000 	.word	0x00000000
20000460:	2000b310 	.word	0x2000b310
20000464:	2000b5a8 	.word	0x2000b5a8
20000468:	20004285 	.word	0x20004285
2000046c:	20001e41 	.word	0x20001e41

20000470 <__do_global_dtors_aux>:
20000470:	f24b 3310 	movw	r3, #45840	; 0xb310
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64a 50f0 	movw	r0, #44528	; 0xadf0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <ts_begin>:
/**************************************************************************/
/*!
    @brief  Setups the HW
*/
/**************************************************************************/
bool ts_begin(struct Adafruit_FT6206 * ts, uint8_t thresh) {
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
200004a6:	6078      	str	r0, [r7, #4]
200004a8:	460b      	mov	r3, r1
200004aa:	70fb      	strb	r3, [r7, #3]
	  //Wire.begin();
		//dont init i2c here because we must call init each time a different address is used!

	  // change threshhold to be higher/lower
	   writeRegister8(FT6206_REG_THRESHHOLD, thresh);
200004ac:	78fb      	ldrb	r3, [r7, #3]
200004ae:	f04f 0080 	mov.w	r0, #128	; 0x80
200004b2:	4619      	mov	r1, r3
200004b4:	f000 f998 	bl	200007e8 <writeRegister8>
  return true;
200004b8:	f04f 0301 	mov.w	r3, #1
}
200004bc:	4618      	mov	r0, r3
200004be:	f107 0708 	add.w	r7, r7, #8
200004c2:	46bd      	mov	sp, r7
200004c4:	bd80      	pop	{r7, pc}
200004c6:	bf00      	nop

200004c8 <touched>:

bool touched(struct Adafruit_FT6206 * ts) {
200004c8:	b580      	push	{r7, lr}
200004ca:	b084      	sub	sp, #16
200004cc:	af00      	add	r7, sp, #0
200004ce:	6078      	str	r0, [r7, #4]

  uint8_t n = readRegister8(FT6206_REG_NUMTOUCHES);
200004d0:	f04f 0002 	mov.w	r0, #2
200004d4:	f000 f954 	bl	20000780 <readRegister8>
200004d8:	4603      	mov	r3, r0
200004da:	73fb      	strb	r3, [r7, #15]
  if ((n == 1) || (n == 2)) return true;
200004dc:	7bfb      	ldrb	r3, [r7, #15]
200004de:	2b01      	cmp	r3, #1
200004e0:	d002      	beq.n	200004e8 <touched+0x20>
200004e2:	7bfb      	ldrb	r3, [r7, #15]
200004e4:	2b02      	cmp	r3, #2
200004e6:	d102      	bne.n	200004ee <touched+0x26>
200004e8:	f04f 0301 	mov.w	r3, #1
200004ec:	e001      	b.n	200004f2 <touched+0x2a>
  return false;
200004ee:	f04f 0300 	mov.w	r3, #0
}
200004f2:	4618      	mov	r0, r3
200004f4:	f107 0710 	add.w	r7, r7, #16
200004f8:	46bd      	mov	sp, r7
200004fa:	bd80      	pop	{r7, pc}

200004fc <readData>:

/*****************************/

void readData(struct Adafruit_FT6206 * ts, uint16_t *x, uint16_t *y) {
200004fc:	b580      	push	{r7, lr}
200004fe:	b08e      	sub	sp, #56	; 0x38
20000500:	af04      	add	r7, sp, #16
20000502:	60f8      	str	r0, [r7, #12]
20000504:	60b9      	str	r1, [r7, #8]
20000506:	607a      	str	r2, [r7, #4]
	//    i2cdat[i] = Wire.read();
	//  Wire.endTransmission();
	//
	//

	  MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
20000508:	f24b 502c 	movw	r0, #46380	; 0xb52c
2000050c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000510:	f04f 0138 	mov.w	r1, #56	; 0x38
20000514:	f04f 0200 	mov.w	r2, #0
20000518:	f002 fe9c 	bl	20003254 <MSS_I2C_init>
	  MSS_I2C_write_read( &g_mss_i2c1, FT6206_ADDR, (uint8_t) 0,
2000051c:	f107 0314 	add.w	r3, r7, #20
20000520:	9300      	str	r3, [sp, #0]
20000522:	f04f 0310 	mov.w	r3, #16
20000526:	9301      	str	r3, [sp, #4]
20000528:	f04f 0300 	mov.w	r3, #0
2000052c:	9302      	str	r3, [sp, #8]
2000052e:	f24b 502c 	movw	r0, #46380	; 0xb52c
20000532:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000536:	f04f 0138 	mov.w	r1, #56	; 0x38
2000053a:	f04f 0200 	mov.w	r2, #0
2000053e:	f04f 0301 	mov.w	r3, #1
20000542:	f002 ffb7 	bl	200034b4 <MSS_I2C_write_read>
	                              sizeof(uint8_t), i2cdat, sizeof(i2cdat),
	                              MSS_I2C_RELEASE_BUS );
	  MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
20000546:	f24b 502c 	movw	r0, #46380	; 0xb52c
2000054a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000054e:	f04f 0100 	mov.w	r1, #0
20000552:	f003 f845 	bl	200035e0 <MSS_I2C_wait_complete>
	  ts->touches = i2cdat[0x02];
20000556:	7dba      	ldrb	r2, [r7, #22]
20000558:	68fb      	ldr	r3, [r7, #12]
2000055a:	701a      	strb	r2, [r3, #0]

	  //Serial.println(touches);
	  if (ts->touches > 2) {
2000055c:	68fb      	ldr	r3, [r7, #12]
2000055e:	781b      	ldrb	r3, [r3, #0]
20000560:	2b02      	cmp	r3, #2
20000562:	d90b      	bls.n	2000057c <readData+0x80>
		  ts->touches = 0;
20000564:	68fb      	ldr	r3, [r7, #12]
20000566:	f04f 0200 	mov.w	r2, #0
2000056a:	701a      	strb	r2, [r3, #0]
	    *x = *y = 0;
2000056c:	687b      	ldr	r3, [r7, #4]
2000056e:	f04f 0200 	mov.w	r2, #0
20000572:	801a      	strh	r2, [r3, #0]
20000574:	687b      	ldr	r3, [r7, #4]
20000576:	881a      	ldrh	r2, [r3, #0]
20000578:	68bb      	ldr	r3, [r7, #8]
2000057a:	801a      	strh	r2, [r3, #0]
	  }
	  if (ts->touches == 0) {
2000057c:	68fb      	ldr	r3, [r7, #12]
2000057e:	781b      	ldrb	r3, [r3, #0]
20000580:	2b00      	cmp	r3, #0
20000582:	d108      	bne.n	20000596 <readData+0x9a>
	    *x = *y = 0;
20000584:	687b      	ldr	r3, [r7, #4]
20000586:	f04f 0200 	mov.w	r2, #0
2000058a:	801a      	strh	r2, [r3, #0]
2000058c:	687b      	ldr	r3, [r7, #4]
2000058e:	881a      	ldrh	r2, [r3, #0]
20000590:	68bb      	ldr	r3, [r7, #8]
20000592:	801a      	strh	r2, [r3, #0]
	    return;
20000594:	e0c7      	b.n	20000726 <readData+0x22a>
	  }

	  uint8_t i;
	    for ( i=0; i<2; i++) {
20000596:	f04f 0300 	mov.w	r3, #0
2000059a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
2000059e:	e0b5      	b.n	2000070c <readData+0x210>
	      ts->touchX[i] = i2cdat[0x03 + i*6] & 0x0F;
200005a0:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
200005a4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200005a8:	4613      	mov	r3, r2
200005aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005ae:	4413      	add	r3, r2
200005b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005b4:	f103 0303 	add.w	r3, r3, #3
200005b8:	f107 0228 	add.w	r2, r7, #40	; 0x28
200005bc:	4413      	add	r3, r2
200005be:	f813 3c14 	ldrb.w	r3, [r3, #-20]
200005c2:	461a      	mov	r2, r3
200005c4:	f002 020f 	and.w	r2, r2, #15
200005c8:	68f9      	ldr	r1, [r7, #12]
200005ca:	ea4f 0340 	mov.w	r3, r0, lsl #1
200005ce:	440b      	add	r3, r1
200005d0:	805a      	strh	r2, [r3, #2]
	      ts->touchX[i] <<= 8;
200005d2:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
200005d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200005da:	68fa      	ldr	r2, [r7, #12]
200005dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005e0:	4413      	add	r3, r2
200005e2:	885b      	ldrh	r3, [r3, #2]
200005e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
200005e8:	b29a      	uxth	r2, r3
200005ea:	68f9      	ldr	r1, [r7, #12]
200005ec:	ea4f 0340 	mov.w	r3, r0, lsl #1
200005f0:	440b      	add	r3, r1
200005f2:	805a      	strh	r2, [r3, #2]
	      ts->touchX[i] |= i2cdat[0x04 + i*6];
200005f4:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
200005f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200005fc:	68fa      	ldr	r2, [r7, #12]
200005fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000602:	4413      	add	r3, r2
20000604:	8859      	ldrh	r1, [r3, #2]
20000606:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
2000060a:	4613      	mov	r3, r2
2000060c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000610:	4413      	add	r3, r2
20000612:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000616:	f103 0304 	add.w	r3, r3, #4
2000061a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000061e:	4413      	add	r3, r2
20000620:	f813 3c14 	ldrb.w	r3, [r3, #-20]
20000624:	ea41 0303 	orr.w	r3, r1, r3
20000628:	b29a      	uxth	r2, r3
2000062a:	68f9      	ldr	r1, [r7, #12]
2000062c:	ea4f 0340 	mov.w	r3, r0, lsl #1
20000630:	440b      	add	r3, r1
20000632:	805a      	strh	r2, [r3, #2]
	      ts->touchY[i] = i2cdat[0x05 + i*6] & 0x0F;
20000634:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
20000638:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
2000063c:	4613      	mov	r3, r2
2000063e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000642:	4413      	add	r3, r2
20000644:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000648:	f103 0305 	add.w	r3, r3, #5
2000064c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000650:	4413      	add	r3, r2
20000652:	f813 3c14 	ldrb.w	r3, [r3, #-20]
20000656:	461a      	mov	r2, r3
20000658:	f002 020f 	and.w	r2, r2, #15
2000065c:	68f9      	ldr	r1, [r7, #12]
2000065e:	ea4f 0340 	mov.w	r3, r0, lsl #1
20000662:	440b      	add	r3, r1
20000664:	80da      	strh	r2, [r3, #6]
	      ts->touchY[i] <<= 8;
20000666:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
2000066a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
2000066e:	68fa      	ldr	r2, [r7, #12]
20000670:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000674:	4413      	add	r3, r2
20000676:	88db      	ldrh	r3, [r3, #6]
20000678:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000067c:	b29a      	uxth	r2, r3
2000067e:	68f9      	ldr	r1, [r7, #12]
20000680:	ea4f 0340 	mov.w	r3, r0, lsl #1
20000684:	440b      	add	r3, r1
20000686:	80da      	strh	r2, [r3, #6]
	      ts->touchY[i] |= i2cdat[0x06 + i*6];
20000688:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
2000068c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20000690:	68fa      	ldr	r2, [r7, #12]
20000692:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000696:	4413      	add	r3, r2
20000698:	88d9      	ldrh	r1, [r3, #6]
2000069a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
2000069e:	f103 0201 	add.w	r2, r3, #1
200006a2:	4613      	mov	r3, r2
200006a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006a8:	4413      	add	r3, r2
200006aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
200006b2:	4413      	add	r3, r2
200006b4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
200006b8:	ea41 0303 	orr.w	r3, r1, r3
200006bc:	b29a      	uxth	r2, r3
200006be:	68f9      	ldr	r1, [r7, #12]
200006c0:	ea4f 0340 	mov.w	r3, r0, lsl #1
200006c4:	440b      	add	r3, r1
200006c6:	80da      	strh	r2, [r3, #6]
	      ts->touchID[i] = i2cdat[0x05 + i*6] >> 4;
200006c8:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
200006cc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200006d0:	4613      	mov	r3, r2
200006d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006d6:	4413      	add	r3, r2
200006d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006dc:	f103 0305 	add.w	r3, r3, #5
200006e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200006e4:	4413      	add	r3, r2
200006e6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
200006ea:	ea4f 1313 	mov.w	r3, r3, lsr #4
200006ee:	b2db      	uxtb	r3, r3
200006f0:	461a      	mov	r2, r3
200006f2:	68f9      	ldr	r1, [r7, #12]
200006f4:	f100 0304 	add.w	r3, r0, #4
200006f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006fc:	440b      	add	r3, r1
200006fe:	805a      	strh	r2, [r3, #2]
	    *x = *y = 0;
	    return;
	  }

	  uint8_t i;
	    for ( i=0; i<2; i++) {
20000700:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20000704:	f103 0301 	add.w	r3, r3, #1
20000708:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
2000070c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20000710:	2b01      	cmp	r3, #1
20000712:	f67f af45 	bls.w	200005a0 <readData+0xa4>
	      Serial.print(", "); Serial.print(touchY[i]);
	      Serial.print (") ");
	    }
	    Serial.println();
	    */
	    *x = ts->touchX[0]; *y = ts->touchY[0];
20000716:	68fb      	ldr	r3, [r7, #12]
20000718:	885a      	ldrh	r2, [r3, #2]
2000071a:	68bb      	ldr	r3, [r7, #8]
2000071c:	801a      	strh	r2, [r3, #0]
2000071e:	68fb      	ldr	r3, [r7, #12]
20000720:	88da      	ldrh	r2, [r3, #6]
20000722:	687b      	ldr	r3, [r7, #4]
20000724:	801a      	strh	r2, [r3, #0]
}
20000726:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000072a:	46bd      	mov	sp, r7
2000072c:	bd80      	pop	{r7, pc}
2000072e:	bf00      	nop

20000730 <getPoint>:

struct TS_Point* getPoint(struct Adafruit_FT6206 * ts) {
20000730:	b580      	push	{r7, lr}
20000732:	b086      	sub	sp, #24
20000734:	af00      	add	r7, sp, #0
20000736:	6078      	str	r0, [r7, #4]
  uint16_t x, y;
  uint8_t z = 1;
20000738:	f04f 0301 	mov.w	r3, #1
2000073c:	74fb      	strb	r3, [r7, #19]
  readData(ts, &x, &y);
2000073e:	f107 0210 	add.w	r2, r7, #16
20000742:	f107 030e 	add.w	r3, r7, #14
20000746:	6878      	ldr	r0, [r7, #4]
20000748:	4611      	mov	r1, r2
2000074a:	461a      	mov	r2, r3
2000074c:	f7ff fed6 	bl	200004fc <readData>
  struct TS_Point * pt_to_return;
  pt_to_return = (struct TS_Point *) malloc(sizeof(struct TS_Point));
20000750:	f04f 0006 	mov.w	r0, #6
20000754:	f003 fdc6 	bl	200042e4 <malloc>
20000758:	4603      	mov	r3, r0
2000075a:	617b      	str	r3, [r7, #20]
  pt_to_return->x = x;
2000075c:	8a3b      	ldrh	r3, [r7, #16]
2000075e:	461a      	mov	r2, r3
20000760:	697b      	ldr	r3, [r7, #20]
20000762:	801a      	strh	r2, [r3, #0]
  pt_to_return->y = y;
20000764:	89fb      	ldrh	r3, [r7, #14]
20000766:	461a      	mov	r2, r3
20000768:	697b      	ldr	r3, [r7, #20]
2000076a:	805a      	strh	r2, [r3, #2]
  pt_to_return->z = z;
2000076c:	7cfa      	ldrb	r2, [r7, #19]
2000076e:	697b      	ldr	r3, [r7, #20]
20000770:	809a      	strh	r2, [r3, #4]
  return pt_to_return;
20000772:	697b      	ldr	r3, [r7, #20]
}
20000774:	4618      	mov	r0, r3
20000776:	f107 0718 	add.w	r7, r7, #24
2000077a:	46bd      	mov	sp, r7
2000077c:	bd80      	pop	{r7, pc}
2000077e:	bf00      	nop

20000780 <readRegister8>:


uint8_t readRegister8(uint8_t reg) {
20000780:	b580      	push	{r7, lr}
20000782:	b088      	sub	sp, #32
20000784:	af04      	add	r7, sp, #16
20000786:	4603      	mov	r3, r0
20000788:	71fb      	strb	r3, [r7, #7]
	//    Wire.beginTransmission(FT6206_ADDR);
	//    Wire.requestFrom((byte)FT6206_ADDR, (byte)1);
	//    x = Wire.read();
	//    Wire.endTransmission();

	  MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
2000078a:	f24b 502c 	movw	r0, #46380	; 0xb52c
2000078e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000792:	f04f 0138 	mov.w	r1, #56	; 0x38
20000796:	f04f 0200 	mov.w	r2, #0
2000079a:	f002 fd5b 	bl	20003254 <MSS_I2C_init>
	  MSS_I2C_write_read(    &g_mss_i2c1, FT6206_ADDR, &reg,
2000079e:	f107 0307 	add.w	r3, r7, #7
200007a2:	f107 020f 	add.w	r2, r7, #15
200007a6:	9200      	str	r2, [sp, #0]
200007a8:	f04f 0201 	mov.w	r2, #1
200007ac:	9201      	str	r2, [sp, #4]
200007ae:	f04f 0200 	mov.w	r2, #0
200007b2:	9202      	str	r2, [sp, #8]
200007b4:	f24b 502c 	movw	r0, #46380	; 0xb52c
200007b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007bc:	f04f 0138 	mov.w	r1, #56	; 0x38
200007c0:	461a      	mov	r2, r3
200007c2:	f04f 0301 	mov.w	r3, #1
200007c6:	f002 fe75 	bl	200034b4 <MSS_I2C_write_read>
              sizeof(reg), &x, sizeof(x),
              MSS_I2C_RELEASE_BUS);
	  MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
200007ca:	f24b 502c 	movw	r0, #46380	; 0xb52c
200007ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007d2:	f04f 0100 	mov.w	r1, #0
200007d6:	f002 ff03 	bl	200035e0 <MSS_I2C_wait_complete>

	  //  Serial.print("$"); Serial.print(reg, HEX);
	  //  Serial.print(": 0x"); Serial.println(x, HEX);

	  return x;
200007da:	7bfb      	ldrb	r3, [r7, #15]
}
200007dc:	4618      	mov	r0, r3
200007de:	f107 0710 	add.w	r7, r7, #16
200007e2:	46bd      	mov	sp, r7
200007e4:	bd80      	pop	{r7, pc}
200007e6:	bf00      	nop

200007e8 <writeRegister8>:

void writeRegister8(uint8_t reg, uint8_t val) {
200007e8:	b580      	push	{r7, lr}
200007ea:	b084      	sub	sp, #16
200007ec:	af02      	add	r7, sp, #8
200007ee:	4602      	mov	r2, r0
200007f0:	460b      	mov	r3, r1
200007f2:	71fa      	strb	r2, [r7, #7]
200007f4:	71bb      	strb	r3, [r7, #6]
	//    Wire.beginTransmission(FT6206_ADDR);
	//    Wire.write((byte)reg);
	//    Wire.write((byte)val);
	//    Wire.endTransmission();

		MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
200007f6:	f24b 502c 	movw	r0, #46380	; 0xb52c
200007fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007fe:	f04f 0138 	mov.w	r1, #56	; 0x38
20000802:	f04f 0200 	mov.w	r2, #0
20000806:	f002 fd25 	bl	20003254 <MSS_I2C_init>

		MSS_I2C_write
2000080a:	f107 0307 	add.w	r3, r7, #7
2000080e:	f04f 0200 	mov.w	r2, #0
20000812:	9200      	str	r2, [sp, #0]
20000814:	f24b 502c 	movw	r0, #46380	; 0xb52c
20000818:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000081c:	f04f 0138 	mov.w	r1, #56	; 0x38
20000820:	461a      	mov	r2, r3
20000822:	f04f 0301 	mov.w	r3, #1
20000826:	f002 fdcb 	bl	200033c0 <MSS_I2C_write>
					FT6206_ADDR, //target address
					&reg,
					sizeof(reg),
					MSS_I2C_RELEASE_BUS
				);
		MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
2000082a:	f24b 502c 	movw	r0, #46380	; 0xb52c
2000082e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000832:	f04f 0100 	mov.w	r1, #0
20000836:	f002 fed3 	bl	200035e0 <MSS_I2C_wait_complete>

		MSS_I2C_write
2000083a:	f107 0306 	add.w	r3, r7, #6
2000083e:	f04f 0200 	mov.w	r2, #0
20000842:	9200      	str	r2, [sp, #0]
20000844:	f24b 502c 	movw	r0, #46380	; 0xb52c
20000848:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000084c:	f04f 0138 	mov.w	r1, #56	; 0x38
20000850:	461a      	mov	r2, r3
20000852:	f04f 0301 	mov.w	r3, #1
20000856:	f002 fdb3 	bl	200033c0 <MSS_I2C_write>
						FT6206_ADDR, //target address
						&val,
						sizeof(val),
						MSS_I2C_RELEASE_BUS
					);
			MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
2000085a:	f24b 502c 	movw	r0, #46380	; 0xb52c
2000085e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000862:	f04f 0100 	mov.w	r1, #0
20000866:	f002 febb 	bl	200035e0 <MSS_I2C_wait_complete>
}
2000086a:	f107 0708 	add.w	r7, r7, #8
2000086e:	46bd      	mov	sp, r7
20000870:	bd80      	pop	{r7, pc}
20000872:	bf00      	nop

20000874 <fillScreen>:
//        writeFastVLine(i, y, h, color);
//    }
//
//}

void fillScreen(struct Print * print, uint16_t color) {
20000874:	b580      	push	{r7, lr}
20000876:	b084      	sub	sp, #16
20000878:	af02      	add	r7, sp, #8
2000087a:	6078      	str	r0, [r7, #4]
2000087c:	460b      	mov	r3, r1
2000087e:	807b      	strh	r3, [r7, #2]
    // Update in subclasses if desired!
    fillRect(print, 0, 0, print->widthe, print->heighte, color);
20000880:	687b      	ldr	r3, [r7, #4]
20000882:	889b      	ldrh	r3, [r3, #4]
20000884:	687a      	ldr	r2, [r7, #4]
20000886:	88d2      	ldrh	r2, [r2, #6]
20000888:	b21b      	sxth	r3, r3
2000088a:	b212      	sxth	r2, r2
2000088c:	9200      	str	r2, [sp, #0]
2000088e:	887a      	ldrh	r2, [r7, #2]
20000890:	9201      	str	r2, [sp, #4]
20000892:	6878      	ldr	r0, [r7, #4]
20000894:	f04f 0100 	mov.w	r1, #0
20000898:	f04f 0200 	mov.w	r2, #0
2000089c:	f000 fe22 	bl	200014e4 <fillRect>
}
200008a0:	f107 0708 	add.w	r7, r7, #8
200008a4:	46bd      	mov	sp, r7
200008a6:	bd80      	pop	{r7, pc}

200008a8 <fillCircleHelper>:

}

// Used to do circles and roundrects
void fillCircleHelper(struct Print * print, int16_t x0, int16_t y0, int16_t r,
        uint8_t cornername, int16_t delta, uint16_t color) {
200008a8:	b580      	push	{r7, lr}
200008aa:	b08a      	sub	sp, #40	; 0x28
200008ac:	af02      	add	r7, sp, #8
200008ae:	60f8      	str	r0, [r7, #12]
200008b0:	8179      	strh	r1, [r7, #10]
200008b2:	813a      	strh	r2, [r7, #8]
200008b4:	80fb      	strh	r3, [r7, #6]

    int16_t f     = 1 - r;
200008b6:	88fb      	ldrh	r3, [r7, #6]
200008b8:	f1c3 0301 	rsb	r3, r3, #1
200008bc:	b29b      	uxth	r3, r3
200008be:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
200008c0:	f04f 0301 	mov.w	r3, #1
200008c4:	833b      	strh	r3, [r7, #24]
    int16_t ddF_y = -2 * r;
200008c6:	88fb      	ldrh	r3, [r7, #6]
200008c8:	461a      	mov	r2, r3
200008ca:	ea4f 32c2 	mov.w	r2, r2, lsl #15
200008ce:	ebc3 0302 	rsb	r3, r3, r2
200008d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
200008d6:	b29b      	uxth	r3, r3
200008d8:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
200008da:	f04f 0300 	mov.w	r3, #0
200008de:	83bb      	strh	r3, [r7, #28]
    int16_t y     = r;
200008e0:	88fb      	ldrh	r3, [r7, #6]
200008e2:	83fb      	strh	r3, [r7, #30]

    while (x<y) {
200008e4:	e0a2      	b.n	20000a2c <fillCircleHelper+0x184>
        if (f >= 0) {
200008e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
200008ea:	2b00      	cmp	r3, #0
200008ec:	db0d      	blt.n	2000090a <fillCircleHelper+0x62>
            y--;
200008ee:	8bfb      	ldrh	r3, [r7, #30]
200008f0:	f103 33ff 	add.w	r3, r3, #4294967295
200008f4:	83fb      	strh	r3, [r7, #30]
            ddF_y += 2;
200008f6:	8b7b      	ldrh	r3, [r7, #26]
200008f8:	f103 0302 	add.w	r3, r3, #2
200008fc:	b29b      	uxth	r3, r3
200008fe:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
20000900:	8afa      	ldrh	r2, [r7, #22]
20000902:	8b7b      	ldrh	r3, [r7, #26]
20000904:	4413      	add	r3, r2
20000906:	b29b      	uxth	r3, r3
20000908:	82fb      	strh	r3, [r7, #22]
        }
        x++;
2000090a:	8bbb      	ldrh	r3, [r7, #28]
2000090c:	f103 0301 	add.w	r3, r3, #1
20000910:	83bb      	strh	r3, [r7, #28]
        ddF_x += 2;
20000912:	8b3b      	ldrh	r3, [r7, #24]
20000914:	f103 0302 	add.w	r3, r3, #2
20000918:	b29b      	uxth	r3, r3
2000091a:	833b      	strh	r3, [r7, #24]
        f     += ddF_x;
2000091c:	8afa      	ldrh	r2, [r7, #22]
2000091e:	8b3b      	ldrh	r3, [r7, #24]
20000920:	4413      	add	r3, r2
20000922:	b29b      	uxth	r3, r3
20000924:	82fb      	strh	r3, [r7, #22]

        if (cornername & 0x1) {
20000926:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
2000092a:	f003 0301 	and.w	r3, r3, #1
2000092e:	b2db      	uxtb	r3, r3
20000930:	2b00      	cmp	r3, #0
20000932:	d039      	beq.n	200009a8 <fillCircleHelper+0x100>
            writeFastVLine(print, x0+x, y0-y, 2*y+1+delta, color);
20000934:	897a      	ldrh	r2, [r7, #10]
20000936:	8bbb      	ldrh	r3, [r7, #28]
20000938:	4413      	add	r3, r2
2000093a:	b29b      	uxth	r3, r3
2000093c:	4619      	mov	r1, r3
2000093e:	893a      	ldrh	r2, [r7, #8]
20000940:	8bfb      	ldrh	r3, [r7, #30]
20000942:	ebc3 0302 	rsb	r3, r3, r2
20000946:	b29b      	uxth	r3, r3
20000948:	461a      	mov	r2, r3
2000094a:	8bfb      	ldrh	r3, [r7, #30]
2000094c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000950:	b298      	uxth	r0, r3
20000952:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000954:	4403      	add	r3, r0
20000956:	b29b      	uxth	r3, r3
20000958:	f103 0301 	add.w	r3, r3, #1
2000095c:	b29b      	uxth	r3, r3
2000095e:	b209      	sxth	r1, r1
20000960:	b212      	sxth	r2, r2
20000962:	b21b      	sxth	r3, r3
20000964:	8e38      	ldrh	r0, [r7, #48]	; 0x30
20000966:	9000      	str	r0, [sp, #0]
20000968:	68f8      	ldr	r0, [r7, #12]
2000096a:	f000 fd9f 	bl	200014ac <writeFastVLine>
            writeFastVLine(print, x0+y, y0-x, 2*x+1+delta, color);
2000096e:	897a      	ldrh	r2, [r7, #10]
20000970:	8bfb      	ldrh	r3, [r7, #30]
20000972:	4413      	add	r3, r2
20000974:	b29b      	uxth	r3, r3
20000976:	4619      	mov	r1, r3
20000978:	893a      	ldrh	r2, [r7, #8]
2000097a:	8bbb      	ldrh	r3, [r7, #28]
2000097c:	ebc3 0302 	rsb	r3, r3, r2
20000980:	b29b      	uxth	r3, r3
20000982:	461a      	mov	r2, r3
20000984:	8bbb      	ldrh	r3, [r7, #28]
20000986:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000098a:	b298      	uxth	r0, r3
2000098c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
2000098e:	4403      	add	r3, r0
20000990:	b29b      	uxth	r3, r3
20000992:	f103 0301 	add.w	r3, r3, #1
20000996:	b29b      	uxth	r3, r3
20000998:	b209      	sxth	r1, r1
2000099a:	b212      	sxth	r2, r2
2000099c:	b21b      	sxth	r3, r3
2000099e:	8e38      	ldrh	r0, [r7, #48]	; 0x30
200009a0:	9000      	str	r0, [sp, #0]
200009a2:	68f8      	ldr	r0, [r7, #12]
200009a4:	f000 fd82 	bl	200014ac <writeFastVLine>
        }
        if (cornername & 0x2) {
200009a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
200009ac:	f003 0302 	and.w	r3, r3, #2
200009b0:	2b00      	cmp	r3, #0
200009b2:	d03b      	beq.n	20000a2c <fillCircleHelper+0x184>
            writeFastVLine(print, x0-x, y0-y, 2*y+1+delta, color);
200009b4:	897a      	ldrh	r2, [r7, #10]
200009b6:	8bbb      	ldrh	r3, [r7, #28]
200009b8:	ebc3 0302 	rsb	r3, r3, r2
200009bc:	b29b      	uxth	r3, r3
200009be:	4619      	mov	r1, r3
200009c0:	893a      	ldrh	r2, [r7, #8]
200009c2:	8bfb      	ldrh	r3, [r7, #30]
200009c4:	ebc3 0302 	rsb	r3, r3, r2
200009c8:	b29b      	uxth	r3, r3
200009ca:	461a      	mov	r2, r3
200009cc:	8bfb      	ldrh	r3, [r7, #30]
200009ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
200009d2:	b298      	uxth	r0, r3
200009d4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
200009d6:	4403      	add	r3, r0
200009d8:	b29b      	uxth	r3, r3
200009da:	f103 0301 	add.w	r3, r3, #1
200009de:	b29b      	uxth	r3, r3
200009e0:	b209      	sxth	r1, r1
200009e2:	b212      	sxth	r2, r2
200009e4:	b21b      	sxth	r3, r3
200009e6:	8e38      	ldrh	r0, [r7, #48]	; 0x30
200009e8:	9000      	str	r0, [sp, #0]
200009ea:	68f8      	ldr	r0, [r7, #12]
200009ec:	f000 fd5e 	bl	200014ac <writeFastVLine>
            writeFastVLine(print, x0-y, y0-x, 2*x+1+delta, color);
200009f0:	897a      	ldrh	r2, [r7, #10]
200009f2:	8bfb      	ldrh	r3, [r7, #30]
200009f4:	ebc3 0302 	rsb	r3, r3, r2
200009f8:	b29b      	uxth	r3, r3
200009fa:	4619      	mov	r1, r3
200009fc:	893a      	ldrh	r2, [r7, #8]
200009fe:	8bbb      	ldrh	r3, [r7, #28]
20000a00:	ebc3 0302 	rsb	r3, r3, r2
20000a04:	b29b      	uxth	r3, r3
20000a06:	461a      	mov	r2, r3
20000a08:	8bbb      	ldrh	r3, [r7, #28]
20000a0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a0e:	b298      	uxth	r0, r3
20000a10:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000a12:	4403      	add	r3, r0
20000a14:	b29b      	uxth	r3, r3
20000a16:	f103 0301 	add.w	r3, r3, #1
20000a1a:	b29b      	uxth	r3, r3
20000a1c:	b209      	sxth	r1, r1
20000a1e:	b212      	sxth	r2, r2
20000a20:	b21b      	sxth	r3, r3
20000a22:	8e38      	ldrh	r0, [r7, #48]	; 0x30
20000a24:	9000      	str	r0, [sp, #0]
20000a26:	68f8      	ldr	r0, [r7, #12]
20000a28:	f000 fd40 	bl	200014ac <writeFastVLine>
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
20000a2c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
20000a30:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
20000a34:	429a      	cmp	r2, r3
20000a36:	f6ff af56 	blt.w	200008e6 <fillCircleHelper+0x3e>
        if (cornername & 0x2) {
            writeFastVLine(print, x0-x, y0-y, 2*y+1+delta, color);
            writeFastVLine(print, x0-y, y0-x, 2*x+1+delta, color);
        }
    }
}
20000a3a:	f107 0720 	add.w	r7, r7, #32
20000a3e:	46bd      	mov	sp, r7
20000a40:	bd80      	pop	{r7, pc}
20000a42:	bf00      	nop

20000a44 <fillRoundRect>:

}

// Fill a rounded rectangle
void fillRoundRect(struct Print * print, int16_t x, int16_t y, int16_t w,
        int16_t h, int16_t r, uint16_t color) {
20000a44:	b580      	push	{r7, lr}
20000a46:	b088      	sub	sp, #32
20000a48:	af04      	add	r7, sp, #16
20000a4a:	60f8      	str	r0, [r7, #12]
20000a4c:	8179      	strh	r1, [r7, #10]
20000a4e:	813a      	strh	r2, [r7, #8]
20000a50:	80fb      	strh	r3, [r7, #6]
    // smarter version

    writeFillRect(print, x+r, y, w-2*r, h, color);
20000a52:	897a      	ldrh	r2, [r7, #10]
20000a54:	8bbb      	ldrh	r3, [r7, #28]
20000a56:	4413      	add	r3, r2
20000a58:	b29b      	uxth	r3, r3
20000a5a:	461a      	mov	r2, r3
20000a5c:	8bbb      	ldrh	r3, [r7, #28]
20000a5e:	4619      	mov	r1, r3
20000a60:	ea4f 31c1 	mov.w	r1, r1, lsl #15
20000a64:	ebc3 0301 	rsb	r3, r3, r1
20000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a6c:	b299      	uxth	r1, r3
20000a6e:	88fb      	ldrh	r3, [r7, #6]
20000a70:	440b      	add	r3, r1
20000a72:	b29b      	uxth	r3, r3
20000a74:	b211      	sxth	r1, r2
20000a76:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000a7a:	b21b      	sxth	r3, r3
20000a7c:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
20000a80:	9000      	str	r0, [sp, #0]
20000a82:	8c38      	ldrh	r0, [r7, #32]
20000a84:	9001      	str	r0, [sp, #4]
20000a86:	68f8      	ldr	r0, [r7, #12]
20000a88:	f000 fc8c 	bl	200013a4 <writeFillRect>

    // draw four corners
    fillCircleHelper(print, x+w-r-1, y+r, r, 1, h-2*r-1, color);
20000a8c:	897a      	ldrh	r2, [r7, #10]
20000a8e:	88fb      	ldrh	r3, [r7, #6]
20000a90:	4413      	add	r3, r2
20000a92:	b29a      	uxth	r2, r3
20000a94:	8bbb      	ldrh	r3, [r7, #28]
20000a96:	ebc3 0302 	rsb	r3, r3, r2
20000a9a:	b29b      	uxth	r3, r3
20000a9c:	f103 33ff 	add.w	r3, r3, #4294967295
20000aa0:	b29b      	uxth	r3, r3
20000aa2:	4619      	mov	r1, r3
20000aa4:	893a      	ldrh	r2, [r7, #8]
20000aa6:	8bbb      	ldrh	r3, [r7, #28]
20000aa8:	4413      	add	r3, r2
20000aaa:	b29b      	uxth	r3, r3
20000aac:	461a      	mov	r2, r3
20000aae:	8bbb      	ldrh	r3, [r7, #28]
20000ab0:	4618      	mov	r0, r3
20000ab2:	ea4f 30c0 	mov.w	r0, r0, lsl #15
20000ab6:	ebc3 0300 	rsb	r3, r3, r0
20000aba:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000abe:	b298      	uxth	r0, r3
20000ac0:	8b3b      	ldrh	r3, [r7, #24]
20000ac2:	4403      	add	r3, r0
20000ac4:	b29b      	uxth	r3, r3
20000ac6:	f103 33ff 	add.w	r3, r3, #4294967295
20000aca:	b29b      	uxth	r3, r3
20000acc:	4618      	mov	r0, r3
20000ace:	b209      	sxth	r1, r1
20000ad0:	b212      	sxth	r2, r2
20000ad2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000ad6:	f04f 0c01 	mov.w	ip, #1
20000ada:	f8cd c000 	str.w	ip, [sp]
20000ade:	b200      	sxth	r0, r0
20000ae0:	9001      	str	r0, [sp, #4]
20000ae2:	8c38      	ldrh	r0, [r7, #32]
20000ae4:	9002      	str	r0, [sp, #8]
20000ae6:	68f8      	ldr	r0, [r7, #12]
20000ae8:	f7ff fede 	bl	200008a8 <fillCircleHelper>
    fillCircleHelper(print, x+r    , y+r, r, 2, h-2*r-1, color);
20000aec:	897a      	ldrh	r2, [r7, #10]
20000aee:	8bbb      	ldrh	r3, [r7, #28]
20000af0:	4413      	add	r3, r2
20000af2:	b29b      	uxth	r3, r3
20000af4:	4619      	mov	r1, r3
20000af6:	893a      	ldrh	r2, [r7, #8]
20000af8:	8bbb      	ldrh	r3, [r7, #28]
20000afa:	4413      	add	r3, r2
20000afc:	b29b      	uxth	r3, r3
20000afe:	461a      	mov	r2, r3
20000b00:	8bbb      	ldrh	r3, [r7, #28]
20000b02:	4618      	mov	r0, r3
20000b04:	ea4f 30c0 	mov.w	r0, r0, lsl #15
20000b08:	ebc3 0300 	rsb	r3, r3, r0
20000b0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000b10:	b298      	uxth	r0, r3
20000b12:	8b3b      	ldrh	r3, [r7, #24]
20000b14:	4403      	add	r3, r0
20000b16:	b29b      	uxth	r3, r3
20000b18:	f103 33ff 	add.w	r3, r3, #4294967295
20000b1c:	b29b      	uxth	r3, r3
20000b1e:	4618      	mov	r0, r3
20000b20:	b209      	sxth	r1, r1
20000b22:	b212      	sxth	r2, r2
20000b24:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000b28:	f04f 0c02 	mov.w	ip, #2
20000b2c:	f8cd c000 	str.w	ip, [sp]
20000b30:	b200      	sxth	r0, r0
20000b32:	9001      	str	r0, [sp, #4]
20000b34:	8c38      	ldrh	r0, [r7, #32]
20000b36:	9002      	str	r0, [sp, #8]
20000b38:	68f8      	ldr	r0, [r7, #12]
20000b3a:	f7ff feb5 	bl	200008a8 <fillCircleHelper>

}
20000b3e:	f107 0710 	add.w	r7, r7, #16
20000b42:	46bd      	mov	sp, r7
20000b44:	bd80      	pop	{r7, pc}
20000b46:	bf00      	nop

20000b48 <drawChar>:

}

// Draw a character
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
        uint16_t color, uint16_t bg, uint8_t size) {
20000b48:	b580      	push	{r7, lr}
20000b4a:	b088      	sub	sp, #32
20000b4c:	af02      	add	r7, sp, #8
20000b4e:	60f8      	str	r0, [r7, #12]
20000b50:	8179      	strh	r1, [r7, #10]
20000b52:	813a      	strh	r2, [r7, #8]
20000b54:	71fb      	strb	r3, [r7, #7]
	int8_t j, i;
//    if(!print->gfxFont) { // 'Classic' built-in font

        if((x >= print->widthe)            || // Clip right
20000b56:	68fb      	ldr	r3, [r7, #12]
20000b58:	889b      	ldrh	r3, [r3, #4]
20000b5a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000b5e:	b21b      	sxth	r3, r3
20000b60:	429a      	cmp	r2, r3
20000b62:	f280 80ed 	bge.w	20000d40 <drawChar+0x1f8>
                (y >= print->heighte)           || // Clip bottom
20000b66:	68fb      	ldr	r3, [r7, #12]
20000b68:	88db      	ldrh	r3, [r3, #6]
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
        uint16_t color, uint16_t bg, uint8_t size) {
	int8_t j, i;
//    if(!print->gfxFont) { // 'Classic' built-in font

        if((x >= print->widthe)            || // Clip right
20000b6a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000b6e:	b21b      	sxth	r3, r3
20000b70:	429a      	cmp	r2, r3
20000b72:	f280 80e7 	bge.w	20000d44 <drawChar+0x1fc>
                (y >= print->heighte)           || // Clip bottom
                ((x + 6 * size - 1) < 0) || // Clip left
20000b76:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000b7a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20000b7e:	4613      	mov	r3, r2
20000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000b84:	4413      	add	r3, r2
20000b86:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000b8a:	440b      	add	r3, r1
20000b8c:	f103 33ff 	add.w	r3, r3, #4294967295
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
        uint16_t color, uint16_t bg, uint8_t size) {
	int8_t j, i;
//    if(!print->gfxFont) { // 'Classic' built-in font

        if((x >= print->widthe)            || // Clip right
20000b90:	2b00      	cmp	r3, #0
20000b92:	f2c0 80d9 	blt.w	20000d48 <drawChar+0x200>
                (y >= print->heighte)           || // Clip bottom
                ((x + 6 * size - 1) < 0) || // Clip left
                ((y + 8 * size - 1) < 0))   // Clip top
20000b96:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000b9a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000b9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000ba2:	4413      	add	r3, r2
20000ba4:	f103 33ff 	add.w	r3, r3, #4294967295
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
        uint16_t color, uint16_t bg, uint8_t size) {
	int8_t j, i;
//    if(!print->gfxFont) { // 'Classic' built-in font

        if((x >= print->widthe)            || // Clip right
20000ba8:	2b00      	cmp	r3, #0
20000baa:	f2c0 80cf 	blt.w	20000d4c <drawChar+0x204>
                (y >= print->heighte)           || // Clip bottom
                ((x + 6 * size - 1) < 0) || // Clip left
                ((y + 8 * size - 1) < 0))   // Clip top
            return;

        if(!print->cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
20000bae:	68fb      	ldr	r3, [r7, #12]
20000bb0:	699b      	ldr	r3, [r3, #24]
20000bb2:	2b00      	cmp	r3, #0
20000bb4:	d106      	bne.n	20000bc4 <drawChar+0x7c>
20000bb6:	79fb      	ldrb	r3, [r7, #7]
20000bb8:	2baf      	cmp	r3, #175	; 0xaf
20000bba:	d903      	bls.n	20000bc4 <drawChar+0x7c>
20000bbc:	79fb      	ldrb	r3, [r7, #7]
20000bbe:	f103 0301 	add.w	r3, r3, #1
20000bc2:	71fb      	strb	r3, [r7, #7]


        for(i=0; i<6; i++ ) {
20000bc4:	f04f 0300 	mov.w	r3, #0
20000bc8:	75bb      	strb	r3, [r7, #22]
20000bca:	e0b3      	b.n	20000d34 <drawChar+0x1ec>
            uint8_t line;
            if(i < 5) line = pgm_read_byte(font+(c*5)+i);
20000bcc:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000bd0:	2b04      	cmp	r3, #4
20000bd2:	dc10      	bgt.n	20000bf6 <drawChar+0xae>
20000bd4:	79fa      	ldrb	r2, [r7, #7]
20000bd6:	4613      	mov	r3, r2
20000bd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000bdc:	4413      	add	r3, r2
20000bde:	461a      	mov	r2, r3
20000be0:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000be4:	441a      	add	r2, r3
20000be6:	f24a 6300 	movw	r3, #42496	; 0xa600
20000bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bee:	4413      	add	r3, r2
20000bf0:	781b      	ldrb	r3, [r3, #0]
20000bf2:	75fb      	strb	r3, [r7, #23]
20000bf4:	e002      	b.n	20000bfc <drawChar+0xb4>
            else      line = 0x0;
20000bf6:	f04f 0300 	mov.w	r3, #0
20000bfa:	75fb      	strb	r3, [r7, #23]
            for( j=0; j<8; j++, line >>= 1) {
20000bfc:	f04f 0300 	mov.w	r3, #0
20000c00:	757b      	strb	r3, [r7, #21]
20000c02:	e08e      	b.n	20000d22 <drawChar+0x1da>
                if(line & 0x1) {
20000c04:	7dfb      	ldrb	r3, [r7, #23]
20000c06:	f003 0301 	and.w	r3, r3, #1
20000c0a:	b2db      	uxtb	r3, r3
20000c0c:	2b00      	cmp	r3, #0
20000c0e:	d03e      	beq.n	20000c8e <drawChar+0x146>
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
20000c10:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000c14:	2b01      	cmp	r3, #1
20000c16:	d113      	bne.n	20000c40 <drawChar+0xf8>
20000c18:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000c1c:	b29a      	uxth	r2, r3
20000c1e:	897b      	ldrh	r3, [r7, #10]
20000c20:	4413      	add	r3, r2
20000c22:	b29b      	uxth	r3, r3
20000c24:	461a      	mov	r2, r3
20000c26:	f997 3015 	ldrsb.w	r3, [r7, #21]
20000c2a:	b299      	uxth	r1, r3
20000c2c:	893b      	ldrh	r3, [r7, #8]
20000c2e:	440b      	add	r3, r1
20000c30:	b29b      	uxth	r3, r3
20000c32:	b211      	sxth	r1, r2
20000c34:	b21a      	sxth	r2, r3
20000c36:	8c3b      	ldrh	r3, [r7, #32]
20000c38:	68f8      	ldr	r0, [r7, #12]
20000c3a:	f000 fb57 	bl	200012ec <writePixelCoordinates>
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
20000c3e:	e068      	b.n	20000d12 <drawChar+0x1ca>
20000c40:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000c44:	b29b      	uxth	r3, r3
20000c46:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20000c4a:	fb02 f303 	mul.w	r3, r2, r3
20000c4e:	b29a      	uxth	r2, r3
20000c50:	897b      	ldrh	r3, [r7, #10]
20000c52:	4413      	add	r3, r2
20000c54:	b29b      	uxth	r3, r3
20000c56:	4619      	mov	r1, r3
20000c58:	f997 3015 	ldrsb.w	r3, [r7, #21]
20000c5c:	b29b      	uxth	r3, r3
20000c5e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20000c62:	fb02 f303 	mul.w	r3, r2, r3
20000c66:	b29a      	uxth	r2, r3
20000c68:	893b      	ldrh	r3, [r7, #8]
20000c6a:	4413      	add	r3, r2
20000c6c:	b29b      	uxth	r3, r3
20000c6e:	461a      	mov	r2, r3
20000c70:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000c74:	f897 0028 	ldrb.w	r0, [r7, #40]	; 0x28
20000c78:	b209      	sxth	r1, r1
20000c7a:	b212      	sxth	r2, r2
20000c7c:	b21b      	sxth	r3, r3
20000c7e:	b200      	sxth	r0, r0
20000c80:	9000      	str	r0, [sp, #0]
20000c82:	8c38      	ldrh	r0, [r7, #32]
20000c84:	9001      	str	r0, [sp, #4]
20000c86:	68f8      	ldr	r0, [r7, #12]
20000c88:	f000 fb8c 	bl	200013a4 <writeFillRect>
20000c8c:	e041      	b.n	20000d12 <drawChar+0x1ca>
                } else if(bg != color) {
20000c8e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20000c90:	8c3b      	ldrh	r3, [r7, #32]
20000c92:	429a      	cmp	r2, r3
20000c94:	d03d      	beq.n	20000d12 <drawChar+0x1ca>
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, bg);
20000c96:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000c9a:	2b01      	cmp	r3, #1
20000c9c:	d113      	bne.n	20000cc6 <drawChar+0x17e>
20000c9e:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000ca2:	b29a      	uxth	r2, r3
20000ca4:	897b      	ldrh	r3, [r7, #10]
20000ca6:	4413      	add	r3, r2
20000ca8:	b29b      	uxth	r3, r3
20000caa:	461a      	mov	r2, r3
20000cac:	f997 3015 	ldrsb.w	r3, [r7, #21]
20000cb0:	b299      	uxth	r1, r3
20000cb2:	893b      	ldrh	r3, [r7, #8]
20000cb4:	440b      	add	r3, r1
20000cb6:	b29b      	uxth	r3, r3
20000cb8:	b211      	sxth	r1, r2
20000cba:	b21a      	sxth	r2, r3
20000cbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20000cbe:	68f8      	ldr	r0, [r7, #12]
20000cc0:	f000 fb14 	bl	200012ec <writePixelCoordinates>
20000cc4:	e025      	b.n	20000d12 <drawChar+0x1ca>
                    else          writeFillRect(print, x+i*size, y+j*size, size, size, bg);
20000cc6:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000cca:	b29b      	uxth	r3, r3
20000ccc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20000cd0:	fb02 f303 	mul.w	r3, r2, r3
20000cd4:	b29a      	uxth	r2, r3
20000cd6:	897b      	ldrh	r3, [r7, #10]
20000cd8:	4413      	add	r3, r2
20000cda:	b29b      	uxth	r3, r3
20000cdc:	4619      	mov	r1, r3
20000cde:	f997 3015 	ldrsb.w	r3, [r7, #21]
20000ce2:	b29b      	uxth	r3, r3
20000ce4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20000ce8:	fb02 f303 	mul.w	r3, r2, r3
20000cec:	b29a      	uxth	r2, r3
20000cee:	893b      	ldrh	r3, [r7, #8]
20000cf0:	4413      	add	r3, r2
20000cf2:	b29b      	uxth	r3, r3
20000cf4:	461a      	mov	r2, r3
20000cf6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000cfa:	f897 0028 	ldrb.w	r0, [r7, #40]	; 0x28
20000cfe:	b209      	sxth	r1, r1
20000d00:	b212      	sxth	r2, r2
20000d02:	b21b      	sxth	r3, r3
20000d04:	b200      	sxth	r0, r0
20000d06:	9000      	str	r0, [sp, #0]
20000d08:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
20000d0a:	9001      	str	r0, [sp, #4]
20000d0c:	68f8      	ldr	r0, [r7, #12]
20000d0e:	f000 fb49 	bl	200013a4 <writeFillRect>

        for(i=0; i<6; i++ ) {
            uint8_t line;
            if(i < 5) line = pgm_read_byte(font+(c*5)+i);
            else      line = 0x0;
            for( j=0; j<8; j++, line >>= 1) {
20000d12:	7d7b      	ldrb	r3, [r7, #21]
20000d14:	f103 0301 	add.w	r3, r3, #1
20000d18:	757b      	strb	r3, [r7, #21]
20000d1a:	7dfb      	ldrb	r3, [r7, #23]
20000d1c:	ea4f 0353 	mov.w	r3, r3, lsr #1
20000d20:	75fb      	strb	r3, [r7, #23]
20000d22:	f997 3015 	ldrsb.w	r3, [r7, #21]
20000d26:	2b07      	cmp	r3, #7
20000d28:	f77f af6c 	ble.w	20000c04 <drawChar+0xbc>
            return;

        if(!print->cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior


        for(i=0; i<6; i++ ) {
20000d2c:	7dbb      	ldrb	r3, [r7, #22]
20000d2e:	f103 0301 	add.w	r3, r3, #1
20000d32:	75bb      	strb	r3, [r7, #22]
20000d34:	f997 3016 	ldrsb.w	r3, [r7, #22]
20000d38:	2b05      	cmp	r3, #5
20000d3a:	f77f af47 	ble.w	20000bcc <drawChar+0x84>
20000d3e:	e006      	b.n	20000d4e <drawChar+0x206>

        if((x >= print->widthe)            || // Clip right
                (y >= print->heighte)           || // Clip bottom
                ((x + 6 * size - 1) < 0) || // Clip left
                ((y + 8 * size - 1) < 0))   // Clip top
            return;
20000d40:	bf00      	nop
20000d42:	e004      	b.n	20000d4e <drawChar+0x206>
20000d44:	bf00      	nop
20000d46:	e002      	b.n	20000d4e <drawChar+0x206>
20000d48:	bf00      	nop
20000d4a:	e000      	b.n	20000d4e <drawChar+0x206>
20000d4c:	bf00      	nop
//                bits <<= 1;
//            }
//        }

    //} // End classic vs custom font
}
20000d4e:	f107 0718 	add.w	r7, r7, #24
20000d52:	46bd      	mov	sp, r7
20000d54:	bd80      	pop	{r7, pc}
20000d56:	bf00      	nop

20000d58 <height>:
// Return the size of the display (per current rotation)
int16_t width(struct Print* print)  {
    return print->widthe;
}

int16_t height(struct Print* print)  {
20000d58:	b480      	push	{r7}
20000d5a:	b083      	sub	sp, #12
20000d5c:	af00      	add	r7, sp, #0
20000d5e:	6078      	str	r0, [r7, #4]
    return print->heighte;
20000d60:	687b      	ldr	r3, [r7, #4]
20000d62:	88db      	ldrh	r3, [r3, #6]
20000d64:	b21b      	sxth	r3, r3
}
20000d66:	4618      	mov	r0, r3
20000d68:	f107 070c 	add.w	r7, r7, #12
20000d6c:	46bd      	mov	sp, r7
20000d6e:	bc80      	pop	{r7}
20000d70:	4770      	bx	lr
20000d72:	bf00      	nop

20000d74 <delay>:

#include <time.h>

static uint8_t g_rx_frame = 0;

void delay(int milliseconds) {
20000d74:	b580      	push	{r7, lr}
20000d76:	b086      	sub	sp, #24
20000d78:	af00      	add	r7, sp, #0
20000d7a:	6078      	str	r0, [r7, #4]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
20000d7c:	f04f 0300 	mov.w	r3, #0
20000d80:	60fb      	str	r3, [r7, #12]
	now = then = clock();
20000d82:	f003 fa69 	bl	20004258 <clock>
20000d86:	4603      	mov	r3, r0
20000d88:	617b      	str	r3, [r7, #20]
20000d8a:	697b      	ldr	r3, [r7, #20]
20000d8c:	613b      	str	r3, [r7, #16]
	while( (now-then) < pause )
20000d8e:	e003      	b.n	20000d98 <delay+0x24>
		now = clock();
20000d90:	f003 fa62 	bl	20004258 <clock>
20000d94:	4603      	mov	r3, r0
20000d96:	613b      	str	r3, [r7, #16]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
	now = then = clock();
	while( (now-then) < pause )
20000d98:	693a      	ldr	r2, [r7, #16]
20000d9a:	697b      	ldr	r3, [r7, #20]
20000d9c:	ebc3 0202 	rsb	r2, r3, r2
20000da0:	68fb      	ldr	r3, [r7, #12]
20000da2:	429a      	cmp	r2, r3
20000da4:	d3f4      	bcc.n	20000d90 <delay+0x1c>
		now = clock();
}
20000da6:	f107 0718 	add.w	r7, r7, #24
20000daa:	46bd      	mov	sp, r7
20000dac:	bd80      	pop	{r7, pc}
20000dae:	bf00      	nop

20000db0 <startWrite>:
// Pass 8-bit (each) R,G,B, get back 16-bit packed color
uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
    return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
}

void startWrite(mss_spi_slave_t slave){
20000db0:	b580      	push	{r7, lr}
20000db2:	b082      	sub	sp, #8
20000db4:	af00      	add	r7, sp, #0
20000db6:	4603      	mov	r3, r0
20000db8:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_set_slave_select( &g_mss_spi1, slave );
20000dba:	79fb      	ldrb	r3, [r7, #7]
20000dbc:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20000dc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dc4:	4619      	mov	r1, r3
20000dc6:	f001 fe61 	bl	20002a8c <MSS_SPI_set_slave_select>
}
20000dca:	f107 0708 	add.w	r7, r7, #8
20000dce:	46bd      	mov	sp, r7
20000dd0:	bd80      	pop	{r7, pc}
20000dd2:	bf00      	nop

20000dd4 <spiWrite>:

void spiWrite(uint8_t msg) {
20000dd4:	b580      	push	{r7, lr}
20000dd6:	b082      	sub	sp, #8
20000dd8:	af00      	add	r7, sp, #0
20000dda:	4603      	mov	r3, r0
20000ddc:	71fb      	strb	r3, [r7, #7]
	startWrite(MSS_SPI_SLAVE_0);
20000dde:	f04f 0000 	mov.w	r0, #0
20000de2:	f7ff ffe5 	bl	20000db0 <startWrite>
	MSS_SPI_transfer_frame(&g_mss_spi1, msg);
20000de6:	79fb      	ldrb	r3, [r7, #7]
20000de8:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20000dec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000df0:	4619      	mov	r1, r3
20000df2:	f001 ff17 	bl	20002c24 <MSS_SPI_transfer_frame>
	endWrite(MSS_SPI_SLAVE_0);
20000df6:	f04f 0000 	mov.w	r0, #0
20000dfa:	f000 f805 	bl	20000e08 <endWrite>
}
20000dfe:	f107 0708 	add.w	r7, r7, #8
20000e02:	46bd      	mov	sp, r7
20000e04:	bd80      	pop	{r7, pc}
20000e06:	bf00      	nop

20000e08 <endWrite>:

void endWrite(mss_spi_slave_t slave) {
20000e08:	b580      	push	{r7, lr}
20000e0a:	b082      	sub	sp, #8
20000e0c:	af00      	add	r7, sp, #0
20000e0e:	4603      	mov	r3, r0
20000e10:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_clear_slave_select( &g_mss_spi1, slave );
20000e12:	79fb      	ldrb	r3, [r7, #7]
20000e14:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20000e18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1c:	4619      	mov	r1, r3
20000e1e:	f001 feb9 	bl	20002b94 <MSS_SPI_clear_slave_select>
}
20000e22:	f107 0708 	add.w	r7, r7, #8
20000e26:	46bd      	mov	sp, r7
20000e28:	bd80      	pop	{r7, pc}
20000e2a:	bf00      	nop

20000e2c <writeCommand>:
		spiWrite(((uint8_t*)((uint8_t*)colors))[i+1]);
		spiWrite(((uint8_t*)((uint8_t*)colors))[i]);
	}
}

void writeCommand(uint8_t cmd) {
20000e2c:	b580      	push	{r7, lr}
20000e2e:	b082      	sub	sp, #8
20000e30:	af00      	add	r7, sp, #0
20000e32:	4603      	mov	r3, r0
20000e34:	71fb      	strb	r3, [r7, #7]
	//*CD_REG = 0;
	startWrite(MSS_SPI_SLAVE_1);
20000e36:	f04f 0001 	mov.w	r0, #1
20000e3a:	f7ff ffb9 	bl	20000db0 <startWrite>
	spiWrite(cmd);
20000e3e:	79fb      	ldrb	r3, [r7, #7]
20000e40:	4618      	mov	r0, r3
20000e42:	f7ff ffc7 	bl	20000dd4 <spiWrite>
	endWrite(MSS_SPI_SLAVE_1);
20000e46:	f04f 0001 	mov.w	r0, #1
20000e4a:	f7ff ffdd 	bl	20000e08 <endWrite>
	//*CD_REG = 1;
}
20000e4e:	f107 0708 	add.w	r7, r7, #8
20000e52:	46bd      	mov	sp, r7
20000e54:	bd80      	pop	{r7, pc}
20000e56:	bf00      	nop

20000e58 <begin>:

void begin(struct Print * print) {
20000e58:	b580      	push	{r7, lr}
20000e5a:	b082      	sub	sp, #8
20000e5c:	af00      	add	r7, sp, #0
20000e5e:	6078      	str	r0, [r7, #4]
    writeCommand(0xEF);
20000e60:	f04f 00ef 	mov.w	r0, #239	; 0xef
20000e64:	f7ff ffe2 	bl	20000e2c <writeCommand>
    spiWrite(0x03);
20000e68:	f04f 0003 	mov.w	r0, #3
20000e6c:	f7ff ffb2 	bl	20000dd4 <spiWrite>
    spiWrite(0x80);
20000e70:	f04f 0080 	mov.w	r0, #128	; 0x80
20000e74:	f7ff ffae 	bl	20000dd4 <spiWrite>
    spiWrite(0x02);
20000e78:	f04f 0002 	mov.w	r0, #2
20000e7c:	f7ff ffaa 	bl	20000dd4 <spiWrite>

    writeCommand(0xCF);
20000e80:	f04f 00cf 	mov.w	r0, #207	; 0xcf
20000e84:	f7ff ffd2 	bl	20000e2c <writeCommand>
    spiWrite(0x00);
20000e88:	f04f 0000 	mov.w	r0, #0
20000e8c:	f7ff ffa2 	bl	20000dd4 <spiWrite>
    spiWrite(0XC1);
20000e90:	f04f 00c1 	mov.w	r0, #193	; 0xc1
20000e94:	f7ff ff9e 	bl	20000dd4 <spiWrite>
    spiWrite(0X30);
20000e98:	f04f 0030 	mov.w	r0, #48	; 0x30
20000e9c:	f7ff ff9a 	bl	20000dd4 <spiWrite>

    writeCommand(0xED);
20000ea0:	f04f 00ed 	mov.w	r0, #237	; 0xed
20000ea4:	f7ff ffc2 	bl	20000e2c <writeCommand>
    spiWrite(0x64);
20000ea8:	f04f 0064 	mov.w	r0, #100	; 0x64
20000eac:	f7ff ff92 	bl	20000dd4 <spiWrite>
    spiWrite(0x03);
20000eb0:	f04f 0003 	mov.w	r0, #3
20000eb4:	f7ff ff8e 	bl	20000dd4 <spiWrite>
    spiWrite(0X12);
20000eb8:	f04f 0012 	mov.w	r0, #18
20000ebc:	f7ff ff8a 	bl	20000dd4 <spiWrite>
    spiWrite(0X81);
20000ec0:	f04f 0081 	mov.w	r0, #129	; 0x81
20000ec4:	f7ff ff86 	bl	20000dd4 <spiWrite>

    writeCommand(0xE8);
20000ec8:	f04f 00e8 	mov.w	r0, #232	; 0xe8
20000ecc:	f7ff ffae 	bl	20000e2c <writeCommand>
    spiWrite(0x85);
20000ed0:	f04f 0085 	mov.w	r0, #133	; 0x85
20000ed4:	f7ff ff7e 	bl	20000dd4 <spiWrite>
    spiWrite(0x00);
20000ed8:	f04f 0000 	mov.w	r0, #0
20000edc:	f7ff ff7a 	bl	20000dd4 <spiWrite>
    spiWrite(0x78);
20000ee0:	f04f 0078 	mov.w	r0, #120	; 0x78
20000ee4:	f7ff ff76 	bl	20000dd4 <spiWrite>

    writeCommand(0xCB);
20000ee8:	f04f 00cb 	mov.w	r0, #203	; 0xcb
20000eec:	f7ff ff9e 	bl	20000e2c <writeCommand>
    spiWrite(0x39);
20000ef0:	f04f 0039 	mov.w	r0, #57	; 0x39
20000ef4:	f7ff ff6e 	bl	20000dd4 <spiWrite>
    spiWrite(0x2C);
20000ef8:	f04f 002c 	mov.w	r0, #44	; 0x2c
20000efc:	f7ff ff6a 	bl	20000dd4 <spiWrite>
    spiWrite(0x00);
20000f00:	f04f 0000 	mov.w	r0, #0
20000f04:	f7ff ff66 	bl	20000dd4 <spiWrite>
    spiWrite(0x34);
20000f08:	f04f 0034 	mov.w	r0, #52	; 0x34
20000f0c:	f7ff ff62 	bl	20000dd4 <spiWrite>
    spiWrite(0x02);
20000f10:	f04f 0002 	mov.w	r0, #2
20000f14:	f7ff ff5e 	bl	20000dd4 <spiWrite>

    writeCommand(0xF7);
20000f18:	f04f 00f7 	mov.w	r0, #247	; 0xf7
20000f1c:	f7ff ff86 	bl	20000e2c <writeCommand>
    spiWrite(0x20);
20000f20:	f04f 0020 	mov.w	r0, #32
20000f24:	f7ff ff56 	bl	20000dd4 <spiWrite>

    writeCommand(0xEA);
20000f28:	f04f 00ea 	mov.w	r0, #234	; 0xea
20000f2c:	f7ff ff7e 	bl	20000e2c <writeCommand>
    spiWrite(0x00);
20000f30:	f04f 0000 	mov.w	r0, #0
20000f34:	f7ff ff4e 	bl	20000dd4 <spiWrite>
    spiWrite(0x00);
20000f38:	f04f 0000 	mov.w	r0, #0
20000f3c:	f7ff ff4a 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_PWCTR1);    //Power control
20000f40:	f04f 00c0 	mov.w	r0, #192	; 0xc0
20000f44:	f7ff ff72 	bl	20000e2c <writeCommand>
    spiWrite(0x23);   //VRH[5:0]
20000f48:	f04f 0023 	mov.w	r0, #35	; 0x23
20000f4c:	f7ff ff42 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_PWCTR2);    //Power control
20000f50:	f04f 00c1 	mov.w	r0, #193	; 0xc1
20000f54:	f7ff ff6a 	bl	20000e2c <writeCommand>
    spiWrite(0x10);   //SAP[2:0];BT[3:0]
20000f58:	f04f 0010 	mov.w	r0, #16
20000f5c:	f7ff ff3a 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_VMCTR1);    //VCM control
20000f60:	f04f 00c5 	mov.w	r0, #197	; 0xc5
20000f64:	f7ff ff62 	bl	20000e2c <writeCommand>
    spiWrite(0x3e);
20000f68:	f04f 003e 	mov.w	r0, #62	; 0x3e
20000f6c:	f7ff ff32 	bl	20000dd4 <spiWrite>
    spiWrite(0x28);
20000f70:	f04f 0028 	mov.w	r0, #40	; 0x28
20000f74:	f7ff ff2e 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_VMCTR2);    //VCM control2
20000f78:	f04f 00c7 	mov.w	r0, #199	; 0xc7
20000f7c:	f7ff ff56 	bl	20000e2c <writeCommand>
    spiWrite(0x86);  //--
20000f80:	f04f 0086 	mov.w	r0, #134	; 0x86
20000f84:	f7ff ff26 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_MADCTL);    // Memory Access Control
20000f88:	f04f 0036 	mov.w	r0, #54	; 0x36
20000f8c:	f7ff ff4e 	bl	20000e2c <writeCommand>
    spiWrite(0x48);
20000f90:	f04f 0048 	mov.w	r0, #72	; 0x48
20000f94:	f7ff ff1e 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_VSCRSADD); // Vertical scroll
20000f98:	f04f 0037 	mov.w	r0, #55	; 0x37
20000f9c:	f7ff ff46 	bl	20000e2c <writeCommand>
	spiWrite(0x00);
20000fa0:	f04f 0000 	mov.w	r0, #0
20000fa4:	f7ff ff16 	bl	20000dd4 <spiWrite>
	spiWrite(0x00);
20000fa8:	f04f 0000 	mov.w	r0, #0
20000fac:	f7ff ff12 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_PIXFMT);
20000fb0:	f04f 003a 	mov.w	r0, #58	; 0x3a
20000fb4:	f7ff ff3a 	bl	20000e2c <writeCommand>
    spiWrite(0x55);
20000fb8:	f04f 0055 	mov.w	r0, #85	; 0x55
20000fbc:	f7ff ff0a 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_FRMCTR1);
20000fc0:	f04f 00b1 	mov.w	r0, #177	; 0xb1
20000fc4:	f7ff ff32 	bl	20000e2c <writeCommand>
    spiWrite(0x00);
20000fc8:	f04f 0000 	mov.w	r0, #0
20000fcc:	f7ff ff02 	bl	20000dd4 <spiWrite>
    spiWrite(0x18);
20000fd0:	f04f 0018 	mov.w	r0, #24
20000fd4:	f7ff fefe 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_DFUNCTR);    // Display Function Control
20000fd8:	f04f 00b6 	mov.w	r0, #182	; 0xb6
20000fdc:	f7ff ff26 	bl	20000e2c <writeCommand>
    spiWrite(0x08);
20000fe0:	f04f 0008 	mov.w	r0, #8
20000fe4:	f7ff fef6 	bl	20000dd4 <spiWrite>
    spiWrite(0x82);
20000fe8:	f04f 0082 	mov.w	r0, #130	; 0x82
20000fec:	f7ff fef2 	bl	20000dd4 <spiWrite>
    spiWrite(0x27);
20000ff0:	f04f 0027 	mov.w	r0, #39	; 0x27
20000ff4:	f7ff feee 	bl	20000dd4 <spiWrite>

    writeCommand(0xF2);    // 3Gamma Function Disable
20000ff8:	f04f 00f2 	mov.w	r0, #242	; 0xf2
20000ffc:	f7ff ff16 	bl	20000e2c <writeCommand>
    spiWrite(0x00);
20001000:	f04f 0000 	mov.w	r0, #0
20001004:	f7ff fee6 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_GAMMASET);    //Gamma curve selected
20001008:	f04f 0026 	mov.w	r0, #38	; 0x26
2000100c:	f7ff ff0e 	bl	20000e2c <writeCommand>
    spiWrite(0x01);
20001010:	f04f 0001 	mov.w	r0, #1
20001014:	f7ff fede 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_GMCTRP1);    //Set Gamma
20001018:	f04f 00e0 	mov.w	r0, #224	; 0xe0
2000101c:	f7ff ff06 	bl	20000e2c <writeCommand>
    spiWrite(0x0F);
20001020:	f04f 000f 	mov.w	r0, #15
20001024:	f7ff fed6 	bl	20000dd4 <spiWrite>
    spiWrite(0x31);
20001028:	f04f 0031 	mov.w	r0, #49	; 0x31
2000102c:	f7ff fed2 	bl	20000dd4 <spiWrite>
    spiWrite(0x2B);
20001030:	f04f 002b 	mov.w	r0, #43	; 0x2b
20001034:	f7ff fece 	bl	20000dd4 <spiWrite>
    spiWrite(0x0C);
20001038:	f04f 000c 	mov.w	r0, #12
2000103c:	f7ff feca 	bl	20000dd4 <spiWrite>
    spiWrite(0x0E);
20001040:	f04f 000e 	mov.w	r0, #14
20001044:	f7ff fec6 	bl	20000dd4 <spiWrite>
    spiWrite(0x08);
20001048:	f04f 0008 	mov.w	r0, #8
2000104c:	f7ff fec2 	bl	20000dd4 <spiWrite>
    spiWrite(0x4E);
20001050:	f04f 004e 	mov.w	r0, #78	; 0x4e
20001054:	f7ff febe 	bl	20000dd4 <spiWrite>
    spiWrite(0xF1);
20001058:	f04f 00f1 	mov.w	r0, #241	; 0xf1
2000105c:	f7ff feba 	bl	20000dd4 <spiWrite>
    spiWrite(0x37);
20001060:	f04f 0037 	mov.w	r0, #55	; 0x37
20001064:	f7ff feb6 	bl	20000dd4 <spiWrite>
    spiWrite(0x07);
20001068:	f04f 0007 	mov.w	r0, #7
2000106c:	f7ff feb2 	bl	20000dd4 <spiWrite>
    spiWrite(0x10);
20001070:	f04f 0010 	mov.w	r0, #16
20001074:	f7ff feae 	bl	20000dd4 <spiWrite>
    spiWrite(0x03);
20001078:	f04f 0003 	mov.w	r0, #3
2000107c:	f7ff feaa 	bl	20000dd4 <spiWrite>
    spiWrite(0x0E);
20001080:	f04f 000e 	mov.w	r0, #14
20001084:	f7ff fea6 	bl	20000dd4 <spiWrite>
    spiWrite(0x09);
20001088:	f04f 0009 	mov.w	r0, #9
2000108c:	f7ff fea2 	bl	20000dd4 <spiWrite>
    spiWrite(0x00);
20001090:	f04f 0000 	mov.w	r0, #0
20001094:	f7ff fe9e 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_GMCTRN1);    //Set Gamma
20001098:	f04f 00e1 	mov.w	r0, #225	; 0xe1
2000109c:	f7ff fec6 	bl	20000e2c <writeCommand>
    spiWrite(0x00);
200010a0:	f04f 0000 	mov.w	r0, #0
200010a4:	f7ff fe96 	bl	20000dd4 <spiWrite>
    spiWrite(0x0E);
200010a8:	f04f 000e 	mov.w	r0, #14
200010ac:	f7ff fe92 	bl	20000dd4 <spiWrite>
    spiWrite(0x14);
200010b0:	f04f 0014 	mov.w	r0, #20
200010b4:	f7ff fe8e 	bl	20000dd4 <spiWrite>
    spiWrite(0x03);
200010b8:	f04f 0003 	mov.w	r0, #3
200010bc:	f7ff fe8a 	bl	20000dd4 <spiWrite>
    spiWrite(0x11);
200010c0:	f04f 0011 	mov.w	r0, #17
200010c4:	f7ff fe86 	bl	20000dd4 <spiWrite>
    spiWrite(0x07);
200010c8:	f04f 0007 	mov.w	r0, #7
200010cc:	f7ff fe82 	bl	20000dd4 <spiWrite>
    spiWrite(0x31);
200010d0:	f04f 0031 	mov.w	r0, #49	; 0x31
200010d4:	f7ff fe7e 	bl	20000dd4 <spiWrite>
    spiWrite(0xC1);
200010d8:	f04f 00c1 	mov.w	r0, #193	; 0xc1
200010dc:	f7ff fe7a 	bl	20000dd4 <spiWrite>
    spiWrite(0x48);
200010e0:	f04f 0048 	mov.w	r0, #72	; 0x48
200010e4:	f7ff fe76 	bl	20000dd4 <spiWrite>
    spiWrite(0x08);
200010e8:	f04f 0008 	mov.w	r0, #8
200010ec:	f7ff fe72 	bl	20000dd4 <spiWrite>
    spiWrite(0x0F);
200010f0:	f04f 000f 	mov.w	r0, #15
200010f4:	f7ff fe6e 	bl	20000dd4 <spiWrite>
    spiWrite(0x0C);
200010f8:	f04f 000c 	mov.w	r0, #12
200010fc:	f7ff fe6a 	bl	20000dd4 <spiWrite>
    spiWrite(0x31);
20001100:	f04f 0031 	mov.w	r0, #49	; 0x31
20001104:	f7ff fe66 	bl	20000dd4 <spiWrite>
    spiWrite(0x36);
20001108:	f04f 0036 	mov.w	r0, #54	; 0x36
2000110c:	f7ff fe62 	bl	20000dd4 <spiWrite>
    spiWrite(0x0F);
20001110:	f04f 000f 	mov.w	r0, #15
20001114:	f7ff fe5e 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_SLPOUT);    //Exit Sleep
20001118:	f04f 0011 	mov.w	r0, #17
2000111c:	f7ff fe86 	bl	20000e2c <writeCommand>
    delay(120);
20001120:	f04f 0078 	mov.w	r0, #120	; 0x78
20001124:	f7ff fe26 	bl	20000d74 <delay>
    writeCommand(ILI9341_DISPON);    //Display on
20001128:	f04f 0029 	mov.w	r0, #41	; 0x29
2000112c:	f7ff fe7e 	bl	20000e2c <writeCommand>
    delay(120);
20001130:	f04f 0078 	mov.w	r0, #120	; 0x78
20001134:	f7ff fe1e 	bl	20000d74 <delay>

    print->widthe = ILI9341_TFTWIDTH;
20001138:	687b      	ldr	r3, [r7, #4]
2000113a:	f04f 02f0 	mov.w	r2, #240	; 0xf0
2000113e:	809a      	strh	r2, [r3, #4]
    print->heighte = ILI9341_TFTHEIGHT;
20001140:	687b      	ldr	r3, [r7, #4]
20001142:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001146:	80da      	strh	r2, [r3, #6]
}
20001148:	f107 0708 	add.w	r7, r7, #8
2000114c:	46bd      	mov	sp, r7
2000114e:	bd80      	pop	{r7, pc}

20001150 <setRotation>:

void setRotation(struct Print * print, uint8_t m) {
20001150:	b580      	push	{r7, lr}
20001152:	b082      	sub	sp, #8
20001154:	af00      	add	r7, sp, #0
20001156:	6078      	str	r0, [r7, #4]
20001158:	460b      	mov	r3, r1
2000115a:	70fb      	strb	r3, [r7, #3]
    print->rotation = m % 4; // can't be higher than 3
2000115c:	78fb      	ldrb	r3, [r7, #3]
2000115e:	f003 0303 	and.w	r3, r3, #3
20001162:	687a      	ldr	r2, [r7, #4]
20001164:	7453      	strb	r3, [r2, #17]
    switch (print->rotation) {
20001166:	687b      	ldr	r3, [r7, #4]
20001168:	7c5b      	ldrb	r3, [r3, #17]
2000116a:	2b03      	cmp	r3, #3
2000116c:	d839      	bhi.n	200011e2 <setRotation+0x92>
2000116e:	a201      	add	r2, pc, #4	; (adr r2, 20001174 <setRotation+0x24>)
20001170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001174:	20001185 	.word	0x20001185
20001178:	2000119d 	.word	0x2000119d
2000117c:	200011b5 	.word	0x200011b5
20001180:	200011cd 	.word	0x200011cd
        case 0:
            m = (MADCTL_MX | MADCTL_BGR);
20001184:	f04f 0348 	mov.w	r3, #72	; 0x48
20001188:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTWIDTH;
2000118a:	687b      	ldr	r3, [r7, #4]
2000118c:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20001190:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTHEIGHT;
20001192:	687b      	ldr	r3, [r7, #4]
20001194:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001198:	80da      	strh	r2, [r3, #6]
            break;
2000119a:	e022      	b.n	200011e2 <setRotation+0x92>
        case 1:
            m = (MADCTL_MV | MADCTL_BGR);
2000119c:	f04f 0328 	mov.w	r3, #40	; 0x28
200011a0:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTHEIGHT;
200011a2:	687b      	ldr	r3, [r7, #4]
200011a4:	f44f 72a0 	mov.w	r2, #320	; 0x140
200011a8:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTWIDTH;
200011aa:	687b      	ldr	r3, [r7, #4]
200011ac:	f04f 02f0 	mov.w	r2, #240	; 0xf0
200011b0:	80da      	strh	r2, [r3, #6]
            break;
200011b2:	e016      	b.n	200011e2 <setRotation+0x92>
        case 2:
            m = (MADCTL_MY | MADCTL_BGR);
200011b4:	f06f 0377 	mvn.w	r3, #119	; 0x77
200011b8:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTWIDTH;
200011ba:	687b      	ldr	r3, [r7, #4]
200011bc:	f04f 02f0 	mov.w	r2, #240	; 0xf0
200011c0:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTHEIGHT;
200011c2:	687b      	ldr	r3, [r7, #4]
200011c4:	f44f 72a0 	mov.w	r2, #320	; 0x140
200011c8:	80da      	strh	r2, [r3, #6]
            break;
200011ca:	e00a      	b.n	200011e2 <setRotation+0x92>
        case 3:
            m = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
200011cc:	f06f 0317 	mvn.w	r3, #23
200011d0:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTHEIGHT;
200011d2:	687b      	ldr	r3, [r7, #4]
200011d4:	f44f 72a0 	mov.w	r2, #320	; 0x140
200011d8:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTWIDTH;
200011da:	687b      	ldr	r3, [r7, #4]
200011dc:	f04f 02f0 	mov.w	r2, #240	; 0xf0
200011e0:	80da      	strh	r2, [r3, #6]
            break;
    }

    writeCommand(ILI9341_MADCTL);
200011e2:	f04f 0036 	mov.w	r0, #54	; 0x36
200011e6:	f7ff fe21 	bl	20000e2c <writeCommand>
    spiWrite(m);
200011ea:	78fb      	ldrb	r3, [r7, #3]
200011ec:	4618      	mov	r0, r3
200011ee:	f7ff fdf1 	bl	20000dd4 <spiWrite>
}
200011f2:	f107 0708 	add.w	r7, r7, #8
200011f6:	46bd      	mov	sp, r7
200011f8:	bd80      	pop	{r7, pc}
200011fa:	bf00      	nop

200011fc <setAddrWindow>:
void scrollTo(uint16_t y) {
    writeCommand(ILI9341_VSCRSADD);
    spiWrite((y>>8) & 0x0011);
    spiWrite(y & 0x0011);
}
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
200011fc:	b580      	push	{r7, lr}
200011fe:	b084      	sub	sp, #16
20001200:	af00      	add	r7, sp, #0
20001202:	80f8      	strh	r0, [r7, #6]
20001204:	80b9      	strh	r1, [r7, #4]
20001206:	807a      	strh	r2, [r7, #2]
20001208:	803b      	strh	r3, [r7, #0]
    uint32_t xa = ((uint32_t)x << 16) | (x+w-1);
2000120a:	88fb      	ldrh	r3, [r7, #6]
2000120c:	ea4f 4203 	mov.w	r2, r3, lsl #16
20001210:	88f9      	ldrh	r1, [r7, #6]
20001212:	887b      	ldrh	r3, [r7, #2]
20001214:	440b      	add	r3, r1
20001216:	f103 33ff 	add.w	r3, r3, #4294967295
2000121a:	ea42 0303 	orr.w	r3, r2, r3
2000121e:	60bb      	str	r3, [r7, #8]
    uint32_t ya = ((uint32_t)y << 16) | (y+h-1);
20001220:	88bb      	ldrh	r3, [r7, #4]
20001222:	ea4f 4203 	mov.w	r2, r3, lsl #16
20001226:	88b9      	ldrh	r1, [r7, #4]
20001228:	883b      	ldrh	r3, [r7, #0]
2000122a:	440b      	add	r3, r1
2000122c:	f103 33ff 	add.w	r3, r3, #4294967295
20001230:	ea42 0303 	orr.w	r3, r2, r3
20001234:	60fb      	str	r3, [r7, #12]
    writeCommand(ILI9341_CASET); // Column addr set
20001236:	f04f 002a 	mov.w	r0, #42	; 0x2a
2000123a:	f7ff fdf7 	bl	20000e2c <writeCommand>
    //SPI_WRITE32(xa);
    spiWrite((xa) >> 24);
2000123e:	68bb      	ldr	r3, [r7, #8]
20001240:	ea4f 6313 	mov.w	r3, r3, lsr #24
20001244:	b2db      	uxtb	r3, r3
20001246:	4618      	mov	r0, r3
20001248:	f7ff fdc4 	bl	20000dd4 <spiWrite>
    spiWrite((xa) >> 16);
2000124c:	68bb      	ldr	r3, [r7, #8]
2000124e:	ea4f 4313 	mov.w	r3, r3, lsr #16
20001252:	b2db      	uxtb	r3, r3
20001254:	4618      	mov	r0, r3
20001256:	f7ff fdbd 	bl	20000dd4 <spiWrite>
    spiWrite((xa) >> 8);
2000125a:	68bb      	ldr	r3, [r7, #8]
2000125c:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001260:	b2db      	uxtb	r3, r3
20001262:	4618      	mov	r0, r3
20001264:	f7ff fdb6 	bl	20000dd4 <spiWrite>
    spiWrite(xa);
20001268:	68bb      	ldr	r3, [r7, #8]
2000126a:	b2db      	uxtb	r3, r3
2000126c:	4618      	mov	r0, r3
2000126e:	f7ff fdb1 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_PASET); // Row addr set
20001272:	f04f 002b 	mov.w	r0, #43	; 0x2b
20001276:	f7ff fdd9 	bl	20000e2c <writeCommand>
    //SPI_WRITE32(ya);
    spiWrite((ya) >> 24);
2000127a:	68fb      	ldr	r3, [r7, #12]
2000127c:	ea4f 6313 	mov.w	r3, r3, lsr #24
20001280:	b2db      	uxtb	r3, r3
20001282:	4618      	mov	r0, r3
20001284:	f7ff fda6 	bl	20000dd4 <spiWrite>
    spiWrite((ya) >> 16);
20001288:	68fb      	ldr	r3, [r7, #12]
2000128a:	ea4f 4313 	mov.w	r3, r3, lsr #16
2000128e:	b2db      	uxtb	r3, r3
20001290:	4618      	mov	r0, r3
20001292:	f7ff fd9f 	bl	20000dd4 <spiWrite>
    spiWrite((ya) >> 8);
20001296:	68fb      	ldr	r3, [r7, #12]
20001298:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000129c:	b2db      	uxtb	r3, r3
2000129e:	4618      	mov	r0, r3
200012a0:	f7ff fd98 	bl	20000dd4 <spiWrite>
    spiWrite(ya);
200012a4:	68fb      	ldr	r3, [r7, #12]
200012a6:	b2db      	uxtb	r3, r3
200012a8:	4618      	mov	r0, r3
200012aa:	f7ff fd93 	bl	20000dd4 <spiWrite>

    writeCommand(ILI9341_RAMWR); // write to RAM
200012ae:	f04f 002c 	mov.w	r0, #44	; 0x2c
200012b2:	f7ff fdbb 	bl	20000e2c <writeCommand>
}
200012b6:	f107 0710 	add.w	r7, r7, #16
200012ba:	46bd      	mov	sp, r7
200012bc:	bd80      	pop	{r7, pc}
200012be:	bf00      	nop

200012c0 <writePixel>:
void pushColor(uint16_t color) {
  SPI_WRITE16(color);
}


void writePixel(uint16_t color){
200012c0:	b580      	push	{r7, lr}
200012c2:	b082      	sub	sp, #8
200012c4:	af00      	add	r7, sp, #0
200012c6:	4603      	mov	r3, r0
200012c8:	80fb      	strh	r3, [r7, #6]
    SPI_WRITE16(color);
200012ca:	88fb      	ldrh	r3, [r7, #6]
200012cc:	ea4f 2313 	mov.w	r3, r3, lsr #8
200012d0:	b29b      	uxth	r3, r3
200012d2:	b2db      	uxtb	r3, r3
200012d4:	4618      	mov	r0, r3
200012d6:	f7ff fd7d 	bl	20000dd4 <spiWrite>
200012da:	88fb      	ldrh	r3, [r7, #6]
200012dc:	b2db      	uxtb	r3, r3
200012de:	4618      	mov	r0, r3
200012e0:	f7ff fd78 	bl	20000dd4 <spiWrite>
}
200012e4:	f107 0708 	add.w	r7, r7, #8
200012e8:	46bd      	mov	sp, r7
200012ea:	bd80      	pop	{r7, pc}

200012ec <writePixelCoordinates>:
void writePixels(uint16_t * colors, uint32_t len){
	 SPI_WRITE_PIXELS((uint8_t*)colors , len * 2);
}


void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
200012ec:	b580      	push	{r7, lr}
200012ee:	b084      	sub	sp, #16
200012f0:	af00      	add	r7, sp, #0
200012f2:	60f8      	str	r0, [r7, #12]
200012f4:	8179      	strh	r1, [r7, #10]
200012f6:	813a      	strh	r2, [r7, #8]
200012f8:	80fb      	strh	r3, [r7, #6]
    if((x < 0) ||(x >= print->widthe) || (y < 0) || (y >= print->heighte)) return;
200012fa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
200012fe:	2b00      	cmp	r3, #0
20001300:	db20      	blt.n	20001344 <writePixelCoordinates+0x58>
20001302:	68fb      	ldr	r3, [r7, #12]
20001304:	889b      	ldrh	r3, [r3, #4]
20001306:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
2000130a:	b21b      	sxth	r3, r3
2000130c:	429a      	cmp	r2, r3
2000130e:	da1b      	bge.n	20001348 <writePixelCoordinates+0x5c>
20001310:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
20001314:	2b00      	cmp	r3, #0
20001316:	db19      	blt.n	2000134c <writePixelCoordinates+0x60>
20001318:	68fb      	ldr	r3, [r7, #12]
2000131a:	88db      	ldrh	r3, [r3, #6]
2000131c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001320:	b21b      	sxth	r3, r3
20001322:	429a      	cmp	r2, r3
20001324:	da14      	bge.n	20001350 <writePixelCoordinates+0x64>
    setAddrWindow(x,y,1,1);
20001326:	897a      	ldrh	r2, [r7, #10]
20001328:	893b      	ldrh	r3, [r7, #8]
2000132a:	4610      	mov	r0, r2
2000132c:	4619      	mov	r1, r3
2000132e:	f04f 0201 	mov.w	r2, #1
20001332:	f04f 0301 	mov.w	r3, #1
20001336:	f7ff ff61 	bl	200011fc <setAddrWindow>
    writePixel(color);
2000133a:	88fb      	ldrh	r3, [r7, #6]
2000133c:	4618      	mov	r0, r3
2000133e:	f7ff ffbf 	bl	200012c0 <writePixel>
20001342:	e006      	b.n	20001352 <writePixelCoordinates+0x66>
	 SPI_WRITE_PIXELS((uint8_t*)colors , len * 2);
}


void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
    if((x < 0) ||(x >= print->widthe) || (y < 0) || (y >= print->heighte)) return;
20001344:	bf00      	nop
20001346:	e004      	b.n	20001352 <writePixelCoordinates+0x66>
20001348:	bf00      	nop
2000134a:	e002      	b.n	20001352 <writePixelCoordinates+0x66>
2000134c:	bf00      	nop
2000134e:	e000      	b.n	20001352 <writePixelCoordinates+0x66>
20001350:	bf00      	nop
    setAddrWindow(x,y,1,1);
    writePixel(color);
}
20001352:	f107 0710 	add.w	r7, r7, #16
20001356:	46bd      	mov	sp, r7
20001358:	bd80      	pop	{r7, pc}
2000135a:	bf00      	nop

2000135c <writeColor>:
void writeColor(struct Print * print, uint16_t color, uint32_t len){
2000135c:	b580      	push	{r7, lr}
2000135e:	b086      	sub	sp, #24
20001360:	af00      	add	r7, sp, #0
20001362:	60f8      	str	r0, [r7, #12]
20001364:	460b      	mov	r3, r1
20001366:	607a      	str	r2, [r7, #4]
20001368:	817b      	strh	r3, [r7, #10]
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
2000136a:	897b      	ldrh	r3, [r7, #10]
2000136c:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001370:	b29b      	uxth	r3, r3
20001372:	75bb      	strb	r3, [r7, #22]
20001374:	897b      	ldrh	r3, [r7, #10]
20001376:	75fb      	strb	r3, [r7, #23]
	for ( t=len; t; t--){
20001378:	687b      	ldr	r3, [r7, #4]
2000137a:	613b      	str	r3, [r7, #16]
2000137c:	e00b      	b.n	20001396 <writeColor+0x3a>
		spiWrite(hi);
2000137e:	7dbb      	ldrb	r3, [r7, #22]
20001380:	4618      	mov	r0, r3
20001382:	f7ff fd27 	bl	20000dd4 <spiWrite>
		spiWrite(lo);
20001386:	7dfb      	ldrb	r3, [r7, #23]
20001388:	4618      	mov	r0, r3
2000138a:	f7ff fd23 	bl	20000dd4 <spiWrite>
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
	for ( t=len; t; t--){
2000138e:	693b      	ldr	r3, [r7, #16]
20001390:	f103 33ff 	add.w	r3, r3, #4294967295
20001394:	613b      	str	r3, [r7, #16]
20001396:	693b      	ldr	r3, [r7, #16]
20001398:	2b00      	cmp	r3, #0
2000139a:	d1f0      	bne.n	2000137e <writeColor+0x22>
		spiWrite(hi);
		spiWrite(lo);
	}

}
2000139c:	f107 0718 	add.w	r7, r7, #24
200013a0:	46bd      	mov	sp, r7
200013a2:	bd80      	pop	{r7, pc}

200013a4 <writeFillRect>:

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
200013a4:	b580      	push	{r7, lr}
200013a6:	b086      	sub	sp, #24
200013a8:	af00      	add	r7, sp, #0
200013aa:	60f8      	str	r0, [r7, #12]
200013ac:	8179      	strh	r1, [r7, #10]
200013ae:	813a      	strh	r2, [r7, #8]
200013b0:	80fb      	strh	r3, [r7, #6]
    if((x >= print->widthe) || (y >= print->heighte)) return;
200013b2:	68fb      	ldr	r3, [r7, #12]
200013b4:	889b      	ldrh	r3, [r3, #4]
200013b6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
200013ba:	b21b      	sxth	r3, r3
200013bc:	429a      	cmp	r2, r3
200013be:	da69      	bge.n	20001494 <writeFillRect+0xf0>
200013c0:	68fb      	ldr	r3, [r7, #12]
200013c2:	88db      	ldrh	r3, [r3, #6]
200013c4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200013c8:	b21b      	sxth	r3, r3
200013ca:	429a      	cmp	r2, r3
200013cc:	da64      	bge.n	20001498 <writeFillRect+0xf4>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
200013ce:	897a      	ldrh	r2, [r7, #10]
200013d0:	88fb      	ldrh	r3, [r7, #6]
200013d2:	4413      	add	r3, r2
200013d4:	b29b      	uxth	r3, r3
200013d6:	f103 33ff 	add.w	r3, r3, #4294967295
200013da:	b29b      	uxth	r3, r3
200013dc:	823b      	strh	r3, [r7, #16]
200013de:	893a      	ldrh	r2, [r7, #8]
200013e0:	8c3b      	ldrh	r3, [r7, #32]
200013e2:	4413      	add	r3, r2
200013e4:	b29b      	uxth	r3, r3
200013e6:	f103 33ff 	add.w	r3, r3, #4294967295
200013ea:	b29b      	uxth	r3, r3
200013ec:	827b      	strh	r3, [r7, #18]
    if((x2 < 0) || (y2 < 0)) return;
200013ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
200013f2:	2b00      	cmp	r3, #0
200013f4:	db52      	blt.n	2000149c <writeFillRect+0xf8>
200013f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
200013fa:	2b00      	cmp	r3, #0
200013fc:	db50      	blt.n	200014a0 <writeFillRect+0xfc>

    // Clip left/top
    if(x < 0) {
200013fe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
20001402:	2b00      	cmp	r3, #0
20001404:	da07      	bge.n	20001416 <writeFillRect+0x72>
        x = 0;
20001406:	f04f 0300 	mov.w	r3, #0
2000140a:	817b      	strh	r3, [r7, #10]
        w = x2 + 1;
2000140c:	8a3b      	ldrh	r3, [r7, #16]
2000140e:	f103 0301 	add.w	r3, r3, #1
20001412:	b29b      	uxth	r3, r3
20001414:	80fb      	strh	r3, [r7, #6]
    }
    if(y < 0) {
20001416:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
2000141a:	2b00      	cmp	r3, #0
2000141c:	da07      	bge.n	2000142e <writeFillRect+0x8a>
        y = 0;
2000141e:	f04f 0300 	mov.w	r3, #0
20001422:	813b      	strh	r3, [r7, #8]
        h = y2 + 1;
20001424:	8a7b      	ldrh	r3, [r7, #18]
20001426:	f103 0301 	add.w	r3, r3, #1
2000142a:	b29b      	uxth	r3, r3
2000142c:	843b      	strh	r3, [r7, #32]
    }

    // Clip right/bottom
    if(x2 >= print->widthe)  w = print->widthe  - x;
2000142e:	68fb      	ldr	r3, [r7, #12]
20001430:	889b      	ldrh	r3, [r3, #4]
20001432:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
20001436:	b21b      	sxth	r3, r3
20001438:	429a      	cmp	r2, r3
2000143a:	db07      	blt.n	2000144c <writeFillRect+0xa8>
2000143c:	68fb      	ldr	r3, [r7, #12]
2000143e:	889b      	ldrh	r3, [r3, #4]
20001440:	b29a      	uxth	r2, r3
20001442:	897b      	ldrh	r3, [r7, #10]
20001444:	ebc3 0302 	rsb	r3, r3, r2
20001448:	b29b      	uxth	r3, r3
2000144a:	80fb      	strh	r3, [r7, #6]
    if(y2 >= print->heighte) h = print->heighte - y;
2000144c:	68fb      	ldr	r3, [r7, #12]
2000144e:	88db      	ldrh	r3, [r3, #6]
20001450:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
20001454:	b21b      	sxth	r3, r3
20001456:	429a      	cmp	r2, r3
20001458:	db07      	blt.n	2000146a <writeFillRect+0xc6>
2000145a:	68fb      	ldr	r3, [r7, #12]
2000145c:	88db      	ldrh	r3, [r3, #6]
2000145e:	b29a      	uxth	r2, r3
20001460:	893b      	ldrh	r3, [r7, #8]
20001462:	ebc3 0302 	rsb	r3, r3, r2
20001466:	b29b      	uxth	r3, r3
20001468:	843b      	strh	r3, [r7, #32]

    int32_t len = (int32_t)w * h;
2000146a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
2000146e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
20001472:	fb02 f303 	mul.w	r3, r2, r3
20001476:	617b      	str	r3, [r7, #20]
    setAddrWindow(x, y, w, h);
20001478:	8978      	ldrh	r0, [r7, #10]
2000147a:	8939      	ldrh	r1, [r7, #8]
2000147c:	88fa      	ldrh	r2, [r7, #6]
2000147e:	8c3b      	ldrh	r3, [r7, #32]
20001480:	f7ff febc 	bl	200011fc <setAddrWindow>

    writeColor(print, color, len);
20001484:	697b      	ldr	r3, [r7, #20]
20001486:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20001488:	68f8      	ldr	r0, [r7, #12]
2000148a:	4611      	mov	r1, r2
2000148c:	461a      	mov	r2, r3
2000148e:	f7ff ff65 	bl	2000135c <writeColor>
20001492:	e006      	b.n	200014a2 <writeFillRect+0xfe>
	}

}

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
    if((x >= print->widthe) || (y >= print->heighte)) return;
20001494:	bf00      	nop
20001496:	e004      	b.n	200014a2 <writeFillRect+0xfe>
20001498:	bf00      	nop
2000149a:	e002      	b.n	200014a2 <writeFillRect+0xfe>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
    if((x2 < 0) || (y2 < 0)) return;
2000149c:	bf00      	nop
2000149e:	e000      	b.n	200014a2 <writeFillRect+0xfe>
200014a0:	bf00      	nop

    int32_t len = (int32_t)w * h;
    setAddrWindow(x, y, w, h);

    writeColor(print, color, len);
}
200014a2:	f107 0718 	add.w	r7, r7, #24
200014a6:	46bd      	mov	sp, r7
200014a8:	bd80      	pop	{r7, pc}
200014aa:	bf00      	nop

200014ac <writeFastVLine>:

void writeFastVLine(struct Print * print,int16_t x, int16_t y, int16_t h, uint16_t color){
200014ac:	b580      	push	{r7, lr}
200014ae:	b086      	sub	sp, #24
200014b0:	af02      	add	r7, sp, #8
200014b2:	60f8      	str	r0, [r7, #12]
200014b4:	8179      	strh	r1, [r7, #10]
200014b6:	813a      	strh	r2, [r7, #8]
200014b8:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x, y, 1, h, color);
200014ba:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
200014be:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
200014c2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
200014c6:	9100      	str	r1, [sp, #0]
200014c8:	8b39      	ldrh	r1, [r7, #24]
200014ca:	9101      	str	r1, [sp, #4]
200014cc:	68f8      	ldr	r0, [r7, #12]
200014ce:	4611      	mov	r1, r2
200014d0:	461a      	mov	r2, r3
200014d2:	f04f 0301 	mov.w	r3, #1
200014d6:	f7ff ff65 	bl	200013a4 <writeFillRect>
}
200014da:	f107 0710 	add.w	r7, r7, #16
200014de:	46bd      	mov	sp, r7
200014e0:	bd80      	pop	{r7, pc}
200014e2:	bf00      	nop

200014e4 <fillRect>:
        int16_t w, uint16_t color) {
    writeFastHLine(print, x, y, w, color);
}

void fillRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
200014e4:	b580      	push	{r7, lr}
200014e6:	b086      	sub	sp, #24
200014e8:	af02      	add	r7, sp, #8
200014ea:	60f8      	str	r0, [r7, #12]
200014ec:	8179      	strh	r1, [r7, #10]
200014ee:	813a      	strh	r2, [r7, #8]
200014f0:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x,y,w,h,color);
200014f2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
200014f6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200014fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
200014fe:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
20001502:	9000      	str	r0, [sp, #0]
20001504:	8bb8      	ldrh	r0, [r7, #28]
20001506:	9001      	str	r0, [sp, #4]
20001508:	68f8      	ldr	r0, [r7, #12]
2000150a:	f7ff ff4b 	bl	200013a4 <writeFillRect>
}
2000150e:	f107 0710 	add.w	r7, r7, #16
20001512:	46bd      	mov	sp, r7
20001514:	bd80      	pop	{r7, pc}
20001516:	bf00      	nop

20001518 <map>:
boolean N64ControlOn = false;

#define min(a,b) (((a)<(b))?(a):(b))

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
20001518:	b480      	push	{r7}
2000151a:	b085      	sub	sp, #20
2000151c:	af00      	add	r7, sp, #0
2000151e:	60f8      	str	r0, [r7, #12]
20001520:	60b9      	str	r1, [r7, #8]
20001522:	607a      	str	r2, [r7, #4]
20001524:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
20001526:	68fa      	ldr	r2, [r7, #12]
20001528:	68bb      	ldr	r3, [r7, #8]
2000152a:	ebc3 0302 	rsb	r3, r3, r2
2000152e:	69b9      	ldr	r1, [r7, #24]
20001530:	683a      	ldr	r2, [r7, #0]
20001532:	ebc2 0201 	rsb	r2, r2, r1
20001536:	fb02 f203 	mul.w	r2, r2, r3
2000153a:	6879      	ldr	r1, [r7, #4]
2000153c:	68bb      	ldr	r3, [r7, #8]
2000153e:	ebc3 0301 	rsb	r3, r3, r1
20001542:	fb92 f2f3 	sdiv	r2, r2, r3
20001546:	683b      	ldr	r3, [r7, #0]
20001548:	4413      	add	r3, r2
}
2000154a:	4618      	mov	r0, r3
2000154c:	f107 0714 	add.w	r7, r7, #20
20001550:	46bd      	mov	sp, r7
20001552:	bc80      	pop	{r7}
20001554:	4770      	bx	lr
20001556:	bf00      	nop

20001558 <redBtn>:
{
  drawRect(print, FRAME_X, FRAME_Y, FRAME_W, FRAME_H, ILI9341_BLACK);
}

void redBtn(struct Print * print)
{
20001558:	b580      	push	{r7, lr}
2000155a:	b086      	sub	sp, #24
2000155c:	af04      	add	r7, sp, #16
2000155e:	6078      	str	r0, [r7, #4]
	//fillRoundRect(print, REDBUTTON_X, REDBUTTON_Y, REDBUTTON_W, REDBUTTON_H, REDBUTTON_W/8, ILI9341_RED);
	//fillRoundRect(print, GREENBUTTON_X, GREENBUTTON_Y, GREENBUTTON_W, GREENBUTTON_H, GREENBUTTON_W/8, ILI9341_GREEN);
  drawChar(print, GREENBUTTON_X+(GREENBUTTON_W/3) , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001560:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001564:	9300      	str	r3, [sp, #0]
20001566:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000156a:	9301      	str	r3, [sp, #4]
2000156c:	f04f 0304 	mov.w	r3, #4
20001570:	9302      	str	r3, [sp, #8]
20001572:	6878      	ldr	r0, [r7, #4]
20001574:	f04f 01e2 	mov.w	r1, #226	; 0xe2
20001578:	f04f 0230 	mov.w	r2, #48	; 0x30
2000157c:	f04f 034f 	mov.w	r3, #79	; 0x4f
20001580:	f7ff fae2 	bl	20000b48 <drawChar>
  drawChar(print, GREENBUTTON_X +(GREENBUTTON_W/3) + 25 , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'N', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001584:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001588:	9300      	str	r3, [sp, #0]
2000158a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000158e:	9301      	str	r3, [sp, #4]
20001590:	f04f 0304 	mov.w	r3, #4
20001594:	9302      	str	r3, [sp, #8]
20001596:	6878      	ldr	r0, [r7, #4]
20001598:	f04f 01fb 	mov.w	r1, #251	; 0xfb
2000159c:	f04f 0230 	mov.w	r2, #48	; 0x30
200015a0:	f04f 034e 	mov.w	r3, #78	; 0x4e
200015a4:	f7ff fad0 	bl	20000b48 <drawChar>

  drawChar(print, REDBUTTON_X + REDBUTTON_W/4, REDBUTTON_Y + (REDBUTTON_H/2.5), 'O', ILI9341_DARKGREY,ILI9341_RED, 4);
200015a8:	f647 33ef 	movw	r3, #31727	; 0x7bef
200015ac:	9300      	str	r3, [sp, #0]
200015ae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
200015b2:	9301      	str	r3, [sp, #4]
200015b4:	f04f 0304 	mov.w	r3, #4
200015b8:	9302      	str	r3, [sp, #8]
200015ba:	6878      	ldr	r0, [r7, #4]
200015bc:	f04f 01d7 	mov.w	r1, #215	; 0xd7
200015c0:	f04f 02a8 	mov.w	r2, #168	; 0xa8
200015c4:	f04f 034f 	mov.w	r3, #79	; 0x4f
200015c8:	f7ff fabe 	bl	20000b48 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 25 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_DARKGREY,ILI9341_RED, 4);
200015cc:	f647 33ef 	movw	r3, #31727	; 0x7bef
200015d0:	9300      	str	r3, [sp, #0]
200015d2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
200015d6:	9301      	str	r3, [sp, #4]
200015d8:	f04f 0304 	mov.w	r3, #4
200015dc:	9302      	str	r3, [sp, #8]
200015de:	6878      	ldr	r0, [r7, #4]
200015e0:	f04f 01f0 	mov.w	r1, #240	; 0xf0
200015e4:	f04f 02a8 	mov.w	r2, #168	; 0xa8
200015e8:	f04f 0346 	mov.w	r3, #70	; 0x46
200015ec:	f7ff faac 	bl	20000b48 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 50 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_DARKGREY,ILI9341_RED, 4);
200015f0:	f647 33ef 	movw	r3, #31727	; 0x7bef
200015f4:	9300      	str	r3, [sp, #0]
200015f6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
200015fa:	9301      	str	r3, [sp, #4]
200015fc:	f04f 0304 	mov.w	r3, #4
20001600:	9302      	str	r3, [sp, #8]
20001602:	6878      	ldr	r0, [r7, #4]
20001604:	f240 1109 	movw	r1, #265	; 0x109
20001608:	f04f 02a8 	mov.w	r2, #168	; 0xa8
2000160c:	f04f 0346 	mov.w	r3, #70	; 0x46
20001610:	f7ff fa9a 	bl	20000b48 <drawChar>
  MovementOn = false;
20001614:	f24b 3314 	movw	r3, #45844	; 0xb314
20001618:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000161c:	f04f 0200 	mov.w	r2, #0
20001620:	601a      	str	r2, [r3, #0]
}
20001622:	f107 0708 	add.w	r7, r7, #8
20001626:	46bd      	mov	sp, r7
20001628:	bd80      	pop	{r7, pc}
2000162a:	bf00      	nop

2000162c <greenBtn>:

void greenBtn(struct Print * print)
{
2000162c:	b580      	push	{r7, lr}
2000162e:	b086      	sub	sp, #24
20001630:	af04      	add	r7, sp, #16
20001632:	6078      	str	r0, [r7, #4]
	//fillRoundRect(print, GREENBUTTON_X, GREENBUTTON_Y, GREENBUTTON_W, GREENBUTTON_H, GREENBUTTON_W/8, ILI9341_GREEN);
	  drawChar(print, GREENBUTTON_X+(GREENBUTTON_W/3) , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'O', ILI9341_DARKGREY,ILI9341_GREEN, 4 );
20001634:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001638:	9300      	str	r3, [sp, #0]
2000163a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
2000163e:	9301      	str	r3, [sp, #4]
20001640:	f04f 0304 	mov.w	r3, #4
20001644:	9302      	str	r3, [sp, #8]
20001646:	6878      	ldr	r0, [r7, #4]
20001648:	f04f 01e2 	mov.w	r1, #226	; 0xe2
2000164c:	f04f 0230 	mov.w	r2, #48	; 0x30
20001650:	f04f 034f 	mov.w	r3, #79	; 0x4f
20001654:	f7ff fa78 	bl	20000b48 <drawChar>
	  drawChar(print, GREENBUTTON_X +(GREENBUTTON_W/3) + 25 , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'N', ILI9341_DARKGREY,ILI9341_GREEN, 4 );
20001658:	f647 33ef 	movw	r3, #31727	; 0x7bef
2000165c:	9300      	str	r3, [sp, #0]
2000165e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
20001662:	9301      	str	r3, [sp, #4]
20001664:	f04f 0304 	mov.w	r3, #4
20001668:	9302      	str	r3, [sp, #8]
2000166a:	6878      	ldr	r0, [r7, #4]
2000166c:	f04f 01fb 	mov.w	r1, #251	; 0xfb
20001670:	f04f 0230 	mov.w	r2, #48	; 0x30
20001674:	f04f 034e 	mov.w	r3, #78	; 0x4e
20001678:	f7ff fa66 	bl	20000b48 <drawChar>
	//fillRoundRect(print, REDBUTTON_X, REDBUTTON_Y, REDBUTTON_W, REDBUTTON_H,REDBUTTON_W/8, ILI9341_RED);
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4, REDBUTTON_Y + (REDBUTTON_H/2.5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4);
2000167c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001680:	9300      	str	r3, [sp, #0]
20001682:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001686:	9301      	str	r3, [sp, #4]
20001688:	f04f 0304 	mov.w	r3, #4
2000168c:	9302      	str	r3, [sp, #8]
2000168e:	6878      	ldr	r0, [r7, #4]
20001690:	f04f 01d7 	mov.w	r1, #215	; 0xd7
20001694:	f04f 02a8 	mov.w	r2, #168	; 0xa8
20001698:	f04f 034f 	mov.w	r3, #79	; 0x4f
2000169c:	f7ff fa54 	bl	20000b48 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 25 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_WHITE,ILI9341_WHITE, 4);
200016a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
200016a4:	9300      	str	r3, [sp, #0]
200016a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200016aa:	9301      	str	r3, [sp, #4]
200016ac:	f04f 0304 	mov.w	r3, #4
200016b0:	9302      	str	r3, [sp, #8]
200016b2:	6878      	ldr	r0, [r7, #4]
200016b4:	f04f 01f0 	mov.w	r1, #240	; 0xf0
200016b8:	f04f 02a8 	mov.w	r2, #168	; 0xa8
200016bc:	f04f 0346 	mov.w	r3, #70	; 0x46
200016c0:	f7ff fa42 	bl	20000b48 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 50 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_WHITE,ILI9341_WHITE, 4);
200016c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
200016c8:	9300      	str	r3, [sp, #0]
200016ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
200016ce:	9301      	str	r3, [sp, #4]
200016d0:	f04f 0304 	mov.w	r3, #4
200016d4:	9302      	str	r3, [sp, #8]
200016d6:	6878      	ldr	r0, [r7, #4]
200016d8:	f240 1109 	movw	r1, #265	; 0x109
200016dc:	f04f 02a8 	mov.w	r2, #168	; 0xa8
200016e0:	f04f 0346 	mov.w	r3, #70	; 0x46
200016e4:	f7ff fa30 	bl	20000b48 <drawChar>



  MovementOn = true;
200016e8:	f24b 3314 	movw	r3, #45844	; 0xb314
200016ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f0:	f04f 0201 	mov.w	r2, #1
200016f4:	601a      	str	r2, [r3, #0]
}
200016f6:	f107 0708 	add.w	r7, r7, #8
200016fa:	46bd      	mov	sp, r7
200016fc:	bd80      	pop	{r7, pc}
200016fe:	bf00      	nop

20001700 <linebutton>:


void linebutton(struct Print * print)
{
20001700:	b580      	push	{r7, lr}
20001702:	b086      	sub	sp, #24
20001704:	af04      	add	r7, sp, #16
20001706:	6078      	str	r0, [r7, #4]
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) , N64BUTTON_Y + (N64BUTTON_H/5), 'L', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001708:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000170c:	9300      	str	r3, [sp, #0]
2000170e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001712:	9301      	str	r3, [sp, #4]
20001714:	f04f 0304 	mov.w	r3, #4
20001718:	9302      	str	r3, [sp, #8]
2000171a:	6878      	ldr	r0, [r7, #4]
2000171c:	f04f 0126 	mov.w	r1, #38	; 0x26
20001720:	f04f 0218 	mov.w	r2, #24
20001724:	f04f 034c 	mov.w	r3, #76	; 0x4c
20001728:	f7ff fa0e 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 25 , N64BUTTON_Y + (N64BUTTON_H/5), 'I', ILI9341_WHITE,ILI9341_WHITE, 4 );
2000172c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001730:	9300      	str	r3, [sp, #0]
20001732:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001736:	9301      	str	r3, [sp, #4]
20001738:	f04f 0304 	mov.w	r3, #4
2000173c:	9302      	str	r3, [sp, #8]
2000173e:	6878      	ldr	r0, [r7, #4]
20001740:	f04f 013f 	mov.w	r1, #63	; 0x3f
20001744:	f04f 0218 	mov.w	r2, #24
20001748:	f04f 0349 	mov.w	r3, #73	; 0x49
2000174c:	f7ff f9fc 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 50 , N64BUTTON_Y + (N64BUTTON_H/5), 'N', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001750:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001754:	9300      	str	r3, [sp, #0]
20001756:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000175a:	9301      	str	r3, [sp, #4]
2000175c:	f04f 0304 	mov.w	r3, #4
20001760:	9302      	str	r3, [sp, #8]
20001762:	6878      	ldr	r0, [r7, #4]
20001764:	f04f 0158 	mov.w	r1, #88	; 0x58
20001768:	f04f 0218 	mov.w	r2, #24
2000176c:	f04f 034e 	mov.w	r3, #78	; 0x4e
20001770:	f7ff f9ea 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 75 , N64BUTTON_Y + (N64BUTTON_H/5), 'E', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001774:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001778:	9300      	str	r3, [sp, #0]
2000177a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000177e:	9301      	str	r3, [sp, #4]
20001780:	f04f 0304 	mov.w	r3, #4
20001784:	9302      	str	r3, [sp, #8]
20001786:	6878      	ldr	r0, [r7, #4]
20001788:	f04f 0171 	mov.w	r1, #113	; 0x71
2000178c:	f04f 0218 	mov.w	r2, #24
20001790:	f04f 0345 	mov.w	r3, #69	; 0x45
20001794:	f7ff f9d8 	bl	20000b48 <drawChar>

	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) , N64BUTTON_Y + (N64BUTTON_H*3/5), 'F', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001798:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000179c:	9300      	str	r3, [sp, #0]
2000179e:	f64f 73ff 	movw	r3, #65535	; 0xffff
200017a2:	9301      	str	r3, [sp, #4]
200017a4:	f04f 0304 	mov.w	r3, #4
200017a8:	9302      	str	r3, [sp, #8]
200017aa:	6878      	ldr	r0, [r7, #4]
200017ac:	f04f 0118 	mov.w	r1, #24
200017b0:	f04f 0248 	mov.w	r2, #72	; 0x48
200017b4:	f04f 0346 	mov.w	r3, #70	; 0x46
200017b8:	f7ff f9c6 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 25 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4 );
200017bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
200017c0:	9300      	str	r3, [sp, #0]
200017c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200017c6:	9301      	str	r3, [sp, #4]
200017c8:	f04f 0304 	mov.w	r3, #4
200017cc:	9302      	str	r3, [sp, #8]
200017ce:	6878      	ldr	r0, [r7, #4]
200017d0:	f04f 0131 	mov.w	r1, #49	; 0x31
200017d4:	f04f 0248 	mov.w	r2, #72	; 0x48
200017d8:	f04f 034f 	mov.w	r3, #79	; 0x4f
200017dc:	f7ff f9b4 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 50 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_WHITE,ILI9341_WHITE, 4 );
200017e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
200017e4:	9300      	str	r3, [sp, #0]
200017e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200017ea:	9301      	str	r3, [sp, #4]
200017ec:	f04f 0304 	mov.w	r3, #4
200017f0:	9302      	str	r3, [sp, #8]
200017f2:	6878      	ldr	r0, [r7, #4]
200017f4:	f04f 014a 	mov.w	r1, #74	; 0x4a
200017f8:	f04f 0248 	mov.w	r2, #72	; 0x48
200017fc:	f04f 034c 	mov.w	r3, #76	; 0x4c
20001800:	f7ff f9a2 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 75 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001804:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001808:	9300      	str	r3, [sp, #0]
2000180a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000180e:	9301      	str	r3, [sp, #4]
20001810:	f04f 0304 	mov.w	r3, #4
20001814:	9302      	str	r3, [sp, #8]
20001816:	6878      	ldr	r0, [r7, #4]
20001818:	f04f 0163 	mov.w	r1, #99	; 0x63
2000181c:	f04f 0248 	mov.w	r2, #72	; 0x48
20001820:	f04f 034c 	mov.w	r3, #76	; 0x4c
20001824:	f7ff f990 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 100 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4 );
20001828:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000182c:	9300      	str	r3, [sp, #0]
2000182e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001832:	9301      	str	r3, [sp, #4]
20001834:	f04f 0304 	mov.w	r3, #4
20001838:	9302      	str	r3, [sp, #8]
2000183a:	6878      	ldr	r0, [r7, #4]
2000183c:	f04f 017c 	mov.w	r1, #124	; 0x7c
20001840:	f04f 0248 	mov.w	r2, #72	; 0x48
20001844:	f04f 034f 	mov.w	r3, #79	; 0x4f
20001848:	f7ff f97e 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 125 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'W', ILI9341_WHITE,ILI9341_WHITE, 4 );
2000184c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001850:	9300      	str	r3, [sp, #0]
20001852:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001856:	9301      	str	r3, [sp, #4]
20001858:	f04f 0304 	mov.w	r3, #4
2000185c:	9302      	str	r3, [sp, #8]
2000185e:	6878      	ldr	r0, [r7, #4]
20001860:	f04f 0195 	mov.w	r1, #149	; 0x95
20001864:	f04f 0248 	mov.w	r2, #72	; 0x48
20001868:	f04f 0357 	mov.w	r3, #87	; 0x57
2000186c:	f7ff f96c 	bl	20000b48 <drawChar>

	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4, LINEBUTTON_Y + (LINEBUTTON_H/2.5), 'N', ILI9341_DARKGREY,ILI9341_DARKGREY, 4);
20001870:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001874:	9300      	str	r3, [sp, #0]
20001876:	f647 33ef 	movw	r3, #31727	; 0x7bef
2000187a:	9301      	str	r3, [sp, #4]
2000187c:	f04f 0304 	mov.w	r3, #4
20001880:	9302      	str	r3, [sp, #8]
20001882:	6878      	ldr	r0, [r7, #4]
20001884:	f04f 012d 	mov.w	r1, #45	; 0x2d
20001888:	f04f 02a8 	mov.w	r2, #168	; 0xa8
2000188c:	f04f 034e 	mov.w	r3, #78	; 0x4e
20001890:	f7ff f95a 	bl	20000b48 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 25 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '6', ILI9341_DARKGREY,ILI9341_DARKGREY, 4);
20001894:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001898:	9300      	str	r3, [sp, #0]
2000189a:	f647 33ef 	movw	r3, #31727	; 0x7bef
2000189e:	9301      	str	r3, [sp, #4]
200018a0:	f04f 0304 	mov.w	r3, #4
200018a4:	9302      	str	r3, [sp, #8]
200018a6:	6878      	ldr	r0, [r7, #4]
200018a8:	f04f 0146 	mov.w	r1, #70	; 0x46
200018ac:	f04f 02a8 	mov.w	r2, #168	; 0xa8
200018b0:	f04f 0336 	mov.w	r3, #54	; 0x36
200018b4:	f7ff f948 	bl	20000b48 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 50 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '4', ILI9341_DARKGREY,ILI9341_DARKGREY, 4);
200018b8:	f647 33ef 	movw	r3, #31727	; 0x7bef
200018bc:	9300      	str	r3, [sp, #0]
200018be:	f647 33ef 	movw	r3, #31727	; 0x7bef
200018c2:	9301      	str	r3, [sp, #4]
200018c4:	f04f 0304 	mov.w	r3, #4
200018c8:	9302      	str	r3, [sp, #8]
200018ca:	6878      	ldr	r0, [r7, #4]
200018cc:	f04f 015f 	mov.w	r1, #95	; 0x5f
200018d0:	f04f 02a8 	mov.w	r2, #168	; 0xa8
200018d4:	f04f 0334 	mov.w	r3, #52	; 0x34
200018d8:	f7ff f936 	bl	20000b48 <drawChar>

	N64ControlOn = false;
200018dc:	f24b 3318 	movw	r3, #45848	; 0xb318
200018e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e4:	f04f 0200 	mov.w	r2, #0
200018e8:	601a      	str	r2, [r3, #0]
	}
200018ea:	f107 0708 	add.w	r7, r7, #8
200018ee:	46bd      	mov	sp, r7
200018f0:	bd80      	pop	{r7, pc}
200018f2:	bf00      	nop

200018f4 <n64button>:

void n64button(struct Print * print)
{
200018f4:	b580      	push	{r7, lr}
200018f6:	b086      	sub	sp, #24
200018f8:	af04      	add	r7, sp, #16
200018fa:	6078      	str	r0, [r7, #4]
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) , N64BUTTON_Y + (N64BUTTON_H/5), 'L', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
200018fc:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001900:	9300      	str	r3, [sp, #0]
20001902:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001906:	9301      	str	r3, [sp, #4]
20001908:	f04f 0304 	mov.w	r3, #4
2000190c:	9302      	str	r3, [sp, #8]
2000190e:	6878      	ldr	r0, [r7, #4]
20001910:	f04f 0126 	mov.w	r1, #38	; 0x26
20001914:	f04f 0218 	mov.w	r2, #24
20001918:	f04f 034c 	mov.w	r3, #76	; 0x4c
2000191c:	f7ff f914 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 25 , N64BUTTON_Y + (N64BUTTON_H/5), 'I', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
20001920:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001924:	9300      	str	r3, [sp, #0]
20001926:	f647 33ef 	movw	r3, #31727	; 0x7bef
2000192a:	9301      	str	r3, [sp, #4]
2000192c:	f04f 0304 	mov.w	r3, #4
20001930:	9302      	str	r3, [sp, #8]
20001932:	6878      	ldr	r0, [r7, #4]
20001934:	f04f 013f 	mov.w	r1, #63	; 0x3f
20001938:	f04f 0218 	mov.w	r2, #24
2000193c:	f04f 0349 	mov.w	r3, #73	; 0x49
20001940:	f7ff f902 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 50 , N64BUTTON_Y + (N64BUTTON_H/5), 'N', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
20001944:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001948:	9300      	str	r3, [sp, #0]
2000194a:	f647 33ef 	movw	r3, #31727	; 0x7bef
2000194e:	9301      	str	r3, [sp, #4]
20001950:	f04f 0304 	mov.w	r3, #4
20001954:	9302      	str	r3, [sp, #8]
20001956:	6878      	ldr	r0, [r7, #4]
20001958:	f04f 0158 	mov.w	r1, #88	; 0x58
2000195c:	f04f 0218 	mov.w	r2, #24
20001960:	f04f 034e 	mov.w	r3, #78	; 0x4e
20001964:	f7ff f8f0 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 75 , N64BUTTON_Y + (N64BUTTON_H/5), 'E', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
20001968:	f647 33ef 	movw	r3, #31727	; 0x7bef
2000196c:	9300      	str	r3, [sp, #0]
2000196e:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001972:	9301      	str	r3, [sp, #4]
20001974:	f04f 0304 	mov.w	r3, #4
20001978:	9302      	str	r3, [sp, #8]
2000197a:	6878      	ldr	r0, [r7, #4]
2000197c:	f04f 0171 	mov.w	r1, #113	; 0x71
20001980:	f04f 0218 	mov.w	r2, #24
20001984:	f04f 0345 	mov.w	r3, #69	; 0x45
20001988:	f7ff f8de 	bl	20000b48 <drawChar>

	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) , N64BUTTON_Y + (N64BUTTON_H*3/5), 'F', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
2000198c:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001990:	9300      	str	r3, [sp, #0]
20001992:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001996:	9301      	str	r3, [sp, #4]
20001998:	f04f 0304 	mov.w	r3, #4
2000199c:	9302      	str	r3, [sp, #8]
2000199e:	6878      	ldr	r0, [r7, #4]
200019a0:	f04f 0118 	mov.w	r1, #24
200019a4:	f04f 0248 	mov.w	r2, #72	; 0x48
200019a8:	f04f 0346 	mov.w	r3, #70	; 0x46
200019ac:	f7ff f8cc 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 25 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
200019b0:	f647 33ef 	movw	r3, #31727	; 0x7bef
200019b4:	9300      	str	r3, [sp, #0]
200019b6:	f647 33ef 	movw	r3, #31727	; 0x7bef
200019ba:	9301      	str	r3, [sp, #4]
200019bc:	f04f 0304 	mov.w	r3, #4
200019c0:	9302      	str	r3, [sp, #8]
200019c2:	6878      	ldr	r0, [r7, #4]
200019c4:	f04f 0131 	mov.w	r1, #49	; 0x31
200019c8:	f04f 0248 	mov.w	r2, #72	; 0x48
200019cc:	f04f 034f 	mov.w	r3, #79	; 0x4f
200019d0:	f7ff f8ba 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 50 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
200019d4:	f647 33ef 	movw	r3, #31727	; 0x7bef
200019d8:	9300      	str	r3, [sp, #0]
200019da:	f647 33ef 	movw	r3, #31727	; 0x7bef
200019de:	9301      	str	r3, [sp, #4]
200019e0:	f04f 0304 	mov.w	r3, #4
200019e4:	9302      	str	r3, [sp, #8]
200019e6:	6878      	ldr	r0, [r7, #4]
200019e8:	f04f 014a 	mov.w	r1, #74	; 0x4a
200019ec:	f04f 0248 	mov.w	r2, #72	; 0x48
200019f0:	f04f 034c 	mov.w	r3, #76	; 0x4c
200019f4:	f7ff f8a8 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 75 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
200019f8:	f647 33ef 	movw	r3, #31727	; 0x7bef
200019fc:	9300      	str	r3, [sp, #0]
200019fe:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001a02:	9301      	str	r3, [sp, #4]
20001a04:	f04f 0304 	mov.w	r3, #4
20001a08:	9302      	str	r3, [sp, #8]
20001a0a:	6878      	ldr	r0, [r7, #4]
20001a0c:	f04f 0163 	mov.w	r1, #99	; 0x63
20001a10:	f04f 0248 	mov.w	r2, #72	; 0x48
20001a14:	f04f 034c 	mov.w	r3, #76	; 0x4c
20001a18:	f7ff f896 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 100 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
20001a1c:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001a20:	9300      	str	r3, [sp, #0]
20001a22:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001a26:	9301      	str	r3, [sp, #4]
20001a28:	f04f 0304 	mov.w	r3, #4
20001a2c:	9302      	str	r3, [sp, #8]
20001a2e:	6878      	ldr	r0, [r7, #4]
20001a30:	f04f 017c 	mov.w	r1, #124	; 0x7c
20001a34:	f04f 0248 	mov.w	r2, #72	; 0x48
20001a38:	f04f 034f 	mov.w	r3, #79	; 0x4f
20001a3c:	f7ff f884 	bl	20000b48 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 125 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'W', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
20001a40:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001a44:	9300      	str	r3, [sp, #0]
20001a46:	f647 33ef 	movw	r3, #31727	; 0x7bef
20001a4a:	9301      	str	r3, [sp, #4]
20001a4c:	f04f 0304 	mov.w	r3, #4
20001a50:	9302      	str	r3, [sp, #8]
20001a52:	6878      	ldr	r0, [r7, #4]
20001a54:	f04f 0195 	mov.w	r1, #149	; 0x95
20001a58:	f04f 0248 	mov.w	r2, #72	; 0x48
20001a5c:	f04f 0357 	mov.w	r3, #87	; 0x57
20001a60:	f7ff f872 	bl	20000b48 <drawChar>

	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4, LINEBUTTON_Y + (LINEBUTTON_H/2.5), 'N', ILI9341_WHITE,ILI9341_WHITE, 4);
20001a64:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001a68:	9300      	str	r3, [sp, #0]
20001a6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001a6e:	9301      	str	r3, [sp, #4]
20001a70:	f04f 0304 	mov.w	r3, #4
20001a74:	9302      	str	r3, [sp, #8]
20001a76:	6878      	ldr	r0, [r7, #4]
20001a78:	f04f 012d 	mov.w	r1, #45	; 0x2d
20001a7c:	f04f 02a8 	mov.w	r2, #168	; 0xa8
20001a80:	f04f 034e 	mov.w	r3, #78	; 0x4e
20001a84:	f7ff f860 	bl	20000b48 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 25 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '6', ILI9341_WHITE,ILI9341_WHITE, 4);
20001a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001a8c:	9300      	str	r3, [sp, #0]
20001a8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001a92:	9301      	str	r3, [sp, #4]
20001a94:	f04f 0304 	mov.w	r3, #4
20001a98:	9302      	str	r3, [sp, #8]
20001a9a:	6878      	ldr	r0, [r7, #4]
20001a9c:	f04f 0146 	mov.w	r1, #70	; 0x46
20001aa0:	f04f 02a8 	mov.w	r2, #168	; 0xa8
20001aa4:	f04f 0336 	mov.w	r3, #54	; 0x36
20001aa8:	f7ff f84e 	bl	20000b48 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 50 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '4', ILI9341_WHITE,ILI9341_WHITE, 4);
20001aac:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ab0:	9300      	str	r3, [sp, #0]
20001ab2:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ab6:	9301      	str	r3, [sp, #4]
20001ab8:	f04f 0304 	mov.w	r3, #4
20001abc:	9302      	str	r3, [sp, #8]
20001abe:	6878      	ldr	r0, [r7, #4]
20001ac0:	f04f 015f 	mov.w	r1, #95	; 0x5f
20001ac4:	f04f 02a8 	mov.w	r2, #168	; 0xa8
20001ac8:	f04f 0334 	mov.w	r3, #52	; 0x34
20001acc:	f7ff f83c 	bl	20000b48 <drawChar>

	N64ControlOn = true;
20001ad0:	f24b 3318 	movw	r3, #45848	; 0xb318
20001ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ad8:	f04f 0201 	mov.w	r2, #1
20001adc:	601a      	str	r2, [r3, #0]
}
20001ade:	f107 0708 	add.w	r7, r7, #8
20001ae2:	46bd      	mov	sp, r7
20001ae4:	bd80      	pop	{r7, pc}
20001ae6:	bf00      	nop

20001ae8 <start_stop_buttons>:
void start_stop_buttons(struct Adafruit_FT6206 * ts) {
20001ae8:	b580      	push	{r7, lr}
20001aea:	b088      	sub	sp, #32
20001aec:	af02      	add	r7, sp, #8
20001aee:	6078      	str	r0, [r7, #4]
	if (touched(ts)){
20001af0:	6878      	ldr	r0, [r7, #4]
20001af2:	f7fe fce9 	bl	200004c8 <touched>
20001af6:	4603      	mov	r3, r0
20001af8:	2b00      	cmp	r3, #0
20001afa:	f000 8091 	beq.w	20001c20 <start_stop_buttons+0x138>
		struct TS_Point * p;
		p = (struct TS_Point *) malloc(sizeof(struct TS_Point));
20001afe:	f04f 0006 	mov.w	r0, #6
20001b02:	f002 fbef 	bl	200042e4 <malloc>
20001b06:	4603      	mov	r3, r0
20001b08:	60fb      	str	r3, [r7, #12]
		p = getPoint(ts);
20001b0a:	6878      	ldr	r0, [r7, #4]
20001b0c:	f7fe fe10 	bl	20000730 <getPoint>
20001b10:	4603      	mov	r3, r0
20001b12:	60fb      	str	r3, [r7, #12]

		p->x = map(p->x, 0, 240, 240, 0);
20001b14:	68fb      	ldr	r3, [r7, #12]
20001b16:	881b      	ldrh	r3, [r3, #0]
20001b18:	b21b      	sxth	r3, r3
20001b1a:	f04f 0200 	mov.w	r2, #0
20001b1e:	9200      	str	r2, [sp, #0]
20001b20:	4618      	mov	r0, r3
20001b22:	f04f 0100 	mov.w	r1, #0
20001b26:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20001b2a:	f04f 03f0 	mov.w	r3, #240	; 0xf0
20001b2e:	f7ff fcf3 	bl	20001518 <map>
20001b32:	4603      	mov	r3, r0
20001b34:	b29a      	uxth	r2, r3
20001b36:	68fb      	ldr	r3, [r7, #12]
20001b38:	801a      	strh	r2, [r3, #0]
		p->y = map(p->y, 0, 320, 320, 0);
20001b3a:	68fb      	ldr	r3, [r7, #12]
20001b3c:	885b      	ldrh	r3, [r3, #2]
20001b3e:	b21b      	sxth	r3, r3
20001b40:	f04f 0200 	mov.w	r2, #0
20001b44:	9200      	str	r2, [sp, #0]
20001b46:	4618      	mov	r0, r3
20001b48:	f04f 0100 	mov.w	r1, #0
20001b4c:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001b50:	f44f 73a0 	mov.w	r3, #320	; 0x140
20001b54:	f7ff fce0 	bl	20001518 <map>
20001b58:	4603      	mov	r3, r0
20001b5a:	b29a      	uxth	r2, r3
20001b5c:	68fb      	ldr	r3, [r7, #12]
20001b5e:	805a      	strh	r2, [r3, #2]
//			int y =  height(print) - p->x;;
//			int x = p->y;
		int y = height(print) - p->x;
20001b60:	f24b 3358 	movw	r3, #45912	; 0xb358
20001b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b68:	681b      	ldr	r3, [r3, #0]
20001b6a:	4618      	mov	r0, r3
20001b6c:	f7ff f8f4 	bl	20000d58 <height>
20001b70:	4603      	mov	r3, r0
20001b72:	b29b      	uxth	r3, r3
20001b74:	b21a      	sxth	r2, r3
20001b76:	68fb      	ldr	r3, [r7, #12]
20001b78:	881b      	ldrh	r3, [r3, #0]
20001b7a:	b21b      	sxth	r3, r3
20001b7c:	ebc3 0302 	rsb	r3, r3, r2
20001b80:	613b      	str	r3, [r7, #16]
		int x = p->y;
20001b82:	68fb      	ldr	r3, [r7, #12]
20001b84:	885b      	ldrh	r3, [r3, #2]
20001b86:	b21b      	sxth	r3, r3
20001b88:	617b      	str	r3, [r7, #20]

		if (MovementOn)
20001b8a:	f24b 3314 	movw	r3, #45844	; 0xb314
20001b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b92:	681b      	ldr	r3, [r3, #0]
20001b94:	2b00      	cmp	r3, #0
20001b96:	d01c      	beq.n	20001bd2 <start_stop_buttons+0xea>
			{
			  if((x > REDBUTTON_X) && (x < (REDBUTTON_X + REDBUTTON_W))) {
20001b98:	697b      	ldr	r3, [r7, #20]
20001b9a:	2bb4      	cmp	r3, #180	; 0xb4
20001b9c:	dd36      	ble.n	20001c0c <start_stop_buttons+0x124>
20001b9e:	697a      	ldr	r2, [r7, #20]
20001ba0:	f240 133f 	movw	r3, #319	; 0x13f
20001ba4:	429a      	cmp	r2, r3
20001ba6:	dc33      	bgt.n	20001c10 <start_stop_buttons+0x128>
				if ((y > REDBUTTON_Y) && (y <= (REDBUTTON_Y + REDBUTTON_H))) {
20001ba8:	693b      	ldr	r3, [r7, #16]
20001baa:	2b78      	cmp	r3, #120	; 0x78
20001bac:	dd32      	ble.n	20001c14 <start_stop_buttons+0x12c>
20001bae:	693b      	ldr	r3, [r7, #16]
20001bb0:	2bf0      	cmp	r3, #240	; 0xf0
20001bb2:	dc31      	bgt.n	20001c18 <start_stop_buttons+0x130>
					printf("RED BUTTON HIT\n\r");
20001bb4:	f64a 3000 	movw	r0, #43776	; 0xab00
20001bb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bbc:	f002 feda 	bl	20004974 <printf>
				  redBtn(print);
20001bc0:	f24b 3358 	movw	r3, #45912	; 0xb358
20001bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc8:	681b      	ldr	r3, [r3, #0]
20001bca:	4618      	mov	r0, r3
20001bcc:	f7ff fcc4 	bl	20001558 <redBtn>
20001bd0:	e023      	b.n	20001c1a <start_stop_buttons+0x132>
				}
			  }
			}
			else //Record is off (MovementOn == false)
			{
			  if((x > GREENBUTTON_X) && (x < (GREENBUTTON_X + GREENBUTTON_W))) {
20001bd2:	697b      	ldr	r3, [r7, #20]
20001bd4:	2bb4      	cmp	r3, #180	; 0xb4
20001bd6:	dd20      	ble.n	20001c1a <start_stop_buttons+0x132>
20001bd8:	697a      	ldr	r2, [r7, #20]
20001bda:	f240 133f 	movw	r3, #319	; 0x13f
20001bde:	429a      	cmp	r2, r3
20001be0:	dc1b      	bgt.n	20001c1a <start_stop_buttons+0x132>
				if ((y > GREENBUTTON_Y) && (y <= (GREENBUTTON_Y + GREENBUTTON_H))) {
20001be2:	693b      	ldr	r3, [r7, #16]
20001be4:	2b00      	cmp	r3, #0
20001be6:	dd18      	ble.n	20001c1a <start_stop_buttons+0x132>
20001be8:	693b      	ldr	r3, [r7, #16]
20001bea:	2b78      	cmp	r3, #120	; 0x78
20001bec:	dc15      	bgt.n	20001c1a <start_stop_buttons+0x132>
					printf("GREEN BUTTON HIT\n\r");
20001bee:	f64a 3014 	movw	r0, #43796	; 0xab14
20001bf2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bf6:	f002 febd 	bl	20004974 <printf>
				  greenBtn(print);
20001bfa:	f24b 3358 	movw	r3, #45912	; 0xb358
20001bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c02:	681b      	ldr	r3, [r3, #0]
20001c04:	4618      	mov	r0, r3
20001c06:	f7ff fd11 	bl	2000162c <greenBtn>
20001c0a:	e006      	b.n	20001c1a <start_stop_buttons+0x132>
		if (MovementOn)
			{
			  if((x > REDBUTTON_X) && (x < (REDBUTTON_X + REDBUTTON_W))) {
				if ((y > REDBUTTON_Y) && (y <= (REDBUTTON_Y + REDBUTTON_H))) {
					printf("RED BUTTON HIT\n\r");
				  redBtn(print);
20001c0c:	bf00      	nop
20001c0e:	e004      	b.n	20001c1a <start_stop_buttons+0x132>
20001c10:	bf00      	nop
20001c12:	e002      	b.n	20001c1a <start_stop_buttons+0x132>
20001c14:	bf00      	nop
20001c16:	e000      	b.n	20001c1a <start_stop_buttons+0x132>
20001c18:	bf00      	nop
					printf("GREEN BUTTON HIT\n\r");
				  greenBtn(print);
				}
			  }
			}
		free(p);
20001c1a:	68f8      	ldr	r0, [r7, #12]
20001c1c:	f002 fb5a 	bl	200042d4 <free>
	}

}
20001c20:	f107 0718 	add.w	r7, r7, #24
20001c24:	46bd      	mov	sp, r7
20001c26:	bd80      	pop	{r7, pc}

20001c28 <mode_buttons>:

void mode_buttons(struct Adafruit_FT6206 * ts) {
20001c28:	b580      	push	{r7, lr}
20001c2a:	b088      	sub	sp, #32
20001c2c:	af02      	add	r7, sp, #8
20001c2e:	6078      	str	r0, [r7, #4]
	if (touched(ts)){
20001c30:	6878      	ldr	r0, [r7, #4]
20001c32:	f7fe fc49 	bl	200004c8 <touched>
20001c36:	4603      	mov	r3, r0
20001c38:	2b00      	cmp	r3, #0
20001c3a:	f000 808d 	beq.w	20001d58 <mode_buttons+0x130>
		struct TS_Point * p;
		p = (struct TS_Point *) malloc(sizeof(struct TS_Point));
20001c3e:	f04f 0006 	mov.w	r0, #6
20001c42:	f002 fb4f 	bl	200042e4 <malloc>
20001c46:	4603      	mov	r3, r0
20001c48:	60fb      	str	r3, [r7, #12]
		p = getPoint(ts);
20001c4a:	6878      	ldr	r0, [r7, #4]
20001c4c:	f7fe fd70 	bl	20000730 <getPoint>
20001c50:	4603      	mov	r3, r0
20001c52:	60fb      	str	r3, [r7, #12]

		p->x = map(p->x, 0, 240, 240, 0);
20001c54:	68fb      	ldr	r3, [r7, #12]
20001c56:	881b      	ldrh	r3, [r3, #0]
20001c58:	b21b      	sxth	r3, r3
20001c5a:	f04f 0200 	mov.w	r2, #0
20001c5e:	9200      	str	r2, [sp, #0]
20001c60:	4618      	mov	r0, r3
20001c62:	f04f 0100 	mov.w	r1, #0
20001c66:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20001c6a:	f04f 03f0 	mov.w	r3, #240	; 0xf0
20001c6e:	f7ff fc53 	bl	20001518 <map>
20001c72:	4603      	mov	r3, r0
20001c74:	b29a      	uxth	r2, r3
20001c76:	68fb      	ldr	r3, [r7, #12]
20001c78:	801a      	strh	r2, [r3, #0]
		p->y = map(p->y, 0, 320, 320, 0);
20001c7a:	68fb      	ldr	r3, [r7, #12]
20001c7c:	885b      	ldrh	r3, [r3, #2]
20001c7e:	b21b      	sxth	r3, r3
20001c80:	f04f 0200 	mov.w	r2, #0
20001c84:	9200      	str	r2, [sp, #0]
20001c86:	4618      	mov	r0, r3
20001c88:	f04f 0100 	mov.w	r1, #0
20001c8c:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001c90:	f44f 73a0 	mov.w	r3, #320	; 0x140
20001c94:	f7ff fc40 	bl	20001518 <map>
20001c98:	4603      	mov	r3, r0
20001c9a:	b29a      	uxth	r2, r3
20001c9c:	68fb      	ldr	r3, [r7, #12]
20001c9e:	805a      	strh	r2, [r3, #2]
//			int y =  height(print) - p->x;;
//			int x = p->y;
		int y = height(print) - p->x;
20001ca0:	f24b 3358 	movw	r3, #45912	; 0xb358
20001ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca8:	681b      	ldr	r3, [r3, #0]
20001caa:	4618      	mov	r0, r3
20001cac:	f7ff f854 	bl	20000d58 <height>
20001cb0:	4603      	mov	r3, r0
20001cb2:	b29b      	uxth	r3, r3
20001cb4:	b21a      	sxth	r2, r3
20001cb6:	68fb      	ldr	r3, [r7, #12]
20001cb8:	881b      	ldrh	r3, [r3, #0]
20001cba:	b21b      	sxth	r3, r3
20001cbc:	ebc3 0302 	rsb	r3, r3, r2
20001cc0:	613b      	str	r3, [r7, #16]
		int x = p->y;
20001cc2:	68fb      	ldr	r3, [r7, #12]
20001cc4:	885b      	ldrh	r3, [r3, #2]
20001cc6:	b21b      	sxth	r3, r3
20001cc8:	617b      	str	r3, [r7, #20]

		if (N64ControlOn)
20001cca:	f24b 3318 	movw	r3, #45848	; 0xb318
20001cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd2:	681b      	ldr	r3, [r3, #0]
20001cd4:	2b00      	cmp	r3, #0
20001cd6:	d01a      	beq.n	20001d0e <mode_buttons+0xe6>
			{
			  if((x > LINEBUTTON_X) && (x < (LINEBUTTON_X + LINEBUTTON_W))) {
20001cd8:	697b      	ldr	r3, [r7, #20]
20001cda:	2b0a      	cmp	r3, #10
20001cdc:	dd32      	ble.n	20001d44 <mode_buttons+0x11c>
20001cde:	697b      	ldr	r3, [r7, #20]
20001ce0:	2b95      	cmp	r3, #149	; 0x95
20001ce2:	dc31      	bgt.n	20001d48 <mode_buttons+0x120>
				if ((y > LINEBUTTON_Y) && (y <= (LINEBUTTON_Y + LINEBUTTON_H))) {
20001ce4:	693b      	ldr	r3, [r7, #16]
20001ce6:	2b78      	cmp	r3, #120	; 0x78
20001ce8:	dd30      	ble.n	20001d4c <mode_buttons+0x124>
20001cea:	693b      	ldr	r3, [r7, #16]
20001cec:	2bf0      	cmp	r3, #240	; 0xf0
20001cee:	dc2f      	bgt.n	20001d50 <mode_buttons+0x128>
					printf("LINE BUTTON HIT\n\r");
20001cf0:	f64a 3028 	movw	r0, #43816	; 0xab28
20001cf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cf8:	f002 fe3c 	bl	20004974 <printf>
				  linebutton(print);
20001cfc:	f24b 3358 	movw	r3, #45912	; 0xb358
20001d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d04:	681b      	ldr	r3, [r3, #0]
20001d06:	4618      	mov	r0, r3
20001d08:	f7ff fcfa 	bl	20001700 <linebutton>
20001d0c:	e021      	b.n	20001d52 <mode_buttons+0x12a>
				}
			  }
			}
			else //Record is off (MovementOn == false)
			{
			  if((x > N64BUTTON_X) && (x < (N64BUTTON_X + N64BUTTON_W))) {
20001d0e:	697b      	ldr	r3, [r7, #20]
20001d10:	2b0a      	cmp	r3, #10
20001d12:	dd1e      	ble.n	20001d52 <mode_buttons+0x12a>
20001d14:	697b      	ldr	r3, [r7, #20]
20001d16:	2b95      	cmp	r3, #149	; 0x95
20001d18:	dc1b      	bgt.n	20001d52 <mode_buttons+0x12a>
				if ((y > N64BUTTON_Y) && (y <= (N64BUTTON_Y + N64BUTTON_H))) {
20001d1a:	693b      	ldr	r3, [r7, #16]
20001d1c:	2b00      	cmp	r3, #0
20001d1e:	dd18      	ble.n	20001d52 <mode_buttons+0x12a>
20001d20:	693b      	ldr	r3, [r7, #16]
20001d22:	2b78      	cmp	r3, #120	; 0x78
20001d24:	dc15      	bgt.n	20001d52 <mode_buttons+0x12a>
					printf("N64 BUTTON HIT\n\r");
20001d26:	f64a 303c 	movw	r0, #43836	; 0xab3c
20001d2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d2e:	f002 fe21 	bl	20004974 <printf>
				  n64button(print);
20001d32:	f24b 3358 	movw	r3, #45912	; 0xb358
20001d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3a:	681b      	ldr	r3, [r3, #0]
20001d3c:	4618      	mov	r0, r3
20001d3e:	f7ff fdd9 	bl	200018f4 <n64button>
20001d42:	e006      	b.n	20001d52 <mode_buttons+0x12a>
		if (N64ControlOn)
			{
			  if((x > LINEBUTTON_X) && (x < (LINEBUTTON_X + LINEBUTTON_W))) {
				if ((y > LINEBUTTON_Y) && (y <= (LINEBUTTON_Y + LINEBUTTON_H))) {
					printf("LINE BUTTON HIT\n\r");
				  linebutton(print);
20001d44:	bf00      	nop
20001d46:	e004      	b.n	20001d52 <mode_buttons+0x12a>
20001d48:	bf00      	nop
20001d4a:	e002      	b.n	20001d52 <mode_buttons+0x12a>
20001d4c:	bf00      	nop
20001d4e:	e000      	b.n	20001d52 <mode_buttons+0x12a>
20001d50:	bf00      	nop
					printf("N64 BUTTON HIT\n\r");
				  n64button(print);
				}
			  }
			}
		free(p);
20001d52:	68f8      	ldr	r0, [r7, #12]
20001d54:	f002 fabe 	bl	200042d4 <free>
	}
}
20001d58:	f107 0718 	add.w	r7, r7, #24
20001d5c:	46bd      	mov	sp, r7
20001d5e:	bd80      	pop	{r7, pc}

20001d60 <config_spi>:

void config_spi(void) {
20001d60:	b580      	push	{r7, lr}
20001d62:	b082      	sub	sp, #8
20001d64:	af02      	add	r7, sp, #8
	MSS_SPI_init( &g_mss_spi1 );
20001d66:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20001d6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d6e:	f000 fcb3 	bl	200026d8 <MSS_SPI_init>
		MSS_SPI_configure_master_mode
20001d72:	f04f 0308 	mov.w	r3, #8
20001d76:	9300      	str	r3, [sp, #0]
20001d78:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20001d7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d80:	f04f 0100 	mov.w	r1, #0
20001d84:	f04f 0200 	mov.w	r2, #0
20001d88:	f04f 0302 	mov.w	r3, #2
20001d8c:	f000 fdee 	bl	2000296c <MSS_SPI_configure_master_mode>
		    MSS_SPI_SLAVE_0,
		    MSS_SPI_MODE0,
		    MSS_SPI_PCLK_DIV_8,
		    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
		);
		MSS_SPI_configure_master_mode
20001d90:	f04f 0308 	mov.w	r3, #8
20001d94:	9300      	str	r3, [sp, #0]
20001d96:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20001d9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d9e:	f04f 0101 	mov.w	r1, #1
20001da2:	f04f 0200 	mov.w	r2, #0
20001da6:	f04f 0302 	mov.w	r3, #2
20001daa:	f000 fddf 	bl	2000296c <MSS_SPI_configure_master_mode>
			    MSS_SPI_MODE0,
			    MSS_SPI_PCLK_DIV_8,
			    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
			);

}
20001dae:	46bd      	mov	sp, r7
20001db0:	bd80      	pop	{r7, pc}
20001db2:	bf00      	nop

20001db4 <setup_screen>:

void setup_screen(struct Print * print, struct Adafruit_FT6206 * ts) {
20001db4:	b580      	push	{r7, lr}
20001db6:	b086      	sub	sp, #24
20001db8:	af04      	add	r7, sp, #16
20001dba:	6078      	str	r0, [r7, #4]
20001dbc:	6039      	str	r1, [r7, #0]
	begin(print);
20001dbe:	6878      	ldr	r0, [r7, #4]
20001dc0:	f7ff f84a 	bl	20000e58 <begin>
	ts_begin(ts, FT6206_DEFAULT_THRESSHOLD);
20001dc4:	6838      	ldr	r0, [r7, #0]
20001dc6:	f04f 0180 	mov.w	r1, #128	; 0x80
20001dca:	f7fe fb69 	bl	200004a0 <ts_begin>
	fillScreen(print, ILI9341_BLACK);
20001dce:	6878      	ldr	r0, [r7, #4]
20001dd0:	f04f 0100 	mov.w	r1, #0
20001dd4:	f7fe fd4e 	bl	20000874 <fillScreen>
	setRotation(print, 1);
20001dd8:	6878      	ldr	r0, [r7, #4]
20001dda:	f04f 0101 	mov.w	r1, #1
20001dde:	f7ff f9b7 	bl	20001150 <setRotation>

	fillRoundRect(print, GREENBUTTON_X, GREENBUTTON_Y, GREENBUTTON_W, GREENBUTTON_H, GREENBUTTON_W/8, ILI9341_GREEN);
20001de2:	f04f 0378 	mov.w	r3, #120	; 0x78
20001de6:	9300      	str	r3, [sp, #0]
20001de8:	f04f 0311 	mov.w	r3, #17
20001dec:	9301      	str	r3, [sp, #4]
20001dee:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
20001df2:	9302      	str	r3, [sp, #8]
20001df4:	6878      	ldr	r0, [r7, #4]
20001df6:	f04f 01b4 	mov.w	r1, #180	; 0xb4
20001dfa:	f04f 0200 	mov.w	r2, #0
20001dfe:	f04f 038c 	mov.w	r3, #140	; 0x8c
20001e02:	f7fe fe1f 	bl	20000a44 <fillRoundRect>
	fillRoundRect(print, REDBUTTON_X, REDBUTTON_Y, REDBUTTON_W, REDBUTTON_H,REDBUTTON_W/8, ILI9341_RED);
20001e06:	f04f 0378 	mov.w	r3, #120	; 0x78
20001e0a:	9300      	str	r3, [sp, #0]
20001e0c:	f04f 0311 	mov.w	r3, #17
20001e10:	9301      	str	r3, [sp, #4]
20001e12:	f44f 4378 	mov.w	r3, #63488	; 0xf800
20001e16:	9302      	str	r3, [sp, #8]
20001e18:	6878      	ldr	r0, [r7, #4]
20001e1a:	f04f 01b4 	mov.w	r1, #180	; 0xb4
20001e1e:	f04f 0278 	mov.w	r2, #120	; 0x78
20001e22:	f04f 038c 	mov.w	r3, #140	; 0x8c
20001e26:	f7fe fe0d 	bl	20000a44 <fillRoundRect>
	//fillRoundRect(print, N64BUTTON_X, N64BUTTON_Y, N64BUTTON_W, N64BUTTON_H,N64BUTTON_W/8, ILI9341_BLUE);
	//fillRoundRect(print, LINEBUTTON_X, LINEBUTTON_Y, LINEBUTTON_W, LINEBUTTON_H,LINEBUTTON_W/8, ILI9341_MAGENTA);
	redBtn(print);
20001e2a:	6878      	ldr	r0, [r7, #4]
20001e2c:	f7ff fb94 	bl	20001558 <redBtn>
	n64button(print);
20001e30:	6878      	ldr	r0, [r7, #4]
20001e32:	f7ff fd5f 	bl	200018f4 <n64button>
}
20001e36:	f107 0708 	add.w	r7, r7, #8
20001e3a:	46bd      	mov	sp, r7
20001e3c:	bd80      	pop	{r7, pc}
20001e3e:	bf00      	nop

20001e40 <main>:

int main()
{
20001e40:	b580      	push	{r7, lr}
20001e42:	b082      	sub	sp, #8
20001e44:	af00      	add	r7, sp, #0
	print = (struct Print *) malloc(sizeof(struct Print));
20001e46:	f04f 0020 	mov.w	r0, #32
20001e4a:	f002 fa4b 	bl	200042e4 <malloc>
20001e4e:	4603      	mov	r3, r0
20001e50:	461a      	mov	r2, r3
20001e52:	f24b 3358 	movw	r3, #45912	; 0xb358
20001e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e5a:	601a      	str	r2, [r3, #0]
	print->HEIGHT = ILI9341_TFTHEIGHT;
20001e5c:	f24b 3358 	movw	r3, #45912	; 0xb358
20001e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e64:	681b      	ldr	r3, [r3, #0]
20001e66:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001e6a:	805a      	strh	r2, [r3, #2]
	print->WIDTH = ILI9341_TFTWIDTH;
20001e6c:	f24b 3358 	movw	r3, #45912	; 0xb358
20001e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e74:	681b      	ldr	r3, [r3, #0]
20001e76:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20001e7a:	801a      	strh	r2, [r3, #0]

	ts = (struct Adafruit_FT6206 *) malloc(sizeof(struct Adafruit_FT6206));
20001e7c:	f04f 000e 	mov.w	r0, #14
20001e80:	f002 fa30 	bl	200042e4 <malloc>
20001e84:	4603      	mov	r3, r0
20001e86:	461a      	mov	r2, r3
20001e88:	f24b 335c 	movw	r3, #45916	; 0xb35c
20001e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e90:	601a      	str	r2, [r3, #0]

	config_spi();
20001e92:	f7ff ff65 	bl	20001d60 <config_spi>
	setup_screen(print, ts);
20001e96:	f24b 3358 	movw	r3, #45912	; 0xb358
20001e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e9e:	681a      	ldr	r2, [r3, #0]
20001ea0:	f24b 335c 	movw	r3, #45916	; 0xb35c
20001ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ea8:	681b      	ldr	r3, [r3, #0]
20001eaa:	4610      	mov	r0, r2
20001eac:	4619      	mov	r1, r3
20001eae:	f7ff ff81 	bl	20001db4 <setup_screen>

	while(1) {
		start_stop_buttons(ts);
20001eb2:	f24b 335c 	movw	r3, #45916	; 0xb35c
20001eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eba:	681b      	ldr	r3, [r3, #0]
20001ebc:	4618      	mov	r0, r3
20001ebe:	f7ff fe13 	bl	20001ae8 <start_stop_buttons>
		uint8_t startStop = MovementOn ? 1:0; //1 -> on (go), 0 -> off (stop)
20001ec2:	f24b 3314 	movw	r3, #45844	; 0xb314
20001ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eca:	681b      	ldr	r3, [r3, #0]
20001ecc:	2b00      	cmp	r3, #0
20001ece:	bf0c      	ite	eq
20001ed0:	2300      	moveq	r3, #0
20001ed2:	2301      	movne	r3, #1
20001ed4:	71fb      	strb	r3, [r7, #7]
		mode_buttons(ts);
20001ed6:	f24b 335c 	movw	r3, #45916	; 0xb35c
20001eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ede:	681b      	ldr	r3, [r3, #0]
20001ee0:	4618      	mov	r0, r3
20001ee2:	f7ff fea1 	bl	20001c28 <mode_buttons>
	}
20001ee6:	e7e4      	b.n	20001eb2 <main+0x72>

20001ee8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001ee8:	b480      	push	{r7}
20001eea:	b083      	sub	sp, #12
20001eec:	af00      	add	r7, sp, #0
20001eee:	6078      	str	r0, [r7, #4]
    return -1;
20001ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
20001ef4:	4618      	mov	r0, r3
20001ef6:	f107 070c 	add.w	r7, r7, #12
20001efa:	46bd      	mov	sp, r7
20001efc:	bc80      	pop	{r7}
20001efe:	4770      	bx	lr

20001f00 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001f00:	b480      	push	{r7}
20001f02:	b083      	sub	sp, #12
20001f04:	af00      	add	r7, sp, #0
20001f06:	6078      	str	r0, [r7, #4]
20001f08:	e7fe      	b.n	20001f08 <_exit+0x8>
20001f0a:	bf00      	nop

20001f0c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001f0c:	b480      	push	{r7}
20001f0e:	b083      	sub	sp, #12
20001f10:	af00      	add	r7, sp, #0
20001f12:	6078      	str	r0, [r7, #4]
20001f14:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001f16:	683b      	ldr	r3, [r7, #0]
20001f18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001f1c:	605a      	str	r2, [r3, #4]
    return 0;
20001f1e:	f04f 0300 	mov.w	r3, #0
}
20001f22:	4618      	mov	r0, r3
20001f24:	f107 070c 	add.w	r7, r7, #12
20001f28:	46bd      	mov	sp, r7
20001f2a:	bc80      	pop	{r7}
20001f2c:	4770      	bx	lr
20001f2e:	bf00      	nop

20001f30 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001f30:	b480      	push	{r7}
20001f32:	b083      	sub	sp, #12
20001f34:	af00      	add	r7, sp, #0
20001f36:	6078      	str	r0, [r7, #4]
    return 1;
20001f38:	f04f 0301 	mov.w	r3, #1
}
20001f3c:	4618      	mov	r0, r3
20001f3e:	f107 070c 	add.w	r7, r7, #12
20001f42:	46bd      	mov	sp, r7
20001f44:	bc80      	pop	{r7}
20001f46:	4770      	bx	lr

20001f48 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001f48:	b480      	push	{r7}
20001f4a:	b085      	sub	sp, #20
20001f4c:	af00      	add	r7, sp, #0
20001f4e:	60f8      	str	r0, [r7, #12]
20001f50:	60b9      	str	r1, [r7, #8]
20001f52:	607a      	str	r2, [r7, #4]
    return 0;
20001f54:	f04f 0300 	mov.w	r3, #0
}
20001f58:	4618      	mov	r0, r3
20001f5a:	f107 0714 	add.w	r7, r7, #20
20001f5e:	46bd      	mov	sp, r7
20001f60:	bc80      	pop	{r7}
20001f62:	4770      	bx	lr

20001f64 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001f64:	b480      	push	{r7}
20001f66:	b085      	sub	sp, #20
20001f68:	af00      	add	r7, sp, #0
20001f6a:	60f8      	str	r0, [r7, #12]
20001f6c:	60b9      	str	r1, [r7, #8]
20001f6e:	607a      	str	r2, [r7, #4]
    return 0;
20001f70:	f04f 0300 	mov.w	r3, #0
}
20001f74:	4618      	mov	r0, r3
20001f76:	f107 0714 	add.w	r7, r7, #20
20001f7a:	46bd      	mov	sp, r7
20001f7c:	bc80      	pop	{r7}
20001f7e:	4770      	bx	lr

20001f80 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001f80:	b580      	push	{r7, lr}
20001f82:	b084      	sub	sp, #16
20001f84:	af00      	add	r7, sp, #0
20001f86:	60f8      	str	r0, [r7, #12]
20001f88:	60b9      	str	r1, [r7, #8]
20001f8a:	607a      	str	r2, [r7, #4]
20001f8c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001f8e:	f24b 331c 	movw	r3, #45852	; 0xb31c
20001f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f96:	681b      	ldr	r3, [r3, #0]
20001f98:	2b00      	cmp	r3, #0
20001f9a:	d110      	bne.n	20001fbe <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001f9c:	f24b 3088 	movw	r0, #45960	; 0xb388
20001fa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fa4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001fa8:	f04f 0203 	mov.w	r2, #3
20001fac:	f000 f88a 	bl	200020c4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001fb0:	f24b 331c 	movw	r3, #45852	; 0xb31c
20001fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb8:	f04f 0201 	mov.w	r2, #1
20001fbc:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001fbe:	683b      	ldr	r3, [r7, #0]
20001fc0:	f24b 3088 	movw	r0, #45960	; 0xb388
20001fc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fc8:	6879      	ldr	r1, [r7, #4]
20001fca:	461a      	mov	r2, r3
20001fcc:	f000 f97c 	bl	200022c8 <MSS_UART_polled_tx>
    
    return len;
20001fd0:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001fd2:	4618      	mov	r0, r3
20001fd4:	f107 0710 	add.w	r7, r7, #16
20001fd8:	46bd      	mov	sp, r7
20001fda:	bd80      	pop	{r7, pc}

20001fdc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001fdc:	b580      	push	{r7, lr}
20001fde:	b084      	sub	sp, #16
20001fe0:	af00      	add	r7, sp, #0
20001fe2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001fe4:	f24b 3320 	movw	r3, #45856	; 0xb320
20001fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fec:	681b      	ldr	r3, [r3, #0]
20001fee:	2b00      	cmp	r3, #0
20001ff0:	d108      	bne.n	20002004 <_sbrk+0x28>
    {
      heap_end = &_end;
20001ff2:	f24b 3320 	movw	r3, #45856	; 0xb320
20001ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ffa:	f24b 52a8 	movw	r2, #46504	; 0xb5a8
20001ffe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002002:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20002004:	f24b 3320 	movw	r3, #45856	; 0xb320
20002008:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000200c:	681b      	ldr	r3, [r3, #0]
2000200e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20002010:	f3ef 8308 	mrs	r3, MSP
20002014:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20002016:	f24b 3320 	movw	r3, #45856	; 0xb320
2000201a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000201e:	681a      	ldr	r2, [r3, #0]
20002020:	687b      	ldr	r3, [r7, #4]
20002022:	441a      	add	r2, r3
20002024:	68fb      	ldr	r3, [r7, #12]
20002026:	429a      	cmp	r2, r3
20002028:	d90f      	bls.n	2000204a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000202a:	f04f 0000 	mov.w	r0, #0
2000202e:	f04f 0101 	mov.w	r1, #1
20002032:	f64a 3250 	movw	r2, #43856	; 0xab50
20002036:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000203a:	f04f 0319 	mov.w	r3, #25
2000203e:	f7ff ff9f 	bl	20001f80 <_write_r>
      _exit (1);
20002042:	f04f 0001 	mov.w	r0, #1
20002046:	f7ff ff5b 	bl	20001f00 <_exit>
    }
  
    heap_end += incr;
2000204a:	f24b 3320 	movw	r3, #45856	; 0xb320
2000204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002052:	681a      	ldr	r2, [r3, #0]
20002054:	687b      	ldr	r3, [r7, #4]
20002056:	441a      	add	r2, r3
20002058:	f24b 3320 	movw	r3, #45856	; 0xb320
2000205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002060:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20002062:	68bb      	ldr	r3, [r7, #8]
}
20002064:	4618      	mov	r0, r3
20002066:	f107 0710 	add.w	r7, r7, #16
2000206a:	46bd      	mov	sp, r7
2000206c:	bd80      	pop	{r7, pc}
2000206e:	bf00      	nop

20002070 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
20002070:	b480      	push	{r7}
20002072:	b083      	sub	sp, #12
20002074:	af00      	add	r7, sp, #0
20002076:	6078      	str	r0, [r7, #4]
    return -1;
20002078:	f04f 33ff 	mov.w	r3, #4294967295
}
2000207c:	4618      	mov	r0, r3
2000207e:	f107 070c 	add.w	r7, r7, #12
20002082:	46bd      	mov	sp, r7
20002084:	bc80      	pop	{r7}
20002086:	4770      	bx	lr

20002088 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002088:	b480      	push	{r7}
2000208a:	b083      	sub	sp, #12
2000208c:	af00      	add	r7, sp, #0
2000208e:	4603      	mov	r3, r0
20002090:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002092:	f24e 1300 	movw	r3, #57600	; 0xe100
20002096:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000209a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000209e:	ea4f 1252 	mov.w	r2, r2, lsr #5
200020a2:	88f9      	ldrh	r1, [r7, #6]
200020a4:	f001 011f 	and.w	r1, r1, #31
200020a8:	f04f 0001 	mov.w	r0, #1
200020ac:	fa00 f101 	lsl.w	r1, r0, r1
200020b0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200020b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200020b8:	f107 070c 	add.w	r7, r7, #12
200020bc:	46bd      	mov	sp, r7
200020be:	bc80      	pop	{r7}
200020c0:	4770      	bx	lr
200020c2:	bf00      	nop

200020c4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200020c4:	b580      	push	{r7, lr}
200020c6:	b088      	sub	sp, #32
200020c8:	af00      	add	r7, sp, #0
200020ca:	60f8      	str	r0, [r7, #12]
200020cc:	60b9      	str	r1, [r7, #8]
200020ce:	4613      	mov	r3, r2
200020d0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200020d2:	f04f 0301 	mov.w	r3, #1
200020d6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200020d8:	f04f 0300 	mov.w	r3, #0
200020dc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200020de:	68fa      	ldr	r2, [r7, #12]
200020e0:	f24b 3388 	movw	r3, #45960	; 0xb388
200020e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020e8:	429a      	cmp	r2, r3
200020ea:	d007      	beq.n	200020fc <MSS_UART_init+0x38>
200020ec:	68fa      	ldr	r2, [r7, #12]
200020ee:	f24b 3360 	movw	r3, #45920	; 0xb360
200020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f6:	429a      	cmp	r2, r3
200020f8:	d000      	beq.n	200020fc <MSS_UART_init+0x38>
200020fa:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200020fc:	68bb      	ldr	r3, [r7, #8]
200020fe:	2b00      	cmp	r3, #0
20002100:	d100      	bne.n	20002104 <MSS_UART_init+0x40>
20002102:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20002104:	f001 ff8c 	bl	20004020 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20002108:	68fa      	ldr	r2, [r7, #12]
2000210a:	f24b 3388 	movw	r3, #45960	; 0xb388
2000210e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002112:	429a      	cmp	r2, r3
20002114:	d12e      	bne.n	20002174 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20002116:	68fb      	ldr	r3, [r7, #12]
20002118:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000211c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000211e:	68fb      	ldr	r3, [r7, #12]
20002120:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20002124:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20002126:	68fb      	ldr	r3, [r7, #12]
20002128:	f04f 020a 	mov.w	r2, #10
2000212c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000212e:	f64a 53fc 	movw	r3, #44540	; 0xadfc
20002132:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002136:	681b      	ldr	r3, [r3, #0]
20002138:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000213a:	f242 0300 	movw	r3, #8192	; 0x2000
2000213e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002142:	f242 0200 	movw	r2, #8192	; 0x2000
20002146:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000214a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000214c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002150:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20002152:	f04f 000a 	mov.w	r0, #10
20002156:	f7ff ff97 	bl	20002088 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000215a:	f242 0300 	movw	r3, #8192	; 0x2000
2000215e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002162:	f242 0200 	movw	r2, #8192	; 0x2000
20002166:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000216a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000216c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002170:	631a      	str	r2, [r3, #48]	; 0x30
20002172:	e031      	b.n	200021d8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002174:	68fa      	ldr	r2, [r7, #12]
20002176:	f240 0300 	movw	r3, #0
2000217a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000217e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20002180:	68fa      	ldr	r2, [r7, #12]
20002182:	f240 0300 	movw	r3, #0
20002186:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000218a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
2000218c:	68fb      	ldr	r3, [r7, #12]
2000218e:	f04f 020b 	mov.w	r2, #11
20002192:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20002194:	f64a 6300 	movw	r3, #44544	; 0xae00
20002198:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000219c:	681b      	ldr	r3, [r3, #0]
2000219e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200021a0:	f242 0300 	movw	r3, #8192	; 0x2000
200021a4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021a8:	f242 0200 	movw	r2, #8192	; 0x2000
200021ac:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200021b6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200021b8:	f04f 000b 	mov.w	r0, #11
200021bc:	f7ff ff64 	bl	20002088 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200021c0:	f242 0300 	movw	r3, #8192	; 0x2000
200021c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021c8:	f242 0200 	movw	r2, #8192	; 0x2000
200021cc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200021d6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200021d8:	68fb      	ldr	r3, [r7, #12]
200021da:	681b      	ldr	r3, [r3, #0]
200021dc:	f04f 0200 	mov.w	r2, #0
200021e0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200021e2:	68bb      	ldr	r3, [r7, #8]
200021e4:	2b00      	cmp	r3, #0
200021e6:	d021      	beq.n	2000222c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200021e8:	69ba      	ldr	r2, [r7, #24]
200021ea:	68bb      	ldr	r3, [r7, #8]
200021ec:	fbb2 f3f3 	udiv	r3, r2, r3
200021f0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200021f2:	69fb      	ldr	r3, [r7, #28]
200021f4:	f003 0308 	and.w	r3, r3, #8
200021f8:	2b00      	cmp	r3, #0
200021fa:	d006      	beq.n	2000220a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200021fc:	69fb      	ldr	r3, [r7, #28]
200021fe:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002202:	f103 0301 	add.w	r3, r3, #1
20002206:	61fb      	str	r3, [r7, #28]
20002208:	e003      	b.n	20002212 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000220a:	69fb      	ldr	r3, [r7, #28]
2000220c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002210:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002212:	69fa      	ldr	r2, [r7, #28]
20002214:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002218:	429a      	cmp	r2, r3
2000221a:	d900      	bls.n	2000221e <MSS_UART_init+0x15a>
2000221c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000221e:	69fa      	ldr	r2, [r7, #28]
20002220:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002224:	429a      	cmp	r2, r3
20002226:	d801      	bhi.n	2000222c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20002228:	69fb      	ldr	r3, [r7, #28]
2000222a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000222c:	68fb      	ldr	r3, [r7, #12]
2000222e:	685b      	ldr	r3, [r3, #4]
20002230:	f04f 0201 	mov.w	r2, #1
20002234:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002238:	68fb      	ldr	r3, [r7, #12]
2000223a:	681b      	ldr	r3, [r3, #0]
2000223c:	8afa      	ldrh	r2, [r7, #22]
2000223e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002242:	b292      	uxth	r2, r2
20002244:	b2d2      	uxtb	r2, r2
20002246:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002248:	68fb      	ldr	r3, [r7, #12]
2000224a:	681b      	ldr	r3, [r3, #0]
2000224c:	8afa      	ldrh	r2, [r7, #22]
2000224e:	b2d2      	uxtb	r2, r2
20002250:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002252:	68fb      	ldr	r3, [r7, #12]
20002254:	685b      	ldr	r3, [r3, #4]
20002256:	f04f 0200 	mov.w	r2, #0
2000225a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000225e:	68fb      	ldr	r3, [r7, #12]
20002260:	681b      	ldr	r3, [r3, #0]
20002262:	79fa      	ldrb	r2, [r7, #7]
20002264:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20002266:	68fb      	ldr	r3, [r7, #12]
20002268:	681b      	ldr	r3, [r3, #0]
2000226a:	f04f 020e 	mov.w	r2, #14
2000226e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002270:	68fb      	ldr	r3, [r7, #12]
20002272:	685b      	ldr	r3, [r3, #4]
20002274:	f04f 0200 	mov.w	r2, #0
20002278:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000227c:	68fb      	ldr	r3, [r7, #12]
2000227e:	f04f 0200 	mov.w	r2, #0
20002282:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20002284:	68fb      	ldr	r3, [r7, #12]
20002286:	f04f 0200 	mov.w	r2, #0
2000228a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
2000228c:	68fb      	ldr	r3, [r7, #12]
2000228e:	f04f 0200 	mov.w	r2, #0
20002292:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002294:	68fb      	ldr	r3, [r7, #12]
20002296:	f04f 0200 	mov.w	r2, #0
2000229a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
2000229c:	68fa      	ldr	r2, [r7, #12]
2000229e:	f242 43c9 	movw	r3, #9417	; 0x24c9
200022a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022a6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200022a8:	68fb      	ldr	r3, [r7, #12]
200022aa:	f04f 0200 	mov.w	r2, #0
200022ae:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200022b0:	68fb      	ldr	r3, [r7, #12]
200022b2:	f04f 0200 	mov.w	r2, #0
200022b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200022b8:	68fb      	ldr	r3, [r7, #12]
200022ba:	f04f 0200 	mov.w	r2, #0
200022be:	729a      	strb	r2, [r3, #10]
}
200022c0:	f107 0720 	add.w	r7, r7, #32
200022c4:	46bd      	mov	sp, r7
200022c6:	bd80      	pop	{r7, pc}

200022c8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200022c8:	b480      	push	{r7}
200022ca:	b089      	sub	sp, #36	; 0x24
200022cc:	af00      	add	r7, sp, #0
200022ce:	60f8      	str	r0, [r7, #12]
200022d0:	60b9      	str	r1, [r7, #8]
200022d2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200022d4:	f04f 0300 	mov.w	r3, #0
200022d8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200022da:	68fa      	ldr	r2, [r7, #12]
200022dc:	f24b 3388 	movw	r3, #45960	; 0xb388
200022e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022e4:	429a      	cmp	r2, r3
200022e6:	d007      	beq.n	200022f8 <MSS_UART_polled_tx+0x30>
200022e8:	68fa      	ldr	r2, [r7, #12]
200022ea:	f24b 3360 	movw	r3, #45920	; 0xb360
200022ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022f2:	429a      	cmp	r2, r3
200022f4:	d000      	beq.n	200022f8 <MSS_UART_polled_tx+0x30>
200022f6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200022f8:	68bb      	ldr	r3, [r7, #8]
200022fa:	2b00      	cmp	r3, #0
200022fc:	d100      	bne.n	20002300 <MSS_UART_polled_tx+0x38>
200022fe:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20002300:	687b      	ldr	r3, [r7, #4]
20002302:	2b00      	cmp	r3, #0
20002304:	d100      	bne.n	20002308 <MSS_UART_polled_tx+0x40>
20002306:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002308:	68fa      	ldr	r2, [r7, #12]
2000230a:	f24b 3388 	movw	r3, #45960	; 0xb388
2000230e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002312:	429a      	cmp	r2, r3
20002314:	d006      	beq.n	20002324 <MSS_UART_polled_tx+0x5c>
20002316:	68fa      	ldr	r2, [r7, #12]
20002318:	f24b 3360 	movw	r3, #45920	; 0xb360
2000231c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002320:	429a      	cmp	r2, r3
20002322:	d13d      	bne.n	200023a0 <MSS_UART_polled_tx+0xd8>
20002324:	68bb      	ldr	r3, [r7, #8]
20002326:	2b00      	cmp	r3, #0
20002328:	d03a      	beq.n	200023a0 <MSS_UART_polled_tx+0xd8>
2000232a:	687b      	ldr	r3, [r7, #4]
2000232c:	2b00      	cmp	r3, #0
2000232e:	d037      	beq.n	200023a0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002330:	68fb      	ldr	r3, [r7, #12]
20002332:	681b      	ldr	r3, [r3, #0]
20002334:	7d1b      	ldrb	r3, [r3, #20]
20002336:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002338:	68fb      	ldr	r3, [r7, #12]
2000233a:	7a9a      	ldrb	r2, [r3, #10]
2000233c:	7efb      	ldrb	r3, [r7, #27]
2000233e:	ea42 0303 	orr.w	r3, r2, r3
20002342:	b2da      	uxtb	r2, r3
20002344:	68fb      	ldr	r3, [r7, #12]
20002346:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002348:	7efb      	ldrb	r3, [r7, #27]
2000234a:	f003 0320 	and.w	r3, r3, #32
2000234e:	2b00      	cmp	r3, #0
20002350:	d023      	beq.n	2000239a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002352:	f04f 0310 	mov.w	r3, #16
20002356:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002358:	687b      	ldr	r3, [r7, #4]
2000235a:	2b0f      	cmp	r3, #15
2000235c:	d801      	bhi.n	20002362 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000235e:	687b      	ldr	r3, [r7, #4]
20002360:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002362:	f04f 0300 	mov.w	r3, #0
20002366:	617b      	str	r3, [r7, #20]
20002368:	e00e      	b.n	20002388 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000236a:	68fb      	ldr	r3, [r7, #12]
2000236c:	681b      	ldr	r3, [r3, #0]
2000236e:	68b9      	ldr	r1, [r7, #8]
20002370:	693a      	ldr	r2, [r7, #16]
20002372:	440a      	add	r2, r1
20002374:	7812      	ldrb	r2, [r2, #0]
20002376:	701a      	strb	r2, [r3, #0]
20002378:	693b      	ldr	r3, [r7, #16]
2000237a:	f103 0301 	add.w	r3, r3, #1
2000237e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002380:	697b      	ldr	r3, [r7, #20]
20002382:	f103 0301 	add.w	r3, r3, #1
20002386:	617b      	str	r3, [r7, #20]
20002388:	697a      	ldr	r2, [r7, #20]
2000238a:	69fb      	ldr	r3, [r7, #28]
2000238c:	429a      	cmp	r2, r3
2000238e:	d3ec      	bcc.n	2000236a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002390:	687a      	ldr	r2, [r7, #4]
20002392:	697b      	ldr	r3, [r7, #20]
20002394:	ebc3 0302 	rsb	r3, r3, r2
20002398:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
2000239a:	687b      	ldr	r3, [r7, #4]
2000239c:	2b00      	cmp	r3, #0
2000239e:	d1c7      	bne.n	20002330 <MSS_UART_polled_tx+0x68>
    }
}
200023a0:	f107 0724 	add.w	r7, r7, #36	; 0x24
200023a4:	46bd      	mov	sp, r7
200023a6:	bc80      	pop	{r7}
200023a8:	4770      	bx	lr
200023aa:	bf00      	nop

200023ac <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200023ac:	b580      	push	{r7, lr}
200023ae:	b084      	sub	sp, #16
200023b0:	af00      	add	r7, sp, #0
200023b2:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200023b4:	687a      	ldr	r2, [r7, #4]
200023b6:	f24b 3388 	movw	r3, #45960	; 0xb388
200023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023be:	429a      	cmp	r2, r3
200023c0:	d007      	beq.n	200023d2 <MSS_UART_isr+0x26>
200023c2:	687a      	ldr	r2, [r7, #4]
200023c4:	f24b 3360 	movw	r3, #45920	; 0xb360
200023c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023cc:	429a      	cmp	r2, r3
200023ce:	d000      	beq.n	200023d2 <MSS_UART_isr+0x26>
200023d0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200023d2:	687a      	ldr	r2, [r7, #4]
200023d4:	f24b 3388 	movw	r3, #45960	; 0xb388
200023d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023dc:	429a      	cmp	r2, r3
200023de:	d006      	beq.n	200023ee <MSS_UART_isr+0x42>
200023e0:	687a      	ldr	r2, [r7, #4]
200023e2:	f24b 3360 	movw	r3, #45920	; 0xb360
200023e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023ea:	429a      	cmp	r2, r3
200023ec:	d167      	bne.n	200024be <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200023ee:	687b      	ldr	r3, [r7, #4]
200023f0:	681b      	ldr	r3, [r3, #0]
200023f2:	7a1b      	ldrb	r3, [r3, #8]
200023f4:	b2db      	uxtb	r3, r3
200023f6:	f003 030f 	and.w	r3, r3, #15
200023fa:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200023fc:	7bfb      	ldrb	r3, [r7, #15]
200023fe:	2b0c      	cmp	r3, #12
20002400:	d854      	bhi.n	200024ac <MSS_UART_isr+0x100>
20002402:	a201      	add	r2, pc, #4	; (adr r2, 20002408 <MSS_UART_isr+0x5c>)
20002404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002408:	2000243d 	.word	0x2000243d
2000240c:	200024ad 	.word	0x200024ad
20002410:	20002459 	.word	0x20002459
20002414:	200024ad 	.word	0x200024ad
20002418:	20002475 	.word	0x20002475
2000241c:	200024ad 	.word	0x200024ad
20002420:	20002491 	.word	0x20002491
20002424:	200024ad 	.word	0x200024ad
20002428:	200024ad 	.word	0x200024ad
2000242c:	200024ad 	.word	0x200024ad
20002430:	200024ad 	.word	0x200024ad
20002434:	200024ad 	.word	0x200024ad
20002438:	20002475 	.word	0x20002475
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
2000243c:	687b      	ldr	r3, [r7, #4]
2000243e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002440:	2b00      	cmp	r3, #0
20002442:	d100      	bne.n	20002446 <MSS_UART_isr+0x9a>
20002444:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20002446:	687b      	ldr	r3, [r7, #4]
20002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000244a:	2b00      	cmp	r3, #0
2000244c:	d030      	beq.n	200024b0 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000244e:	687b      	ldr	r3, [r7, #4]
20002450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002452:	6878      	ldr	r0, [r7, #4]
20002454:	4798      	blx	r3
                }
            }
            break;
20002456:	e032      	b.n	200024be <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002458:	687b      	ldr	r3, [r7, #4]
2000245a:	6a1b      	ldr	r3, [r3, #32]
2000245c:	2b00      	cmp	r3, #0
2000245e:	d100      	bne.n	20002462 <MSS_UART_isr+0xb6>
20002460:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002462:	687b      	ldr	r3, [r7, #4]
20002464:	6a1b      	ldr	r3, [r3, #32]
20002466:	2b00      	cmp	r3, #0
20002468:	d024      	beq.n	200024b4 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000246a:	687b      	ldr	r3, [r7, #4]
2000246c:	6a1b      	ldr	r3, [r3, #32]
2000246e:	6878      	ldr	r0, [r7, #4]
20002470:	4798      	blx	r3
                }
            }
            break;
20002472:	e024      	b.n	200024be <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002474:	687b      	ldr	r3, [r7, #4]
20002476:	69db      	ldr	r3, [r3, #28]
20002478:	2b00      	cmp	r3, #0
2000247a:	d100      	bne.n	2000247e <MSS_UART_isr+0xd2>
2000247c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000247e:	687b      	ldr	r3, [r7, #4]
20002480:	69db      	ldr	r3, [r3, #28]
20002482:	2b00      	cmp	r3, #0
20002484:	d018      	beq.n	200024b8 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002486:	687b      	ldr	r3, [r7, #4]
20002488:	69db      	ldr	r3, [r3, #28]
2000248a:	6878      	ldr	r0, [r7, #4]
2000248c:	4798      	blx	r3
                }
            }
            break;
2000248e:	e016      	b.n	200024be <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002490:	687b      	ldr	r3, [r7, #4]
20002492:	699b      	ldr	r3, [r3, #24]
20002494:	2b00      	cmp	r3, #0
20002496:	d100      	bne.n	2000249a <MSS_UART_isr+0xee>
20002498:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000249a:	687b      	ldr	r3, [r7, #4]
2000249c:	699b      	ldr	r3, [r3, #24]
2000249e:	2b00      	cmp	r3, #0
200024a0:	d00c      	beq.n	200024bc <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200024a2:	687b      	ldr	r3, [r7, #4]
200024a4:	699b      	ldr	r3, [r3, #24]
200024a6:	6878      	ldr	r0, [r7, #4]
200024a8:	4798      	blx	r3
                }
            }
            break;
200024aa:	e008      	b.n	200024be <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200024ac:	be00      	bkpt	0x0000
200024ae:	e006      	b.n	200024be <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200024b0:	bf00      	nop
200024b2:	e004      	b.n	200024be <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200024b4:	bf00      	nop
200024b6:	e002      	b.n	200024be <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200024b8:	bf00      	nop
200024ba:	e000      	b.n	200024be <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200024bc:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200024be:	f107 0710 	add.w	r7, r7, #16
200024c2:	46bd      	mov	sp, r7
200024c4:	bd80      	pop	{r7, pc}
200024c6:	bf00      	nop

200024c8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200024c8:	b480      	push	{r7}
200024ca:	b087      	sub	sp, #28
200024cc:	af00      	add	r7, sp, #0
200024ce:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200024d0:	687a      	ldr	r2, [r7, #4]
200024d2:	f24b 3388 	movw	r3, #45960	; 0xb388
200024d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024da:	429a      	cmp	r2, r3
200024dc:	d007      	beq.n	200024ee <default_tx_handler+0x26>
200024de:	687a      	ldr	r2, [r7, #4]
200024e0:	f24b 3360 	movw	r3, #45920	; 0xb360
200024e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024e8:	429a      	cmp	r2, r3
200024ea:	d000      	beq.n	200024ee <default_tx_handler+0x26>
200024ec:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200024ee:	687b      	ldr	r3, [r7, #4]
200024f0:	68db      	ldr	r3, [r3, #12]
200024f2:	2b00      	cmp	r3, #0
200024f4:	d100      	bne.n	200024f8 <default_tx_handler+0x30>
200024f6:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200024f8:	687b      	ldr	r3, [r7, #4]
200024fa:	691b      	ldr	r3, [r3, #16]
200024fc:	2b00      	cmp	r3, #0
200024fe:	d100      	bne.n	20002502 <default_tx_handler+0x3a>
20002500:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002502:	687a      	ldr	r2, [r7, #4]
20002504:	f24b 3388 	movw	r3, #45960	; 0xb388
20002508:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000250c:	429a      	cmp	r2, r3
2000250e:	d006      	beq.n	2000251e <default_tx_handler+0x56>
20002510:	687a      	ldr	r2, [r7, #4]
20002512:	f24b 3360 	movw	r3, #45920	; 0xb360
20002516:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000251a:	429a      	cmp	r2, r3
2000251c:	d152      	bne.n	200025c4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000251e:	687b      	ldr	r3, [r7, #4]
20002520:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002522:	2b00      	cmp	r3, #0
20002524:	d04e      	beq.n	200025c4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20002526:	687b      	ldr	r3, [r7, #4]
20002528:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000252a:	2b00      	cmp	r3, #0
2000252c:	d04a      	beq.n	200025c4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000252e:	687b      	ldr	r3, [r7, #4]
20002530:	681b      	ldr	r3, [r3, #0]
20002532:	7d1b      	ldrb	r3, [r3, #20]
20002534:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20002536:	687b      	ldr	r3, [r7, #4]
20002538:	7a9a      	ldrb	r2, [r3, #10]
2000253a:	7afb      	ldrb	r3, [r7, #11]
2000253c:	ea42 0303 	orr.w	r3, r2, r3
20002540:	b2da      	uxtb	r2, r3
20002542:	687b      	ldr	r3, [r7, #4]
20002544:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20002546:	7afb      	ldrb	r3, [r7, #11]
20002548:	f003 0320 	and.w	r3, r3, #32
2000254c:	2b00      	cmp	r3, #0
2000254e:	d029      	beq.n	200025a4 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20002550:	f04f 0310 	mov.w	r3, #16
20002554:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002556:	687b      	ldr	r3, [r7, #4]
20002558:	691a      	ldr	r2, [r3, #16]
2000255a:	687b      	ldr	r3, [r7, #4]
2000255c:	695b      	ldr	r3, [r3, #20]
2000255e:	ebc3 0302 	rsb	r3, r3, r2
20002562:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002564:	697b      	ldr	r3, [r7, #20]
20002566:	2b0f      	cmp	r3, #15
20002568:	d801      	bhi.n	2000256e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000256a:	697b      	ldr	r3, [r7, #20]
2000256c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000256e:	f04f 0300 	mov.w	r3, #0
20002572:	60fb      	str	r3, [r7, #12]
20002574:	e012      	b.n	2000259c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002576:	687b      	ldr	r3, [r7, #4]
20002578:	681b      	ldr	r3, [r3, #0]
2000257a:	687a      	ldr	r2, [r7, #4]
2000257c:	68d1      	ldr	r1, [r2, #12]
2000257e:	687a      	ldr	r2, [r7, #4]
20002580:	6952      	ldr	r2, [r2, #20]
20002582:	440a      	add	r2, r1
20002584:	7812      	ldrb	r2, [r2, #0]
20002586:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002588:	687b      	ldr	r3, [r7, #4]
2000258a:	695b      	ldr	r3, [r3, #20]
2000258c:	f103 0201 	add.w	r2, r3, #1
20002590:	687b      	ldr	r3, [r7, #4]
20002592:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002594:	68fb      	ldr	r3, [r7, #12]
20002596:	f103 0301 	add.w	r3, r3, #1
2000259a:	60fb      	str	r3, [r7, #12]
2000259c:	68fa      	ldr	r2, [r7, #12]
2000259e:	693b      	ldr	r3, [r7, #16]
200025a0:	429a      	cmp	r2, r3
200025a2:	d3e8      	bcc.n	20002576 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200025a4:	687b      	ldr	r3, [r7, #4]
200025a6:	695a      	ldr	r2, [r3, #20]
200025a8:	687b      	ldr	r3, [r7, #4]
200025aa:	691b      	ldr	r3, [r3, #16]
200025ac:	429a      	cmp	r2, r3
200025ae:	d109      	bne.n	200025c4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200025b0:	687b      	ldr	r3, [r7, #4]
200025b2:	f04f 0200 	mov.w	r2, #0
200025b6:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200025b8:	687b      	ldr	r3, [r7, #4]
200025ba:	685b      	ldr	r3, [r3, #4]
200025bc:	f04f 0200 	mov.w	r2, #0
200025c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200025c4:	f107 071c 	add.w	r7, r7, #28
200025c8:	46bd      	mov	sp, r7
200025ca:	bc80      	pop	{r7}
200025cc:	4770      	bx	lr
200025ce:	bf00      	nop

200025d0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200025d0:	4668      	mov	r0, sp
200025d2:	f020 0107 	bic.w	r1, r0, #7
200025d6:	468d      	mov	sp, r1
200025d8:	b589      	push	{r0, r3, r7, lr}
200025da:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200025dc:	f24b 3088 	movw	r0, #45960	; 0xb388
200025e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200025e4:	f7ff fee2 	bl	200023ac <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200025e8:	f04f 000a 	mov.w	r0, #10
200025ec:	f7ff fd4c 	bl	20002088 <NVIC_ClearPendingIRQ>
}
200025f0:	46bd      	mov	sp, r7
200025f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200025f6:	4685      	mov	sp, r0
200025f8:	4770      	bx	lr
200025fa:	bf00      	nop

200025fc <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200025fc:	4668      	mov	r0, sp
200025fe:	f020 0107 	bic.w	r1, r0, #7
20002602:	468d      	mov	sp, r1
20002604:	b589      	push	{r0, r3, r7, lr}
20002606:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20002608:	f24b 3060 	movw	r0, #45920	; 0xb360
2000260c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002610:	f7ff fecc 	bl	200023ac <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002614:	f04f 000b 	mov.w	r0, #11
20002618:	f7ff fd36 	bl	20002088 <NVIC_ClearPendingIRQ>
}
2000261c:	46bd      	mov	sp, r7
2000261e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002622:	4685      	mov	sp, r0
20002624:	4770      	bx	lr
20002626:	bf00      	nop

20002628 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002628:	b480      	push	{r7}
2000262a:	b083      	sub	sp, #12
2000262c:	af00      	add	r7, sp, #0
2000262e:	4603      	mov	r3, r0
20002630:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002632:	f24e 1300 	movw	r3, #57600	; 0xe100
20002636:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000263a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000263e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002642:	88f9      	ldrh	r1, [r7, #6]
20002644:	f001 011f 	and.w	r1, r1, #31
20002648:	f04f 0001 	mov.w	r0, #1
2000264c:	fa00 f101 	lsl.w	r1, r0, r1
20002650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002654:	f107 070c 	add.w	r7, r7, #12
20002658:	46bd      	mov	sp, r7
2000265a:	bc80      	pop	{r7}
2000265c:	4770      	bx	lr
2000265e:	bf00      	nop

20002660 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002660:	b480      	push	{r7}
20002662:	b083      	sub	sp, #12
20002664:	af00      	add	r7, sp, #0
20002666:	4603      	mov	r3, r0
20002668:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000266a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000266e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002672:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002676:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000267a:	88f9      	ldrh	r1, [r7, #6]
2000267c:	f001 011f 	and.w	r1, r1, #31
20002680:	f04f 0001 	mov.w	r0, #1
20002684:	fa00 f101 	lsl.w	r1, r0, r1
20002688:	f102 0220 	add.w	r2, r2, #32
2000268c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002690:	f107 070c 	add.w	r7, r7, #12
20002694:	46bd      	mov	sp, r7
20002696:	bc80      	pop	{r7}
20002698:	4770      	bx	lr
2000269a:	bf00      	nop

2000269c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000269c:	b480      	push	{r7}
2000269e:	b083      	sub	sp, #12
200026a0:	af00      	add	r7, sp, #0
200026a2:	4603      	mov	r3, r0
200026a4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200026a6:	f24e 1300 	movw	r3, #57600	; 0xe100
200026aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200026ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200026b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200026b6:	88f9      	ldrh	r1, [r7, #6]
200026b8:	f001 011f 	and.w	r1, r1, #31
200026bc:	f04f 0001 	mov.w	r0, #1
200026c0:	fa00 f101 	lsl.w	r1, r0, r1
200026c4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200026c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200026cc:	f107 070c 	add.w	r7, r7, #12
200026d0:	46bd      	mov	sp, r7
200026d2:	bc80      	pop	{r7}
200026d4:	4770      	bx	lr
200026d6:	bf00      	nop

200026d8 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200026d8:	b580      	push	{r7, lr}
200026da:	b084      	sub	sp, #16
200026dc:	af00      	add	r7, sp, #0
200026de:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200026e0:	687a      	ldr	r2, [r7, #4]
200026e2:	f24b 4334 	movw	r3, #46132	; 0xb434
200026e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026ea:	429a      	cmp	r2, r3
200026ec:	d007      	beq.n	200026fe <MSS_SPI_init+0x26>
200026ee:	687a      	ldr	r2, [r7, #4]
200026f0:	f24b 33b0 	movw	r3, #46000	; 0xb3b0
200026f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026f8:	429a      	cmp	r2, r3
200026fa:	d000      	beq.n	200026fe <MSS_SPI_init+0x26>
200026fc:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200026fe:	687b      	ldr	r3, [r7, #4]
20002700:	889b      	ldrh	r3, [r3, #4]
20002702:	b21b      	sxth	r3, r3
20002704:	4618      	mov	r0, r3
20002706:	f7ff ffab 	bl	20002660 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000270a:	6878      	ldr	r0, [r7, #4]
2000270c:	f04f 0100 	mov.w	r1, #0
20002710:	f04f 0284 	mov.w	r2, #132	; 0x84
20002714:	f002 f8c0 	bl	20004898 <memset>
    
    this_spi->cmd_done = 1u;
20002718:	687b      	ldr	r3, [r7, #4]
2000271a:	f04f 0201 	mov.w	r2, #1
2000271e:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002720:	f04f 0300 	mov.w	r3, #0
20002724:	81fb      	strh	r3, [r7, #14]
20002726:	e00d      	b.n	20002744 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002728:	89fb      	ldrh	r3, [r7, #14]
2000272a:	687a      	ldr	r2, [r7, #4]
2000272c:	f103 0306 	add.w	r3, r3, #6
20002730:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002734:	4413      	add	r3, r2
20002736:	f04f 32ff 	mov.w	r2, #4294967295
2000273a:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
2000273c:	89fb      	ldrh	r3, [r7, #14]
2000273e:	f103 0301 	add.w	r3, r3, #1
20002742:	81fb      	strh	r3, [r7, #14]
20002744:	89fb      	ldrh	r3, [r7, #14]
20002746:	2b07      	cmp	r3, #7
20002748:	d9ee      	bls.n	20002728 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000274a:	687a      	ldr	r2, [r7, #4]
2000274c:	f24b 4334 	movw	r3, #46132	; 0xb434
20002750:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002754:	429a      	cmp	r2, r3
20002756:	d126      	bne.n	200027a6 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002758:	687a      	ldr	r2, [r7, #4]
2000275a:	f241 0300 	movw	r3, #4096	; 0x1000
2000275e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002762:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002764:	687b      	ldr	r3, [r7, #4]
20002766:	f04f 020c 	mov.w	r2, #12
2000276a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000276c:	f242 0300 	movw	r3, #8192	; 0x2000
20002770:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002774:	f242 0200 	movw	r2, #8192	; 0x2000
20002778:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000277c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000277e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002782:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002784:	f04f 000c 	mov.w	r0, #12
20002788:	f7ff ff88 	bl	2000269c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000278c:	f242 0300 	movw	r3, #8192	; 0x2000
20002790:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002794:	f242 0200 	movw	r2, #8192	; 0x2000
20002798:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000279c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000279e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200027a2:	631a      	str	r2, [r3, #48]	; 0x30
200027a4:	e025      	b.n	200027f2 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200027a6:	687a      	ldr	r2, [r7, #4]
200027a8:	f241 0300 	movw	r3, #4096	; 0x1000
200027ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
200027b0:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200027b2:	687b      	ldr	r3, [r7, #4]
200027b4:	f04f 020d 	mov.w	r2, #13
200027b8:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200027ba:	f242 0300 	movw	r3, #8192	; 0x2000
200027be:	f2ce 0304 	movt	r3, #57348	; 0xe004
200027c2:	f242 0200 	movw	r2, #8192	; 0x2000
200027c6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200027ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
200027cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200027d0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200027d2:	f04f 000d 	mov.w	r0, #13
200027d6:	f7ff ff61 	bl	2000269c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200027da:	f242 0300 	movw	r3, #8192	; 0x2000
200027de:	f2ce 0304 	movt	r3, #57348	; 0xe004
200027e2:	f242 0200 	movw	r2, #8192	; 0x2000
200027e6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200027ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
200027ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200027f0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200027f2:	687b      	ldr	r3, [r7, #4]
200027f4:	681b      	ldr	r3, [r3, #0]
200027f6:	687a      	ldr	r2, [r7, #4]
200027f8:	6812      	ldr	r2, [r2, #0]
200027fa:	6812      	ldr	r2, [r2, #0]
200027fc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002800:	601a      	str	r2, [r3, #0]
}
20002802:	f107 0710 	add.w	r7, r7, #16
20002806:	46bd      	mov	sp, r7
20002808:	bd80      	pop	{r7, pc}
2000280a:	bf00      	nop

2000280c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
2000280c:	b580      	push	{r7, lr}
2000280e:	b08a      	sub	sp, #40	; 0x28
20002810:	af00      	add	r7, sp, #0
20002812:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002814:	687b      	ldr	r3, [r7, #4]
20002816:	681b      	ldr	r3, [r3, #0]
20002818:	681b      	ldr	r3, [r3, #0]
2000281a:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
2000281c:	687b      	ldr	r3, [r7, #4]
2000281e:	681b      	ldr	r3, [r3, #0]
20002820:	699b      	ldr	r3, [r3, #24]
20002822:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002824:	687b      	ldr	r3, [r7, #4]
20002826:	681b      	ldr	r3, [r3, #0]
20002828:	685b      	ldr	r3, [r3, #4]
2000282a:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
2000282c:	687b      	ldr	r3, [r7, #4]
2000282e:	681b      	ldr	r3, [r3, #0]
20002830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002832:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002834:	687b      	ldr	r3, [r7, #4]
20002836:	681b      	ldr	r3, [r3, #0]
20002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000283a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
2000283c:	687b      	ldr	r3, [r7, #4]
2000283e:	681b      	ldr	r3, [r3, #0]
20002840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002842:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002844:	687b      	ldr	r3, [r7, #4]
20002846:	681b      	ldr	r3, [r3, #0]
20002848:	69db      	ldr	r3, [r3, #28]
2000284a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
2000284c:	687a      	ldr	r2, [r7, #4]
2000284e:	f24b 4334 	movw	r3, #46132	; 0xb434
20002852:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002856:	429a      	cmp	r2, r3
20002858:	d12e      	bne.n	200028b8 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000285a:	687a      	ldr	r2, [r7, #4]
2000285c:	f241 0300 	movw	r3, #4096	; 0x1000
20002860:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002864:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002866:	687b      	ldr	r3, [r7, #4]
20002868:	f04f 020c 	mov.w	r2, #12
2000286c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000286e:	f242 0300 	movw	r3, #8192	; 0x2000
20002872:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002876:	f242 0200 	movw	r2, #8192	; 0x2000
2000287a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000287e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002880:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002884:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002886:	f04f 000c 	mov.w	r0, #12
2000288a:	f7ff ff07 	bl	2000269c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000288e:	f242 0300 	movw	r3, #8192	; 0x2000
20002892:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002896:	f242 0200 	movw	r2, #8192	; 0x2000
2000289a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000289e:	6b12      	ldr	r2, [r2, #48]	; 0x30
200028a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200028a4:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200028a6:	687b      	ldr	r3, [r7, #4]
200028a8:	681b      	ldr	r3, [r3, #0]
200028aa:	687a      	ldr	r2, [r7, #4]
200028ac:	6812      	ldr	r2, [r2, #0]
200028ae:	6812      	ldr	r2, [r2, #0]
200028b0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200028b4:	601a      	str	r2, [r3, #0]
200028b6:	e02d      	b.n	20002914 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200028b8:	687a      	ldr	r2, [r7, #4]
200028ba:	f241 0300 	movw	r3, #4096	; 0x1000
200028be:	f2c4 0301 	movt	r3, #16385	; 0x4001
200028c2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200028c4:	687b      	ldr	r3, [r7, #4]
200028c6:	f04f 020d 	mov.w	r2, #13
200028ca:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200028cc:	f242 0300 	movw	r3, #8192	; 0x2000
200028d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200028d4:	f242 0200 	movw	r2, #8192	; 0x2000
200028d8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200028dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200028de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200028e2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200028e4:	f04f 000d 	mov.w	r0, #13
200028e8:	f7ff fed8 	bl	2000269c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200028ec:	f242 0300 	movw	r3, #8192	; 0x2000
200028f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200028f4:	f242 0200 	movw	r2, #8192	; 0x2000
200028f8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200028fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200028fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002902:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002904:	687b      	ldr	r3, [r7, #4]
20002906:	681b      	ldr	r3, [r3, #0]
20002908:	687a      	ldr	r2, [r7, #4]
2000290a:	6812      	ldr	r2, [r2, #0]
2000290c:	6812      	ldr	r2, [r2, #0]
2000290e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002912:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002914:	68fb      	ldr	r3, [r7, #12]
20002916:	f023 0301 	bic.w	r3, r3, #1
2000291a:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
2000291c:	687b      	ldr	r3, [r7, #4]
2000291e:	681b      	ldr	r3, [r3, #0]
20002920:	68fa      	ldr	r2, [r7, #12]
20002922:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002924:	687b      	ldr	r3, [r7, #4]
20002926:	681b      	ldr	r3, [r3, #0]
20002928:	693a      	ldr	r2, [r7, #16]
2000292a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
2000292c:	687b      	ldr	r3, [r7, #4]
2000292e:	681b      	ldr	r3, [r3, #0]
20002930:	697a      	ldr	r2, [r7, #20]
20002932:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002934:	687b      	ldr	r3, [r7, #4]
20002936:	681b      	ldr	r3, [r3, #0]
20002938:	687a      	ldr	r2, [r7, #4]
2000293a:	6812      	ldr	r2, [r2, #0]
2000293c:	6812      	ldr	r2, [r2, #0]
2000293e:	f042 0201 	orr.w	r2, r2, #1
20002942:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002944:	687b      	ldr	r3, [r7, #4]
20002946:	681b      	ldr	r3, [r3, #0]
20002948:	69ba      	ldr	r2, [r7, #24]
2000294a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
2000294c:	687b      	ldr	r3, [r7, #4]
2000294e:	681b      	ldr	r3, [r3, #0]
20002950:	69fa      	ldr	r2, [r7, #28]
20002952:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002954:	687b      	ldr	r3, [r7, #4]
20002956:	681b      	ldr	r3, [r3, #0]
20002958:	6a3a      	ldr	r2, [r7, #32]
2000295a:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
2000295c:	687b      	ldr	r3, [r7, #4]
2000295e:	681b      	ldr	r3, [r3, #0]
20002960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002962:	61da      	str	r2, [r3, #28]
}
20002964:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002968:	46bd      	mov	sp, r7
2000296a:	bd80      	pop	{r7, pc}

2000296c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
2000296c:	b580      	push	{r7, lr}
2000296e:	b084      	sub	sp, #16
20002970:	af00      	add	r7, sp, #0
20002972:	60f8      	str	r0, [r7, #12]
20002974:	607a      	str	r2, [r7, #4]
20002976:	460a      	mov	r2, r1
20002978:	72fa      	strb	r2, [r7, #11]
2000297a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000297c:	68fa      	ldr	r2, [r7, #12]
2000297e:	f24b 4334 	movw	r3, #46132	; 0xb434
20002982:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002986:	429a      	cmp	r2, r3
20002988:	d007      	beq.n	2000299a <MSS_SPI_configure_master_mode+0x2e>
2000298a:	68fa      	ldr	r2, [r7, #12]
2000298c:	f24b 33b0 	movw	r3, #46000	; 0xb3b0
20002990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002994:	429a      	cmp	r2, r3
20002996:	d000      	beq.n	2000299a <MSS_SPI_configure_master_mode+0x2e>
20002998:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000299a:	7afb      	ldrb	r3, [r7, #11]
2000299c:	2b07      	cmp	r3, #7
2000299e:	d900      	bls.n	200029a2 <MSS_SPI_configure_master_mode+0x36>
200029a0:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200029a2:	7e3b      	ldrb	r3, [r7, #24]
200029a4:	2b20      	cmp	r3, #32
200029a6:	d900      	bls.n	200029aa <MSS_SPI_configure_master_mode+0x3e>
200029a8:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200029aa:	68fb      	ldr	r3, [r7, #12]
200029ac:	889b      	ldrh	r3, [r3, #4]
200029ae:	b21b      	sxth	r3, r3
200029b0:	4618      	mov	r0, r3
200029b2:	f7ff fe55 	bl	20002660 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
200029b6:	68fb      	ldr	r3, [r7, #12]
200029b8:	f04f 0200 	mov.w	r2, #0
200029bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200029c0:	68fb      	ldr	r3, [r7, #12]
200029c2:	681b      	ldr	r3, [r3, #0]
200029c4:	68fa      	ldr	r2, [r7, #12]
200029c6:	6812      	ldr	r2, [r2, #0]
200029c8:	6812      	ldr	r2, [r2, #0]
200029ca:	f022 0201 	bic.w	r2, r2, #1
200029ce:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200029d0:	68fb      	ldr	r3, [r7, #12]
200029d2:	681b      	ldr	r3, [r3, #0]
200029d4:	68fa      	ldr	r2, [r7, #12]
200029d6:	6812      	ldr	r2, [r2, #0]
200029d8:	6812      	ldr	r2, [r2, #0]
200029da:	f042 0202 	orr.w	r2, r2, #2
200029de:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200029e0:	68fb      	ldr	r3, [r7, #12]
200029e2:	681b      	ldr	r3, [r3, #0]
200029e4:	68fa      	ldr	r2, [r7, #12]
200029e6:	6812      	ldr	r2, [r2, #0]
200029e8:	6812      	ldr	r2, [r2, #0]
200029ea:	f042 0201 	orr.w	r2, r2, #1
200029ee:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200029f0:	7afb      	ldrb	r3, [r7, #11]
200029f2:	2b07      	cmp	r3, #7
200029f4:	d83f      	bhi.n	20002a76 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200029f6:	687b      	ldr	r3, [r7, #4]
200029f8:	2b00      	cmp	r3, #0
200029fa:	d00b      	beq.n	20002a14 <MSS_SPI_configure_master_mode+0xa8>
200029fc:	687b      	ldr	r3, [r7, #4]
200029fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002a02:	d007      	beq.n	20002a14 <MSS_SPI_configure_master_mode+0xa8>
20002a04:	687b      	ldr	r3, [r7, #4]
20002a06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002a0a:	d003      	beq.n	20002a14 <MSS_SPI_configure_master_mode+0xa8>
20002a0c:	687b      	ldr	r3, [r7, #4]
20002a0e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002a12:	d10f      	bne.n	20002a34 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002a14:	7afa      	ldrb	r2, [r7, #11]
20002a16:	6879      	ldr	r1, [r7, #4]
20002a18:	f240 1302 	movw	r3, #258	; 0x102
20002a1c:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002a20:	ea41 0303 	orr.w	r3, r1, r3
20002a24:	68f9      	ldr	r1, [r7, #12]
20002a26:	f102 0206 	add.w	r2, r2, #6
20002a2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002a2e:	440a      	add	r2, r1
20002a30:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002a32:	e00e      	b.n	20002a52 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002a34:	7afa      	ldrb	r2, [r7, #11]
20002a36:	6879      	ldr	r1, [r7, #4]
20002a38:	f240 1302 	movw	r3, #258	; 0x102
20002a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a40:	ea41 0303 	orr.w	r3, r1, r3
20002a44:	68f9      	ldr	r1, [r7, #12]
20002a46:	f102 0206 	add.w	r2, r2, #6
20002a4a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002a4e:	440a      	add	r2, r1
20002a50:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002a52:	7afb      	ldrb	r3, [r7, #11]
20002a54:	68fa      	ldr	r2, [r7, #12]
20002a56:	f103 0306 	add.w	r3, r3, #6
20002a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002a5e:	4413      	add	r3, r2
20002a60:	7e3a      	ldrb	r2, [r7, #24]
20002a62:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002a64:	7afb      	ldrb	r3, [r7, #11]
20002a66:	68fa      	ldr	r2, [r7, #12]
20002a68:	f103 0306 	add.w	r3, r3, #6
20002a6c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002a70:	4413      	add	r3, r2
20002a72:	78fa      	ldrb	r2, [r7, #3]
20002a74:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002a76:	68fb      	ldr	r3, [r7, #12]
20002a78:	889b      	ldrh	r3, [r3, #4]
20002a7a:	b21b      	sxth	r3, r3
20002a7c:	4618      	mov	r0, r3
20002a7e:	f7ff fdd3 	bl	20002628 <NVIC_EnableIRQ>
}
20002a82:	f107 0710 	add.w	r7, r7, #16
20002a86:	46bd      	mov	sp, r7
20002a88:	bd80      	pop	{r7, pc}
20002a8a:	bf00      	nop

20002a8c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002a8c:	b580      	push	{r7, lr}
20002a8e:	b084      	sub	sp, #16
20002a90:	af00      	add	r7, sp, #0
20002a92:	6078      	str	r0, [r7, #4]
20002a94:	460b      	mov	r3, r1
20002a96:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002a98:	687a      	ldr	r2, [r7, #4]
20002a9a:	f24b 4334 	movw	r3, #46132	; 0xb434
20002a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aa2:	429a      	cmp	r2, r3
20002aa4:	d007      	beq.n	20002ab6 <MSS_SPI_set_slave_select+0x2a>
20002aa6:	687a      	ldr	r2, [r7, #4]
20002aa8:	f24b 33b0 	movw	r3, #46000	; 0xb3b0
20002aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ab0:	429a      	cmp	r2, r3
20002ab2:	d000      	beq.n	20002ab6 <MSS_SPI_set_slave_select+0x2a>
20002ab4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002ab6:	687b      	ldr	r3, [r7, #4]
20002ab8:	681b      	ldr	r3, [r3, #0]
20002aba:	681b      	ldr	r3, [r3, #0]
20002abc:	f003 0302 	and.w	r3, r3, #2
20002ac0:	2b00      	cmp	r3, #0
20002ac2:	d100      	bne.n	20002ac6 <MSS_SPI_set_slave_select+0x3a>
20002ac4:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002ac6:	78fb      	ldrb	r3, [r7, #3]
20002ac8:	687a      	ldr	r2, [r7, #4]
20002aca:	f103 0306 	add.w	r3, r3, #6
20002ace:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002ad2:	4413      	add	r3, r2
20002ad4:	685b      	ldr	r3, [r3, #4]
20002ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
20002ada:	d100      	bne.n	20002ade <MSS_SPI_set_slave_select+0x52>
20002adc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002ade:	687b      	ldr	r3, [r7, #4]
20002ae0:	889b      	ldrh	r3, [r3, #4]
20002ae2:	b21b      	sxth	r3, r3
20002ae4:	4618      	mov	r0, r3
20002ae6:	f7ff fdbb 	bl	20002660 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002aea:	687b      	ldr	r3, [r7, #4]
20002aec:	681b      	ldr	r3, [r3, #0]
20002aee:	689b      	ldr	r3, [r3, #8]
20002af0:	f003 0304 	and.w	r3, r3, #4
20002af4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002af6:	68fb      	ldr	r3, [r7, #12]
20002af8:	2b00      	cmp	r3, #0
20002afa:	d002      	beq.n	20002b02 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002afc:	6878      	ldr	r0, [r7, #4]
20002afe:	f7ff fe85 	bl	2000280c <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002b02:	687b      	ldr	r3, [r7, #4]
20002b04:	681b      	ldr	r3, [r3, #0]
20002b06:	687a      	ldr	r2, [r7, #4]
20002b08:	6812      	ldr	r2, [r2, #0]
20002b0a:	6812      	ldr	r2, [r2, #0]
20002b0c:	f022 0201 	bic.w	r2, r2, #1
20002b10:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002b12:	687b      	ldr	r3, [r7, #4]
20002b14:	681a      	ldr	r2, [r3, #0]
20002b16:	78fb      	ldrb	r3, [r7, #3]
20002b18:	6879      	ldr	r1, [r7, #4]
20002b1a:	f103 0306 	add.w	r3, r3, #6
20002b1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002b22:	440b      	add	r3, r1
20002b24:	685b      	ldr	r3, [r3, #4]
20002b26:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002b28:	687b      	ldr	r3, [r7, #4]
20002b2a:	681a      	ldr	r2, [r3, #0]
20002b2c:	78fb      	ldrb	r3, [r7, #3]
20002b2e:	6879      	ldr	r1, [r7, #4]
20002b30:	f103 0306 	add.w	r3, r3, #6
20002b34:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002b38:	440b      	add	r3, r1
20002b3a:	7a5b      	ldrb	r3, [r3, #9]
20002b3c:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002b3e:	687b      	ldr	r3, [r7, #4]
20002b40:	681a      	ldr	r2, [r3, #0]
20002b42:	78fb      	ldrb	r3, [r7, #3]
20002b44:	6879      	ldr	r1, [r7, #4]
20002b46:	f103 0306 	add.w	r3, r3, #6
20002b4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002b4e:	440b      	add	r3, r1
20002b50:	7a1b      	ldrb	r3, [r3, #8]
20002b52:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002b54:	687b      	ldr	r3, [r7, #4]
20002b56:	681b      	ldr	r3, [r3, #0]
20002b58:	687a      	ldr	r2, [r7, #4]
20002b5a:	6812      	ldr	r2, [r2, #0]
20002b5c:	6812      	ldr	r2, [r2, #0]
20002b5e:	f042 0201 	orr.w	r2, r2, #1
20002b62:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002b64:	687b      	ldr	r3, [r7, #4]
20002b66:	681b      	ldr	r3, [r3, #0]
20002b68:	687a      	ldr	r2, [r7, #4]
20002b6a:	6812      	ldr	r2, [r2, #0]
20002b6c:	69d1      	ldr	r1, [r2, #28]
20002b6e:	78fa      	ldrb	r2, [r7, #3]
20002b70:	f04f 0001 	mov.w	r0, #1
20002b74:	fa00 f202 	lsl.w	r2, r0, r2
20002b78:	ea41 0202 	orr.w	r2, r1, r2
20002b7c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002b7e:	687b      	ldr	r3, [r7, #4]
20002b80:	889b      	ldrh	r3, [r3, #4]
20002b82:	b21b      	sxth	r3, r3
20002b84:	4618      	mov	r0, r3
20002b86:	f7ff fd4f 	bl	20002628 <NVIC_EnableIRQ>
}
20002b8a:	f107 0710 	add.w	r7, r7, #16
20002b8e:	46bd      	mov	sp, r7
20002b90:	bd80      	pop	{r7, pc}
20002b92:	bf00      	nop

20002b94 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002b94:	b580      	push	{r7, lr}
20002b96:	b084      	sub	sp, #16
20002b98:	af00      	add	r7, sp, #0
20002b9a:	6078      	str	r0, [r7, #4]
20002b9c:	460b      	mov	r3, r1
20002b9e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002ba0:	687a      	ldr	r2, [r7, #4]
20002ba2:	f24b 4334 	movw	r3, #46132	; 0xb434
20002ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002baa:	429a      	cmp	r2, r3
20002bac:	d007      	beq.n	20002bbe <MSS_SPI_clear_slave_select+0x2a>
20002bae:	687a      	ldr	r2, [r7, #4]
20002bb0:	f24b 33b0 	movw	r3, #46000	; 0xb3b0
20002bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bb8:	429a      	cmp	r2, r3
20002bba:	d000      	beq.n	20002bbe <MSS_SPI_clear_slave_select+0x2a>
20002bbc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002bbe:	687b      	ldr	r3, [r7, #4]
20002bc0:	681b      	ldr	r3, [r3, #0]
20002bc2:	681b      	ldr	r3, [r3, #0]
20002bc4:	f003 0302 	and.w	r3, r3, #2
20002bc8:	2b00      	cmp	r3, #0
20002bca:	d100      	bne.n	20002bce <MSS_SPI_clear_slave_select+0x3a>
20002bcc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002bce:	687b      	ldr	r3, [r7, #4]
20002bd0:	889b      	ldrh	r3, [r3, #4]
20002bd2:	b21b      	sxth	r3, r3
20002bd4:	4618      	mov	r0, r3
20002bd6:	f7ff fd43 	bl	20002660 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002bda:	687b      	ldr	r3, [r7, #4]
20002bdc:	681b      	ldr	r3, [r3, #0]
20002bde:	689b      	ldr	r3, [r3, #8]
20002be0:	f003 0304 	and.w	r3, r3, #4
20002be4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002be6:	68fb      	ldr	r3, [r7, #12]
20002be8:	2b00      	cmp	r3, #0
20002bea:	d002      	beq.n	20002bf2 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002bec:	6878      	ldr	r0, [r7, #4]
20002bee:	f7ff fe0d 	bl	2000280c <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002bf2:	687b      	ldr	r3, [r7, #4]
20002bf4:	681b      	ldr	r3, [r3, #0]
20002bf6:	687a      	ldr	r2, [r7, #4]
20002bf8:	6812      	ldr	r2, [r2, #0]
20002bfa:	69d1      	ldr	r1, [r2, #28]
20002bfc:	78fa      	ldrb	r2, [r7, #3]
20002bfe:	f04f 0001 	mov.w	r0, #1
20002c02:	fa00 f202 	lsl.w	r2, r0, r2
20002c06:	ea6f 0202 	mvn.w	r2, r2
20002c0a:	ea01 0202 	and.w	r2, r1, r2
20002c0e:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002c10:	687b      	ldr	r3, [r7, #4]
20002c12:	889b      	ldrh	r3, [r3, #4]
20002c14:	b21b      	sxth	r3, r3
20002c16:	4618      	mov	r0, r3
20002c18:	f7ff fd06 	bl	20002628 <NVIC_EnableIRQ>
}
20002c1c:	f107 0710 	add.w	r7, r7, #16
20002c20:	46bd      	mov	sp, r7
20002c22:	bd80      	pop	{r7, pc}

20002c24 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002c24:	b480      	push	{r7}
20002c26:	b087      	sub	sp, #28
20002c28:	af00      	add	r7, sp, #0
20002c2a:	6078      	str	r0, [r7, #4]
20002c2c:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002c2e:	687a      	ldr	r2, [r7, #4]
20002c30:	f24b 4334 	movw	r3, #46132	; 0xb434
20002c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c38:	429a      	cmp	r2, r3
20002c3a:	d007      	beq.n	20002c4c <MSS_SPI_transfer_frame+0x28>
20002c3c:	687a      	ldr	r2, [r7, #4]
20002c3e:	f24b 33b0 	movw	r3, #46000	; 0xb3b0
20002c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c46:	429a      	cmp	r2, r3
20002c48:	d000      	beq.n	20002c4c <MSS_SPI_transfer_frame+0x28>
20002c4a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002c4c:	687b      	ldr	r3, [r7, #4]
20002c4e:	681b      	ldr	r3, [r3, #0]
20002c50:	681b      	ldr	r3, [r3, #0]
20002c52:	f003 0302 	and.w	r3, r3, #2
20002c56:	2b00      	cmp	r3, #0
20002c58:	d100      	bne.n	20002c5c <MSS_SPI_transfer_frame+0x38>
20002c5a:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002c5c:	687b      	ldr	r3, [r7, #4]
20002c5e:	681a      	ldr	r2, [r3, #0]
20002c60:	687b      	ldr	r3, [r7, #4]
20002c62:	681b      	ldr	r3, [r3, #0]
20002c64:	6819      	ldr	r1, [r3, #0]
20002c66:	f240 03ff 	movw	r3, #255	; 0xff
20002c6a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002c6e:	ea01 0303 	and.w	r3, r1, r3
20002c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002c76:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002c78:	687b      	ldr	r3, [r7, #4]
20002c7a:	681b      	ldr	r3, [r3, #0]
20002c7c:	687a      	ldr	r2, [r7, #4]
20002c7e:	6812      	ldr	r2, [r2, #0]
20002c80:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002c82:	f042 020c 	orr.w	r2, r2, #12
20002c86:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002c88:	687b      	ldr	r3, [r7, #4]
20002c8a:	681b      	ldr	r3, [r3, #0]
20002c8c:	689b      	ldr	r3, [r3, #8]
20002c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002c92:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002c94:	e00b      	b.n	20002cae <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002c96:	687b      	ldr	r3, [r7, #4]
20002c98:	681b      	ldr	r3, [r3, #0]
20002c9a:	691b      	ldr	r3, [r3, #16]
20002c9c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002c9e:	68bb      	ldr	r3, [r7, #8]
20002ca0:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002ca2:	687b      	ldr	r3, [r7, #4]
20002ca4:	681b      	ldr	r3, [r3, #0]
20002ca6:	689b      	ldr	r3, [r3, #8]
20002ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002cac:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002cae:	68fb      	ldr	r3, [r7, #12]
20002cb0:	2b00      	cmp	r3, #0
20002cb2:	d0f0      	beq.n	20002c96 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002cb4:	687b      	ldr	r3, [r7, #4]
20002cb6:	681b      	ldr	r3, [r3, #0]
20002cb8:	683a      	ldr	r2, [r7, #0]
20002cba:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002cbc:	687b      	ldr	r3, [r7, #4]
20002cbe:	681b      	ldr	r3, [r3, #0]
20002cc0:	689b      	ldr	r3, [r3, #8]
20002cc2:	f003 0301 	and.w	r3, r3, #1
20002cc6:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002cc8:	e005      	b.n	20002cd6 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002cca:	687b      	ldr	r3, [r7, #4]
20002ccc:	681b      	ldr	r3, [r3, #0]
20002cce:	689b      	ldr	r3, [r3, #8]
20002cd0:	f003 0301 	and.w	r3, r3, #1
20002cd4:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002cd6:	697b      	ldr	r3, [r7, #20]
20002cd8:	2b00      	cmp	r3, #0
20002cda:	d0f6      	beq.n	20002cca <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002cdc:	687b      	ldr	r3, [r7, #4]
20002cde:	681b      	ldr	r3, [r3, #0]
20002ce0:	689b      	ldr	r3, [r3, #8]
20002ce2:	f003 0302 	and.w	r3, r3, #2
20002ce6:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002ce8:	e005      	b.n	20002cf6 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002cea:	687b      	ldr	r3, [r7, #4]
20002cec:	681b      	ldr	r3, [r3, #0]
20002cee:	689b      	ldr	r3, [r3, #8]
20002cf0:	f003 0302 	and.w	r3, r3, #2
20002cf4:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002cf6:	693b      	ldr	r3, [r7, #16]
20002cf8:	2b00      	cmp	r3, #0
20002cfa:	d0f6      	beq.n	20002cea <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002cfc:	687b      	ldr	r3, [r7, #4]
20002cfe:	681b      	ldr	r3, [r3, #0]
20002d00:	691b      	ldr	r3, [r3, #16]
}
20002d02:	4618      	mov	r0, r3
20002d04:	f107 071c 	add.w	r7, r7, #28
20002d08:	46bd      	mov	sp, r7
20002d0a:	bc80      	pop	{r7}
20002d0c:	4770      	bx	lr
20002d0e:	bf00      	nop

20002d10 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002d10:	b480      	push	{r7}
20002d12:	b085      	sub	sp, #20
20002d14:	af00      	add	r7, sp, #0
20002d16:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002d18:	f04f 0300 	mov.w	r3, #0
20002d1c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d1e:	e00e      	b.n	20002d3e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002d20:	687b      	ldr	r3, [r7, #4]
20002d22:	681b      	ldr	r3, [r3, #0]
20002d24:	687a      	ldr	r2, [r7, #4]
20002d26:	6891      	ldr	r1, [r2, #8]
20002d28:	687a      	ldr	r2, [r7, #4]
20002d2a:	6912      	ldr	r2, [r2, #16]
20002d2c:	440a      	add	r2, r1
20002d2e:	7812      	ldrb	r2, [r2, #0]
20002d30:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002d32:	687b      	ldr	r3, [r7, #4]
20002d34:	691b      	ldr	r3, [r3, #16]
20002d36:	f103 0201 	add.w	r2, r3, #1
20002d3a:	687b      	ldr	r3, [r7, #4]
20002d3c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d3e:	687b      	ldr	r3, [r7, #4]
20002d40:	681b      	ldr	r3, [r3, #0]
20002d42:	689b      	ldr	r3, [r3, #8]
20002d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002d48:	2b00      	cmp	r3, #0
20002d4a:	d105      	bne.n	20002d58 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002d4c:	687b      	ldr	r3, [r7, #4]
20002d4e:	691a      	ldr	r2, [r3, #16]
20002d50:	687b      	ldr	r3, [r7, #4]
20002d52:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d54:	429a      	cmp	r2, r3
20002d56:	d3e3      	bcc.n	20002d20 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20002d58:	687b      	ldr	r3, [r7, #4]
20002d5a:	691a      	ldr	r2, [r3, #16]
20002d5c:	687b      	ldr	r3, [r7, #4]
20002d5e:	68db      	ldr	r3, [r3, #12]
20002d60:	429a      	cmp	r2, r3
20002d62:	d31c      	bcc.n	20002d9e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d64:	e00e      	b.n	20002d84 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002d66:	687b      	ldr	r3, [r7, #4]
20002d68:	681b      	ldr	r3, [r3, #0]
20002d6a:	687a      	ldr	r2, [r7, #4]
20002d6c:	6951      	ldr	r1, [r2, #20]
20002d6e:	687a      	ldr	r2, [r7, #4]
20002d70:	69d2      	ldr	r2, [r2, #28]
20002d72:	440a      	add	r2, r1
20002d74:	7812      	ldrb	r2, [r2, #0]
20002d76:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002d78:	687b      	ldr	r3, [r7, #4]
20002d7a:	69db      	ldr	r3, [r3, #28]
20002d7c:	f103 0201 	add.w	r2, r3, #1
20002d80:	687b      	ldr	r3, [r7, #4]
20002d82:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d84:	687b      	ldr	r3, [r7, #4]
20002d86:	681b      	ldr	r3, [r3, #0]
20002d88:	689b      	ldr	r3, [r3, #8]
20002d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002d8e:	2b00      	cmp	r3, #0
20002d90:	d105      	bne.n	20002d9e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002d92:	687b      	ldr	r3, [r7, #4]
20002d94:	69da      	ldr	r2, [r3, #28]
20002d96:	687b      	ldr	r3, [r7, #4]
20002d98:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d9a:	429a      	cmp	r2, r3
20002d9c:	d3e3      	bcc.n	20002d66 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002d9e:	687b      	ldr	r3, [r7, #4]
20002da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002da2:	2b00      	cmp	r3, #0
20002da4:	d01f      	beq.n	20002de6 <fill_slave_tx_fifo+0xd6>
20002da6:	687b      	ldr	r3, [r7, #4]
20002da8:	691a      	ldr	r2, [r3, #16]
20002daa:	687b      	ldr	r3, [r7, #4]
20002dac:	68db      	ldr	r3, [r3, #12]
20002dae:	429a      	cmp	r2, r3
20002db0:	d319      	bcc.n	20002de6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002db2:	687b      	ldr	r3, [r7, #4]
20002db4:	69da      	ldr	r2, [r3, #28]
20002db6:	687b      	ldr	r3, [r7, #4]
20002db8:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002dba:	429a      	cmp	r2, r3
20002dbc:	d313      	bcc.n	20002de6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002dbe:	e008      	b.n	20002dd2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002dc0:	687b      	ldr	r3, [r7, #4]
20002dc2:	681b      	ldr	r3, [r3, #0]
20002dc4:	f04f 0200 	mov.w	r2, #0
20002dc8:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20002dca:	68fb      	ldr	r3, [r7, #12]
20002dcc:	f103 0301 	add.w	r3, r3, #1
20002dd0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002dd2:	687b      	ldr	r3, [r7, #4]
20002dd4:	681b      	ldr	r3, [r3, #0]
20002dd6:	689b      	ldr	r3, [r3, #8]
20002dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002ddc:	2b00      	cmp	r3, #0
20002dde:	d102      	bne.n	20002de6 <fill_slave_tx_fifo+0xd6>
20002de0:	68fb      	ldr	r3, [r7, #12]
20002de2:	2b1f      	cmp	r3, #31
20002de4:	d9ec      	bls.n	20002dc0 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002de6:	f107 0714 	add.w	r7, r7, #20
20002dea:	46bd      	mov	sp, r7
20002dec:	bc80      	pop	{r7}
20002dee:	4770      	bx	lr

20002df0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002df0:	b580      	push	{r7, lr}
20002df2:	b084      	sub	sp, #16
20002df4:	af00      	add	r7, sp, #0
20002df6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002df8:	687b      	ldr	r3, [r7, #4]
20002dfa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002dfe:	2b02      	cmp	r3, #2
20002e00:	d115      	bne.n	20002e2e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002e02:	e00c      	b.n	20002e1e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002e04:	687b      	ldr	r3, [r7, #4]
20002e06:	681b      	ldr	r3, [r3, #0]
20002e08:	691b      	ldr	r3, [r3, #16]
20002e0a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002e0c:	687b      	ldr	r3, [r7, #4]
20002e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002e10:	2b00      	cmp	r3, #0
20002e12:	d004      	beq.n	20002e1e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002e14:	687b      	ldr	r3, [r7, #4]
20002e16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002e18:	68fa      	ldr	r2, [r7, #12]
20002e1a:	4610      	mov	r0, r2
20002e1c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002e1e:	687b      	ldr	r3, [r7, #4]
20002e20:	681b      	ldr	r3, [r3, #0]
20002e22:	689b      	ldr	r3, [r3, #8]
20002e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002e28:	2b00      	cmp	r3, #0
20002e2a:	d0eb      	beq.n	20002e04 <read_slave_rx_fifo+0x14>
20002e2c:	e032      	b.n	20002e94 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002e2e:	687b      	ldr	r3, [r7, #4]
20002e30:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002e34:	2b01      	cmp	r3, #1
20002e36:	d125      	bne.n	20002e84 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002e38:	e017      	b.n	20002e6a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002e3a:	687b      	ldr	r3, [r7, #4]
20002e3c:	681b      	ldr	r3, [r3, #0]
20002e3e:	691b      	ldr	r3, [r3, #16]
20002e40:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002e42:	687b      	ldr	r3, [r7, #4]
20002e44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002e46:	687b      	ldr	r3, [r7, #4]
20002e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002e4a:	429a      	cmp	r2, r3
20002e4c:	d207      	bcs.n	20002e5e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002e4e:	687b      	ldr	r3, [r7, #4]
20002e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002e52:	687b      	ldr	r3, [r7, #4]
20002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002e56:	4413      	add	r3, r2
20002e58:	68fa      	ldr	r2, [r7, #12]
20002e5a:	b2d2      	uxtb	r2, r2
20002e5c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002e5e:	687b      	ldr	r3, [r7, #4]
20002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002e62:	f103 0201 	add.w	r2, r3, #1
20002e66:	687b      	ldr	r3, [r7, #4]
20002e68:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002e6a:	687b      	ldr	r3, [r7, #4]
20002e6c:	681b      	ldr	r3, [r3, #0]
20002e6e:	689b      	ldr	r3, [r3, #8]
20002e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002e74:	2b00      	cmp	r3, #0
20002e76:	d0e0      	beq.n	20002e3a <read_slave_rx_fifo+0x4a>
20002e78:	e00c      	b.n	20002e94 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002e7a:	687b      	ldr	r3, [r7, #4]
20002e7c:	681b      	ldr	r3, [r3, #0]
20002e7e:	691b      	ldr	r3, [r3, #16]
20002e80:	60fb      	str	r3, [r7, #12]
20002e82:	e000      	b.n	20002e86 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002e84:	bf00      	nop
20002e86:	687b      	ldr	r3, [r7, #4]
20002e88:	681b      	ldr	r3, [r3, #0]
20002e8a:	689b      	ldr	r3, [r3, #8]
20002e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002e90:	2b00      	cmp	r3, #0
20002e92:	d0f2      	beq.n	20002e7a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002e94:	f107 0710 	add.w	r7, r7, #16
20002e98:	46bd      	mov	sp, r7
20002e9a:	bd80      	pop	{r7, pc}

20002e9c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002e9c:	b580      	push	{r7, lr}
20002e9e:	b086      	sub	sp, #24
20002ea0:	af00      	add	r7, sp, #0
20002ea2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002ea4:	687b      	ldr	r3, [r7, #4]
20002ea6:	681b      	ldr	r3, [r3, #0]
20002ea8:	f103 0320 	add.w	r3, r3, #32
20002eac:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002eae:	687a      	ldr	r2, [r7, #4]
20002eb0:	f24b 4334 	movw	r3, #46132	; 0xb434
20002eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eb8:	429a      	cmp	r2, r3
20002eba:	d007      	beq.n	20002ecc <mss_spi_isr+0x30>
20002ebc:	687a      	ldr	r2, [r7, #4]
20002ebe:	f24b 33b0 	movw	r3, #46000	; 0xb3b0
20002ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ec6:	429a      	cmp	r2, r3
20002ec8:	d000      	beq.n	20002ecc <mss_spi_isr+0x30>
20002eca:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002ecc:	693b      	ldr	r3, [r7, #16]
20002ece:	681b      	ldr	r3, [r3, #0]
20002ed0:	f003 0302 	and.w	r3, r3, #2
20002ed4:	2b00      	cmp	r3, #0
20002ed6:	d052      	beq.n	20002f7e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002ed8:	687b      	ldr	r3, [r7, #4]
20002eda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002ede:	2b02      	cmp	r3, #2
20002ee0:	d115      	bne.n	20002f0e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ee2:	e00c      	b.n	20002efe <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002ee4:	687b      	ldr	r3, [r7, #4]
20002ee6:	681b      	ldr	r3, [r3, #0]
20002ee8:	691b      	ldr	r3, [r3, #16]
20002eea:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002eec:	687b      	ldr	r3, [r7, #4]
20002eee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002ef0:	2b00      	cmp	r3, #0
20002ef2:	d004      	beq.n	20002efe <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002ef4:	687b      	ldr	r3, [r7, #4]
20002ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002ef8:	68fa      	ldr	r2, [r7, #12]
20002efa:	4610      	mov	r0, r2
20002efc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002efe:	687b      	ldr	r3, [r7, #4]
20002f00:	681b      	ldr	r3, [r3, #0]
20002f02:	689b      	ldr	r3, [r3, #8]
20002f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f08:	2b00      	cmp	r3, #0
20002f0a:	d0eb      	beq.n	20002ee4 <mss_spi_isr+0x48>
20002f0c:	e032      	b.n	20002f74 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002f0e:	687b      	ldr	r3, [r7, #4]
20002f10:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002f14:	2b01      	cmp	r3, #1
20002f16:	d125      	bne.n	20002f64 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002f18:	e017      	b.n	20002f4a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002f1a:	687b      	ldr	r3, [r7, #4]
20002f1c:	681b      	ldr	r3, [r3, #0]
20002f1e:	691b      	ldr	r3, [r3, #16]
20002f20:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002f22:	687b      	ldr	r3, [r7, #4]
20002f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002f26:	687b      	ldr	r3, [r7, #4]
20002f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002f2a:	429a      	cmp	r2, r3
20002f2c:	d207      	bcs.n	20002f3e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002f2e:	687b      	ldr	r3, [r7, #4]
20002f30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002f32:	687b      	ldr	r3, [r7, #4]
20002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002f36:	4413      	add	r3, r2
20002f38:	68fa      	ldr	r2, [r7, #12]
20002f3a:	b2d2      	uxtb	r2, r2
20002f3c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002f3e:	687b      	ldr	r3, [r7, #4]
20002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002f42:	f103 0201 	add.w	r2, r3, #1
20002f46:	687b      	ldr	r3, [r7, #4]
20002f48:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002f4a:	687b      	ldr	r3, [r7, #4]
20002f4c:	681b      	ldr	r3, [r3, #0]
20002f4e:	689b      	ldr	r3, [r3, #8]
20002f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f54:	2b00      	cmp	r3, #0
20002f56:	d0e0      	beq.n	20002f1a <mss_spi_isr+0x7e>
20002f58:	e00c      	b.n	20002f74 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002f5a:	687b      	ldr	r3, [r7, #4]
20002f5c:	681b      	ldr	r3, [r3, #0]
20002f5e:	691b      	ldr	r3, [r3, #16]
20002f60:	60fb      	str	r3, [r7, #12]
20002f62:	e000      	b.n	20002f66 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002f64:	bf00      	nop
20002f66:	687b      	ldr	r3, [r7, #4]
20002f68:	681b      	ldr	r3, [r3, #0]
20002f6a:	689b      	ldr	r3, [r3, #8]
20002f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f70:	2b00      	cmp	r3, #0
20002f72:	d0f2      	beq.n	20002f5a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002f74:	687b      	ldr	r3, [r7, #4]
20002f76:	681b      	ldr	r3, [r3, #0]
20002f78:	f04f 0202 	mov.w	r2, #2
20002f7c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002f7e:	693b      	ldr	r3, [r7, #16]
20002f80:	681b      	ldr	r3, [r3, #0]
20002f82:	f003 0301 	and.w	r3, r3, #1
20002f86:	b2db      	uxtb	r3, r3
20002f88:	2b00      	cmp	r3, #0
20002f8a:	d012      	beq.n	20002fb2 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002f8c:	687b      	ldr	r3, [r7, #4]
20002f8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002f92:	2b02      	cmp	r3, #2
20002f94:	d105      	bne.n	20002fa2 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002f96:	687b      	ldr	r3, [r7, #4]
20002f98:	681b      	ldr	r3, [r3, #0]
20002f9a:	687a      	ldr	r2, [r7, #4]
20002f9c:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002f9e:	615a      	str	r2, [r3, #20]
20002fa0:	e002      	b.n	20002fa8 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002fa2:	6878      	ldr	r0, [r7, #4]
20002fa4:	f7ff feb4 	bl	20002d10 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002fa8:	687b      	ldr	r3, [r7, #4]
20002faa:	681b      	ldr	r3, [r3, #0]
20002fac:	f04f 0201 	mov.w	r2, #1
20002fb0:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002fb2:	693b      	ldr	r3, [r7, #16]
20002fb4:	681b      	ldr	r3, [r3, #0]
20002fb6:	f003 0310 	and.w	r3, r3, #16
20002fba:	2b00      	cmp	r3, #0
20002fbc:	d023      	beq.n	20003006 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002fbe:	6878      	ldr	r0, [r7, #4]
20002fc0:	f7ff ff16 	bl	20002df0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002fc4:	687b      	ldr	r3, [r7, #4]
20002fc6:	6a1b      	ldr	r3, [r3, #32]
20002fc8:	2b00      	cmp	r3, #0
20002fca:	d00b      	beq.n	20002fe4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002fcc:	687b      	ldr	r3, [r7, #4]
20002fce:	6a1b      	ldr	r3, [r3, #32]
20002fd0:	687a      	ldr	r2, [r7, #4]
20002fd2:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002fd4:	687a      	ldr	r2, [r7, #4]
20002fd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002fd8:	4608      	mov	r0, r1
20002fda:	4611      	mov	r1, r2
20002fdc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002fde:	6878      	ldr	r0, [r7, #4]
20002fe0:	f7ff fe96 	bl	20002d10 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002fe4:	687b      	ldr	r3, [r7, #4]
20002fe6:	f04f 0201 	mov.w	r2, #1
20002fea:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002fec:	687b      	ldr	r3, [r7, #4]
20002fee:	681b      	ldr	r3, [r3, #0]
20002ff0:	687a      	ldr	r2, [r7, #4]
20002ff2:	6812      	ldr	r2, [r2, #0]
20002ff4:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002ff6:	f022 0210 	bic.w	r2, r2, #16
20002ffa:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002ffc:	687b      	ldr	r3, [r7, #4]
20002ffe:	681b      	ldr	r3, [r3, #0]
20003000:	f04f 0210 	mov.w	r2, #16
20003004:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20003006:	693b      	ldr	r3, [r7, #16]
20003008:	681b      	ldr	r3, [r3, #0]
2000300a:	f003 0304 	and.w	r3, r3, #4
2000300e:	2b00      	cmp	r3, #0
20003010:	d00f      	beq.n	20003032 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20003012:	687b      	ldr	r3, [r7, #4]
20003014:	681b      	ldr	r3, [r3, #0]
20003016:	687a      	ldr	r2, [r7, #4]
20003018:	6812      	ldr	r2, [r2, #0]
2000301a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000301c:	f042 0204 	orr.w	r2, r2, #4
20003020:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20003022:	6878      	ldr	r0, [r7, #4]
20003024:	f7ff fbf2 	bl	2000280c <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20003028:	687b      	ldr	r3, [r7, #4]
2000302a:	681b      	ldr	r3, [r3, #0]
2000302c:	f04f 0204 	mov.w	r2, #4
20003030:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20003032:	693b      	ldr	r3, [r7, #16]
20003034:	681b      	ldr	r3, [r3, #0]
20003036:	f003 0308 	and.w	r3, r3, #8
2000303a:	2b00      	cmp	r3, #0
2000303c:	d031      	beq.n	200030a2 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
2000303e:	687b      	ldr	r3, [r7, #4]
20003040:	681b      	ldr	r3, [r3, #0]
20003042:	687a      	ldr	r2, [r7, #4]
20003044:	6812      	ldr	r2, [r2, #0]
20003046:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003048:	f042 0208 	orr.w	r2, r2, #8
2000304c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000304e:	687b      	ldr	r3, [r7, #4]
20003050:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003054:	2b02      	cmp	r3, #2
20003056:	d113      	bne.n	20003080 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20003058:	687b      	ldr	r3, [r7, #4]
2000305a:	681a      	ldr	r2, [r3, #0]
2000305c:	687b      	ldr	r3, [r7, #4]
2000305e:	681b      	ldr	r3, [r3, #0]
20003060:	6819      	ldr	r1, [r3, #0]
20003062:	f240 03ff 	movw	r3, #255	; 0xff
20003066:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000306a:	ea01 0303 	and.w	r3, r1, r3
2000306e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003072:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003074:	687b      	ldr	r3, [r7, #4]
20003076:	681b      	ldr	r3, [r3, #0]
20003078:	687a      	ldr	r2, [r7, #4]
2000307a:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000307c:	615a      	str	r2, [r3, #20]
2000307e:	e00b      	b.n	20003098 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003080:	687b      	ldr	r3, [r7, #4]
20003082:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003086:	2b01      	cmp	r3, #1
20003088:	d106      	bne.n	20003098 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000308a:	687b      	ldr	r3, [r7, #4]
2000308c:	f04f 0200 	mov.w	r2, #0
20003090:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003092:	6878      	ldr	r0, [r7, #4]
20003094:	f7ff fe3c 	bl	20002d10 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003098:	687b      	ldr	r3, [r7, #4]
2000309a:	681b      	ldr	r3, [r3, #0]
2000309c:	f04f 0208 	mov.w	r2, #8
200030a0:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
200030a2:	693b      	ldr	r3, [r7, #16]
200030a4:	681b      	ldr	r3, [r3, #0]
200030a6:	f003 0320 	and.w	r3, r3, #32
200030aa:	2b00      	cmp	r3, #0
200030ac:	d049      	beq.n	20003142 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
200030ae:	6878      	ldr	r0, [r7, #4]
200030b0:	f7ff fe9e 	bl	20002df0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
200030b4:	687b      	ldr	r3, [r7, #4]
200030b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200030b8:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
200030ba:	687b      	ldr	r3, [r7, #4]
200030bc:	6a1b      	ldr	r3, [r3, #32]
200030be:	2b00      	cmp	r3, #0
200030c0:	d01c      	beq.n	200030fc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200030c2:	687b      	ldr	r3, [r7, #4]
200030c4:	f04f 0200 	mov.w	r2, #0
200030c8:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200030ca:	687b      	ldr	r3, [r7, #4]
200030cc:	f04f 0200 	mov.w	r2, #0
200030d0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200030d2:	687b      	ldr	r3, [r7, #4]
200030d4:	f04f 0200 	mov.w	r2, #0
200030d8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200030da:	687b      	ldr	r3, [r7, #4]
200030dc:	f04f 0200 	mov.w	r2, #0
200030e0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200030e2:	687b      	ldr	r3, [r7, #4]
200030e4:	681b      	ldr	r3, [r3, #0]
200030e6:	f04f 0210 	mov.w	r2, #16
200030ea:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200030ec:	687b      	ldr	r3, [r7, #4]
200030ee:	681b      	ldr	r3, [r3, #0]
200030f0:	687a      	ldr	r2, [r7, #4]
200030f2:	6812      	ldr	r2, [r2, #0]
200030f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200030f6:	f042 0210 	orr.w	r2, r2, #16
200030fa:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200030fc:	687b      	ldr	r3, [r7, #4]
200030fe:	f04f 0200 	mov.w	r2, #0
20003102:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003104:	687b      	ldr	r3, [r7, #4]
20003106:	681b      	ldr	r3, [r3, #0]
20003108:	687a      	ldr	r2, [r7, #4]
2000310a:	6812      	ldr	r2, [r2, #0]
2000310c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000310e:	f042 020c 	orr.w	r2, r2, #12
20003112:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20003114:	6878      	ldr	r0, [r7, #4]
20003116:	f7ff fdfb 	bl	20002d10 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000311a:	687b      	ldr	r3, [r7, #4]
2000311c:	f04f 0200 	mov.w	r2, #0
20003120:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20003122:	687b      	ldr	r3, [r7, #4]
20003124:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003126:	2b00      	cmp	r3, #0
20003128:	d006      	beq.n	20003138 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000312a:	687b      	ldr	r3, [r7, #4]
2000312c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000312e:	687a      	ldr	r2, [r7, #4]
20003130:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003132:	4610      	mov	r0, r2
20003134:	6979      	ldr	r1, [r7, #20]
20003136:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20003138:	687b      	ldr	r3, [r7, #4]
2000313a:	681b      	ldr	r3, [r3, #0]
2000313c:	f04f 0220 	mov.w	r2, #32
20003140:	60da      	str	r2, [r3, #12]
    }
}
20003142:	f107 0718 	add.w	r7, r7, #24
20003146:	46bd      	mov	sp, r7
20003148:	bd80      	pop	{r7, pc}
2000314a:	bf00      	nop

2000314c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
2000314c:	4668      	mov	r0, sp
2000314e:	f020 0107 	bic.w	r1, r0, #7
20003152:	468d      	mov	sp, r1
20003154:	b589      	push	{r0, r3, r7, lr}
20003156:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20003158:	f24b 4034 	movw	r0, #46132	; 0xb434
2000315c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003160:	f7ff fe9c 	bl	20002e9c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20003164:	f04f 000c 	mov.w	r0, #12
20003168:	f7ff fa98 	bl	2000269c <NVIC_ClearPendingIRQ>
}
2000316c:	46bd      	mov	sp, r7
2000316e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003172:	4685      	mov	sp, r0
20003174:	4770      	bx	lr
20003176:	bf00      	nop

20003178 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003178:	4668      	mov	r0, sp
2000317a:	f020 0107 	bic.w	r1, r0, #7
2000317e:	468d      	mov	sp, r1
20003180:	b589      	push	{r0, r3, r7, lr}
20003182:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003184:	f24b 30b0 	movw	r0, #46000	; 0xb3b0
20003188:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000318c:	f7ff fe86 	bl	20002e9c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003190:	f04f 000d 	mov.w	r0, #13
20003194:	f7ff fa82 	bl	2000269c <NVIC_ClearPendingIRQ>
}
20003198:	46bd      	mov	sp, r7
2000319a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000319e:	4685      	mov	sp, r0
200031a0:	4770      	bx	lr
200031a2:	bf00      	nop

200031a4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200031a4:	b480      	push	{r7}
200031a6:	b083      	sub	sp, #12
200031a8:	af00      	add	r7, sp, #0
200031aa:	4603      	mov	r3, r0
200031ac:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200031ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200031b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200031b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200031ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
200031be:	88f9      	ldrh	r1, [r7, #6]
200031c0:	f001 011f 	and.w	r1, r1, #31
200031c4:	f04f 0001 	mov.w	r0, #1
200031c8:	fa00 f101 	lsl.w	r1, r0, r1
200031cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200031d0:	f107 070c 	add.w	r7, r7, #12
200031d4:	46bd      	mov	sp, r7
200031d6:	bc80      	pop	{r7}
200031d8:	4770      	bx	lr
200031da:	bf00      	nop

200031dc <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200031dc:	b480      	push	{r7}
200031de:	b083      	sub	sp, #12
200031e0:	af00      	add	r7, sp, #0
200031e2:	4603      	mov	r3, r0
200031e4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200031e6:	f24e 1300 	movw	r3, #57600	; 0xe100
200031ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
200031ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200031f2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200031f6:	88f9      	ldrh	r1, [r7, #6]
200031f8:	f001 011f 	and.w	r1, r1, #31
200031fc:	f04f 0001 	mov.w	r0, #1
20003200:	fa00 f101 	lsl.w	r1, r0, r1
20003204:	f102 0220 	add.w	r2, r2, #32
20003208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000320c:	f107 070c 	add.w	r7, r7, #12
20003210:	46bd      	mov	sp, r7
20003212:	bc80      	pop	{r7}
20003214:	4770      	bx	lr
20003216:	bf00      	nop

20003218 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003218:	b480      	push	{r7}
2000321a:	b083      	sub	sp, #12
2000321c:	af00      	add	r7, sp, #0
2000321e:	4603      	mov	r3, r0
20003220:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003222:	f24e 1300 	movw	r3, #57600	; 0xe100
20003226:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000322a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000322e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20003232:	88f9      	ldrh	r1, [r7, #6]
20003234:	f001 011f 	and.w	r1, r1, #31
20003238:	f04f 0001 	mov.w	r0, #1
2000323c:	fa00 f101 	lsl.w	r1, r0, r1
20003240:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003248:	f107 070c 	add.w	r7, r7, #12
2000324c:	46bd      	mov	sp, r7
2000324e:	bc80      	pop	{r7}
20003250:	4770      	bx	lr
20003252:	bf00      	nop

20003254 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20003254:	b580      	push	{r7, lr}
20003256:	b084      	sub	sp, #16
20003258:	af00      	add	r7, sp, #0
2000325a:	6078      	str	r0, [r7, #4]
2000325c:	4613      	mov	r3, r2
2000325e:	460a      	mov	r2, r1
20003260:	70fa      	strb	r2, [r7, #3]
20003262:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
20003264:	78bb      	ldrb	r3, [r7, #2]
20003266:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20003268:	687a      	ldr	r2, [r7, #4]
2000326a:	f24b 43b8 	movw	r3, #46264	; 0xb4b8
2000326e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003272:	429a      	cmp	r2, r3
20003274:	d007      	beq.n	20003286 <MSS_I2C_init+0x32>
20003276:	687a      	ldr	r2, [r7, #4]
20003278:	f24b 532c 	movw	r3, #46380	; 0xb52c
2000327c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003280:	429a      	cmp	r2, r3
20003282:	d000      	beq.n	20003286 <MSS_I2C_init+0x32>
20003284:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20003286:	f000 fe5f 	bl	20003f48 <disable_interrupts>
2000328a:	4603      	mov	r3, r0
2000328c:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
2000328e:	6878      	ldr	r0, [r7, #4]
20003290:	f04f 0100 	mov.w	r1, #0
20003294:	f04f 0274 	mov.w	r2, #116	; 0x74
20003298:	f001 fafe 	bl	20004898 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
2000329c:	687a      	ldr	r2, [r7, #4]
2000329e:	f24b 43b8 	movw	r3, #46264	; 0xb4b8
200032a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032a6:	429a      	cmp	r2, r3
200032a8:	d12c      	bne.n	20003304 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
200032aa:	687b      	ldr	r3, [r7, #4]
200032ac:	f04f 020e 	mov.w	r2, #14
200032b0:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
200032b2:	687a      	ldr	r2, [r7, #4]
200032b4:	f242 0300 	movw	r3, #8192	; 0x2000
200032b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
200032bc:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
200032be:	687a      	ldr	r2, [r7, #4]
200032c0:	f240 0300 	movw	r3, #0
200032c4:	f2c4 2304 	movt	r3, #16900	; 0x4204
200032c8:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
200032ca:	f242 0300 	movw	r3, #8192	; 0x2000
200032ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
200032d2:	f242 0200 	movw	r2, #8192	; 0x2000
200032d6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200032da:	6b12      	ldr	r2, [r2, #48]	; 0x30
200032dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
200032e0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
200032e2:	f04f 000e 	mov.w	r0, #14
200032e6:	f7ff ff97 	bl	20003218 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
200032ea:	f242 0300 	movw	r3, #8192	; 0x2000
200032ee:	f2ce 0304 	movt	r3, #57348	; 0xe004
200032f2:	f242 0200 	movw	r2, #8192	; 0x2000
200032f6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200032fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200032fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20003300:	631a      	str	r2, [r3, #48]	; 0x30
20003302:	e02b      	b.n	2000335c <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20003304:	687b      	ldr	r3, [r7, #4]
20003306:	f04f 0211 	mov.w	r2, #17
2000330a:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
2000330c:	687a      	ldr	r2, [r7, #4]
2000330e:	f242 0300 	movw	r3, #8192	; 0x2000
20003312:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003316:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20003318:	687a      	ldr	r2, [r7, #4]
2000331a:	f240 0300 	movw	r3, #0
2000331e:	f2c4 2324 	movt	r3, #16932	; 0x4224
20003322:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20003324:	f242 0300 	movw	r3, #8192	; 0x2000
20003328:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000332c:	f242 0200 	movw	r2, #8192	; 0x2000
20003330:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003334:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003336:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
2000333a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
2000333c:	f04f 0011 	mov.w	r0, #17
20003340:	f7ff ff6a 	bl	20003218 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20003344:	f242 0300 	movw	r3, #8192	; 0x2000
20003348:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000334c:	f242 0200 	movw	r2, #8192	; 0x2000
20003350:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003354:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003356:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
2000335a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
2000335c:	687b      	ldr	r3, [r7, #4]
2000335e:	699b      	ldr	r3, [r3, #24]
20003360:	461a      	mov	r2, r3
20003362:	687b      	ldr	r3, [r7, #4]
20003364:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20003366:	78fb      	ldrb	r3, [r7, #3]
20003368:	ea4f 0243 	mov.w	r2, r3, lsl #1
2000336c:	687b      	ldr	r3, [r7, #4]
2000336e:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20003370:	687b      	ldr	r3, [r7, #4]
20003372:	699b      	ldr	r3, [r3, #24]
20003374:	68fa      	ldr	r2, [r7, #12]
20003376:	ea4f 0292 	mov.w	r2, r2, lsr #2
2000337a:	f002 0201 	and.w	r2, r2, #1
2000337e:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20003380:	687b      	ldr	r3, [r7, #4]
20003382:	699b      	ldr	r3, [r3, #24]
20003384:	68fa      	ldr	r2, [r7, #12]
20003386:	ea4f 0252 	mov.w	r2, r2, lsr #1
2000338a:	f002 0201 	and.w	r2, r2, #1
2000338e:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20003390:	687b      	ldr	r3, [r7, #4]
20003392:	699b      	ldr	r3, [r3, #24]
20003394:	68fa      	ldr	r2, [r7, #12]
20003396:	f002 0201 	and.w	r2, r2, #1
2000339a:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
2000339c:	687b      	ldr	r3, [r7, #4]
2000339e:	695b      	ldr	r3, [r3, #20]
200033a0:	687a      	ldr	r2, [r7, #4]
200033a2:	6812      	ldr	r2, [r2, #0]
200033a4:	b2d2      	uxtb	r2, r2
200033a6:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
200033a8:	687b      	ldr	r3, [r7, #4]
200033aa:	699b      	ldr	r3, [r3, #24]
200033ac:	f04f 0201 	mov.w	r2, #1
200033b0:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
200033b2:	68b8      	ldr	r0, [r7, #8]
200033b4:	f000 fdda 	bl	20003f6c <restore_interrupts>
}
200033b8:	f107 0710 	add.w	r7, r7, #16
200033bc:	46bd      	mov	sp, r7
200033be:	bd80      	pop	{r7, pc}

200033c0 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
200033c0:	b580      	push	{r7, lr}
200033c2:	b086      	sub	sp, #24
200033c4:	af00      	add	r7, sp, #0
200033c6:	60f8      	str	r0, [r7, #12]
200033c8:	607a      	str	r2, [r7, #4]
200033ca:	460a      	mov	r2, r1
200033cc:	72fa      	strb	r2, [r7, #11]
200033ce:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
200033d0:	68fa      	ldr	r2, [r7, #12]
200033d2:	f24b 43b8 	movw	r3, #46264	; 0xb4b8
200033d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033da:	429a      	cmp	r2, r3
200033dc:	d007      	beq.n	200033ee <MSS_I2C_write+0x2e>
200033de:	68fa      	ldr	r2, [r7, #12]
200033e0:	f24b 532c 	movw	r3, #46380	; 0xb52c
200033e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033e8:	429a      	cmp	r2, r3
200033ea:	d000      	beq.n	200033ee <MSS_I2C_write+0x2e>
200033ec:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200033ee:	f000 fdab 	bl	20003f48 <disable_interrupts>
200033f2:	4603      	mov	r3, r0
200033f4:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
200033f6:	68fb      	ldr	r3, [r7, #12]
200033f8:	7a1b      	ldrb	r3, [r3, #8]
200033fa:	2b00      	cmp	r3, #0
200033fc:	d103      	bne.n	20003406 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
200033fe:	68fb      	ldr	r3, [r7, #12]
20003400:	f04f 0201 	mov.w	r2, #1
20003404:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20003406:	68fb      	ldr	r3, [r7, #12]
20003408:	f04f 0201 	mov.w	r2, #1
2000340c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20003410:	7afb      	ldrb	r3, [r7, #11]
20003412:	ea4f 0243 	mov.w	r2, r3, lsl #1
20003416:	68fb      	ldr	r3, [r7, #12]
20003418:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
2000341a:	68fb      	ldr	r3, [r7, #12]
2000341c:	f04f 0200 	mov.w	r2, #0
20003420:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20003422:	68fb      	ldr	r3, [r7, #12]
20003424:	687a      	ldr	r2, [r7, #4]
20003426:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
20003428:	887a      	ldrh	r2, [r7, #2]
2000342a:	68fb      	ldr	r3, [r7, #12]
2000342c:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
2000342e:	68fb      	ldr	r3, [r7, #12]
20003430:	f04f 0200 	mov.w	r2, #0
20003434:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20003436:	68fb      	ldr	r3, [r7, #12]
20003438:	f04f 0201 	mov.w	r2, #1
2000343c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
20003440:	68fb      	ldr	r3, [r7, #12]
20003442:	f897 2020 	ldrb.w	r2, [r7, #32]
20003446:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20003448:	68fb      	ldr	r3, [r7, #12]
2000344a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
2000344e:	b2db      	uxtb	r3, r3
20003450:	2b01      	cmp	r3, #1
20003452:	d105      	bne.n	20003460 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20003454:	68fb      	ldr	r3, [r7, #12]
20003456:	f04f 0201 	mov.w	r2, #1
2000345a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
2000345e:	e004      	b.n	2000346a <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20003460:	68fb      	ldr	r3, [r7, #12]
20003462:	699b      	ldr	r3, [r3, #24]
20003464:	f04f 0201 	mov.w	r2, #1
20003468:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
2000346a:	68fb      	ldr	r3, [r7, #12]
2000346c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20003470:	2b01      	cmp	r3, #1
20003472:	d111      	bne.n	20003498 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20003474:	68fb      	ldr	r3, [r7, #12]
20003476:	699b      	ldr	r3, [r3, #24]
20003478:	f04f 0200 	mov.w	r2, #0
2000347c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
2000347e:	68fb      	ldr	r3, [r7, #12]
20003480:	695b      	ldr	r3, [r3, #20]
20003482:	791b      	ldrb	r3, [r3, #4]
20003484:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20003486:	7cfb      	ldrb	r3, [r7, #19]
20003488:	b2db      	uxtb	r3, r3
2000348a:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
2000348c:	68fb      	ldr	r3, [r7, #12]
2000348e:	8a5b      	ldrh	r3, [r3, #18]
20003490:	b21b      	sxth	r3, r3
20003492:	4618      	mov	r0, r3
20003494:	f7ff fec0 	bl	20003218 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20003498:	68fb      	ldr	r3, [r7, #12]
2000349a:	8a5b      	ldrh	r3, [r3, #18]
2000349c:	b21b      	sxth	r3, r3
2000349e:	4618      	mov	r0, r3
200034a0:	f7ff fe80 	bl	200031a4 <NVIC_EnableIRQ>

    restore_interrupts( primask );
200034a4:	6978      	ldr	r0, [r7, #20]
200034a6:	f000 fd61 	bl	20003f6c <restore_interrupts>
}
200034aa:	f107 0718 	add.w	r7, r7, #24
200034ae:	46bd      	mov	sp, r7
200034b0:	bd80      	pop	{r7, pc}
200034b2:	bf00      	nop

200034b4 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
200034b4:	b580      	push	{r7, lr}
200034b6:	b086      	sub	sp, #24
200034b8:	af00      	add	r7, sp, #0
200034ba:	60f8      	str	r0, [r7, #12]
200034bc:	607a      	str	r2, [r7, #4]
200034be:	460a      	mov	r2, r1
200034c0:	72fa      	strb	r2, [r7, #11]
200034c2:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
200034c4:	68fa      	ldr	r2, [r7, #12]
200034c6:	f24b 43b8 	movw	r3, #46264	; 0xb4b8
200034ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034ce:	429a      	cmp	r2, r3
200034d0:	d007      	beq.n	200034e2 <MSS_I2C_write_read+0x2e>
200034d2:	68fa      	ldr	r2, [r7, #12]
200034d4:	f24b 532c 	movw	r3, #46380	; 0xb52c
200034d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034dc:	429a      	cmp	r2, r3
200034de:	d000      	beq.n	200034e2 <MSS_I2C_write_read+0x2e>
200034e0:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
200034e2:	887b      	ldrh	r3, [r7, #2]
200034e4:	2b00      	cmp	r3, #0
200034e6:	d100      	bne.n	200034ea <MSS_I2C_write_read+0x36>
200034e8:	be00      	bkpt	0x0000
    //ASSERT(addr_offset != (const uint8_t *)0);
    ASSERT(read_size > 0u);
200034ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
200034ec:	2b00      	cmp	r3, #0
200034ee:	d100      	bne.n	200034f2 <MSS_I2C_write_read+0x3e>
200034f0:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
200034f2:	6a3b      	ldr	r3, [r7, #32]
200034f4:	2b00      	cmp	r3, #0
200034f6:	d100      	bne.n	200034fa <MSS_I2C_write_read+0x46>
200034f8:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
200034fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
200034fc:	2b00      	cmp	r3, #0
200034fe:	d06a      	beq.n	200035d6 <MSS_I2C_write_read+0x122>
20003500:	887b      	ldrh	r3, [r7, #2]
20003502:	2b00      	cmp	r3, #0
20003504:	d067      	beq.n	200035d6 <MSS_I2C_write_read+0x122>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20003506:	f000 fd1f 	bl	20003f48 <disable_interrupts>
2000350a:	4603      	mov	r3, r0
2000350c:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
2000350e:	68fb      	ldr	r3, [r7, #12]
20003510:	7a1b      	ldrb	r3, [r3, #8]
20003512:	2b00      	cmp	r3, #0
20003514:	d103      	bne.n	2000351e <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20003516:	68fb      	ldr	r3, [r7, #12]
20003518:	f04f 0203 	mov.w	r2, #3
2000351c:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
2000351e:	68fb      	ldr	r3, [r7, #12]
20003520:	f04f 0203 	mov.w	r2, #3
20003524:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20003528:	7afb      	ldrb	r3, [r7, #11]
2000352a:	ea4f 0243 	mov.w	r2, r3, lsl #1
2000352e:	68fb      	ldr	r3, [r7, #12]
20003530:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
20003532:	68fb      	ldr	r3, [r7, #12]
20003534:	f04f 0200 	mov.w	r2, #0
20003538:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
2000353a:	68fb      	ldr	r3, [r7, #12]
2000353c:	687a      	ldr	r2, [r7, #4]
2000353e:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
20003540:	887a      	ldrh	r2, [r7, #2]
20003542:	68fb      	ldr	r3, [r7, #12]
20003544:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
20003546:	68fb      	ldr	r3, [r7, #12]
20003548:	f04f 0200 	mov.w	r2, #0
2000354c:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
2000354e:	68fb      	ldr	r3, [r7, #12]
20003550:	6a3a      	ldr	r2, [r7, #32]
20003552:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20003554:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20003556:	68fb      	ldr	r3, [r7, #12]
20003558:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
2000355a:	68fb      	ldr	r3, [r7, #12]
2000355c:	f04f 0200 	mov.w	r2, #0
20003560:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20003562:	68fb      	ldr	r3, [r7, #12]
20003564:	f04f 0201 	mov.w	r2, #1
20003568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
2000356c:	68fb      	ldr	r3, [r7, #12]
2000356e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20003572:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20003574:	68fb      	ldr	r3, [r7, #12]
20003576:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
2000357a:	b2db      	uxtb	r3, r3
2000357c:	2b01      	cmp	r3, #1
2000357e:	d105      	bne.n	2000358c <MSS_I2C_write_read+0xd8>
        {
            this_i2c->is_transaction_pending = 1u;
20003580:	68fb      	ldr	r3, [r7, #12]
20003582:	f04f 0201 	mov.w	r2, #1
20003586:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
2000358a:	e004      	b.n	20003596 <MSS_I2C_write_read+0xe2>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000358c:	68fb      	ldr	r3, [r7, #12]
2000358e:	699b      	ldr	r3, [r3, #24]
20003590:	f04f 0201 	mov.w	r2, #1
20003594:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20003596:	68fb      	ldr	r3, [r7, #12]
20003598:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
2000359c:	2b01      	cmp	r3, #1
2000359e:	d111      	bne.n	200035c4 <MSS_I2C_write_read+0x110>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
200035a0:	68fb      	ldr	r3, [r7, #12]
200035a2:	699b      	ldr	r3, [r3, #24]
200035a4:	f04f 0200 	mov.w	r2, #0
200035a8:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
200035aa:	68fb      	ldr	r3, [r7, #12]
200035ac:	695b      	ldr	r3, [r3, #20]
200035ae:	791b      	ldrb	r3, [r3, #4]
200035b0:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200035b2:	7cfb      	ldrb	r3, [r7, #19]
200035b4:	b2db      	uxtb	r3, r3
200035b6:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
200035b8:	68fb      	ldr	r3, [r7, #12]
200035ba:	8a5b      	ldrh	r3, [r3, #18]
200035bc:	b21b      	sxth	r3, r3
200035be:	4618      	mov	r0, r3
200035c0:	f7ff fe2a 	bl	20003218 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
200035c4:	68fb      	ldr	r3, [r7, #12]
200035c6:	8a5b      	ldrh	r3, [r3, #18]
200035c8:	b21b      	sxth	r3, r3
200035ca:	4618      	mov	r0, r3
200035cc:	f7ff fdea 	bl	200031a4 <NVIC_EnableIRQ>

        restore_interrupts( primask );
200035d0:	6978      	ldr	r0, [r7, #20]
200035d2:	f000 fccb 	bl	20003f6c <restore_interrupts>
    }
}
200035d6:	f107 0718 	add.w	r7, r7, #24
200035da:	46bd      	mov	sp, r7
200035dc:	bd80      	pop	{r7, pc}
200035de:	bf00      	nop

200035e0 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
200035e0:	b480      	push	{r7}
200035e2:	b085      	sub	sp, #20
200035e4:	af00      	add	r7, sp, #0
200035e6:	6078      	str	r0, [r7, #4]
200035e8:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200035ea:	687a      	ldr	r2, [r7, #4]
200035ec:	f24b 43b8 	movw	r3, #46264	; 0xb4b8
200035f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035f4:	429a      	cmp	r2, r3
200035f6:	d007      	beq.n	20003608 <MSS_I2C_wait_complete+0x28>
200035f8:	687a      	ldr	r2, [r7, #4]
200035fa:	f24b 532c 	movw	r3, #46380	; 0xb52c
200035fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003602:	429a      	cmp	r2, r3
20003604:	d000      	beq.n	20003608 <MSS_I2C_wait_complete+0x28>
20003606:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20003608:	687b      	ldr	r3, [r7, #4]
2000360a:	683a      	ldr	r2, [r7, #0]
2000360c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
2000360e:	687b      	ldr	r3, [r7, #4]
20003610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20003614:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20003616:	7bfb      	ldrb	r3, [r7, #15]
20003618:	2b01      	cmp	r3, #1
2000361a:	d0f8      	beq.n	2000360e <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
2000361c:	7bfb      	ldrb	r3, [r7, #15]
}
2000361e:	4618      	mov	r0, r3
20003620:	f107 0714 	add.w	r7, r7, #20
20003624:	46bd      	mov	sp, r7
20003626:	bc80      	pop	{r7}
20003628:	4770      	bx	lr
2000362a:	bf00      	nop

2000362c <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
2000362c:	b480      	push	{r7}
2000362e:	b083      	sub	sp, #12
20003630:	af00      	add	r7, sp, #0
20003632:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
20003634:	687b      	ldr	r3, [r7, #4]
20003636:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
2000363a:	2b00      	cmp	r3, #0
2000363c:	d004      	beq.n	20003648 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
2000363e:	687b      	ldr	r3, [r7, #4]
20003640:	699b      	ldr	r3, [r3, #24]
20003642:	f04f 0201 	mov.w	r2, #1
20003646:	609a      	str	r2, [r3, #8]
    }
}
20003648:	f107 070c 	add.w	r7, r7, #12
2000364c:	46bd      	mov	sp, r7
2000364e:	bc80      	pop	{r7}
20003650:	4770      	bx	lr
20003652:	bf00      	nop

20003654 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20003654:	b580      	push	{r7, lr}
20003656:	b084      	sub	sp, #16
20003658:	af00      	add	r7, sp, #0
2000365a:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
2000365c:	f04f 0301 	mov.w	r3, #1
20003660:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20003662:	687a      	ldr	r2, [r7, #4]
20003664:	f24b 43b8 	movw	r3, #46264	; 0xb4b8
20003668:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000366c:	429a      	cmp	r2, r3
2000366e:	d007      	beq.n	20003680 <mss_i2c_isr+0x2c>
20003670:	687a      	ldr	r2, [r7, #4]
20003672:	f24b 532c 	movw	r3, #46380	; 0xb52c
20003676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000367a:	429a      	cmp	r2, r3
2000367c:	d000      	beq.n	20003680 <mss_i2c_isr+0x2c>
2000367e:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20003680:	687b      	ldr	r3, [r7, #4]
20003682:	695b      	ldr	r3, [r3, #20]
20003684:	791b      	ldrb	r3, [r3, #4]
20003686:	72fb      	strb	r3, [r7, #11]

    switch( status )
20003688:	7afb      	ldrb	r3, [r7, #11]
2000368a:	b2db      	uxtb	r3, r3
2000368c:	f1a3 0308 	sub.w	r3, r3, #8
20003690:	2bd0      	cmp	r3, #208	; 0xd0
20003692:	f200 841c 	bhi.w	20003ece <mss_i2c_isr+0x87a>
20003696:	a201      	add	r2, pc, #4	; (adr r2, 2000369c <mss_i2c_isr+0x48>)
20003698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000369c:	200039e1 	.word	0x200039e1
200036a0:	20003ecf 	.word	0x20003ecf
200036a4:	20003ecf 	.word	0x20003ecf
200036a8:	20003ecf 	.word	0x20003ecf
200036ac:	20003ecf 	.word	0x20003ecf
200036b0:	20003ecf 	.word	0x20003ecf
200036b4:	20003ecf 	.word	0x20003ecf
200036b8:	20003ecf 	.word	0x20003ecf
200036bc:	200039e1 	.word	0x200039e1
200036c0:	20003ecf 	.word	0x20003ecf
200036c4:	20003ecf 	.word	0x20003ecf
200036c8:	20003ecf 	.word	0x20003ecf
200036cc:	20003ecf 	.word	0x20003ecf
200036d0:	20003ecf 	.word	0x20003ecf
200036d4:	20003ecf 	.word	0x20003ecf
200036d8:	20003ecf 	.word	0x20003ecf
200036dc:	20003a85 	.word	0x20003a85
200036e0:	20003ecf 	.word	0x20003ecf
200036e4:	20003ecf 	.word	0x20003ecf
200036e8:	20003ecf 	.word	0x20003ecf
200036ec:	20003ecf 	.word	0x20003ecf
200036f0:	20003ecf 	.word	0x20003ecf
200036f4:	20003ecf 	.word	0x20003ecf
200036f8:	20003ecf 	.word	0x20003ecf
200036fc:	20003a61 	.word	0x20003a61
20003700:	20003ecf 	.word	0x20003ecf
20003704:	20003ecf 	.word	0x20003ecf
20003708:	20003ecf 	.word	0x20003ecf
2000370c:	20003ecf 	.word	0x20003ecf
20003710:	20003ecf 	.word	0x20003ecf
20003714:	20003ecf 	.word	0x20003ecf
20003718:	20003ecf 	.word	0x20003ecf
2000371c:	20003a85 	.word	0x20003a85
20003720:	20003ecf 	.word	0x20003ecf
20003724:	20003ecf 	.word	0x20003ecf
20003728:	20003ecf 	.word	0x20003ecf
2000372c:	20003ecf 	.word	0x20003ecf
20003730:	20003ecf 	.word	0x20003ecf
20003734:	20003ecf 	.word	0x20003ecf
20003738:	20003ecf 	.word	0x20003ecf
2000373c:	20003b19 	.word	0x20003b19
20003740:	20003ecf 	.word	0x20003ecf
20003744:	20003ecf 	.word	0x20003ecf
20003748:	20003ecf 	.word	0x20003ecf
2000374c:	20003ecf 	.word	0x20003ecf
20003750:	20003ecf 	.word	0x20003ecf
20003754:	20003ecf 	.word	0x20003ecf
20003758:	20003ecf 	.word	0x20003ecf
2000375c:	20003a55 	.word	0x20003a55
20003760:	20003ecf 	.word	0x20003ecf
20003764:	20003ecf 	.word	0x20003ecf
20003768:	20003ecf 	.word	0x20003ecf
2000376c:	20003ecf 	.word	0x20003ecf
20003770:	20003ecf 	.word	0x20003ecf
20003774:	20003ecf 	.word	0x20003ecf
20003778:	20003ecf 	.word	0x20003ecf
2000377c:	20003b3d 	.word	0x20003b3d
20003780:	20003ecf 	.word	0x20003ecf
20003784:	20003ecf 	.word	0x20003ecf
20003788:	20003ecf 	.word	0x20003ecf
2000378c:	20003ecf 	.word	0x20003ecf
20003790:	20003ecf 	.word	0x20003ecf
20003794:	20003ecf 	.word	0x20003ecf
20003798:	20003ecf 	.word	0x20003ecf
2000379c:	20003b8d 	.word	0x20003b8d
200037a0:	20003ecf 	.word	0x20003ecf
200037a4:	20003ecf 	.word	0x20003ecf
200037a8:	20003ecf 	.word	0x20003ecf
200037ac:	20003ecf 	.word	0x20003ecf
200037b0:	20003ecf 	.word	0x20003ecf
200037b4:	20003ecf 	.word	0x20003ecf
200037b8:	20003ecf 	.word	0x20003ecf
200037bc:	20003bb1 	.word	0x20003bb1
200037c0:	20003ecf 	.word	0x20003ecf
200037c4:	20003ecf 	.word	0x20003ecf
200037c8:	20003ecf 	.word	0x20003ecf
200037cc:	20003ecf 	.word	0x20003ecf
200037d0:	20003ecf 	.word	0x20003ecf
200037d4:	20003ecf 	.word	0x20003ecf
200037d8:	20003ecf 	.word	0x20003ecf
200037dc:	20003beb 	.word	0x20003beb
200037e0:	20003ecf 	.word	0x20003ecf
200037e4:	20003ecf 	.word	0x20003ecf
200037e8:	20003ecf 	.word	0x20003ecf
200037ec:	20003ecf 	.word	0x20003ecf
200037f0:	20003ecf 	.word	0x20003ecf
200037f4:	20003ecf 	.word	0x20003ecf
200037f8:	20003ecf 	.word	0x20003ecf
200037fc:	20003c8d 	.word	0x20003c8d
20003800:	20003ecf 	.word	0x20003ecf
20003804:	20003ecf 	.word	0x20003ecf
20003808:	20003ecf 	.word	0x20003ecf
2000380c:	20003ecf 	.word	0x20003ecf
20003810:	20003ecf 	.word	0x20003ecf
20003814:	20003ecf 	.word	0x20003ecf
20003818:	20003ecf 	.word	0x20003ecf
2000381c:	20003c83 	.word	0x20003c83
20003820:	20003ecf 	.word	0x20003ecf
20003824:	20003ecf 	.word	0x20003ecf
20003828:	20003ecf 	.word	0x20003ecf
2000382c:	20003ecf 	.word	0x20003ecf
20003830:	20003ecf 	.word	0x20003ecf
20003834:	20003ecf 	.word	0x20003ecf
20003838:	20003ecf 	.word	0x20003ecf
2000383c:	20003c8d 	.word	0x20003c8d
20003840:	20003ecf 	.word	0x20003ecf
20003844:	20003ecf 	.word	0x20003ecf
20003848:	20003ecf 	.word	0x20003ecf
2000384c:	20003ecf 	.word	0x20003ecf
20003850:	20003ecf 	.word	0x20003ecf
20003854:	20003ecf 	.word	0x20003ecf
20003858:	20003ecf 	.word	0x20003ecf
2000385c:	20003c83 	.word	0x20003c83
20003860:	20003ecf 	.word	0x20003ecf
20003864:	20003ecf 	.word	0x20003ecf
20003868:	20003ecf 	.word	0x20003ecf
2000386c:	20003ecf 	.word	0x20003ecf
20003870:	20003ecf 	.word	0x20003ecf
20003874:	20003ecf 	.word	0x20003ecf
20003878:	20003ecf 	.word	0x20003ecf
2000387c:	20003ccf 	.word	0x20003ccf
20003880:	20003ecf 	.word	0x20003ecf
20003884:	20003ecf 	.word	0x20003ecf
20003888:	20003ecf 	.word	0x20003ecf
2000388c:	20003ecf 	.word	0x20003ecf
20003890:	20003ecf 	.word	0x20003ecf
20003894:	20003ecf 	.word	0x20003ecf
20003898:	20003ecf 	.word	0x20003ecf
2000389c:	20003c4f 	.word	0x20003c4f
200038a0:	20003ecf 	.word	0x20003ecf
200038a4:	20003ecf 	.word	0x20003ecf
200038a8:	20003ecf 	.word	0x20003ecf
200038ac:	20003ecf 	.word	0x20003ecf
200038b0:	20003ecf 	.word	0x20003ecf
200038b4:	20003ecf 	.word	0x20003ecf
200038b8:	20003ecf 	.word	0x20003ecf
200038bc:	20003ccf 	.word	0x20003ccf
200038c0:	20003ecf 	.word	0x20003ecf
200038c4:	20003ecf 	.word	0x20003ecf
200038c8:	20003ecf 	.word	0x20003ecf
200038cc:	20003ecf 	.word	0x20003ecf
200038d0:	20003ecf 	.word	0x20003ecf
200038d4:	20003ecf 	.word	0x20003ecf
200038d8:	20003ecf 	.word	0x20003ecf
200038dc:	20003c4f 	.word	0x20003c4f
200038e0:	20003ecf 	.word	0x20003ecf
200038e4:	20003ecf 	.word	0x20003ecf
200038e8:	20003ecf 	.word	0x20003ecf
200038ec:	20003ecf 	.word	0x20003ecf
200038f0:	20003ecf 	.word	0x20003ecf
200038f4:	20003ecf 	.word	0x20003ecf
200038f8:	20003ecf 	.word	0x20003ecf
200038fc:	20003d2b 	.word	0x20003d2b
20003900:	20003ecf 	.word	0x20003ecf
20003904:	20003ecf 	.word	0x20003ecf
20003908:	20003ecf 	.word	0x20003ecf
2000390c:	20003ecf 	.word	0x20003ecf
20003910:	20003ecf 	.word	0x20003ecf
20003914:	20003ecf 	.word	0x20003ecf
20003918:	20003ecf 	.word	0x20003ecf
2000391c:	20003e03 	.word	0x20003e03
20003920:	20003ecf 	.word	0x20003ecf
20003924:	20003ecf 	.word	0x20003ecf
20003928:	20003ecf 	.word	0x20003ecf
2000392c:	20003ecf 	.word	0x20003ecf
20003930:	20003ecf 	.word	0x20003ecf
20003934:	20003ecf 	.word	0x20003ecf
20003938:	20003ecf 	.word	0x20003ecf
2000393c:	20003e03 	.word	0x20003e03
20003940:	20003ecf 	.word	0x20003ecf
20003944:	20003ecf 	.word	0x20003ecf
20003948:	20003ecf 	.word	0x20003ecf
2000394c:	20003ecf 	.word	0x20003ecf
20003950:	20003ecf 	.word	0x20003ecf
20003954:	20003ecf 	.word	0x20003ecf
20003958:	20003ecf 	.word	0x20003ecf
2000395c:	20003e03 	.word	0x20003e03
20003960:	20003ecf 	.word	0x20003ecf
20003964:	20003ecf 	.word	0x20003ecf
20003968:	20003ecf 	.word	0x20003ecf
2000396c:	20003ecf 	.word	0x20003ecf
20003970:	20003ecf 	.word	0x20003ecf
20003974:	20003ecf 	.word	0x20003ecf
20003978:	20003ecf 	.word	0x20003ecf
2000397c:	20003e95 	.word	0x20003e95
20003980:	20003ecf 	.word	0x20003ecf
20003984:	20003ecf 	.word	0x20003ecf
20003988:	20003ecf 	.word	0x20003ecf
2000398c:	20003ecf 	.word	0x20003ecf
20003990:	20003ecf 	.word	0x20003ecf
20003994:	20003ecf 	.word	0x20003ecf
20003998:	20003ecf 	.word	0x20003ecf
2000399c:	20003e95 	.word	0x20003e95
200039a0:	20003ecf 	.word	0x20003ecf
200039a4:	20003ecf 	.word	0x20003ecf
200039a8:	20003ecf 	.word	0x20003ecf
200039ac:	20003ecf 	.word	0x20003ecf
200039b0:	20003ecf 	.word	0x20003ecf
200039b4:	20003ecf 	.word	0x20003ecf
200039b8:	20003ecf 	.word	0x20003ecf
200039bc:	20003ecf 	.word	0x20003ecf
200039c0:	20003ecf 	.word	0x20003ecf
200039c4:	20003ecf 	.word	0x20003ecf
200039c8:	20003ecf 	.word	0x20003ecf
200039cc:	20003ecf 	.word	0x20003ecf
200039d0:	20003ecf 	.word	0x20003ecf
200039d4:	20003ecf 	.word	0x20003ecf
200039d8:	20003ecf 	.word	0x20003ecf
200039dc:	20003dd5 	.word	0x20003dd5
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
200039e0:	687b      	ldr	r3, [r7, #4]
200039e2:	699b      	ldr	r3, [r3, #24]
200039e4:	f04f 0200 	mov.w	r2, #0
200039e8:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
200039ea:	687b      	ldr	r3, [r7, #4]
200039ec:	695b      	ldr	r3, [r3, #20]
200039ee:	687a      	ldr	r2, [r7, #4]
200039f0:	6852      	ldr	r2, [r2, #4]
200039f2:	b2d2      	uxtb	r2, r2
200039f4:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
200039f6:	687b      	ldr	r3, [r7, #4]
200039f8:	699b      	ldr	r3, [r3, #24]
200039fa:	687a      	ldr	r2, [r7, #4]
200039fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200039fe:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20003a02:	687b      	ldr	r3, [r7, #4]
20003a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003a06:	2b00      	cmp	r3, #0
20003a08:	d104      	bne.n	20003a14 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
20003a0a:	687b      	ldr	r3, [r7, #4]
20003a0c:	f04f 0200 	mov.w	r2, #0
20003a10:	629a      	str	r2, [r3, #40]	; 0x28
20003a12:	e007      	b.n	20003a24 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
20003a14:	687b      	ldr	r3, [r7, #4]
20003a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003a18:	2b01      	cmp	r3, #1
20003a1a:	d103      	bne.n	20003a24 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
20003a1c:	687b      	ldr	r3, [r7, #4]
20003a1e:	f04f 0200 	mov.w	r2, #0
20003a22:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20003a24:	687b      	ldr	r3, [r7, #4]
20003a26:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20003a2a:	2b00      	cmp	r3, #0
20003a2c:	d004      	beq.n	20003a38 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
20003a2e:	687b      	ldr	r3, [r7, #4]
20003a30:	f04f 0200 	mov.w	r2, #0
20003a34:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20003a38:	687b      	ldr	r3, [r7, #4]
20003a3a:	7a1a      	ldrb	r2, [r3, #8]
20003a3c:	687b      	ldr	r3, [r7, #4]
20003a3e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
20003a42:	429a      	cmp	r2, r3
20003a44:	f000 8267 	beq.w	20003f16 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20003a48:	687b      	ldr	r3, [r7, #4]
20003a4a:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
20003a4e:	687b      	ldr	r3, [r7, #4]
20003a50:	721a      	strb	r2, [r3, #8]
            }
            break;
20003a52:	e269      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20003a54:	687b      	ldr	r3, [r7, #4]
20003a56:	699b      	ldr	r3, [r3, #24]
20003a58:	f04f 0201 	mov.w	r2, #1
20003a5c:	615a      	str	r2, [r3, #20]
            break;
20003a5e:	e263      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20003a60:	687b      	ldr	r3, [r7, #4]
20003a62:	699b      	ldr	r3, [r3, #24]
20003a64:	f04f 0201 	mov.w	r2, #1
20003a68:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20003a6a:	687b      	ldr	r3, [r7, #4]
20003a6c:	f04f 0202 	mov.w	r2, #2
20003a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20003a74:	687b      	ldr	r3, [r7, #4]
20003a76:	f04f 0200 	mov.w	r2, #0
20003a7a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20003a7c:	6878      	ldr	r0, [r7, #4]
20003a7e:	f7ff fdd5 	bl	2000362c <enable_slave_if_required>
            break;
20003a82:	e251      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20003a84:	687b      	ldr	r3, [r7, #4]
20003a86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003a88:	687b      	ldr	r3, [r7, #4]
20003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20003a8c:	429a      	cmp	r2, r3
20003a8e:	d20d      	bcs.n	20003aac <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20003a90:	687b      	ldr	r3, [r7, #4]
20003a92:	695a      	ldr	r2, [r3, #20]
20003a94:	687b      	ldr	r3, [r7, #4]
20003a96:	6a19      	ldr	r1, [r3, #32]
20003a98:	687b      	ldr	r3, [r7, #4]
20003a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20003a9c:	4419      	add	r1, r3
20003a9e:	7809      	ldrb	r1, [r1, #0]
20003aa0:	7211      	strb	r1, [r2, #8]
20003aa2:	f103 0201 	add.w	r2, r3, #1
20003aa6:	687b      	ldr	r3, [r7, #4]
20003aa8:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20003aaa:	e23d      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20003aac:	687b      	ldr	r3, [r7, #4]
20003aae:	7a1b      	ldrb	r3, [r3, #8]
20003ab0:	2b03      	cmp	r3, #3
20003ab2:	d109      	bne.n	20003ac8 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20003ab4:	687b      	ldr	r3, [r7, #4]
20003ab6:	f04f 0201 	mov.w	r2, #1
20003aba:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20003abc:	687b      	ldr	r3, [r7, #4]
20003abe:	699b      	ldr	r3, [r3, #24]
20003ac0:	f04f 0201 	mov.w	r2, #1
20003ac4:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20003ac6:	e22f      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20003ac8:	687b      	ldr	r3, [r7, #4]
20003aca:	f04f 0200 	mov.w	r2, #0
20003ace:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20003ad0:	687b      	ldr	r3, [r7, #4]
20003ad2:	7c1b      	ldrb	r3, [r3, #16]
20003ad4:	f003 0301 	and.w	r3, r3, #1
20003ad8:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20003ada:	687b      	ldr	r3, [r7, #4]
20003adc:	7b7a      	ldrb	r2, [r7, #13]
20003ade:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
20003ae2:	7b7b      	ldrb	r3, [r7, #13]
20003ae4:	2b00      	cmp	r3, #0
20003ae6:	d108      	bne.n	20003afa <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20003ae8:	687b      	ldr	r3, [r7, #4]
20003aea:	699b      	ldr	r3, [r3, #24]
20003aec:	f04f 0201 	mov.w	r2, #1
20003af0:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
20003af2:	6878      	ldr	r0, [r7, #4]
20003af4:	f7ff fd9a 	bl	2000362c <enable_slave_if_required>
20003af8:	e008      	b.n	20003b0c <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20003afa:	687b      	ldr	r3, [r7, #4]
20003afc:	8a5b      	ldrh	r3, [r3, #18]
20003afe:	b21b      	sxth	r3, r3
20003b00:	4618      	mov	r0, r3
20003b02:	f7ff fb6b 	bl	200031dc <NVIC_DisableIRQ>
                    clear_irq = 0u;
20003b06:	f04f 0300 	mov.w	r3, #0
20003b0a:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20003b0c:	687b      	ldr	r3, [r7, #4]
20003b0e:	f04f 0200 	mov.w	r2, #0
20003b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
20003b16:	e207      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20003b18:	687b      	ldr	r3, [r7, #4]
20003b1a:	699b      	ldr	r3, [r3, #24]
20003b1c:	f04f 0201 	mov.w	r2, #1
20003b20:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20003b22:	687b      	ldr	r3, [r7, #4]
20003b24:	f04f 0202 	mov.w	r2, #2
20003b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003b2c:	687b      	ldr	r3, [r7, #4]
20003b2e:	f04f 0200 	mov.w	r2, #0
20003b32:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20003b34:	6878      	ldr	r0, [r7, #4]
20003b36:	f7ff fd79 	bl	2000362c <enable_slave_if_required>

            break;
20003b3a:	e1f5      	b.n	20003f28 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20003b3c:	687b      	ldr	r3, [r7, #4]
20003b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20003b40:	2b01      	cmp	r3, #1
20003b42:	d905      	bls.n	20003b50 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003b44:	687b      	ldr	r3, [r7, #4]
20003b46:	699b      	ldr	r3, [r3, #24]
20003b48:	f04f 0201 	mov.w	r2, #1
20003b4c:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20003b4e:	e1eb      	b.n	20003f28 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
20003b50:	687b      	ldr	r3, [r7, #4]
20003b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20003b54:	2b01      	cmp	r3, #1
20003b56:	d105      	bne.n	20003b64 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20003b58:	687b      	ldr	r3, [r7, #4]
20003b5a:	699b      	ldr	r3, [r3, #24]
20003b5c:	f04f 0200 	mov.w	r2, #0
20003b60:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20003b62:	e1e1      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003b64:	687b      	ldr	r3, [r7, #4]
20003b66:	699b      	ldr	r3, [r3, #24]
20003b68:	f04f 0201 	mov.w	r2, #1
20003b6c:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20003b6e:	687b      	ldr	r3, [r7, #4]
20003b70:	699b      	ldr	r3, [r3, #24]
20003b72:	f04f 0201 	mov.w	r2, #1
20003b76:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20003b78:	687b      	ldr	r3, [r7, #4]
20003b7a:	f04f 0200 	mov.w	r2, #0
20003b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20003b82:	687b      	ldr	r3, [r7, #4]
20003b84:	f04f 0200 	mov.w	r2, #0
20003b88:	721a      	strb	r2, [r3, #8]
            }
            break;
20003b8a:	e1cd      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20003b8c:	687b      	ldr	r3, [r7, #4]
20003b8e:	699b      	ldr	r3, [r3, #24]
20003b90:	f04f 0201 	mov.w	r2, #1
20003b94:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20003b96:	687b      	ldr	r3, [r7, #4]
20003b98:	f04f 0202 	mov.w	r2, #2
20003b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003ba0:	687b      	ldr	r3, [r7, #4]
20003ba2:	f04f 0200 	mov.w	r2, #0
20003ba6:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20003ba8:	6878      	ldr	r0, [r7, #4]
20003baa:	f7ff fd3f 	bl	2000362c <enable_slave_if_required>
            break;
20003bae:	e1bb      	b.n	20003f28 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20003bb0:	687b      	ldr	r3, [r7, #4]
20003bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003bb4:	687b      	ldr	r3, [r7, #4]
20003bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20003bb8:	441a      	add	r2, r3
20003bba:	6879      	ldr	r1, [r7, #4]
20003bbc:	6949      	ldr	r1, [r1, #20]
20003bbe:	7a09      	ldrb	r1, [r1, #8]
20003bc0:	b2c9      	uxtb	r1, r1
20003bc2:	7011      	strb	r1, [r2, #0]
20003bc4:	f103 0201 	add.w	r2, r3, #1
20003bc8:	687b      	ldr	r3, [r7, #4]
20003bca:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20003bcc:	687b      	ldr	r3, [r7, #4]
20003bce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20003bd0:	687b      	ldr	r3, [r7, #4]
20003bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20003bd4:	f103 33ff 	add.w	r3, r3, #4294967295
20003bd8:	429a      	cmp	r2, r3
20003bda:	f0c0 819e 	bcc.w	20003f1a <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20003bde:	687b      	ldr	r3, [r7, #4]
20003be0:	699b      	ldr	r3, [r3, #24]
20003be2:	f04f 0200 	mov.w	r2, #0
20003be6:	609a      	str	r2, [r3, #8]
            }
            break;
20003be8:	e19e      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20003bea:	687b      	ldr	r3, [r7, #4]
20003bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003bee:	687b      	ldr	r3, [r7, #4]
20003bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20003bf2:	4413      	add	r3, r2
20003bf4:	687a      	ldr	r2, [r7, #4]
20003bf6:	6952      	ldr	r2, [r2, #20]
20003bf8:	7a12      	ldrb	r2, [r2, #8]
20003bfa:	b2d2      	uxtb	r2, r2
20003bfc:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20003bfe:	687b      	ldr	r3, [r7, #4]
20003c00:	7c1b      	ldrb	r3, [r3, #16]
20003c02:	f003 0301 	and.w	r3, r3, #1
20003c06:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20003c08:	687b      	ldr	r3, [r7, #4]
20003c0a:	7b7a      	ldrb	r2, [r7, #13]
20003c0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
20003c10:	7b7b      	ldrb	r3, [r7, #13]
20003c12:	2b00      	cmp	r3, #0
20003c14:	d108      	bne.n	20003c28 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20003c16:	687b      	ldr	r3, [r7, #4]
20003c18:	699b      	ldr	r3, [r3, #24]
20003c1a:	f04f 0201 	mov.w	r2, #1
20003c1e:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20003c20:	6878      	ldr	r0, [r7, #4]
20003c22:	f7ff fd03 	bl	2000362c <enable_slave_if_required>
20003c26:	e008      	b.n	20003c3a <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20003c28:	687b      	ldr	r3, [r7, #4]
20003c2a:	8a5b      	ldrh	r3, [r3, #18]
20003c2c:	b21b      	sxth	r3, r3
20003c2e:	4618      	mov	r0, r3
20003c30:	f7ff fad4 	bl	200031dc <NVIC_DisableIRQ>
                clear_irq = 0u;
20003c34:	f04f 0300 	mov.w	r3, #0
20003c38:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003c3a:	687b      	ldr	r3, [r7, #4]
20003c3c:	f04f 0200 	mov.w	r2, #0
20003c40:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20003c42:	687b      	ldr	r3, [r7, #4]
20003c44:	f04f 0200 	mov.w	r2, #0
20003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
20003c4c:	e16c      	b.n	20003f28 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003c4e:	687b      	ldr	r3, [r7, #4]
20003c50:	699b      	ldr	r3, [r3, #24]
20003c52:	f04f 0201 	mov.w	r2, #1
20003c56:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20003c58:	687b      	ldr	r3, [r7, #4]
20003c5a:	f04f 0200 	mov.w	r2, #0
20003c5e:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20003c60:	687b      	ldr	r3, [r7, #4]
20003c62:	f04f 0200 	mov.w	r2, #0
20003c66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20003c6a:	687b      	ldr	r3, [r7, #4]
20003c6c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20003c70:	2b00      	cmp	r3, #0
20003c72:	f000 8154 	beq.w	20003f1e <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20003c76:	687b      	ldr	r3, [r7, #4]
20003c78:	699b      	ldr	r3, [r3, #24]
20003c7a:	f04f 0201 	mov.w	r2, #1
20003c7e:	615a      	str	r2, [r3, #20]
            }
            break;
20003c80:	e152      	b.n	20003f28 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20003c82:	687b      	ldr	r3, [r7, #4]
20003c84:	f04f 0201 	mov.w	r2, #1
20003c88:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20003c8c:	687b      	ldr	r3, [r7, #4]
20003c8e:	f04f 0204 	mov.w	r2, #4
20003c92:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
20003c94:	687b      	ldr	r3, [r7, #4]
20003c96:	f04f 0200 	mov.w	r2, #0
20003c9a:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20003c9c:	687b      	ldr	r3, [r7, #4]
20003c9e:	f04f 0200 	mov.w	r2, #0
20003ca2:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20003ca4:	687b      	ldr	r3, [r7, #4]
20003ca6:	699b      	ldr	r3, [r3, #24]
20003ca8:	695b      	ldr	r3, [r3, #20]
20003caa:	2b00      	cmp	r3, #0
20003cac:	d009      	beq.n	20003cc2 <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20003cae:	687b      	ldr	r3, [r7, #4]
20003cb0:	699b      	ldr	r3, [r3, #24]
20003cb2:	f04f 0200 	mov.w	r2, #0
20003cb6:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20003cb8:	687b      	ldr	r3, [r7, #4]
20003cba:	f04f 0201 	mov.w	r2, #1
20003cbe:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20003cc2:	687b      	ldr	r3, [r7, #4]
20003cc4:	f04f 0201 	mov.w	r2, #1
20003cc8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20003ccc:	e12c      	b.n	20003f28 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20003cce:	687b      	ldr	r3, [r7, #4]
20003cd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
20003cd2:	2b00      	cmp	r3, #0
20003cd4:	d01c      	beq.n	20003d10 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20003cd6:	687b      	ldr	r3, [r7, #4]
20003cd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20003cda:	687b      	ldr	r3, [r7, #4]
20003cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20003cde:	429a      	cmp	r2, r3
20003ce0:	d216      	bcs.n	20003d10 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
20003ce2:	687b      	ldr	r3, [r7, #4]
20003ce4:	695b      	ldr	r3, [r3, #20]
20003ce6:	7a1b      	ldrb	r3, [r3, #8]
20003ce8:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20003cea:	687b      	ldr	r3, [r7, #4]
20003cec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20003cee:	687b      	ldr	r3, [r7, #4]
20003cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
20003cf2:	441a      	add	r2, r3
20003cf4:	7b39      	ldrb	r1, [r7, #12]
20003cf6:	7011      	strb	r1, [r2, #0]
20003cf8:	f103 0201 	add.w	r2, r3, #1
20003cfc:	687b      	ldr	r3, [r7, #4]
20003cfe:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20003d00:	687b      	ldr	r3, [r7, #4]
20003d02:	68db      	ldr	r3, [r3, #12]
20003d04:	ea4f 2203 	mov.w	r2, r3, lsl #8
20003d08:	7b3b      	ldrb	r3, [r7, #12]
20003d0a:	441a      	add	r2, r3
20003d0c:	687b      	ldr	r3, [r7, #4]
20003d0e:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20003d10:	687b      	ldr	r3, [r7, #4]
20003d12:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20003d14:	687b      	ldr	r3, [r7, #4]
20003d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
20003d18:	429a      	cmp	r2, r3
20003d1a:	f0c0 8102 	bcc.w	20003f22 <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20003d1e:	687b      	ldr	r3, [r7, #4]
20003d20:	699b      	ldr	r3, [r3, #24]
20003d22:	f04f 0200 	mov.w	r2, #0
20003d26:	609a      	str	r2, [r3, #8]
            }
            break;
20003d28:	e0fe      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20003d2a:	687b      	ldr	r3, [r7, #4]
20003d2c:	7a1b      	ldrb	r3, [r3, #8]
20003d2e:	2b04      	cmp	r3, #4
20003d30:	d135      	bne.n	20003d9e <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
20003d32:	687b      	ldr	r3, [r7, #4]
20003d34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20003d36:	687b      	ldr	r3, [r7, #4]
20003d38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
20003d3a:	429a      	cmp	r2, r3
20003d3c:	d103      	bne.n	20003d46 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20003d3e:	687b      	ldr	r3, [r7, #4]
20003d40:	68da      	ldr	r2, [r3, #12]
20003d42:	687b      	ldr	r3, [r7, #4]
20003d44:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20003d46:	687b      	ldr	r3, [r7, #4]
20003d48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20003d4a:	2b00      	cmp	r3, #0
20003d4c:	d021      	beq.n	20003d92 <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20003d4e:	687b      	ldr	r3, [r7, #4]
20003d50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20003d52:	687a      	ldr	r2, [r7, #4]
20003d54:	6d11      	ldr	r1, [r2, #80]	; 0x50
20003d56:	687a      	ldr	r2, [r7, #4]
20003d58:	6d92      	ldr	r2, [r2, #88]	; 0x58
20003d5a:	b292      	uxth	r2, r2
20003d5c:	6878      	ldr	r0, [r7, #4]
20003d5e:	4798      	blx	r3
20003d60:	4603      	mov	r3, r0
20003d62:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20003d64:	7bfb      	ldrb	r3, [r7, #15]
20003d66:	2b00      	cmp	r3, #0
20003d68:	d108      	bne.n	20003d7c <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20003d6a:	6878      	ldr	r0, [r7, #4]
20003d6c:	f7ff fc5e 	bl	2000362c <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003d70:	687b      	ldr	r3, [r7, #4]
20003d72:	699b      	ldr	r3, [r3, #24]
20003d74:	f04f 0201 	mov.w	r2, #1
20003d78:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003d7a:	e017      	b.n	20003dac <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20003d7c:	687b      	ldr	r3, [r7, #4]
20003d7e:	699b      	ldr	r3, [r3, #24]
20003d80:	f04f 0200 	mov.w	r2, #0
20003d84:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
20003d86:	687b      	ldr	r3, [r7, #4]
20003d88:	f04f 0200 	mov.w	r2, #0
20003d8c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003d90:	e00c      	b.n	20003dac <mss_i2c_isr+0x758>
20003d92:	687b      	ldr	r3, [r7, #4]
20003d94:	699b      	ldr	r3, [r3, #24]
20003d96:	f04f 0201 	mov.w	r2, #1
20003d9a:	609a      	str	r2, [r3, #8]
20003d9c:	e006      	b.n	20003dac <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20003d9e:	687b      	ldr	r3, [r7, #4]
20003da0:	f04f 0200 	mov.w	r2, #0
20003da4:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20003da6:	6878      	ldr	r0, [r7, #4]
20003da8:	f7ff fc40 	bl	2000362c <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20003dac:	687b      	ldr	r3, [r7, #4]
20003dae:	f04f 0200 	mov.w	r2, #0
20003db2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20003db6:	687b      	ldr	r3, [r7, #4]
20003db8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20003dbc:	2b00      	cmp	r3, #0
20003dbe:	d004      	beq.n	20003dca <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20003dc0:	687b      	ldr	r3, [r7, #4]
20003dc2:	699b      	ldr	r3, [r3, #24]
20003dc4:	f04f 0201 	mov.w	r2, #1
20003dc8:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003dca:	687b      	ldr	r3, [r7, #4]
20003dcc:	f04f 0200 	mov.w	r2, #0
20003dd0:	721a      	strb	r2, [r3, #8]
            break;
20003dd2:	e0a9      	b.n	20003f28 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20003dd4:	687b      	ldr	r3, [r7, #4]
20003dd6:	f04f 0200 	mov.w	r2, #0
20003dda:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20003ddc:	687b      	ldr	r3, [r7, #4]
20003dde:	f04f 0200 	mov.w	r2, #0
20003de2:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20003de4:	687b      	ldr	r3, [r7, #4]
20003de6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20003dea:	b2db      	uxtb	r3, r3
20003dec:	2b01      	cmp	r3, #1
20003dee:	d104      	bne.n	20003dfa <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20003df0:	687b      	ldr	r3, [r7, #4]
20003df2:	f04f 0202 	mov.w	r2, #2
20003df6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20003dfa:	6878      	ldr	r0, [r7, #4]
20003dfc:	f7ff fc16 	bl	2000362c <enable_slave_if_required>

            break;
20003e00:	e092      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20003e02:	7afb      	ldrb	r3, [r7, #11]
20003e04:	b2db      	uxtb	r3, r3
20003e06:	2ba8      	cmp	r3, #168	; 0xa8
20003e08:	d11b      	bne.n	20003e42 <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20003e0a:	687b      	ldr	r3, [r7, #4]
20003e0c:	f04f 0205 	mov.w	r2, #5
20003e10:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
20003e12:	687b      	ldr	r3, [r7, #4]
20003e14:	f04f 0200 	mov.w	r2, #0
20003e18:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20003e1a:	687b      	ldr	r3, [r7, #4]
20003e1c:	f04f 0201 	mov.w	r2, #1
20003e20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20003e24:	687b      	ldr	r3, [r7, #4]
20003e26:	699b      	ldr	r3, [r3, #24]
20003e28:	695b      	ldr	r3, [r3, #20]
20003e2a:	2b00      	cmp	r3, #0
20003e2c:	d009      	beq.n	20003e42 <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20003e2e:	687b      	ldr	r3, [r7, #4]
20003e30:	699b      	ldr	r3, [r3, #24]
20003e32:	f04f 0200 	mov.w	r2, #0
20003e36:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20003e38:	687b      	ldr	r3, [r7, #4]
20003e3a:	f04f 0201 	mov.w	r2, #1
20003e3e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20003e42:	687b      	ldr	r3, [r7, #4]
20003e44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20003e46:	687b      	ldr	r3, [r7, #4]
20003e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003e4a:	429a      	cmp	r2, r3
20003e4c:	d305      	bcc.n	20003e5a <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20003e4e:	687b      	ldr	r3, [r7, #4]
20003e50:	695b      	ldr	r3, [r3, #20]
20003e52:	f04f 32ff 	mov.w	r2, #4294967295
20003e56:	721a      	strb	r2, [r3, #8]
20003e58:	e00c      	b.n	20003e74 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20003e5a:	687b      	ldr	r3, [r7, #4]
20003e5c:	695a      	ldr	r2, [r3, #20]
20003e5e:	687b      	ldr	r3, [r7, #4]
20003e60:	6c59      	ldr	r1, [r3, #68]	; 0x44
20003e62:	687b      	ldr	r3, [r7, #4]
20003e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003e66:	4419      	add	r1, r3
20003e68:	7809      	ldrb	r1, [r1, #0]
20003e6a:	7211      	strb	r1, [r2, #8]
20003e6c:	f103 0201 	add.w	r2, r3, #1
20003e70:	687b      	ldr	r3, [r7, #4]
20003e72:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20003e74:	687b      	ldr	r3, [r7, #4]
20003e76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20003e78:	687b      	ldr	r3, [r7, #4]
20003e7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003e7c:	429a      	cmp	r2, r3
20003e7e:	d352      	bcc.n	20003f26 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20003e80:	687b      	ldr	r3, [r7, #4]
20003e82:	699b      	ldr	r3, [r3, #24]
20003e84:	f04f 0200 	mov.w	r2, #0
20003e88:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20003e8a:	687b      	ldr	r3, [r7, #4]
20003e8c:	f04f 0200 	mov.w	r2, #0
20003e90:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
20003e92:	e049      	b.n	20003f28 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20003e94:	687b      	ldr	r3, [r7, #4]
20003e96:	f04f 0200 	mov.w	r2, #0
20003e9a:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003e9c:	687b      	ldr	r3, [r7, #4]
20003e9e:	699b      	ldr	r3, [r3, #24]
20003ea0:	f04f 0201 	mov.w	r2, #1
20003ea4:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20003ea6:	687b      	ldr	r3, [r7, #4]
20003ea8:	f04f 0200 	mov.w	r2, #0
20003eac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20003eb0:	687b      	ldr	r3, [r7, #4]
20003eb2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20003eb6:	2b00      	cmp	r3, #0
20003eb8:	d004      	beq.n	20003ec4 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20003eba:	687b      	ldr	r3, [r7, #4]
20003ebc:	699b      	ldr	r3, [r3, #24]
20003ebe:	f04f 0201 	mov.w	r2, #1
20003ec2:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003ec4:	687b      	ldr	r3, [r7, #4]
20003ec6:	f04f 0200 	mov.w	r2, #0
20003eca:	721a      	strb	r2, [r3, #8]
            break;
20003ecc:	e02c      	b.n	20003f28 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20003ece:	687b      	ldr	r3, [r7, #4]
20003ed0:	699b      	ldr	r3, [r3, #24]
20003ed2:	f04f 0200 	mov.w	r2, #0
20003ed6:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003ed8:	687b      	ldr	r3, [r7, #4]
20003eda:	f04f 0200 	mov.w	r2, #0
20003ede:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20003ee0:	687b      	ldr	r3, [r7, #4]
20003ee2:	f04f 0200 	mov.w	r2, #0
20003ee6:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20003ee8:	687b      	ldr	r3, [r7, #4]
20003eea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20003eee:	b2db      	uxtb	r3, r3
20003ef0:	2b01      	cmp	r3, #1
20003ef2:	d104      	bne.n	20003efe <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20003ef4:	687b      	ldr	r3, [r7, #4]
20003ef6:	f04f 0202 	mov.w	r2, #2
20003efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20003efe:	687b      	ldr	r3, [r7, #4]
20003f00:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20003f04:	b2db      	uxtb	r3, r3
20003f06:	2b01      	cmp	r3, #1
20003f08:	d10e      	bne.n	20003f28 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20003f0a:	687b      	ldr	r3, [r7, #4]
20003f0c:	f04f 0202 	mov.w	r2, #2
20003f10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
20003f14:	e008      	b.n	20003f28 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
20003f16:	bf00      	nop
20003f18:	e006      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
20003f1a:	bf00      	nop
20003f1c:	e004      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
20003f1e:	bf00      	nop
20003f20:	e002      	b.n	20003f28 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
20003f22:	bf00      	nop
20003f24:	e000      	b.n	20003f28 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
20003f26:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
20003f28:	7bbb      	ldrb	r3, [r7, #14]
20003f2a:	2b00      	cmp	r3, #0
20003f2c:	d004      	beq.n	20003f38 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20003f2e:	687b      	ldr	r3, [r7, #4]
20003f30:	699b      	ldr	r3, [r3, #24]
20003f32:	f04f 0200 	mov.w	r2, #0
20003f36:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20003f38:	687b      	ldr	r3, [r7, #4]
20003f3a:	695b      	ldr	r3, [r3, #20]
20003f3c:	791b      	ldrb	r3, [r3, #4]
20003f3e:	72fb      	strb	r3, [r7, #11]
}
20003f40:	f107 0710 	add.w	r7, r7, #16
20003f44:	46bd      	mov	sp, r7
20003f46:	bd80      	pop	{r7, pc}

20003f48 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20003f48:	b580      	push	{r7, lr}
20003f4a:	b082      	sub	sp, #8
20003f4c:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
20003f4e:	f000 f845 	bl	20003fdc <__get_PRIMASK>
20003f52:	4603      	mov	r3, r0
20003f54:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
20003f56:	f04f 0001 	mov.w	r0, #1
20003f5a:	f000 f84f 	bl	20003ffc <__set_PRIMASK>
    return primask;
20003f5e:	687b      	ldr	r3, [r7, #4]
}
20003f60:	4618      	mov	r0, r3
20003f62:	f107 0708 	add.w	r7, r7, #8
20003f66:	46bd      	mov	sp, r7
20003f68:	bd80      	pop	{r7, pc}
20003f6a:	bf00      	nop

20003f6c <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20003f6c:	b580      	push	{r7, lr}
20003f6e:	b082      	sub	sp, #8
20003f70:	af00      	add	r7, sp, #0
20003f72:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
20003f74:	6878      	ldr	r0, [r7, #4]
20003f76:	f000 f841 	bl	20003ffc <__set_PRIMASK>
}
20003f7a:	f107 0708 	add.w	r7, r7, #8
20003f7e:	46bd      	mov	sp, r7
20003f80:	bd80      	pop	{r7, pc}
20003f82:	bf00      	nop

20003f84 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20003f84:	4668      	mov	r0, sp
20003f86:	f020 0107 	bic.w	r1, r0, #7
20003f8a:	468d      	mov	sp, r1
20003f8c:	b589      	push	{r0, r3, r7, lr}
20003f8e:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
20003f90:	f24b 40b8 	movw	r0, #46264	; 0xb4b8
20003f94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003f98:	f7ff fb5c 	bl	20003654 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
20003f9c:	f04f 000e 	mov.w	r0, #14
20003fa0:	f7ff f93a 	bl	20003218 <NVIC_ClearPendingIRQ>
}
20003fa4:	46bd      	mov	sp, r7
20003fa6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003faa:	4685      	mov	sp, r0
20003fac:	4770      	bx	lr
20003fae:	bf00      	nop

20003fb0 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20003fb0:	4668      	mov	r0, sp
20003fb2:	f020 0107 	bic.w	r1, r0, #7
20003fb6:	468d      	mov	sp, r1
20003fb8:	b589      	push	{r0, r3, r7, lr}
20003fba:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20003fbc:	f24b 502c 	movw	r0, #46380	; 0xb52c
20003fc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003fc4:	f7ff fb46 	bl	20003654 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
20003fc8:	f04f 0011 	mov.w	r0, #17
20003fcc:	f7ff f924 	bl	20003218 <NVIC_ClearPendingIRQ>
}
20003fd0:	46bd      	mov	sp, r7
20003fd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003fd6:	4685      	mov	sp, r0
20003fd8:	4770      	bx	lr
20003fda:	bf00      	nop

20003fdc <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20003fdc:	b480      	push	{r7}
20003fde:	b083      	sub	sp, #12
20003fe0:	af00      	add	r7, sp, #0
  uint32_t result=0;
20003fe2:	f04f 0300 	mov.w	r3, #0
20003fe6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20003fe8:	f3ef 8310 	mrs	r3, PRIMASK
20003fec:	607b      	str	r3, [r7, #4]
  return(result);
20003fee:	687b      	ldr	r3, [r7, #4]
}
20003ff0:	4618      	mov	r0, r3
20003ff2:	f107 070c 	add.w	r7, r7, #12
20003ff6:	46bd      	mov	sp, r7
20003ff8:	bc80      	pop	{r7}
20003ffa:	4770      	bx	lr

20003ffc <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20003ffc:	b480      	push	{r7}
20003ffe:	b083      	sub	sp, #12
20004000:	af00      	add	r7, sp, #0
20004002:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20004004:	687b      	ldr	r3, [r7, #4]
20004006:	f383 8810 	msr	PRIMASK, r3
}
2000400a:	f107 070c 	add.w	r7, r7, #12
2000400e:	46bd      	mov	sp, r7
20004010:	bc80      	pop	{r7}
20004012:	4770      	bx	lr

20004014 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20004014:	b480      	push	{r7}
20004016:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20004018:	46bd      	mov	sp, r7
2000401a:	bc80      	pop	{r7}
2000401c:	4770      	bx	lr
2000401e:	bf00      	nop

20004020 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20004020:	b580      	push	{r7, lr}
20004022:	b08a      	sub	sp, #40	; 0x28
20004024:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20004026:	f64a 336c 	movw	r3, #43884	; 0xab6c
2000402a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000402e:	46bc      	mov	ip, r7
20004030:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20004032:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20004036:	f242 0300 	movw	r3, #8192	; 0x2000
2000403a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000403e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20004040:	ea4f 0393 	mov.w	r3, r3, lsr #2
20004044:	f003 0303 	and.w	r3, r3, #3
20004048:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000404c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20004050:	4413      	add	r3, r2
20004052:	f853 3c28 	ldr.w	r3, [r3, #-40]
20004056:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20004058:	f242 0300 	movw	r3, #8192	; 0x2000
2000405c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20004060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20004062:	ea4f 1313 	mov.w	r3, r3, lsr #4
20004066:	f003 0303 	and.w	r3, r3, #3
2000406a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000406e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20004072:	4413      	add	r3, r2
20004074:	f853 3c28 	ldr.w	r3, [r3, #-40]
20004078:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000407a:	f242 0300 	movw	r3, #8192	; 0x2000
2000407e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20004082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20004084:	ea4f 1393 	mov.w	r3, r3, lsr #6
20004088:	f003 0303 	and.w	r3, r3, #3
2000408c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20004090:	f107 0228 	add.w	r2, r7, #40	; 0x28
20004094:	4413      	add	r3, r2
20004096:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000409a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000409c:	f242 0300 	movw	r3, #8192	; 0x2000
200040a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200040a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200040a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
200040aa:	f003 031f 	and.w	r3, r3, #31
200040ae:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200040b0:	f242 0300 	movw	r3, #8192	; 0x2000
200040b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200040b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200040ba:	ea4f 3353 	mov.w	r3, r3, lsr #13
200040be:	f003 0301 	and.w	r3, r3, #1
200040c2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200040c4:	6a3b      	ldr	r3, [r7, #32]
200040c6:	f103 0301 	add.w	r3, r3, #1
200040ca:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200040cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200040ce:	2b00      	cmp	r3, #0
200040d0:	d003      	beq.n	200040da <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200040d2:	69fb      	ldr	r3, [r7, #28]
200040d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200040d8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200040da:	f000 f849 	bl	20004170 <GetSystemClock>
200040de:	4602      	mov	r2, r0
200040e0:	f64a 53f8 	movw	r3, #44536	; 0xadf8
200040e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040e8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200040ea:	f64a 53f8 	movw	r3, #44536	; 0xadf8
200040ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040f2:	681a      	ldr	r2, [r3, #0]
200040f4:	693b      	ldr	r3, [r7, #16]
200040f6:	fbb2 f2f3 	udiv	r2, r2, r3
200040fa:	f64a 53fc 	movw	r3, #44540	; 0xadfc
200040fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004102:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20004104:	f64a 53f8 	movw	r3, #44536	; 0xadf8
20004108:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000410c:	681a      	ldr	r2, [r3, #0]
2000410e:	697b      	ldr	r3, [r7, #20]
20004110:	fbb2 f2f3 	udiv	r2, r2, r3
20004114:	f64a 6300 	movw	r3, #44544	; 0xae00
20004118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000411c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000411e:	f64a 53f8 	movw	r3, #44536	; 0xadf8
20004122:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004126:	681a      	ldr	r2, [r3, #0]
20004128:	69bb      	ldr	r3, [r7, #24]
2000412a:	fbb2 f2f3 	udiv	r2, r2, r3
2000412e:	f64a 6304 	movw	r3, #44548	; 0xae04
20004132:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004136:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20004138:	f64a 53f8 	movw	r3, #44536	; 0xadf8
2000413c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004140:	681a      	ldr	r2, [r3, #0]
20004142:	69fb      	ldr	r3, [r7, #28]
20004144:	fbb2 f2f3 	udiv	r2, r2, r3
20004148:	f64a 6308 	movw	r3, #44552	; 0xae08
2000414c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004150:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20004152:	f64a 53f8 	movw	r3, #44536	; 0xadf8
20004156:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000415a:	681a      	ldr	r2, [r3, #0]
2000415c:	f64a 53f4 	movw	r3, #44532	; 0xadf4
20004160:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004164:	601a      	str	r2, [r3, #0]
}
20004166:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000416a:	46bd      	mov	sp, r7
2000416c:	bd80      	pop	{r7, pc}
2000416e:	bf00      	nop

20004170 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20004170:	b480      	push	{r7}
20004172:	b08b      	sub	sp, #44	; 0x2c
20004174:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20004176:	f04f 0300 	mov.w	r3, #0
2000417a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
2000417c:	f640 031c 	movw	r3, #2076	; 0x81c
20004180:	f2c6 0308 	movt	r3, #24584	; 0x6008
20004184:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20004186:	f240 2330 	movw	r3, #560	; 0x230
2000418a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000418e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20004190:	68fb      	ldr	r3, [r7, #12]
20004192:	681b      	ldr	r3, [r3, #0]
20004194:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20004198:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000419a:	693a      	ldr	r2, [r7, #16]
2000419c:	f241 13cf 	movw	r3, #4559	; 0x11cf
200041a0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200041a4:	429a      	cmp	r2, r3
200041a6:	d108      	bne.n	200041ba <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200041a8:	f64e 732c 	movw	r3, #61228	; 0xef2c
200041ac:	f2c6 0301 	movt	r3, #24577	; 0x6001
200041b0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200041b2:	697b      	ldr	r3, [r7, #20]
200041b4:	681b      	ldr	r3, [r3, #0]
200041b6:	607b      	str	r3, [r7, #4]
200041b8:	e03d      	b.n	20004236 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200041ba:	68bb      	ldr	r3, [r7, #8]
200041bc:	681a      	ldr	r2, [r3, #0]
200041be:	f244 3341 	movw	r3, #17217	; 0x4341
200041c2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200041c6:	429a      	cmp	r2, r3
200041c8:	d135      	bne.n	20004236 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200041ca:	f640 0340 	movw	r3, #2112	; 0x840
200041ce:	f2c6 0308 	movt	r3, #24584	; 0x6008
200041d2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200041d4:	69bb      	ldr	r3, [r7, #24]
200041d6:	681b      	ldr	r3, [r3, #0]
200041d8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200041da:	69fb      	ldr	r3, [r7, #28]
200041dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200041e0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200041e2:	69fa      	ldr	r2, [r7, #28]
200041e4:	f240 3300 	movw	r3, #768	; 0x300
200041e8:	f2c0 0301 	movt	r3, #1
200041ec:	429a      	cmp	r2, r3
200041ee:	d922      	bls.n	20004236 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200041f0:	69fa      	ldr	r2, [r7, #28]
200041f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200041f6:	f2c0 0301 	movt	r3, #1
200041fa:	429a      	cmp	r2, r3
200041fc:	d808      	bhi.n	20004210 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200041fe:	f241 632c 	movw	r3, #5676	; 0x162c
20004202:	f2c6 0308 	movt	r3, #24584	; 0x6008
20004206:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20004208:	6a3b      	ldr	r3, [r7, #32]
2000420a:	681b      	ldr	r3, [r3, #0]
2000420c:	607b      	str	r3, [r7, #4]
2000420e:	e012      	b.n	20004236 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20004210:	69fa      	ldr	r2, [r7, #28]
20004212:	f64f 73ff 	movw	r3, #65535	; 0xffff
20004216:	f2c0 0302 	movt	r3, #2
2000421a:	429a      	cmp	r2, r3
2000421c:	d808      	bhi.n	20004230 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000421e:	f641 63ac 	movw	r3, #7852	; 0x1eac
20004222:	f2c6 0308 	movt	r3, #24584	; 0x6008
20004226:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20004228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000422a:	681b      	ldr	r3, [r3, #0]
2000422c:	607b      	str	r3, [r7, #4]
2000422e:	e002      	b.n	20004236 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20004230:	f04f 0300 	mov.w	r3, #0
20004234:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20004236:	687b      	ldr	r3, [r7, #4]
20004238:	2b00      	cmp	r3, #0
2000423a:	d105      	bne.n	20004248 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000423c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000423e:	f647 0340 	movw	r3, #30784	; 0x7840
20004242:	f2c0 137d 	movt	r3, #381	; 0x17d
20004246:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20004248:	687b      	ldr	r3, [r7, #4]
}
2000424a:	4618      	mov	r0, r3
2000424c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20004250:	46bd      	mov	sp, r7
20004252:	bc80      	pop	{r7}
20004254:	4770      	bx	lr
20004256:	bf00      	nop

20004258 <clock>:
20004258:	f64a 630c 	movw	r3, #44556	; 0xae0c
2000425c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004260:	b500      	push	{lr}
20004262:	b085      	sub	sp, #20
20004264:	4669      	mov	r1, sp
20004266:	6818      	ldr	r0, [r3, #0]
20004268:	f000 fbca 	bl	20004a00 <_times_r>
2000426c:	f1b0 3fff 	cmp.w	r0, #4294967295
20004270:	d006      	beq.n	20004280 <clock+0x28>
20004272:	9b00      	ldr	r3, [sp, #0]
20004274:	9801      	ldr	r0, [sp, #4]
20004276:	18c0      	adds	r0, r0, r3
20004278:	9b02      	ldr	r3, [sp, #8]
2000427a:	18c0      	adds	r0, r0, r3
2000427c:	9b03      	ldr	r3, [sp, #12]
2000427e:	18c0      	adds	r0, r0, r3
20004280:	b005      	add	sp, #20
20004282:	bd00      	pop	{pc}

20004284 <__libc_init_array>:
20004284:	b570      	push	{r4, r5, r6, lr}
20004286:	f64a 56e0 	movw	r6, #44512	; 0xade0
2000428a:	f64a 55e0 	movw	r5, #44512	; 0xade0
2000428e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004292:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004296:	1b76      	subs	r6, r6, r5
20004298:	10b6      	asrs	r6, r6, #2
2000429a:	d006      	beq.n	200042aa <__libc_init_array+0x26>
2000429c:	2400      	movs	r4, #0
2000429e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200042a2:	3401      	adds	r4, #1
200042a4:	4798      	blx	r3
200042a6:	42a6      	cmp	r6, r4
200042a8:	d8f9      	bhi.n	2000429e <__libc_init_array+0x1a>
200042aa:	f64a 55e0 	movw	r5, #44512	; 0xade0
200042ae:	f64a 56e4 	movw	r6, #44516	; 0xade4
200042b2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200042b6:	f2c2 0600 	movt	r6, #8192	; 0x2000
200042ba:	1b76      	subs	r6, r6, r5
200042bc:	f006 fd84 	bl	2000adc8 <_init>
200042c0:	10b6      	asrs	r6, r6, #2
200042c2:	d006      	beq.n	200042d2 <__libc_init_array+0x4e>
200042c4:	2400      	movs	r4, #0
200042c6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200042ca:	3401      	adds	r4, #1
200042cc:	4798      	blx	r3
200042ce:	42a6      	cmp	r6, r4
200042d0:	d8f9      	bhi.n	200042c6 <__libc_init_array+0x42>
200042d2:	bd70      	pop	{r4, r5, r6, pc}

200042d4 <free>:
200042d4:	f64a 630c 	movw	r3, #44556	; 0xae0c
200042d8:	4601      	mov	r1, r0
200042da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042de:	6818      	ldr	r0, [r3, #0]
200042e0:	f003 ba86 	b.w	200077f0 <_free_r>

200042e4 <malloc>:
200042e4:	f64a 630c 	movw	r3, #44556	; 0xae0c
200042e8:	4601      	mov	r1, r0
200042ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042ee:	6818      	ldr	r0, [r3, #0]
200042f0:	f000 b800 	b.w	200042f4 <_malloc_r>

200042f4 <_malloc_r>:
200042f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200042f8:	f101 040b 	add.w	r4, r1, #11
200042fc:	2c16      	cmp	r4, #22
200042fe:	b083      	sub	sp, #12
20004300:	4606      	mov	r6, r0
20004302:	d82f      	bhi.n	20004364 <_malloc_r+0x70>
20004304:	2300      	movs	r3, #0
20004306:	2410      	movs	r4, #16
20004308:	428c      	cmp	r4, r1
2000430a:	bf2c      	ite	cs
2000430c:	4619      	movcs	r1, r3
2000430e:	f043 0101 	orrcc.w	r1, r3, #1
20004312:	2900      	cmp	r1, #0
20004314:	d130      	bne.n	20004378 <_malloc_r+0x84>
20004316:	4630      	mov	r0, r6
20004318:	f000 fb28 	bl	2000496c <__malloc_lock>
2000431c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20004320:	d22e      	bcs.n	20004380 <_malloc_r+0x8c>
20004322:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004326:	f64a 7500 	movw	r5, #44800	; 0xaf00
2000432a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000432e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20004332:	68d3      	ldr	r3, [r2, #12]
20004334:	4293      	cmp	r3, r2
20004336:	f000 8206 	beq.w	20004746 <_malloc_r+0x452>
2000433a:	685a      	ldr	r2, [r3, #4]
2000433c:	f103 0508 	add.w	r5, r3, #8
20004340:	68d9      	ldr	r1, [r3, #12]
20004342:	4630      	mov	r0, r6
20004344:	f022 0c03 	bic.w	ip, r2, #3
20004348:	689a      	ldr	r2, [r3, #8]
2000434a:	4463      	add	r3, ip
2000434c:	685c      	ldr	r4, [r3, #4]
2000434e:	608a      	str	r2, [r1, #8]
20004350:	f044 0401 	orr.w	r4, r4, #1
20004354:	60d1      	str	r1, [r2, #12]
20004356:	605c      	str	r4, [r3, #4]
20004358:	f000 fb0a 	bl	20004970 <__malloc_unlock>
2000435c:	4628      	mov	r0, r5
2000435e:	b003      	add	sp, #12
20004360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004364:	f024 0407 	bic.w	r4, r4, #7
20004368:	0fe3      	lsrs	r3, r4, #31
2000436a:	428c      	cmp	r4, r1
2000436c:	bf2c      	ite	cs
2000436e:	4619      	movcs	r1, r3
20004370:	f043 0101 	orrcc.w	r1, r3, #1
20004374:	2900      	cmp	r1, #0
20004376:	d0ce      	beq.n	20004316 <_malloc_r+0x22>
20004378:	230c      	movs	r3, #12
2000437a:	2500      	movs	r5, #0
2000437c:	6033      	str	r3, [r6, #0]
2000437e:	e7ed      	b.n	2000435c <_malloc_r+0x68>
20004380:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004384:	bf04      	itt	eq
20004386:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000438a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000438e:	f040 8090 	bne.w	200044b2 <_malloc_r+0x1be>
20004392:	f64a 7500 	movw	r5, #44800	; 0xaf00
20004396:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000439a:	1828      	adds	r0, r5, r0
2000439c:	68c3      	ldr	r3, [r0, #12]
2000439e:	4298      	cmp	r0, r3
200043a0:	d106      	bne.n	200043b0 <_malloc_r+0xbc>
200043a2:	e00d      	b.n	200043c0 <_malloc_r+0xcc>
200043a4:	2a00      	cmp	r2, #0
200043a6:	f280 816f 	bge.w	20004688 <_malloc_r+0x394>
200043aa:	68db      	ldr	r3, [r3, #12]
200043ac:	4298      	cmp	r0, r3
200043ae:	d007      	beq.n	200043c0 <_malloc_r+0xcc>
200043b0:	6859      	ldr	r1, [r3, #4]
200043b2:	f021 0103 	bic.w	r1, r1, #3
200043b6:	1b0a      	subs	r2, r1, r4
200043b8:	2a0f      	cmp	r2, #15
200043ba:	ddf3      	ble.n	200043a4 <_malloc_r+0xb0>
200043bc:	f10e 3eff 	add.w	lr, lr, #4294967295
200043c0:	f10e 0e01 	add.w	lr, lr, #1
200043c4:	f64a 7700 	movw	r7, #44800	; 0xaf00
200043c8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200043cc:	f107 0108 	add.w	r1, r7, #8
200043d0:	688b      	ldr	r3, [r1, #8]
200043d2:	4299      	cmp	r1, r3
200043d4:	bf08      	it	eq
200043d6:	687a      	ldreq	r2, [r7, #4]
200043d8:	d026      	beq.n	20004428 <_malloc_r+0x134>
200043da:	685a      	ldr	r2, [r3, #4]
200043dc:	f022 0c03 	bic.w	ip, r2, #3
200043e0:	ebc4 020c 	rsb	r2, r4, ip
200043e4:	2a0f      	cmp	r2, #15
200043e6:	f300 8194 	bgt.w	20004712 <_malloc_r+0x41e>
200043ea:	2a00      	cmp	r2, #0
200043ec:	60c9      	str	r1, [r1, #12]
200043ee:	6089      	str	r1, [r1, #8]
200043f0:	f280 8099 	bge.w	20004526 <_malloc_r+0x232>
200043f4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200043f8:	f080 8165 	bcs.w	200046c6 <_malloc_r+0x3d2>
200043fc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004400:	f04f 0a01 	mov.w	sl, #1
20004404:	687a      	ldr	r2, [r7, #4]
20004406:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000440a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000440e:	fa0a fc0c 	lsl.w	ip, sl, ip
20004412:	60d8      	str	r0, [r3, #12]
20004414:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004418:	ea4c 0202 	orr.w	r2, ip, r2
2000441c:	607a      	str	r2, [r7, #4]
2000441e:	f8c3 8008 	str.w	r8, [r3, #8]
20004422:	f8c8 300c 	str.w	r3, [r8, #12]
20004426:	6083      	str	r3, [r0, #8]
20004428:	f04f 0c01 	mov.w	ip, #1
2000442c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004430:	fa0c fc03 	lsl.w	ip, ip, r3
20004434:	4594      	cmp	ip, r2
20004436:	f200 8082 	bhi.w	2000453e <_malloc_r+0x24a>
2000443a:	ea12 0f0c 	tst.w	r2, ip
2000443e:	d108      	bne.n	20004452 <_malloc_r+0x15e>
20004440:	f02e 0e03 	bic.w	lr, lr, #3
20004444:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004448:	f10e 0e04 	add.w	lr, lr, #4
2000444c:	ea12 0f0c 	tst.w	r2, ip
20004450:	d0f8      	beq.n	20004444 <_malloc_r+0x150>
20004452:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20004456:	46f2      	mov	sl, lr
20004458:	46c8      	mov	r8, r9
2000445a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000445e:	4598      	cmp	r8, r3
20004460:	d107      	bne.n	20004472 <_malloc_r+0x17e>
20004462:	e168      	b.n	20004736 <_malloc_r+0x442>
20004464:	2a00      	cmp	r2, #0
20004466:	f280 8178 	bge.w	2000475a <_malloc_r+0x466>
2000446a:	68db      	ldr	r3, [r3, #12]
2000446c:	4598      	cmp	r8, r3
2000446e:	f000 8162 	beq.w	20004736 <_malloc_r+0x442>
20004472:	6858      	ldr	r0, [r3, #4]
20004474:	f020 0003 	bic.w	r0, r0, #3
20004478:	1b02      	subs	r2, r0, r4
2000447a:	2a0f      	cmp	r2, #15
2000447c:	ddf2      	ble.n	20004464 <_malloc_r+0x170>
2000447e:	461d      	mov	r5, r3
20004480:	191f      	adds	r7, r3, r4
20004482:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004486:	f044 0e01 	orr.w	lr, r4, #1
2000448a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000448e:	4630      	mov	r0, r6
20004490:	50ba      	str	r2, [r7, r2]
20004492:	f042 0201 	orr.w	r2, r2, #1
20004496:	f8c3 e004 	str.w	lr, [r3, #4]
2000449a:	f8cc 4008 	str.w	r4, [ip, #8]
2000449e:	f8c4 c00c 	str.w	ip, [r4, #12]
200044a2:	608f      	str	r7, [r1, #8]
200044a4:	60cf      	str	r7, [r1, #12]
200044a6:	607a      	str	r2, [r7, #4]
200044a8:	60b9      	str	r1, [r7, #8]
200044aa:	60f9      	str	r1, [r7, #12]
200044ac:	f000 fa60 	bl	20004970 <__malloc_unlock>
200044b0:	e754      	b.n	2000435c <_malloc_r+0x68>
200044b2:	f1be 0f04 	cmp.w	lr, #4
200044b6:	bf9e      	ittt	ls
200044b8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200044bc:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200044c0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200044c4:	f67f af65 	bls.w	20004392 <_malloc_r+0x9e>
200044c8:	f1be 0f14 	cmp.w	lr, #20
200044cc:	bf9c      	itt	ls
200044ce:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200044d2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200044d6:	f67f af5c 	bls.w	20004392 <_malloc_r+0x9e>
200044da:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200044de:	bf9e      	ittt	ls
200044e0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200044e4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200044e8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200044ec:	f67f af51 	bls.w	20004392 <_malloc_r+0x9e>
200044f0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200044f4:	bf9e      	ittt	ls
200044f6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200044fa:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200044fe:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004502:	f67f af46 	bls.w	20004392 <_malloc_r+0x9e>
20004506:	f240 5354 	movw	r3, #1364	; 0x554
2000450a:	459e      	cmp	lr, r3
2000450c:	bf95      	itete	ls
2000450e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20004512:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004516:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000451a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000451e:	bf98      	it	ls
20004520:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004524:	e735      	b.n	20004392 <_malloc_r+0x9e>
20004526:	eb03 020c 	add.w	r2, r3, ip
2000452a:	f103 0508 	add.w	r5, r3, #8
2000452e:	4630      	mov	r0, r6
20004530:	6853      	ldr	r3, [r2, #4]
20004532:	f043 0301 	orr.w	r3, r3, #1
20004536:	6053      	str	r3, [r2, #4]
20004538:	f000 fa1a 	bl	20004970 <__malloc_unlock>
2000453c:	e70e      	b.n	2000435c <_malloc_r+0x68>
2000453e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004542:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004546:	f023 0903 	bic.w	r9, r3, #3
2000454a:	ebc4 0209 	rsb	r2, r4, r9
2000454e:	454c      	cmp	r4, r9
20004550:	bf94      	ite	ls
20004552:	2300      	movls	r3, #0
20004554:	2301      	movhi	r3, #1
20004556:	2a0f      	cmp	r2, #15
20004558:	bfd8      	it	le
2000455a:	f043 0301 	orrle.w	r3, r3, #1
2000455e:	2b00      	cmp	r3, #0
20004560:	f000 80a1 	beq.w	200046a6 <_malloc_r+0x3b2>
20004564:	f24b 3b24 	movw	fp, #45860	; 0xb324
20004568:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000456c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004570:	f8db 3000 	ldr.w	r3, [fp]
20004574:	3310      	adds	r3, #16
20004576:	191b      	adds	r3, r3, r4
20004578:	f1b2 3fff 	cmp.w	r2, #4294967295
2000457c:	d006      	beq.n	2000458c <_malloc_r+0x298>
2000457e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004582:	331f      	adds	r3, #31
20004584:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004588:	f023 031f 	bic.w	r3, r3, #31
2000458c:	4619      	mov	r1, r3
2000458e:	4630      	mov	r0, r6
20004590:	9301      	str	r3, [sp, #4]
20004592:	f000 fa21 	bl	200049d8 <_sbrk_r>
20004596:	9b01      	ldr	r3, [sp, #4]
20004598:	f1b0 3fff 	cmp.w	r0, #4294967295
2000459c:	4682      	mov	sl, r0
2000459e:	f000 80f4 	beq.w	2000478a <_malloc_r+0x496>
200045a2:	eb08 0109 	add.w	r1, r8, r9
200045a6:	4281      	cmp	r1, r0
200045a8:	f200 80ec 	bhi.w	20004784 <_malloc_r+0x490>
200045ac:	f8db 2004 	ldr.w	r2, [fp, #4]
200045b0:	189a      	adds	r2, r3, r2
200045b2:	4551      	cmp	r1, sl
200045b4:	f8cb 2004 	str.w	r2, [fp, #4]
200045b8:	f000 8145 	beq.w	20004846 <_malloc_r+0x552>
200045bc:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200045c0:	f64a 7000 	movw	r0, #44800	; 0xaf00
200045c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200045c8:	f1b5 3fff 	cmp.w	r5, #4294967295
200045cc:	bf08      	it	eq
200045ce:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200045d2:	d003      	beq.n	200045dc <_malloc_r+0x2e8>
200045d4:	4452      	add	r2, sl
200045d6:	1a51      	subs	r1, r2, r1
200045d8:	f8cb 1004 	str.w	r1, [fp, #4]
200045dc:	f01a 0507 	ands.w	r5, sl, #7
200045e0:	4630      	mov	r0, r6
200045e2:	bf17      	itett	ne
200045e4:	f1c5 0508 	rsbne	r5, r5, #8
200045e8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200045ec:	44aa      	addne	sl, r5
200045ee:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200045f2:	4453      	add	r3, sl
200045f4:	051b      	lsls	r3, r3, #20
200045f6:	0d1b      	lsrs	r3, r3, #20
200045f8:	1aed      	subs	r5, r5, r3
200045fa:	4629      	mov	r1, r5
200045fc:	f000 f9ec 	bl	200049d8 <_sbrk_r>
20004600:	f1b0 3fff 	cmp.w	r0, #4294967295
20004604:	f000 812c 	beq.w	20004860 <_malloc_r+0x56c>
20004608:	ebca 0100 	rsb	r1, sl, r0
2000460c:	1949      	adds	r1, r1, r5
2000460e:	f041 0101 	orr.w	r1, r1, #1
20004612:	f8db 2004 	ldr.w	r2, [fp, #4]
20004616:	f24b 3324 	movw	r3, #45860	; 0xb324
2000461a:	f8c7 a008 	str.w	sl, [r7, #8]
2000461e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004622:	18aa      	adds	r2, r5, r2
20004624:	45b8      	cmp	r8, r7
20004626:	f8cb 2004 	str.w	r2, [fp, #4]
2000462a:	f8ca 1004 	str.w	r1, [sl, #4]
2000462e:	d017      	beq.n	20004660 <_malloc_r+0x36c>
20004630:	f1b9 0f0f 	cmp.w	r9, #15
20004634:	f240 80df 	bls.w	200047f6 <_malloc_r+0x502>
20004638:	f1a9 010c 	sub.w	r1, r9, #12
2000463c:	2505      	movs	r5, #5
2000463e:	f021 0107 	bic.w	r1, r1, #7
20004642:	eb08 0001 	add.w	r0, r8, r1
20004646:	290f      	cmp	r1, #15
20004648:	6085      	str	r5, [r0, #8]
2000464a:	6045      	str	r5, [r0, #4]
2000464c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004650:	f000 0001 	and.w	r0, r0, #1
20004654:	ea41 0000 	orr.w	r0, r1, r0
20004658:	f8c8 0004 	str.w	r0, [r8, #4]
2000465c:	f200 80ac 	bhi.w	200047b8 <_malloc_r+0x4c4>
20004660:	46d0      	mov	r8, sl
20004662:	f24b 3324 	movw	r3, #45860	; 0xb324
20004666:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000466a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000466e:	428a      	cmp	r2, r1
20004670:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004674:	bf88      	it	hi
20004676:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004678:	f24b 3324 	movw	r3, #45860	; 0xb324
2000467c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004680:	428a      	cmp	r2, r1
20004682:	bf88      	it	hi
20004684:	631a      	strhi	r2, [r3, #48]	; 0x30
20004686:	e082      	b.n	2000478e <_malloc_r+0x49a>
20004688:	185c      	adds	r4, r3, r1
2000468a:	689a      	ldr	r2, [r3, #8]
2000468c:	68d9      	ldr	r1, [r3, #12]
2000468e:	4630      	mov	r0, r6
20004690:	6866      	ldr	r6, [r4, #4]
20004692:	f103 0508 	add.w	r5, r3, #8
20004696:	608a      	str	r2, [r1, #8]
20004698:	f046 0301 	orr.w	r3, r6, #1
2000469c:	60d1      	str	r1, [r2, #12]
2000469e:	6063      	str	r3, [r4, #4]
200046a0:	f000 f966 	bl	20004970 <__malloc_unlock>
200046a4:	e65a      	b.n	2000435c <_malloc_r+0x68>
200046a6:	eb08 0304 	add.w	r3, r8, r4
200046aa:	f042 0201 	orr.w	r2, r2, #1
200046ae:	f044 0401 	orr.w	r4, r4, #1
200046b2:	4630      	mov	r0, r6
200046b4:	f8c8 4004 	str.w	r4, [r8, #4]
200046b8:	f108 0508 	add.w	r5, r8, #8
200046bc:	605a      	str	r2, [r3, #4]
200046be:	60bb      	str	r3, [r7, #8]
200046c0:	f000 f956 	bl	20004970 <__malloc_unlock>
200046c4:	e64a      	b.n	2000435c <_malloc_r+0x68>
200046c6:	ea4f 225c 	mov.w	r2, ip, lsr #9
200046ca:	2a04      	cmp	r2, #4
200046cc:	d954      	bls.n	20004778 <_malloc_r+0x484>
200046ce:	2a14      	cmp	r2, #20
200046d0:	f200 8089 	bhi.w	200047e6 <_malloc_r+0x4f2>
200046d4:	325b      	adds	r2, #91	; 0x5b
200046d6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200046da:	44a8      	add	r8, r5
200046dc:	f64a 7700 	movw	r7, #44800	; 0xaf00
200046e0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200046e4:	f8d8 0008 	ldr.w	r0, [r8, #8]
200046e8:	4540      	cmp	r0, r8
200046ea:	d103      	bne.n	200046f4 <_malloc_r+0x400>
200046ec:	e06f      	b.n	200047ce <_malloc_r+0x4da>
200046ee:	6880      	ldr	r0, [r0, #8]
200046f0:	4580      	cmp	r8, r0
200046f2:	d004      	beq.n	200046fe <_malloc_r+0x40a>
200046f4:	6842      	ldr	r2, [r0, #4]
200046f6:	f022 0203 	bic.w	r2, r2, #3
200046fa:	4594      	cmp	ip, r2
200046fc:	d3f7      	bcc.n	200046ee <_malloc_r+0x3fa>
200046fe:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004702:	f8c3 c00c 	str.w	ip, [r3, #12]
20004706:	6098      	str	r0, [r3, #8]
20004708:	687a      	ldr	r2, [r7, #4]
2000470a:	60c3      	str	r3, [r0, #12]
2000470c:	f8cc 3008 	str.w	r3, [ip, #8]
20004710:	e68a      	b.n	20004428 <_malloc_r+0x134>
20004712:	191f      	adds	r7, r3, r4
20004714:	4630      	mov	r0, r6
20004716:	f044 0401 	orr.w	r4, r4, #1
2000471a:	60cf      	str	r7, [r1, #12]
2000471c:	605c      	str	r4, [r3, #4]
2000471e:	f103 0508 	add.w	r5, r3, #8
20004722:	50ba      	str	r2, [r7, r2]
20004724:	f042 0201 	orr.w	r2, r2, #1
20004728:	608f      	str	r7, [r1, #8]
2000472a:	607a      	str	r2, [r7, #4]
2000472c:	60b9      	str	r1, [r7, #8]
2000472e:	60f9      	str	r1, [r7, #12]
20004730:	f000 f91e 	bl	20004970 <__malloc_unlock>
20004734:	e612      	b.n	2000435c <_malloc_r+0x68>
20004736:	f10a 0a01 	add.w	sl, sl, #1
2000473a:	f01a 0f03 	tst.w	sl, #3
2000473e:	d05f      	beq.n	20004800 <_malloc_r+0x50c>
20004740:	f103 0808 	add.w	r8, r3, #8
20004744:	e689      	b.n	2000445a <_malloc_r+0x166>
20004746:	f103 0208 	add.w	r2, r3, #8
2000474a:	68d3      	ldr	r3, [r2, #12]
2000474c:	429a      	cmp	r2, r3
2000474e:	bf08      	it	eq
20004750:	f10e 0e02 	addeq.w	lr, lr, #2
20004754:	f43f ae36 	beq.w	200043c4 <_malloc_r+0xd0>
20004758:	e5ef      	b.n	2000433a <_malloc_r+0x46>
2000475a:	461d      	mov	r5, r3
2000475c:	1819      	adds	r1, r3, r0
2000475e:	68da      	ldr	r2, [r3, #12]
20004760:	4630      	mov	r0, r6
20004762:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004766:	684c      	ldr	r4, [r1, #4]
20004768:	6093      	str	r3, [r2, #8]
2000476a:	f044 0401 	orr.w	r4, r4, #1
2000476e:	60da      	str	r2, [r3, #12]
20004770:	604c      	str	r4, [r1, #4]
20004772:	f000 f8fd 	bl	20004970 <__malloc_unlock>
20004776:	e5f1      	b.n	2000435c <_malloc_r+0x68>
20004778:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000477c:	3238      	adds	r2, #56	; 0x38
2000477e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004782:	e7aa      	b.n	200046da <_malloc_r+0x3e6>
20004784:	45b8      	cmp	r8, r7
20004786:	f43f af11 	beq.w	200045ac <_malloc_r+0x2b8>
2000478a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000478e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004792:	f022 0203 	bic.w	r2, r2, #3
20004796:	4294      	cmp	r4, r2
20004798:	bf94      	ite	ls
2000479a:	2300      	movls	r3, #0
2000479c:	2301      	movhi	r3, #1
2000479e:	1b12      	subs	r2, r2, r4
200047a0:	2a0f      	cmp	r2, #15
200047a2:	bfd8      	it	le
200047a4:	f043 0301 	orrle.w	r3, r3, #1
200047a8:	2b00      	cmp	r3, #0
200047aa:	f43f af7c 	beq.w	200046a6 <_malloc_r+0x3b2>
200047ae:	4630      	mov	r0, r6
200047b0:	2500      	movs	r5, #0
200047b2:	f000 f8dd 	bl	20004970 <__malloc_unlock>
200047b6:	e5d1      	b.n	2000435c <_malloc_r+0x68>
200047b8:	f108 0108 	add.w	r1, r8, #8
200047bc:	4630      	mov	r0, r6
200047be:	9301      	str	r3, [sp, #4]
200047c0:	f003 f816 	bl	200077f0 <_free_r>
200047c4:	9b01      	ldr	r3, [sp, #4]
200047c6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200047ca:	685a      	ldr	r2, [r3, #4]
200047cc:	e749      	b.n	20004662 <_malloc_r+0x36e>
200047ce:	f04f 0a01 	mov.w	sl, #1
200047d2:	f8d7 8004 	ldr.w	r8, [r7, #4]
200047d6:	1092      	asrs	r2, r2, #2
200047d8:	4684      	mov	ip, r0
200047da:	fa0a f202 	lsl.w	r2, sl, r2
200047de:	ea48 0202 	orr.w	r2, r8, r2
200047e2:	607a      	str	r2, [r7, #4]
200047e4:	e78d      	b.n	20004702 <_malloc_r+0x40e>
200047e6:	2a54      	cmp	r2, #84	; 0x54
200047e8:	d824      	bhi.n	20004834 <_malloc_r+0x540>
200047ea:	ea4f 321c 	mov.w	r2, ip, lsr #12
200047ee:	326e      	adds	r2, #110	; 0x6e
200047f0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200047f4:	e771      	b.n	200046da <_malloc_r+0x3e6>
200047f6:	2301      	movs	r3, #1
200047f8:	46d0      	mov	r8, sl
200047fa:	f8ca 3004 	str.w	r3, [sl, #4]
200047fe:	e7c6      	b.n	2000478e <_malloc_r+0x49a>
20004800:	464a      	mov	r2, r9
20004802:	f01e 0f03 	tst.w	lr, #3
20004806:	4613      	mov	r3, r2
20004808:	f10e 3eff 	add.w	lr, lr, #4294967295
2000480c:	d033      	beq.n	20004876 <_malloc_r+0x582>
2000480e:	f853 2908 	ldr.w	r2, [r3], #-8
20004812:	429a      	cmp	r2, r3
20004814:	d0f5      	beq.n	20004802 <_malloc_r+0x50e>
20004816:	687b      	ldr	r3, [r7, #4]
20004818:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000481c:	459c      	cmp	ip, r3
2000481e:	f63f ae8e 	bhi.w	2000453e <_malloc_r+0x24a>
20004822:	f1bc 0f00 	cmp.w	ip, #0
20004826:	f43f ae8a 	beq.w	2000453e <_malloc_r+0x24a>
2000482a:	ea1c 0f03 	tst.w	ip, r3
2000482e:	d027      	beq.n	20004880 <_malloc_r+0x58c>
20004830:	46d6      	mov	lr, sl
20004832:	e60e      	b.n	20004452 <_malloc_r+0x15e>
20004834:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004838:	d815      	bhi.n	20004866 <_malloc_r+0x572>
2000483a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000483e:	3277      	adds	r2, #119	; 0x77
20004840:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004844:	e749      	b.n	200046da <_malloc_r+0x3e6>
20004846:	0508      	lsls	r0, r1, #20
20004848:	0d00      	lsrs	r0, r0, #20
2000484a:	2800      	cmp	r0, #0
2000484c:	f47f aeb6 	bne.w	200045bc <_malloc_r+0x2c8>
20004850:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004854:	444b      	add	r3, r9
20004856:	f043 0301 	orr.w	r3, r3, #1
2000485a:	f8c8 3004 	str.w	r3, [r8, #4]
2000485e:	e700      	b.n	20004662 <_malloc_r+0x36e>
20004860:	2101      	movs	r1, #1
20004862:	2500      	movs	r5, #0
20004864:	e6d5      	b.n	20004612 <_malloc_r+0x31e>
20004866:	f240 5054 	movw	r0, #1364	; 0x554
2000486a:	4282      	cmp	r2, r0
2000486c:	d90d      	bls.n	2000488a <_malloc_r+0x596>
2000486e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004872:	227e      	movs	r2, #126	; 0x7e
20004874:	e731      	b.n	200046da <_malloc_r+0x3e6>
20004876:	687b      	ldr	r3, [r7, #4]
20004878:	ea23 030c 	bic.w	r3, r3, ip
2000487c:	607b      	str	r3, [r7, #4]
2000487e:	e7cb      	b.n	20004818 <_malloc_r+0x524>
20004880:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004884:	f10a 0a04 	add.w	sl, sl, #4
20004888:	e7cf      	b.n	2000482a <_malloc_r+0x536>
2000488a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000488e:	327c      	adds	r2, #124	; 0x7c
20004890:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004894:	e721      	b.n	200046da <_malloc_r+0x3e6>
20004896:	bf00      	nop

20004898 <memset>:
20004898:	2a03      	cmp	r2, #3
2000489a:	b2c9      	uxtb	r1, r1
2000489c:	b430      	push	{r4, r5}
2000489e:	d807      	bhi.n	200048b0 <memset+0x18>
200048a0:	b122      	cbz	r2, 200048ac <memset+0x14>
200048a2:	2300      	movs	r3, #0
200048a4:	54c1      	strb	r1, [r0, r3]
200048a6:	3301      	adds	r3, #1
200048a8:	4293      	cmp	r3, r2
200048aa:	d1fb      	bne.n	200048a4 <memset+0xc>
200048ac:	bc30      	pop	{r4, r5}
200048ae:	4770      	bx	lr
200048b0:	eb00 0c02 	add.w	ip, r0, r2
200048b4:	4603      	mov	r3, r0
200048b6:	e001      	b.n	200048bc <memset+0x24>
200048b8:	f803 1c01 	strb.w	r1, [r3, #-1]
200048bc:	f003 0403 	and.w	r4, r3, #3
200048c0:	461a      	mov	r2, r3
200048c2:	3301      	adds	r3, #1
200048c4:	2c00      	cmp	r4, #0
200048c6:	d1f7      	bne.n	200048b8 <memset+0x20>
200048c8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200048cc:	ebc2 040c 	rsb	r4, r2, ip
200048d0:	fb03 f301 	mul.w	r3, r3, r1
200048d4:	e01f      	b.n	20004916 <memset+0x7e>
200048d6:	f842 3c40 	str.w	r3, [r2, #-64]
200048da:	f842 3c3c 	str.w	r3, [r2, #-60]
200048de:	f842 3c38 	str.w	r3, [r2, #-56]
200048e2:	f842 3c34 	str.w	r3, [r2, #-52]
200048e6:	f842 3c30 	str.w	r3, [r2, #-48]
200048ea:	f842 3c2c 	str.w	r3, [r2, #-44]
200048ee:	f842 3c28 	str.w	r3, [r2, #-40]
200048f2:	f842 3c24 	str.w	r3, [r2, #-36]
200048f6:	f842 3c20 	str.w	r3, [r2, #-32]
200048fa:	f842 3c1c 	str.w	r3, [r2, #-28]
200048fe:	f842 3c18 	str.w	r3, [r2, #-24]
20004902:	f842 3c14 	str.w	r3, [r2, #-20]
20004906:	f842 3c10 	str.w	r3, [r2, #-16]
2000490a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000490e:	f842 3c08 	str.w	r3, [r2, #-8]
20004912:	f842 3c04 	str.w	r3, [r2, #-4]
20004916:	4615      	mov	r5, r2
20004918:	3240      	adds	r2, #64	; 0x40
2000491a:	2c3f      	cmp	r4, #63	; 0x3f
2000491c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004920:	dcd9      	bgt.n	200048d6 <memset+0x3e>
20004922:	462a      	mov	r2, r5
20004924:	ebc5 040c 	rsb	r4, r5, ip
20004928:	e007      	b.n	2000493a <memset+0xa2>
2000492a:	f842 3c10 	str.w	r3, [r2, #-16]
2000492e:	f842 3c0c 	str.w	r3, [r2, #-12]
20004932:	f842 3c08 	str.w	r3, [r2, #-8]
20004936:	f842 3c04 	str.w	r3, [r2, #-4]
2000493a:	4615      	mov	r5, r2
2000493c:	3210      	adds	r2, #16
2000493e:	2c0f      	cmp	r4, #15
20004940:	f1a4 0410 	sub.w	r4, r4, #16
20004944:	dcf1      	bgt.n	2000492a <memset+0x92>
20004946:	462a      	mov	r2, r5
20004948:	ebc5 050c 	rsb	r5, r5, ip
2000494c:	e001      	b.n	20004952 <memset+0xba>
2000494e:	f842 3c04 	str.w	r3, [r2, #-4]
20004952:	4614      	mov	r4, r2
20004954:	3204      	adds	r2, #4
20004956:	2d03      	cmp	r5, #3
20004958:	f1a5 0504 	sub.w	r5, r5, #4
2000495c:	dcf7      	bgt.n	2000494e <memset+0xb6>
2000495e:	e001      	b.n	20004964 <memset+0xcc>
20004960:	f804 1b01 	strb.w	r1, [r4], #1
20004964:	4564      	cmp	r4, ip
20004966:	d3fb      	bcc.n	20004960 <memset+0xc8>
20004968:	e7a0      	b.n	200048ac <memset+0x14>
2000496a:	bf00      	nop

2000496c <__malloc_lock>:
2000496c:	4770      	bx	lr
2000496e:	bf00      	nop

20004970 <__malloc_unlock>:
20004970:	4770      	bx	lr
20004972:	bf00      	nop

20004974 <printf>:
20004974:	b40f      	push	{r0, r1, r2, r3}
20004976:	f64a 630c 	movw	r3, #44556	; 0xae0c
2000497a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000497e:	b510      	push	{r4, lr}
20004980:	681c      	ldr	r4, [r3, #0]
20004982:	b082      	sub	sp, #8
20004984:	b124      	cbz	r4, 20004990 <printf+0x1c>
20004986:	69a3      	ldr	r3, [r4, #24]
20004988:	b913      	cbnz	r3, 20004990 <printf+0x1c>
2000498a:	4620      	mov	r0, r4
2000498c:	f002 feac 	bl	200076e8 <__sinit>
20004990:	4620      	mov	r0, r4
20004992:	ac05      	add	r4, sp, #20
20004994:	9a04      	ldr	r2, [sp, #16]
20004996:	4623      	mov	r3, r4
20004998:	6881      	ldr	r1, [r0, #8]
2000499a:	9401      	str	r4, [sp, #4]
2000499c:	f000 f842 	bl	20004a24 <_vfprintf_r>
200049a0:	b002      	add	sp, #8
200049a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200049a6:	b004      	add	sp, #16
200049a8:	4770      	bx	lr
200049aa:	bf00      	nop

200049ac <_printf_r>:
200049ac:	b40e      	push	{r1, r2, r3}
200049ae:	b510      	push	{r4, lr}
200049b0:	4604      	mov	r4, r0
200049b2:	b083      	sub	sp, #12
200049b4:	b118      	cbz	r0, 200049be <_printf_r+0x12>
200049b6:	6983      	ldr	r3, [r0, #24]
200049b8:	b90b      	cbnz	r3, 200049be <_printf_r+0x12>
200049ba:	f002 fe95 	bl	200076e8 <__sinit>
200049be:	4620      	mov	r0, r4
200049c0:	ac06      	add	r4, sp, #24
200049c2:	9a05      	ldr	r2, [sp, #20]
200049c4:	4623      	mov	r3, r4
200049c6:	6881      	ldr	r1, [r0, #8]
200049c8:	9401      	str	r4, [sp, #4]
200049ca:	f000 f82b 	bl	20004a24 <_vfprintf_r>
200049ce:	b003      	add	sp, #12
200049d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200049d4:	b003      	add	sp, #12
200049d6:	4770      	bx	lr

200049d8 <_sbrk_r>:
200049d8:	b538      	push	{r3, r4, r5, lr}
200049da:	f24b 54a0 	movw	r4, #46496	; 0xb5a0
200049de:	f2c2 0400 	movt	r4, #8192	; 0x2000
200049e2:	4605      	mov	r5, r0
200049e4:	4608      	mov	r0, r1
200049e6:	2300      	movs	r3, #0
200049e8:	6023      	str	r3, [r4, #0]
200049ea:	f7fd faf7 	bl	20001fdc <_sbrk>
200049ee:	f1b0 3fff 	cmp.w	r0, #4294967295
200049f2:	d000      	beq.n	200049f6 <_sbrk_r+0x1e>
200049f4:	bd38      	pop	{r3, r4, r5, pc}
200049f6:	6823      	ldr	r3, [r4, #0]
200049f8:	2b00      	cmp	r3, #0
200049fa:	d0fb      	beq.n	200049f4 <_sbrk_r+0x1c>
200049fc:	602b      	str	r3, [r5, #0]
200049fe:	bd38      	pop	{r3, r4, r5, pc}

20004a00 <_times_r>:
20004a00:	4608      	mov	r0, r1
20004a02:	f7fd bb35 	b.w	20002070 <_times>
20004a06:	bf00      	nop

20004a08 <__sprint_r>:
20004a08:	6893      	ldr	r3, [r2, #8]
20004a0a:	b510      	push	{r4, lr}
20004a0c:	4614      	mov	r4, r2
20004a0e:	b913      	cbnz	r3, 20004a16 <__sprint_r+0xe>
20004a10:	6053      	str	r3, [r2, #4]
20004a12:	4618      	mov	r0, r3
20004a14:	bd10      	pop	{r4, pc}
20004a16:	f002 ffcb 	bl	200079b0 <__sfvwrite_r>
20004a1a:	2300      	movs	r3, #0
20004a1c:	6063      	str	r3, [r4, #4]
20004a1e:	60a3      	str	r3, [r4, #8]
20004a20:	bd10      	pop	{r4, pc}
20004a22:	bf00      	nop

20004a24 <_vfprintf_r>:
20004a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004a28:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004a2c:	b083      	sub	sp, #12
20004a2e:	460e      	mov	r6, r1
20004a30:	4615      	mov	r5, r2
20004a32:	469a      	mov	sl, r3
20004a34:	4681      	mov	r9, r0
20004a36:	f003 f9ab 	bl	20007d90 <_localeconv_r>
20004a3a:	6800      	ldr	r0, [r0, #0]
20004a3c:	901d      	str	r0, [sp, #116]	; 0x74
20004a3e:	f1b9 0f00 	cmp.w	r9, #0
20004a42:	d004      	beq.n	20004a4e <_vfprintf_r+0x2a>
20004a44:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004a48:	2b00      	cmp	r3, #0
20004a4a:	f000 815a 	beq.w	20004d02 <_vfprintf_r+0x2de>
20004a4e:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20004a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a56:	429e      	cmp	r6, r3
20004a58:	bf08      	it	eq
20004a5a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004a5e:	d010      	beq.n	20004a82 <_vfprintf_r+0x5e>
20004a60:	f64a 4318 	movw	r3, #44056	; 0xac18
20004a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a68:	429e      	cmp	r6, r3
20004a6a:	bf08      	it	eq
20004a6c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004a70:	d007      	beq.n	20004a82 <_vfprintf_r+0x5e>
20004a72:	f64a 4338 	movw	r3, #44088	; 0xac38
20004a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a7a:	429e      	cmp	r6, r3
20004a7c:	bf08      	it	eq
20004a7e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004a82:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004a86:	fa1f f38c 	uxth.w	r3, ip
20004a8a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004a8e:	d109      	bne.n	20004aa4 <_vfprintf_r+0x80>
20004a90:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004a94:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004a96:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004a9a:	fa1f f38c 	uxth.w	r3, ip
20004a9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004aa2:	6672      	str	r2, [r6, #100]	; 0x64
20004aa4:	f013 0f08 	tst.w	r3, #8
20004aa8:	f001 8301 	beq.w	200060ae <_vfprintf_r+0x168a>
20004aac:	6932      	ldr	r2, [r6, #16]
20004aae:	2a00      	cmp	r2, #0
20004ab0:	f001 82fd 	beq.w	200060ae <_vfprintf_r+0x168a>
20004ab4:	f003 031a 	and.w	r3, r3, #26
20004ab8:	2b0a      	cmp	r3, #10
20004aba:	f000 80e0 	beq.w	20004c7e <_vfprintf_r+0x25a>
20004abe:	2200      	movs	r2, #0
20004ac0:	9212      	str	r2, [sp, #72]	; 0x48
20004ac2:	921a      	str	r2, [sp, #104]	; 0x68
20004ac4:	2300      	movs	r3, #0
20004ac6:	921c      	str	r2, [sp, #112]	; 0x70
20004ac8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004acc:	9211      	str	r2, [sp, #68]	; 0x44
20004ace:	3404      	adds	r4, #4
20004ad0:	9219      	str	r2, [sp, #100]	; 0x64
20004ad2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004ad6:	931b      	str	r3, [sp, #108]	; 0x6c
20004ad8:	3204      	adds	r2, #4
20004ada:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004ade:	3228      	adds	r2, #40	; 0x28
20004ae0:	3303      	adds	r3, #3
20004ae2:	9218      	str	r2, [sp, #96]	; 0x60
20004ae4:	9307      	str	r3, [sp, #28]
20004ae6:	2300      	movs	r3, #0
20004ae8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20004aec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004af0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004af4:	782b      	ldrb	r3, [r5, #0]
20004af6:	1e1a      	subs	r2, r3, #0
20004af8:	bf18      	it	ne
20004afa:	2201      	movne	r2, #1
20004afc:	2b25      	cmp	r3, #37	; 0x25
20004afe:	bf0c      	ite	eq
20004b00:	2200      	moveq	r2, #0
20004b02:	f002 0201 	andne.w	r2, r2, #1
20004b06:	b332      	cbz	r2, 20004b56 <_vfprintf_r+0x132>
20004b08:	462f      	mov	r7, r5
20004b0a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004b0e:	1e1a      	subs	r2, r3, #0
20004b10:	bf18      	it	ne
20004b12:	2201      	movne	r2, #1
20004b14:	2b25      	cmp	r3, #37	; 0x25
20004b16:	bf0c      	ite	eq
20004b18:	2200      	moveq	r2, #0
20004b1a:	f002 0201 	andne.w	r2, r2, #1
20004b1e:	2a00      	cmp	r2, #0
20004b20:	d1f3      	bne.n	20004b0a <_vfprintf_r+0xe6>
20004b22:	ebb7 0805 	subs.w	r8, r7, r5
20004b26:	bf08      	it	eq
20004b28:	463d      	moveq	r5, r7
20004b2a:	d014      	beq.n	20004b56 <_vfprintf_r+0x132>
20004b2c:	f8c4 8004 	str.w	r8, [r4, #4]
20004b30:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b34:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b38:	3301      	adds	r3, #1
20004b3a:	6025      	str	r5, [r4, #0]
20004b3c:	2b07      	cmp	r3, #7
20004b3e:	4442      	add	r2, r8
20004b40:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b48:	dc78      	bgt.n	20004c3c <_vfprintf_r+0x218>
20004b4a:	3408      	adds	r4, #8
20004b4c:	9811      	ldr	r0, [sp, #68]	; 0x44
20004b4e:	463d      	mov	r5, r7
20004b50:	4440      	add	r0, r8
20004b52:	9011      	str	r0, [sp, #68]	; 0x44
20004b54:	783b      	ldrb	r3, [r7, #0]
20004b56:	2b00      	cmp	r3, #0
20004b58:	d07c      	beq.n	20004c54 <_vfprintf_r+0x230>
20004b5a:	1c6b      	adds	r3, r5, #1
20004b5c:	f04f 37ff 	mov.w	r7, #4294967295
20004b60:	202b      	movs	r0, #43	; 0x2b
20004b62:	f04f 0c20 	mov.w	ip, #32
20004b66:	2100      	movs	r1, #0
20004b68:	f04f 0200 	mov.w	r2, #0
20004b6c:	910f      	str	r1, [sp, #60]	; 0x3c
20004b6e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004b72:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004b76:	786a      	ldrb	r2, [r5, #1]
20004b78:	910a      	str	r1, [sp, #40]	; 0x28
20004b7a:	1c5d      	adds	r5, r3, #1
20004b7c:	f1a2 0320 	sub.w	r3, r2, #32
20004b80:	2b58      	cmp	r3, #88	; 0x58
20004b82:	f200 8286 	bhi.w	20005092 <_vfprintf_r+0x66e>
20004b86:	e8df f013 	tbh	[pc, r3, lsl #1]
20004b8a:	0298      	.short	0x0298
20004b8c:	02840284 	.word	0x02840284
20004b90:	028402a4 	.word	0x028402a4
20004b94:	02840284 	.word	0x02840284
20004b98:	02840284 	.word	0x02840284
20004b9c:	02ad0284 	.word	0x02ad0284
20004ba0:	028402ba 	.word	0x028402ba
20004ba4:	02ca02c1 	.word	0x02ca02c1
20004ba8:	02e70284 	.word	0x02e70284
20004bac:	02f002f0 	.word	0x02f002f0
20004bb0:	02f002f0 	.word	0x02f002f0
20004bb4:	02f002f0 	.word	0x02f002f0
20004bb8:	02f002f0 	.word	0x02f002f0
20004bbc:	028402f0 	.word	0x028402f0
20004bc0:	02840284 	.word	0x02840284
20004bc4:	02840284 	.word	0x02840284
20004bc8:	02840284 	.word	0x02840284
20004bcc:	02840284 	.word	0x02840284
20004bd0:	03040284 	.word	0x03040284
20004bd4:	02840326 	.word	0x02840326
20004bd8:	02840326 	.word	0x02840326
20004bdc:	02840284 	.word	0x02840284
20004be0:	036a0284 	.word	0x036a0284
20004be4:	02840284 	.word	0x02840284
20004be8:	02840481 	.word	0x02840481
20004bec:	02840284 	.word	0x02840284
20004bf0:	02840284 	.word	0x02840284
20004bf4:	02840414 	.word	0x02840414
20004bf8:	042f0284 	.word	0x042f0284
20004bfc:	02840284 	.word	0x02840284
20004c00:	02840284 	.word	0x02840284
20004c04:	02840284 	.word	0x02840284
20004c08:	02840284 	.word	0x02840284
20004c0c:	02840284 	.word	0x02840284
20004c10:	0465044f 	.word	0x0465044f
20004c14:	03260326 	.word	0x03260326
20004c18:	03730326 	.word	0x03730326
20004c1c:	02840465 	.word	0x02840465
20004c20:	03790284 	.word	0x03790284
20004c24:	03850284 	.word	0x03850284
20004c28:	03ad0396 	.word	0x03ad0396
20004c2c:	0284040a 	.word	0x0284040a
20004c30:	028403cc 	.word	0x028403cc
20004c34:	028403f4 	.word	0x028403f4
20004c38:	00c00284 	.word	0x00c00284
20004c3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c40:	4648      	mov	r0, r9
20004c42:	4631      	mov	r1, r6
20004c44:	320c      	adds	r2, #12
20004c46:	f7ff fedf 	bl	20004a08 <__sprint_r>
20004c4a:	b958      	cbnz	r0, 20004c64 <_vfprintf_r+0x240>
20004c4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c50:	3404      	adds	r4, #4
20004c52:	e77b      	b.n	20004b4c <_vfprintf_r+0x128>
20004c54:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004c58:	2b00      	cmp	r3, #0
20004c5a:	f041 8192 	bne.w	20005f82 <_vfprintf_r+0x155e>
20004c5e:	2300      	movs	r3, #0
20004c60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c64:	89b3      	ldrh	r3, [r6, #12]
20004c66:	f013 0f40 	tst.w	r3, #64	; 0x40
20004c6a:	d002      	beq.n	20004c72 <_vfprintf_r+0x24e>
20004c6c:	f04f 30ff 	mov.w	r0, #4294967295
20004c70:	9011      	str	r0, [sp, #68]	; 0x44
20004c72:	9811      	ldr	r0, [sp, #68]	; 0x44
20004c74:	b05f      	add	sp, #380	; 0x17c
20004c76:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004c7e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004c82:	2b00      	cmp	r3, #0
20004c84:	f6ff af1b 	blt.w	20004abe <_vfprintf_r+0x9a>
20004c88:	6a37      	ldr	r7, [r6, #32]
20004c8a:	f02c 0c02 	bic.w	ip, ip, #2
20004c8e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004c92:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004c96:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004c9a:	340c      	adds	r4, #12
20004c9c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004ca0:	462a      	mov	r2, r5
20004ca2:	4653      	mov	r3, sl
20004ca4:	4648      	mov	r0, r9
20004ca6:	4621      	mov	r1, r4
20004ca8:	ad1f      	add	r5, sp, #124	; 0x7c
20004caa:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004cae:	2700      	movs	r7, #0
20004cb0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004cb4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004cb8:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004cbc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004cc0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004cc4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004cc8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004ccc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004cd0:	f7ff fea8 	bl	20004a24 <_vfprintf_r>
20004cd4:	2800      	cmp	r0, #0
20004cd6:	9011      	str	r0, [sp, #68]	; 0x44
20004cd8:	db09      	blt.n	20004cee <_vfprintf_r+0x2ca>
20004cda:	4621      	mov	r1, r4
20004cdc:	4648      	mov	r0, r9
20004cde:	f002 fb93 	bl	20007408 <_fflush_r>
20004ce2:	9911      	ldr	r1, [sp, #68]	; 0x44
20004ce4:	42b8      	cmp	r0, r7
20004ce6:	bf18      	it	ne
20004ce8:	f04f 31ff 	movne.w	r1, #4294967295
20004cec:	9111      	str	r1, [sp, #68]	; 0x44
20004cee:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004cf2:	f013 0f40 	tst.w	r3, #64	; 0x40
20004cf6:	d0bc      	beq.n	20004c72 <_vfprintf_r+0x24e>
20004cf8:	89b3      	ldrh	r3, [r6, #12]
20004cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004cfe:	81b3      	strh	r3, [r6, #12]
20004d00:	e7b7      	b.n	20004c72 <_vfprintf_r+0x24e>
20004d02:	4648      	mov	r0, r9
20004d04:	f002 fcf0 	bl	200076e8 <__sinit>
20004d08:	e6a1      	b.n	20004a4e <_vfprintf_r+0x2a>
20004d0a:	980a      	ldr	r0, [sp, #40]	; 0x28
20004d0c:	f64a 3cc8 	movw	ip, #43976	; 0xabc8
20004d10:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004d14:	9216      	str	r2, [sp, #88]	; 0x58
20004d16:	f010 0f20 	tst.w	r0, #32
20004d1a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004d1e:	f000 836e 	beq.w	200053fe <_vfprintf_r+0x9da>
20004d22:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d24:	1dcb      	adds	r3, r1, #7
20004d26:	f023 0307 	bic.w	r3, r3, #7
20004d2a:	f103 0208 	add.w	r2, r3, #8
20004d2e:	920b      	str	r2, [sp, #44]	; 0x2c
20004d30:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004d34:	ea5a 020b 	orrs.w	r2, sl, fp
20004d38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d3a:	bf0c      	ite	eq
20004d3c:	2200      	moveq	r2, #0
20004d3e:	2201      	movne	r2, #1
20004d40:	4213      	tst	r3, r2
20004d42:	f040 866b 	bne.w	20005a1c <_vfprintf_r+0xff8>
20004d46:	2302      	movs	r3, #2
20004d48:	f04f 0100 	mov.w	r1, #0
20004d4c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004d50:	2f00      	cmp	r7, #0
20004d52:	bfa2      	ittt	ge
20004d54:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004d58:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004d5c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004d60:	2f00      	cmp	r7, #0
20004d62:	bf18      	it	ne
20004d64:	f042 0201 	orrne.w	r2, r2, #1
20004d68:	2a00      	cmp	r2, #0
20004d6a:	f000 841e 	beq.w	200055aa <_vfprintf_r+0xb86>
20004d6e:	2b01      	cmp	r3, #1
20004d70:	f000 85de 	beq.w	20005930 <_vfprintf_r+0xf0c>
20004d74:	2b02      	cmp	r3, #2
20004d76:	f000 85c1 	beq.w	200058fc <_vfprintf_r+0xed8>
20004d7a:	9918      	ldr	r1, [sp, #96]	; 0x60
20004d7c:	9113      	str	r1, [sp, #76]	; 0x4c
20004d7e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004d82:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004d86:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004d8a:	f00a 0007 	and.w	r0, sl, #7
20004d8e:	46e3      	mov	fp, ip
20004d90:	46c2      	mov	sl, r8
20004d92:	3030      	adds	r0, #48	; 0x30
20004d94:	ea5a 020b 	orrs.w	r2, sl, fp
20004d98:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004d9c:	d1ef      	bne.n	20004d7e <_vfprintf_r+0x35a>
20004d9e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004da2:	9113      	str	r1, [sp, #76]	; 0x4c
20004da4:	f01c 0f01 	tst.w	ip, #1
20004da8:	f040 868c 	bne.w	20005ac4 <_vfprintf_r+0x10a0>
20004dac:	9818      	ldr	r0, [sp, #96]	; 0x60
20004dae:	1a40      	subs	r0, r0, r1
20004db0:	9010      	str	r0, [sp, #64]	; 0x40
20004db2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004db6:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004db8:	9717      	str	r7, [sp, #92]	; 0x5c
20004dba:	42ba      	cmp	r2, r7
20004dbc:	bfb8      	it	lt
20004dbe:	463a      	movlt	r2, r7
20004dc0:	920c      	str	r2, [sp, #48]	; 0x30
20004dc2:	b113      	cbz	r3, 20004dca <_vfprintf_r+0x3a6>
20004dc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004dc6:	3201      	adds	r2, #1
20004dc8:	920c      	str	r2, [sp, #48]	; 0x30
20004dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004dcc:	980a      	ldr	r0, [sp, #40]	; 0x28
20004dce:	f013 0302 	ands.w	r3, r3, #2
20004dd2:	9315      	str	r3, [sp, #84]	; 0x54
20004dd4:	bf1e      	ittt	ne
20004dd6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004dda:	f10c 0c02 	addne.w	ip, ip, #2
20004dde:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004de2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20004de6:	9014      	str	r0, [sp, #80]	; 0x50
20004de8:	d14d      	bne.n	20004e86 <_vfprintf_r+0x462>
20004dea:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004dec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004dee:	1a8f      	subs	r7, r1, r2
20004df0:	2f00      	cmp	r7, #0
20004df2:	dd48      	ble.n	20004e86 <_vfprintf_r+0x462>
20004df4:	2f10      	cmp	r7, #16
20004df6:	f64a 3884 	movw	r8, #43908	; 0xab84
20004dfa:	bfd8      	it	le
20004dfc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004e00:	dd30      	ble.n	20004e64 <_vfprintf_r+0x440>
20004e02:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004e06:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004e0a:	4643      	mov	r3, r8
20004e0c:	f04f 0a10 	mov.w	sl, #16
20004e10:	46a8      	mov	r8, r5
20004e12:	f10b 0b0c 	add.w	fp, fp, #12
20004e16:	461d      	mov	r5, r3
20004e18:	e002      	b.n	20004e20 <_vfprintf_r+0x3fc>
20004e1a:	3f10      	subs	r7, #16
20004e1c:	2f10      	cmp	r7, #16
20004e1e:	dd1e      	ble.n	20004e5e <_vfprintf_r+0x43a>
20004e20:	f8c4 a004 	str.w	sl, [r4, #4]
20004e24:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e28:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e2c:	3301      	adds	r3, #1
20004e2e:	6025      	str	r5, [r4, #0]
20004e30:	3210      	adds	r2, #16
20004e32:	2b07      	cmp	r3, #7
20004e34:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e38:	f104 0408 	add.w	r4, r4, #8
20004e3c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e40:	ddeb      	ble.n	20004e1a <_vfprintf_r+0x3f6>
20004e42:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e46:	4648      	mov	r0, r9
20004e48:	4631      	mov	r1, r6
20004e4a:	465a      	mov	r2, fp
20004e4c:	3404      	adds	r4, #4
20004e4e:	f7ff fddb 	bl	20004a08 <__sprint_r>
20004e52:	2800      	cmp	r0, #0
20004e54:	f47f af06 	bne.w	20004c64 <_vfprintf_r+0x240>
20004e58:	3f10      	subs	r7, #16
20004e5a:	2f10      	cmp	r7, #16
20004e5c:	dce0      	bgt.n	20004e20 <_vfprintf_r+0x3fc>
20004e5e:	462b      	mov	r3, r5
20004e60:	4645      	mov	r5, r8
20004e62:	4698      	mov	r8, r3
20004e64:	6067      	str	r7, [r4, #4]
20004e66:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e6a:	f8c4 8000 	str.w	r8, [r4]
20004e6e:	1c5a      	adds	r2, r3, #1
20004e70:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004e74:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e78:	19db      	adds	r3, r3, r7
20004e7a:	2a07      	cmp	r2, #7
20004e7c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004e80:	f300 858a 	bgt.w	20005998 <_vfprintf_r+0xf74>
20004e84:	3408      	adds	r4, #8
20004e86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004e8a:	b19b      	cbz	r3, 20004eb4 <_vfprintf_r+0x490>
20004e8c:	2301      	movs	r3, #1
20004e8e:	6063      	str	r3, [r4, #4]
20004e90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e94:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004e98:	3207      	adds	r2, #7
20004e9a:	6022      	str	r2, [r4, #0]
20004e9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ea0:	3301      	adds	r3, #1
20004ea2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ea6:	3201      	adds	r2, #1
20004ea8:	2b07      	cmp	r3, #7
20004eaa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004eae:	f300 84b6 	bgt.w	2000581e <_vfprintf_r+0xdfa>
20004eb2:	3408      	adds	r4, #8
20004eb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004eb6:	b19b      	cbz	r3, 20004ee0 <_vfprintf_r+0x4bc>
20004eb8:	2302      	movs	r3, #2
20004eba:	6063      	str	r3, [r4, #4]
20004ebc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ec0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004ec4:	3204      	adds	r2, #4
20004ec6:	6022      	str	r2, [r4, #0]
20004ec8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ecc:	3301      	adds	r3, #1
20004ece:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ed2:	3202      	adds	r2, #2
20004ed4:	2b07      	cmp	r3, #7
20004ed6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004eda:	f300 84af 	bgt.w	2000583c <_vfprintf_r+0xe18>
20004ede:	3408      	adds	r4, #8
20004ee0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004ee4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004ee8:	f000 8376 	beq.w	200055d8 <_vfprintf_r+0xbb4>
20004eec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004eee:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004ef0:	1a9f      	subs	r7, r3, r2
20004ef2:	2f00      	cmp	r7, #0
20004ef4:	dd43      	ble.n	20004f7e <_vfprintf_r+0x55a>
20004ef6:	2f10      	cmp	r7, #16
20004ef8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005a88 <_vfprintf_r+0x1064>
20004efc:	dd2e      	ble.n	20004f5c <_vfprintf_r+0x538>
20004efe:	4643      	mov	r3, r8
20004f00:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004f04:	46a8      	mov	r8, r5
20004f06:	f04f 0a10 	mov.w	sl, #16
20004f0a:	f10b 0b0c 	add.w	fp, fp, #12
20004f0e:	461d      	mov	r5, r3
20004f10:	e002      	b.n	20004f18 <_vfprintf_r+0x4f4>
20004f12:	3f10      	subs	r7, #16
20004f14:	2f10      	cmp	r7, #16
20004f16:	dd1e      	ble.n	20004f56 <_vfprintf_r+0x532>
20004f18:	f8c4 a004 	str.w	sl, [r4, #4]
20004f1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f20:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f24:	3301      	adds	r3, #1
20004f26:	6025      	str	r5, [r4, #0]
20004f28:	3210      	adds	r2, #16
20004f2a:	2b07      	cmp	r3, #7
20004f2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f30:	f104 0408 	add.w	r4, r4, #8
20004f34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f38:	ddeb      	ble.n	20004f12 <_vfprintf_r+0x4ee>
20004f3a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f3e:	4648      	mov	r0, r9
20004f40:	4631      	mov	r1, r6
20004f42:	465a      	mov	r2, fp
20004f44:	3404      	adds	r4, #4
20004f46:	f7ff fd5f 	bl	20004a08 <__sprint_r>
20004f4a:	2800      	cmp	r0, #0
20004f4c:	f47f ae8a 	bne.w	20004c64 <_vfprintf_r+0x240>
20004f50:	3f10      	subs	r7, #16
20004f52:	2f10      	cmp	r7, #16
20004f54:	dce0      	bgt.n	20004f18 <_vfprintf_r+0x4f4>
20004f56:	462b      	mov	r3, r5
20004f58:	4645      	mov	r5, r8
20004f5a:	4698      	mov	r8, r3
20004f5c:	6067      	str	r7, [r4, #4]
20004f5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f62:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f66:	3301      	adds	r3, #1
20004f68:	f8c4 8000 	str.w	r8, [r4]
20004f6c:	19d2      	adds	r2, r2, r7
20004f6e:	2b07      	cmp	r3, #7
20004f70:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f78:	f300 8442 	bgt.w	20005800 <_vfprintf_r+0xddc>
20004f7c:	3408      	adds	r4, #8
20004f7e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004f82:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004f86:	f040 829d 	bne.w	200054c4 <_vfprintf_r+0xaa0>
20004f8a:	9810      	ldr	r0, [sp, #64]	; 0x40
20004f8c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004f8e:	6060      	str	r0, [r4, #4]
20004f90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f98:	3301      	adds	r3, #1
20004f9a:	6021      	str	r1, [r4, #0]
20004f9c:	1812      	adds	r2, r2, r0
20004f9e:	2b07      	cmp	r3, #7
20004fa0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004fa4:	bfd8      	it	le
20004fa6:	f104 0308 	addle.w	r3, r4, #8
20004faa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004fae:	f300 839b 	bgt.w	200056e8 <_vfprintf_r+0xcc4>
20004fb2:	990a      	ldr	r1, [sp, #40]	; 0x28
20004fb4:	f011 0f04 	tst.w	r1, #4
20004fb8:	d055      	beq.n	20005066 <_vfprintf_r+0x642>
20004fba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004fbc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004fc0:	ebcc 0702 	rsb	r7, ip, r2
20004fc4:	2f00      	cmp	r7, #0
20004fc6:	dd4e      	ble.n	20005066 <_vfprintf_r+0x642>
20004fc8:	2f10      	cmp	r7, #16
20004fca:	f64a 3884 	movw	r8, #43908	; 0xab84
20004fce:	bfd8      	it	le
20004fd0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004fd4:	dd2e      	ble.n	20005034 <_vfprintf_r+0x610>
20004fd6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004fda:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004fde:	4642      	mov	r2, r8
20004fe0:	2410      	movs	r4, #16
20004fe2:	46a8      	mov	r8, r5
20004fe4:	f10a 0a0c 	add.w	sl, sl, #12
20004fe8:	4615      	mov	r5, r2
20004fea:	e002      	b.n	20004ff2 <_vfprintf_r+0x5ce>
20004fec:	3f10      	subs	r7, #16
20004fee:	2f10      	cmp	r7, #16
20004ff0:	dd1d      	ble.n	2000502e <_vfprintf_r+0x60a>
20004ff2:	605c      	str	r4, [r3, #4]
20004ff4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004ff8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ffc:	3201      	adds	r2, #1
20004ffe:	601d      	str	r5, [r3, #0]
20005000:	3110      	adds	r1, #16
20005002:	2a07      	cmp	r2, #7
20005004:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005008:	f103 0308 	add.w	r3, r3, #8
2000500c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005010:	ddec      	ble.n	20004fec <_vfprintf_r+0x5c8>
20005012:	4648      	mov	r0, r9
20005014:	4631      	mov	r1, r6
20005016:	4652      	mov	r2, sl
20005018:	f7ff fcf6 	bl	20004a08 <__sprint_r>
2000501c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005020:	3304      	adds	r3, #4
20005022:	2800      	cmp	r0, #0
20005024:	f47f ae1e 	bne.w	20004c64 <_vfprintf_r+0x240>
20005028:	3f10      	subs	r7, #16
2000502a:	2f10      	cmp	r7, #16
2000502c:	dce1      	bgt.n	20004ff2 <_vfprintf_r+0x5ce>
2000502e:	462a      	mov	r2, r5
20005030:	4645      	mov	r5, r8
20005032:	4690      	mov	r8, r2
20005034:	605f      	str	r7, [r3, #4]
20005036:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000503a:	f8c3 8000 	str.w	r8, [r3]
2000503e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005042:	3201      	adds	r2, #1
20005044:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005048:	18fb      	adds	r3, r7, r3
2000504a:	2a07      	cmp	r2, #7
2000504c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005050:	dd0b      	ble.n	2000506a <_vfprintf_r+0x646>
20005052:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005056:	4648      	mov	r0, r9
20005058:	4631      	mov	r1, r6
2000505a:	320c      	adds	r2, #12
2000505c:	f7ff fcd4 	bl	20004a08 <__sprint_r>
20005060:	2800      	cmp	r0, #0
20005062:	f47f adff 	bne.w	20004c64 <_vfprintf_r+0x240>
20005066:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000506a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000506c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000506e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005070:	428a      	cmp	r2, r1
20005072:	bfac      	ite	ge
20005074:	1880      	addge	r0, r0, r2
20005076:	1840      	addlt	r0, r0, r1
20005078:	9011      	str	r0, [sp, #68]	; 0x44
2000507a:	2b00      	cmp	r3, #0
2000507c:	f040 8342 	bne.w	20005704 <_vfprintf_r+0xce0>
20005080:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005084:	2300      	movs	r3, #0
20005086:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
2000508a:	3404      	adds	r4, #4
2000508c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005090:	e530      	b.n	20004af4 <_vfprintf_r+0xd0>
20005092:	9216      	str	r2, [sp, #88]	; 0x58
20005094:	2a00      	cmp	r2, #0
20005096:	f43f addd 	beq.w	20004c54 <_vfprintf_r+0x230>
2000509a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
2000509e:	2301      	movs	r3, #1
200050a0:	f04f 0c00 	mov.w	ip, #0
200050a4:	3004      	adds	r0, #4
200050a6:	930c      	str	r3, [sp, #48]	; 0x30
200050a8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200050ac:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200050b0:	9013      	str	r0, [sp, #76]	; 0x4c
200050b2:	9310      	str	r3, [sp, #64]	; 0x40
200050b4:	2100      	movs	r1, #0
200050b6:	9117      	str	r1, [sp, #92]	; 0x5c
200050b8:	e687      	b.n	20004dca <_vfprintf_r+0x3a6>
200050ba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050be:	2b00      	cmp	r3, #0
200050c0:	f040 852b 	bne.w	20005b1a <_vfprintf_r+0x10f6>
200050c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050c6:	462b      	mov	r3, r5
200050c8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200050cc:	782a      	ldrb	r2, [r5, #0]
200050ce:	910b      	str	r1, [sp, #44]	; 0x2c
200050d0:	e553      	b.n	20004b7a <_vfprintf_r+0x156>
200050d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200050d6:	f043 0301 	orr.w	r3, r3, #1
200050da:	930a      	str	r3, [sp, #40]	; 0x28
200050dc:	462b      	mov	r3, r5
200050de:	782a      	ldrb	r2, [r5, #0]
200050e0:	910b      	str	r1, [sp, #44]	; 0x2c
200050e2:	e54a      	b.n	20004b7a <_vfprintf_r+0x156>
200050e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200050e8:	6809      	ldr	r1, [r1, #0]
200050ea:	910f      	str	r1, [sp, #60]	; 0x3c
200050ec:	1d11      	adds	r1, r2, #4
200050ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200050f0:	2b00      	cmp	r3, #0
200050f2:	f2c0 8780 	blt.w	20005ff6 <_vfprintf_r+0x15d2>
200050f6:	782a      	ldrb	r2, [r5, #0]
200050f8:	462b      	mov	r3, r5
200050fa:	910b      	str	r1, [sp, #44]	; 0x2c
200050fc:	e53d      	b.n	20004b7a <_vfprintf_r+0x156>
200050fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005100:	462b      	mov	r3, r5
20005102:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005106:	782a      	ldrb	r2, [r5, #0]
20005108:	910b      	str	r1, [sp, #44]	; 0x2c
2000510a:	e536      	b.n	20004b7a <_vfprintf_r+0x156>
2000510c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000510e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005110:	f043 0304 	orr.w	r3, r3, #4
20005114:	930a      	str	r3, [sp, #40]	; 0x28
20005116:	462b      	mov	r3, r5
20005118:	782a      	ldrb	r2, [r5, #0]
2000511a:	910b      	str	r1, [sp, #44]	; 0x2c
2000511c:	e52d      	b.n	20004b7a <_vfprintf_r+0x156>
2000511e:	462b      	mov	r3, r5
20005120:	f813 2b01 	ldrb.w	r2, [r3], #1
20005124:	2a2a      	cmp	r2, #42	; 0x2a
20005126:	f001 80cd 	beq.w	200062c4 <_vfprintf_r+0x18a0>
2000512a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000512e:	2909      	cmp	r1, #9
20005130:	f201 8037 	bhi.w	200061a2 <_vfprintf_r+0x177e>
20005134:	3502      	adds	r5, #2
20005136:	2700      	movs	r7, #0
20005138:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000513c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20005140:	462b      	mov	r3, r5
20005142:	3501      	adds	r5, #1
20005144:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20005148:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000514c:	2909      	cmp	r1, #9
2000514e:	d9f3      	bls.n	20005138 <_vfprintf_r+0x714>
20005150:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20005154:	461d      	mov	r5, r3
20005156:	e511      	b.n	20004b7c <_vfprintf_r+0x158>
20005158:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000515a:	462b      	mov	r3, r5
2000515c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000515e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005162:	920a      	str	r2, [sp, #40]	; 0x28
20005164:	782a      	ldrb	r2, [r5, #0]
20005166:	910b      	str	r1, [sp, #44]	; 0x2c
20005168:	e507      	b.n	20004b7a <_vfprintf_r+0x156>
2000516a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000516e:	f04f 0800 	mov.w	r8, #0
20005172:	462b      	mov	r3, r5
20005174:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005178:	f813 2b01 	ldrb.w	r2, [r3], #1
2000517c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005180:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005184:	461d      	mov	r5, r3
20005186:	2909      	cmp	r1, #9
20005188:	d9f3      	bls.n	20005172 <_vfprintf_r+0x74e>
2000518a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
2000518e:	461d      	mov	r5, r3
20005190:	e4f4      	b.n	20004b7c <_vfprintf_r+0x158>
20005192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005194:	9216      	str	r2, [sp, #88]	; 0x58
20005196:	f043 0310 	orr.w	r3, r3, #16
2000519a:	930a      	str	r3, [sp, #40]	; 0x28
2000519c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051a0:	f01c 0f20 	tst.w	ip, #32
200051a4:	f000 815d 	beq.w	20005462 <_vfprintf_r+0xa3e>
200051a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200051aa:	1dc3      	adds	r3, r0, #7
200051ac:	f023 0307 	bic.w	r3, r3, #7
200051b0:	f103 0108 	add.w	r1, r3, #8
200051b4:	910b      	str	r1, [sp, #44]	; 0x2c
200051b6:	e9d3 ab00 	ldrd	sl, fp, [r3]
200051ba:	f1ba 0f00 	cmp.w	sl, #0
200051be:	f17b 0200 	sbcs.w	r2, fp, #0
200051c2:	f2c0 849b 	blt.w	20005afc <_vfprintf_r+0x10d8>
200051c6:	ea5a 030b 	orrs.w	r3, sl, fp
200051ca:	f04f 0301 	mov.w	r3, #1
200051ce:	bf0c      	ite	eq
200051d0:	2200      	moveq	r2, #0
200051d2:	2201      	movne	r2, #1
200051d4:	e5bc      	b.n	20004d50 <_vfprintf_r+0x32c>
200051d6:	980a      	ldr	r0, [sp, #40]	; 0x28
200051d8:	9216      	str	r2, [sp, #88]	; 0x58
200051da:	f010 0f08 	tst.w	r0, #8
200051de:	f000 84ed 	beq.w	20005bbc <_vfprintf_r+0x1198>
200051e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200051e4:	1dcb      	adds	r3, r1, #7
200051e6:	f023 0307 	bic.w	r3, r3, #7
200051ea:	f103 0208 	add.w	r2, r3, #8
200051ee:	920b      	str	r2, [sp, #44]	; 0x2c
200051f0:	f8d3 8004 	ldr.w	r8, [r3, #4]
200051f4:	f8d3 a000 	ldr.w	sl, [r3]
200051f8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200051fc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005200:	4650      	mov	r0, sl
20005202:	4641      	mov	r1, r8
20005204:	f003 fe4a 	bl	20008e9c <__isinfd>
20005208:	4683      	mov	fp, r0
2000520a:	2800      	cmp	r0, #0
2000520c:	f000 8599 	beq.w	20005d42 <_vfprintf_r+0x131e>
20005210:	4650      	mov	r0, sl
20005212:	2200      	movs	r2, #0
20005214:	2300      	movs	r3, #0
20005216:	4641      	mov	r1, r8
20005218:	f004 fe2e 	bl	20009e78 <__aeabi_dcmplt>
2000521c:	2800      	cmp	r0, #0
2000521e:	f040 850b 	bne.w	20005c38 <_vfprintf_r+0x1214>
20005222:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005226:	f64a 31bc 	movw	r1, #43964	; 0xabbc
2000522a:	f64a 32b8 	movw	r2, #43960	; 0xabb8
2000522e:	9816      	ldr	r0, [sp, #88]	; 0x58
20005230:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005234:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005238:	f04f 0c03 	mov.w	ip, #3
2000523c:	2847      	cmp	r0, #71	; 0x47
2000523e:	bfd8      	it	le
20005240:	4611      	movle	r1, r2
20005242:	9113      	str	r1, [sp, #76]	; 0x4c
20005244:	990a      	ldr	r1, [sp, #40]	; 0x28
20005246:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000524a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000524e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005252:	910a      	str	r1, [sp, #40]	; 0x28
20005254:	f04f 0c00 	mov.w	ip, #0
20005258:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000525c:	e5b1      	b.n	20004dc2 <_vfprintf_r+0x39e>
2000525e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005262:	f043 0308 	orr.w	r3, r3, #8
20005266:	930a      	str	r3, [sp, #40]	; 0x28
20005268:	462b      	mov	r3, r5
2000526a:	782a      	ldrb	r2, [r5, #0]
2000526c:	910b      	str	r1, [sp, #44]	; 0x2c
2000526e:	e484      	b.n	20004b7a <_vfprintf_r+0x156>
20005270:	990a      	ldr	r1, [sp, #40]	; 0x28
20005272:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20005276:	910a      	str	r1, [sp, #40]	; 0x28
20005278:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000527a:	e73c      	b.n	200050f6 <_vfprintf_r+0x6d2>
2000527c:	782a      	ldrb	r2, [r5, #0]
2000527e:	2a6c      	cmp	r2, #108	; 0x6c
20005280:	f000 8555 	beq.w	20005d2e <_vfprintf_r+0x130a>
20005284:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005288:	910b      	str	r1, [sp, #44]	; 0x2c
2000528a:	f043 0310 	orr.w	r3, r3, #16
2000528e:	930a      	str	r3, [sp, #40]	; 0x28
20005290:	462b      	mov	r3, r5
20005292:	e472      	b.n	20004b7a <_vfprintf_r+0x156>
20005294:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005296:	f012 0f20 	tst.w	r2, #32
2000529a:	f000 8482 	beq.w	20005ba2 <_vfprintf_r+0x117e>
2000529e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200052a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200052a2:	6803      	ldr	r3, [r0, #0]
200052a4:	4610      	mov	r0, r2
200052a6:	ea4f 71e0 	mov.w	r1, r0, asr #31
200052aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200052ac:	e9c3 0100 	strd	r0, r1, [r3]
200052b0:	f102 0a04 	add.w	sl, r2, #4
200052b4:	e41e      	b.n	20004af4 <_vfprintf_r+0xd0>
200052b6:	9216      	str	r2, [sp, #88]	; 0x58
200052b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052ba:	f012 0320 	ands.w	r3, r2, #32
200052be:	f000 80ef 	beq.w	200054a0 <_vfprintf_r+0xa7c>
200052c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200052c4:	1dda      	adds	r2, r3, #7
200052c6:	2300      	movs	r3, #0
200052c8:	f022 0207 	bic.w	r2, r2, #7
200052cc:	f102 0c08 	add.w	ip, r2, #8
200052d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200052d4:	e9d2 ab00 	ldrd	sl, fp, [r2]
200052d8:	ea5a 000b 	orrs.w	r0, sl, fp
200052dc:	bf0c      	ite	eq
200052de:	2200      	moveq	r2, #0
200052e0:	2201      	movne	r2, #1
200052e2:	e531      	b.n	20004d48 <_vfprintf_r+0x324>
200052e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200052e6:	2178      	movs	r1, #120	; 0x78
200052e8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200052ec:	9116      	str	r1, [sp, #88]	; 0x58
200052ee:	6803      	ldr	r3, [r0, #0]
200052f0:	f64a 30c8 	movw	r0, #43976	; 0xabc8
200052f4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200052f8:	2130      	movs	r1, #48	; 0x30
200052fa:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200052fe:	f04c 0c02 	orr.w	ip, ip, #2
20005302:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005304:	1e1a      	subs	r2, r3, #0
20005306:	bf18      	it	ne
20005308:	2201      	movne	r2, #1
2000530a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000530e:	469a      	mov	sl, r3
20005310:	f04f 0b00 	mov.w	fp, #0
20005314:	3104      	adds	r1, #4
20005316:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000531a:	9019      	str	r0, [sp, #100]	; 0x64
2000531c:	2302      	movs	r3, #2
2000531e:	910b      	str	r1, [sp, #44]	; 0x2c
20005320:	e512      	b.n	20004d48 <_vfprintf_r+0x324>
20005322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005324:	9216      	str	r2, [sp, #88]	; 0x58
20005326:	f04f 0200 	mov.w	r2, #0
2000532a:	1d18      	adds	r0, r3, #4
2000532c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20005330:	681b      	ldr	r3, [r3, #0]
20005332:	900b      	str	r0, [sp, #44]	; 0x2c
20005334:	9313      	str	r3, [sp, #76]	; 0x4c
20005336:	2b00      	cmp	r3, #0
20005338:	f000 86c6 	beq.w	200060c8 <_vfprintf_r+0x16a4>
2000533c:	2f00      	cmp	r7, #0
2000533e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005340:	f2c0 868f 	blt.w	20006062 <_vfprintf_r+0x163e>
20005344:	2100      	movs	r1, #0
20005346:	463a      	mov	r2, r7
20005348:	f002 fdc4 	bl	20007ed4 <memchr>
2000534c:	4603      	mov	r3, r0
2000534e:	2800      	cmp	r0, #0
20005350:	f000 86f5 	beq.w	2000613e <_vfprintf_r+0x171a>
20005354:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005356:	1a1b      	subs	r3, r3, r0
20005358:	9310      	str	r3, [sp, #64]	; 0x40
2000535a:	42bb      	cmp	r3, r7
2000535c:	f340 85be 	ble.w	20005edc <_vfprintf_r+0x14b8>
20005360:	9710      	str	r7, [sp, #64]	; 0x40
20005362:	2100      	movs	r1, #0
20005364:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005368:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000536c:	970c      	str	r7, [sp, #48]	; 0x30
2000536e:	9117      	str	r1, [sp, #92]	; 0x5c
20005370:	e527      	b.n	20004dc2 <_vfprintf_r+0x39e>
20005372:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005376:	9216      	str	r2, [sp, #88]	; 0x58
20005378:	f01c 0f20 	tst.w	ip, #32
2000537c:	d023      	beq.n	200053c6 <_vfprintf_r+0x9a2>
2000537e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005380:	2301      	movs	r3, #1
20005382:	1dc2      	adds	r2, r0, #7
20005384:	f022 0207 	bic.w	r2, r2, #7
20005388:	f102 0108 	add.w	r1, r2, #8
2000538c:	910b      	str	r1, [sp, #44]	; 0x2c
2000538e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005392:	ea5a 020b 	orrs.w	r2, sl, fp
20005396:	bf0c      	ite	eq
20005398:	2200      	moveq	r2, #0
2000539a:	2201      	movne	r2, #1
2000539c:	e4d4      	b.n	20004d48 <_vfprintf_r+0x324>
2000539e:	990a      	ldr	r1, [sp, #40]	; 0x28
200053a0:	462b      	mov	r3, r5
200053a2:	f041 0120 	orr.w	r1, r1, #32
200053a6:	910a      	str	r1, [sp, #40]	; 0x28
200053a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200053aa:	782a      	ldrb	r2, [r5, #0]
200053ac:	910b      	str	r1, [sp, #44]	; 0x2c
200053ae:	f7ff bbe4 	b.w	20004b7a <_vfprintf_r+0x156>
200053b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200053b4:	9216      	str	r2, [sp, #88]	; 0x58
200053b6:	f043 0310 	orr.w	r3, r3, #16
200053ba:	930a      	str	r3, [sp, #40]	; 0x28
200053bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200053c0:	f01c 0f20 	tst.w	ip, #32
200053c4:	d1db      	bne.n	2000537e <_vfprintf_r+0x95a>
200053c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200053c8:	f013 0f10 	tst.w	r3, #16
200053cc:	f000 83d5 	beq.w	20005b7a <_vfprintf_r+0x1156>
200053d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200053d2:	2301      	movs	r3, #1
200053d4:	1d02      	adds	r2, r0, #4
200053d6:	920b      	str	r2, [sp, #44]	; 0x2c
200053d8:	6801      	ldr	r1, [r0, #0]
200053da:	1e0a      	subs	r2, r1, #0
200053dc:	bf18      	it	ne
200053de:	2201      	movne	r2, #1
200053e0:	468a      	mov	sl, r1
200053e2:	f04f 0b00 	mov.w	fp, #0
200053e6:	e4af      	b.n	20004d48 <_vfprintf_r+0x324>
200053e8:	980a      	ldr	r0, [sp, #40]	; 0x28
200053ea:	9216      	str	r2, [sp, #88]	; 0x58
200053ec:	f64a 32a4 	movw	r2, #43940	; 0xaba4
200053f0:	f010 0f20 	tst.w	r0, #32
200053f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200053f8:	9219      	str	r2, [sp, #100]	; 0x64
200053fa:	f47f ac92 	bne.w	20004d22 <_vfprintf_r+0x2fe>
200053fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005400:	f013 0f10 	tst.w	r3, #16
20005404:	f040 831a 	bne.w	20005a3c <_vfprintf_r+0x1018>
20005408:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000540a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000540e:	f000 8315 	beq.w	20005a3c <_vfprintf_r+0x1018>
20005412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005414:	f103 0c04 	add.w	ip, r3, #4
20005418:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000541c:	f8b3 a000 	ldrh.w	sl, [r3]
20005420:	46d2      	mov	sl, sl
20005422:	f04f 0b00 	mov.w	fp, #0
20005426:	e485      	b.n	20004d34 <_vfprintf_r+0x310>
20005428:	9216      	str	r2, [sp, #88]	; 0x58
2000542a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000542e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005430:	f04f 0c01 	mov.w	ip, #1
20005434:	f04f 0000 	mov.w	r0, #0
20005438:	3104      	adds	r1, #4
2000543a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000543e:	6813      	ldr	r3, [r2, #0]
20005440:	3204      	adds	r2, #4
20005442:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005446:	920b      	str	r2, [sp, #44]	; 0x2c
20005448:	9113      	str	r1, [sp, #76]	; 0x4c
2000544a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000544e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20005452:	e62f      	b.n	200050b4 <_vfprintf_r+0x690>
20005454:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005458:	9216      	str	r2, [sp, #88]	; 0x58
2000545a:	f01c 0f20 	tst.w	ip, #32
2000545e:	f47f aea3 	bne.w	200051a8 <_vfprintf_r+0x784>
20005462:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005464:	f012 0f10 	tst.w	r2, #16
20005468:	f040 82f1 	bne.w	20005a4e <_vfprintf_r+0x102a>
2000546c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000546e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005472:	f000 82ec 	beq.w	20005a4e <_vfprintf_r+0x102a>
20005476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005478:	f103 0c04 	add.w	ip, r3, #4
2000547c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005480:	f9b3 a000 	ldrsh.w	sl, [r3]
20005484:	46d2      	mov	sl, sl
20005486:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000548a:	e696      	b.n	200051ba <_vfprintf_r+0x796>
2000548c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000548e:	9216      	str	r2, [sp, #88]	; 0x58
20005490:	f041 0110 	orr.w	r1, r1, #16
20005494:	910a      	str	r1, [sp, #40]	; 0x28
20005496:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005498:	f012 0320 	ands.w	r3, r2, #32
2000549c:	f47f af11 	bne.w	200052c2 <_vfprintf_r+0x89e>
200054a0:	990a      	ldr	r1, [sp, #40]	; 0x28
200054a2:	f011 0210 	ands.w	r2, r1, #16
200054a6:	f000 8354 	beq.w	20005b52 <_vfprintf_r+0x112e>
200054aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200054ac:	f102 0c04 	add.w	ip, r2, #4
200054b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200054b4:	6811      	ldr	r1, [r2, #0]
200054b6:	1e0a      	subs	r2, r1, #0
200054b8:	bf18      	it	ne
200054ba:	2201      	movne	r2, #1
200054bc:	468a      	mov	sl, r1
200054be:	f04f 0b00 	mov.w	fp, #0
200054c2:	e441      	b.n	20004d48 <_vfprintf_r+0x324>
200054c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200054c6:	2a65      	cmp	r2, #101	; 0x65
200054c8:	f340 8128 	ble.w	2000571c <_vfprintf_r+0xcf8>
200054cc:	9812      	ldr	r0, [sp, #72]	; 0x48
200054ce:	2200      	movs	r2, #0
200054d0:	2300      	movs	r3, #0
200054d2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200054d4:	f004 fcc6 	bl	20009e64 <__aeabi_dcmpeq>
200054d8:	2800      	cmp	r0, #0
200054da:	f000 81be 	beq.w	2000585a <_vfprintf_r+0xe36>
200054de:	2301      	movs	r3, #1
200054e0:	6063      	str	r3, [r4, #4]
200054e2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200054e6:	f64a 33e4 	movw	r3, #44004	; 0xabe4
200054ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200054ee:	6023      	str	r3, [r4, #0]
200054f0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200054f4:	3201      	adds	r2, #1
200054f6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200054fa:	3301      	adds	r3, #1
200054fc:	2a07      	cmp	r2, #7
200054fe:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005502:	bfd8      	it	le
20005504:	f104 0308 	addle.w	r3, r4, #8
20005508:	f300 839b 	bgt.w	20005c42 <_vfprintf_r+0x121e>
2000550c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005510:	981a      	ldr	r0, [sp, #104]	; 0x68
20005512:	4282      	cmp	r2, r0
20005514:	db04      	blt.n	20005520 <_vfprintf_r+0xafc>
20005516:	990a      	ldr	r1, [sp, #40]	; 0x28
20005518:	f011 0f01 	tst.w	r1, #1
2000551c:	f43f ad49 	beq.w	20004fb2 <_vfprintf_r+0x58e>
20005520:	2201      	movs	r2, #1
20005522:	605a      	str	r2, [r3, #4]
20005524:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005528:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000552c:	3201      	adds	r2, #1
2000552e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005530:	3101      	adds	r1, #1
20005532:	2a07      	cmp	r2, #7
20005534:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005538:	6018      	str	r0, [r3, #0]
2000553a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000553e:	f300 855f 	bgt.w	20006000 <_vfprintf_r+0x15dc>
20005542:	3308      	adds	r3, #8
20005544:	991a      	ldr	r1, [sp, #104]	; 0x68
20005546:	1e4f      	subs	r7, r1, #1
20005548:	2f00      	cmp	r7, #0
2000554a:	f77f ad32 	ble.w	20004fb2 <_vfprintf_r+0x58e>
2000554e:	2f10      	cmp	r7, #16
20005550:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005a88 <_vfprintf_r+0x1064>
20005554:	f340 82ea 	ble.w	20005b2c <_vfprintf_r+0x1108>
20005558:	4642      	mov	r2, r8
2000555a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000555e:	46a8      	mov	r8, r5
20005560:	2410      	movs	r4, #16
20005562:	f10a 0a0c 	add.w	sl, sl, #12
20005566:	4615      	mov	r5, r2
20005568:	e003      	b.n	20005572 <_vfprintf_r+0xb4e>
2000556a:	3f10      	subs	r7, #16
2000556c:	2f10      	cmp	r7, #16
2000556e:	f340 82da 	ble.w	20005b26 <_vfprintf_r+0x1102>
20005572:	605c      	str	r4, [r3, #4]
20005574:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005578:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000557c:	3201      	adds	r2, #1
2000557e:	601d      	str	r5, [r3, #0]
20005580:	3110      	adds	r1, #16
20005582:	2a07      	cmp	r2, #7
20005584:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005588:	f103 0308 	add.w	r3, r3, #8
2000558c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005590:	ddeb      	ble.n	2000556a <_vfprintf_r+0xb46>
20005592:	4648      	mov	r0, r9
20005594:	4631      	mov	r1, r6
20005596:	4652      	mov	r2, sl
20005598:	f7ff fa36 	bl	20004a08 <__sprint_r>
2000559c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055a0:	3304      	adds	r3, #4
200055a2:	2800      	cmp	r0, #0
200055a4:	d0e1      	beq.n	2000556a <_vfprintf_r+0xb46>
200055a6:	f7ff bb5d 	b.w	20004c64 <_vfprintf_r+0x240>
200055aa:	b97b      	cbnz	r3, 200055cc <_vfprintf_r+0xba8>
200055ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200055ae:	f011 0f01 	tst.w	r1, #1
200055b2:	d00b      	beq.n	200055cc <_vfprintf_r+0xba8>
200055b4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200055b8:	2330      	movs	r3, #48	; 0x30
200055ba:	3204      	adds	r2, #4
200055bc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200055c0:	3227      	adds	r2, #39	; 0x27
200055c2:	2301      	movs	r3, #1
200055c4:	9213      	str	r2, [sp, #76]	; 0x4c
200055c6:	9310      	str	r3, [sp, #64]	; 0x40
200055c8:	f7ff bbf3 	b.w	20004db2 <_vfprintf_r+0x38e>
200055cc:	9818      	ldr	r0, [sp, #96]	; 0x60
200055ce:	2100      	movs	r1, #0
200055d0:	9110      	str	r1, [sp, #64]	; 0x40
200055d2:	9013      	str	r0, [sp, #76]	; 0x4c
200055d4:	f7ff bbed 	b.w	20004db2 <_vfprintf_r+0x38e>
200055d8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200055da:	990c      	ldr	r1, [sp, #48]	; 0x30
200055dc:	1a47      	subs	r7, r0, r1
200055de:	2f00      	cmp	r7, #0
200055e0:	f77f ac84 	ble.w	20004eec <_vfprintf_r+0x4c8>
200055e4:	2f10      	cmp	r7, #16
200055e6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005a88 <_vfprintf_r+0x1064>
200055ea:	dd2e      	ble.n	2000564a <_vfprintf_r+0xc26>
200055ec:	4643      	mov	r3, r8
200055ee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200055f2:	46a8      	mov	r8, r5
200055f4:	f04f 0a10 	mov.w	sl, #16
200055f8:	f10b 0b0c 	add.w	fp, fp, #12
200055fc:	461d      	mov	r5, r3
200055fe:	e002      	b.n	20005606 <_vfprintf_r+0xbe2>
20005600:	3f10      	subs	r7, #16
20005602:	2f10      	cmp	r7, #16
20005604:	dd1e      	ble.n	20005644 <_vfprintf_r+0xc20>
20005606:	f8c4 a004 	str.w	sl, [r4, #4]
2000560a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000560e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005612:	3301      	adds	r3, #1
20005614:	6025      	str	r5, [r4, #0]
20005616:	3210      	adds	r2, #16
20005618:	2b07      	cmp	r3, #7
2000561a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000561e:	f104 0408 	add.w	r4, r4, #8
20005622:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005626:	ddeb      	ble.n	20005600 <_vfprintf_r+0xbdc>
20005628:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000562c:	4648      	mov	r0, r9
2000562e:	4631      	mov	r1, r6
20005630:	465a      	mov	r2, fp
20005632:	3404      	adds	r4, #4
20005634:	f7ff f9e8 	bl	20004a08 <__sprint_r>
20005638:	2800      	cmp	r0, #0
2000563a:	f47f ab13 	bne.w	20004c64 <_vfprintf_r+0x240>
2000563e:	3f10      	subs	r7, #16
20005640:	2f10      	cmp	r7, #16
20005642:	dce0      	bgt.n	20005606 <_vfprintf_r+0xbe2>
20005644:	462b      	mov	r3, r5
20005646:	4645      	mov	r5, r8
20005648:	4698      	mov	r8, r3
2000564a:	6067      	str	r7, [r4, #4]
2000564c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005650:	f8c4 8000 	str.w	r8, [r4]
20005654:	1c5a      	adds	r2, r3, #1
20005656:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000565a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000565e:	19db      	adds	r3, r3, r7
20005660:	2a07      	cmp	r2, #7
20005662:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005666:	f300 823a 	bgt.w	20005ade <_vfprintf_r+0x10ba>
2000566a:	3408      	adds	r4, #8
2000566c:	e43e      	b.n	20004eec <_vfprintf_r+0x4c8>
2000566e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005670:	6063      	str	r3, [r4, #4]
20005672:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005676:	6021      	str	r1, [r4, #0]
20005678:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000567c:	3201      	adds	r2, #1
2000567e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005682:	18cb      	adds	r3, r1, r3
20005684:	2a07      	cmp	r2, #7
20005686:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000568a:	f300 8549 	bgt.w	20006120 <_vfprintf_r+0x16fc>
2000568e:	3408      	adds	r4, #8
20005690:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20005692:	2301      	movs	r3, #1
20005694:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005698:	6063      	str	r3, [r4, #4]
2000569a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000569e:	6022      	str	r2, [r4, #0]
200056a0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200056a4:	3301      	adds	r3, #1
200056a6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200056aa:	3201      	adds	r2, #1
200056ac:	2b07      	cmp	r3, #7
200056ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200056b2:	bfd8      	it	le
200056b4:	f104 0308 	addle.w	r3, r4, #8
200056b8:	f300 8523 	bgt.w	20006102 <_vfprintf_r+0x16de>
200056bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200056be:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200056c2:	19c7      	adds	r7, r0, r7
200056c4:	981a      	ldr	r0, [sp, #104]	; 0x68
200056c6:	601f      	str	r7, [r3, #0]
200056c8:	1a81      	subs	r1, r0, r2
200056ca:	6059      	str	r1, [r3, #4]
200056cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200056d0:	1a8a      	subs	r2, r1, r2
200056d2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200056d6:	1812      	adds	r2, r2, r0
200056d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200056dc:	3101      	adds	r1, #1
200056de:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200056e2:	2907      	cmp	r1, #7
200056e4:	f340 8232 	ble.w	20005b4c <_vfprintf_r+0x1128>
200056e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056ec:	4648      	mov	r0, r9
200056ee:	4631      	mov	r1, r6
200056f0:	320c      	adds	r2, #12
200056f2:	f7ff f989 	bl	20004a08 <__sprint_r>
200056f6:	2800      	cmp	r0, #0
200056f8:	f47f aab4 	bne.w	20004c64 <_vfprintf_r+0x240>
200056fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005700:	3304      	adds	r3, #4
20005702:	e456      	b.n	20004fb2 <_vfprintf_r+0x58e>
20005704:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005708:	4648      	mov	r0, r9
2000570a:	4631      	mov	r1, r6
2000570c:	320c      	adds	r2, #12
2000570e:	f7ff f97b 	bl	20004a08 <__sprint_r>
20005712:	2800      	cmp	r0, #0
20005714:	f43f acb4 	beq.w	20005080 <_vfprintf_r+0x65c>
20005718:	f7ff baa4 	b.w	20004c64 <_vfprintf_r+0x240>
2000571c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000571e:	2901      	cmp	r1, #1
20005720:	dd4c      	ble.n	200057bc <_vfprintf_r+0xd98>
20005722:	2301      	movs	r3, #1
20005724:	6063      	str	r3, [r4, #4]
20005726:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000572a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000572e:	3301      	adds	r3, #1
20005730:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005732:	3201      	adds	r2, #1
20005734:	2b07      	cmp	r3, #7
20005736:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000573a:	6020      	str	r0, [r4, #0]
2000573c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005740:	f300 81b2 	bgt.w	20005aa8 <_vfprintf_r+0x1084>
20005744:	3408      	adds	r4, #8
20005746:	2301      	movs	r3, #1
20005748:	6063      	str	r3, [r4, #4]
2000574a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000574e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005752:	3301      	adds	r3, #1
20005754:	991d      	ldr	r1, [sp, #116]	; 0x74
20005756:	3201      	adds	r2, #1
20005758:	2b07      	cmp	r3, #7
2000575a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000575e:	6021      	str	r1, [r4, #0]
20005760:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005764:	f300 8192 	bgt.w	20005a8c <_vfprintf_r+0x1068>
20005768:	3408      	adds	r4, #8
2000576a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000576c:	2200      	movs	r2, #0
2000576e:	2300      	movs	r3, #0
20005770:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005772:	f004 fb77 	bl	20009e64 <__aeabi_dcmpeq>
20005776:	2800      	cmp	r0, #0
20005778:	f040 811d 	bne.w	200059b6 <_vfprintf_r+0xf92>
2000577c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000577e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005780:	1e5a      	subs	r2, r3, #1
20005782:	6062      	str	r2, [r4, #4]
20005784:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005788:	1c41      	adds	r1, r0, #1
2000578a:	6021      	str	r1, [r4, #0]
2000578c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005790:	3301      	adds	r3, #1
20005792:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005796:	188a      	adds	r2, r1, r2
20005798:	2b07      	cmp	r3, #7
2000579a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000579e:	dc21      	bgt.n	200057e4 <_vfprintf_r+0xdc0>
200057a0:	3408      	adds	r4, #8
200057a2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200057a4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200057a8:	981c      	ldr	r0, [sp, #112]	; 0x70
200057aa:	6022      	str	r2, [r4, #0]
200057ac:	6063      	str	r3, [r4, #4]
200057ae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200057b2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200057b6:	3301      	adds	r3, #1
200057b8:	f7ff bbf0 	b.w	20004f9c <_vfprintf_r+0x578>
200057bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057be:	f012 0f01 	tst.w	r2, #1
200057c2:	d1ae      	bne.n	20005722 <_vfprintf_r+0xcfe>
200057c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200057c6:	2301      	movs	r3, #1
200057c8:	6063      	str	r3, [r4, #4]
200057ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200057ce:	6022      	str	r2, [r4, #0]
200057d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200057d4:	3301      	adds	r3, #1
200057d6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200057da:	3201      	adds	r2, #1
200057dc:	2b07      	cmp	r3, #7
200057de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200057e2:	dddd      	ble.n	200057a0 <_vfprintf_r+0xd7c>
200057e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200057e8:	4648      	mov	r0, r9
200057ea:	4631      	mov	r1, r6
200057ec:	320c      	adds	r2, #12
200057ee:	f7ff f90b 	bl	20004a08 <__sprint_r>
200057f2:	2800      	cmp	r0, #0
200057f4:	f47f aa36 	bne.w	20004c64 <_vfprintf_r+0x240>
200057f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200057fc:	3404      	adds	r4, #4
200057fe:	e7d0      	b.n	200057a2 <_vfprintf_r+0xd7e>
20005800:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005804:	4648      	mov	r0, r9
20005806:	4631      	mov	r1, r6
20005808:	320c      	adds	r2, #12
2000580a:	f7ff f8fd 	bl	20004a08 <__sprint_r>
2000580e:	2800      	cmp	r0, #0
20005810:	f47f aa28 	bne.w	20004c64 <_vfprintf_r+0x240>
20005814:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005818:	3404      	adds	r4, #4
2000581a:	f7ff bbb0 	b.w	20004f7e <_vfprintf_r+0x55a>
2000581e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005822:	4648      	mov	r0, r9
20005824:	4631      	mov	r1, r6
20005826:	320c      	adds	r2, #12
20005828:	f7ff f8ee 	bl	20004a08 <__sprint_r>
2000582c:	2800      	cmp	r0, #0
2000582e:	f47f aa19 	bne.w	20004c64 <_vfprintf_r+0x240>
20005832:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005836:	3404      	adds	r4, #4
20005838:	f7ff bb3c 	b.w	20004eb4 <_vfprintf_r+0x490>
2000583c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005840:	4648      	mov	r0, r9
20005842:	4631      	mov	r1, r6
20005844:	320c      	adds	r2, #12
20005846:	f7ff f8df 	bl	20004a08 <__sprint_r>
2000584a:	2800      	cmp	r0, #0
2000584c:	f47f aa0a 	bne.w	20004c64 <_vfprintf_r+0x240>
20005850:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005854:	3404      	adds	r4, #4
20005856:	f7ff bb43 	b.w	20004ee0 <_vfprintf_r+0x4bc>
2000585a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000585e:	2b00      	cmp	r3, #0
20005860:	f340 81fd 	ble.w	20005c5e <_vfprintf_r+0x123a>
20005864:	991a      	ldr	r1, [sp, #104]	; 0x68
20005866:	428b      	cmp	r3, r1
20005868:	f6ff af01 	blt.w	2000566e <_vfprintf_r+0xc4a>
2000586c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000586e:	6061      	str	r1, [r4, #4]
20005870:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005874:	6022      	str	r2, [r4, #0]
20005876:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000587a:	3301      	adds	r3, #1
2000587c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005880:	1852      	adds	r2, r2, r1
20005882:	2b07      	cmp	r3, #7
20005884:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005888:	bfd8      	it	le
2000588a:	f104 0308 	addle.w	r3, r4, #8
2000588e:	f300 8429 	bgt.w	200060e4 <_vfprintf_r+0x16c0>
20005892:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005896:	981a      	ldr	r0, [sp, #104]	; 0x68
20005898:	1a24      	subs	r4, r4, r0
2000589a:	2c00      	cmp	r4, #0
2000589c:	f340 81b3 	ble.w	20005c06 <_vfprintf_r+0x11e2>
200058a0:	2c10      	cmp	r4, #16
200058a2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005a88 <_vfprintf_r+0x1064>
200058a6:	f340 819d 	ble.w	20005be4 <_vfprintf_r+0x11c0>
200058aa:	4642      	mov	r2, r8
200058ac:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200058b0:	46a8      	mov	r8, r5
200058b2:	2710      	movs	r7, #16
200058b4:	f10a 0a0c 	add.w	sl, sl, #12
200058b8:	4615      	mov	r5, r2
200058ba:	e003      	b.n	200058c4 <_vfprintf_r+0xea0>
200058bc:	3c10      	subs	r4, #16
200058be:	2c10      	cmp	r4, #16
200058c0:	f340 818d 	ble.w	20005bde <_vfprintf_r+0x11ba>
200058c4:	605f      	str	r7, [r3, #4]
200058c6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200058ca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200058ce:	3201      	adds	r2, #1
200058d0:	601d      	str	r5, [r3, #0]
200058d2:	3110      	adds	r1, #16
200058d4:	2a07      	cmp	r2, #7
200058d6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200058da:	f103 0308 	add.w	r3, r3, #8
200058de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200058e2:	ddeb      	ble.n	200058bc <_vfprintf_r+0xe98>
200058e4:	4648      	mov	r0, r9
200058e6:	4631      	mov	r1, r6
200058e8:	4652      	mov	r2, sl
200058ea:	f7ff f88d 	bl	20004a08 <__sprint_r>
200058ee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200058f2:	3304      	adds	r3, #4
200058f4:	2800      	cmp	r0, #0
200058f6:	d0e1      	beq.n	200058bc <_vfprintf_r+0xe98>
200058f8:	f7ff b9b4 	b.w	20004c64 <_vfprintf_r+0x240>
200058fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
200058fe:	9819      	ldr	r0, [sp, #100]	; 0x64
20005900:	4613      	mov	r3, r2
20005902:	9213      	str	r2, [sp, #76]	; 0x4c
20005904:	f00a 020f 	and.w	r2, sl, #15
20005908:	ea4f 111a 	mov.w	r1, sl, lsr #4
2000590c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005910:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005914:	5c82      	ldrb	r2, [r0, r2]
20005916:	468a      	mov	sl, r1
20005918:	46e3      	mov	fp, ip
2000591a:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000591e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005922:	d1ef      	bne.n	20005904 <_vfprintf_r+0xee0>
20005924:	9818      	ldr	r0, [sp, #96]	; 0x60
20005926:	9313      	str	r3, [sp, #76]	; 0x4c
20005928:	1ac0      	subs	r0, r0, r3
2000592a:	9010      	str	r0, [sp, #64]	; 0x40
2000592c:	f7ff ba41 	b.w	20004db2 <_vfprintf_r+0x38e>
20005930:	2209      	movs	r2, #9
20005932:	2300      	movs	r3, #0
20005934:	4552      	cmp	r2, sl
20005936:	eb73 000b 	sbcs.w	r0, r3, fp
2000593a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000593e:	d21f      	bcs.n	20005980 <_vfprintf_r+0xf5c>
20005940:	4623      	mov	r3, r4
20005942:	4644      	mov	r4, r8
20005944:	46b8      	mov	r8, r7
20005946:	461f      	mov	r7, r3
20005948:	4650      	mov	r0, sl
2000594a:	4659      	mov	r1, fp
2000594c:	220a      	movs	r2, #10
2000594e:	2300      	movs	r3, #0
20005950:	f004 fae2 	bl	20009f18 <__aeabi_uldivmod>
20005954:	2300      	movs	r3, #0
20005956:	4650      	mov	r0, sl
20005958:	4659      	mov	r1, fp
2000595a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000595e:	220a      	movs	r2, #10
20005960:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005964:	f004 fad8 	bl	20009f18 <__aeabi_uldivmod>
20005968:	2209      	movs	r2, #9
2000596a:	2300      	movs	r3, #0
2000596c:	4682      	mov	sl, r0
2000596e:	468b      	mov	fp, r1
20005970:	4552      	cmp	r2, sl
20005972:	eb73 030b 	sbcs.w	r3, r3, fp
20005976:	d3e7      	bcc.n	20005948 <_vfprintf_r+0xf24>
20005978:	463b      	mov	r3, r7
2000597a:	4647      	mov	r7, r8
2000597c:	46a0      	mov	r8, r4
2000597e:	461c      	mov	r4, r3
20005980:	f108 30ff 	add.w	r0, r8, #4294967295
20005984:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005988:	9013      	str	r0, [sp, #76]	; 0x4c
2000598a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000598e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005990:	1a09      	subs	r1, r1, r0
20005992:	9110      	str	r1, [sp, #64]	; 0x40
20005994:	f7ff ba0d 	b.w	20004db2 <_vfprintf_r+0x38e>
20005998:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000599c:	4648      	mov	r0, r9
2000599e:	4631      	mov	r1, r6
200059a0:	320c      	adds	r2, #12
200059a2:	f7ff f831 	bl	20004a08 <__sprint_r>
200059a6:	2800      	cmp	r0, #0
200059a8:	f47f a95c 	bne.w	20004c64 <_vfprintf_r+0x240>
200059ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200059b0:	3404      	adds	r4, #4
200059b2:	f7ff ba68 	b.w	20004e86 <_vfprintf_r+0x462>
200059b6:	991a      	ldr	r1, [sp, #104]	; 0x68
200059b8:	1e4f      	subs	r7, r1, #1
200059ba:	2f00      	cmp	r7, #0
200059bc:	f77f aef1 	ble.w	200057a2 <_vfprintf_r+0xd7e>
200059c0:	2f10      	cmp	r7, #16
200059c2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005a88 <_vfprintf_r+0x1064>
200059c6:	dd4e      	ble.n	20005a66 <_vfprintf_r+0x1042>
200059c8:	4643      	mov	r3, r8
200059ca:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200059ce:	46a8      	mov	r8, r5
200059d0:	f04f 0a10 	mov.w	sl, #16
200059d4:	f10b 0b0c 	add.w	fp, fp, #12
200059d8:	461d      	mov	r5, r3
200059da:	e002      	b.n	200059e2 <_vfprintf_r+0xfbe>
200059dc:	3f10      	subs	r7, #16
200059de:	2f10      	cmp	r7, #16
200059e0:	dd3e      	ble.n	20005a60 <_vfprintf_r+0x103c>
200059e2:	f8c4 a004 	str.w	sl, [r4, #4]
200059e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200059ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200059ee:	3301      	adds	r3, #1
200059f0:	6025      	str	r5, [r4, #0]
200059f2:	3210      	adds	r2, #16
200059f4:	2b07      	cmp	r3, #7
200059f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200059fa:	f104 0408 	add.w	r4, r4, #8
200059fe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a02:	ddeb      	ble.n	200059dc <_vfprintf_r+0xfb8>
20005a04:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a08:	4648      	mov	r0, r9
20005a0a:	4631      	mov	r1, r6
20005a0c:	465a      	mov	r2, fp
20005a0e:	3404      	adds	r4, #4
20005a10:	f7fe fffa 	bl	20004a08 <__sprint_r>
20005a14:	2800      	cmp	r0, #0
20005a16:	d0e1      	beq.n	200059dc <_vfprintf_r+0xfb8>
20005a18:	f7ff b924 	b.w	20004c64 <_vfprintf_r+0x240>
20005a1c:	9816      	ldr	r0, [sp, #88]	; 0x58
20005a1e:	2130      	movs	r1, #48	; 0x30
20005a20:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005a24:	2201      	movs	r2, #1
20005a26:	2302      	movs	r3, #2
20005a28:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005a2c:	f04c 0c02 	orr.w	ip, ip, #2
20005a30:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005a34:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005a38:	f7ff b986 	b.w	20004d48 <_vfprintf_r+0x324>
20005a3c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a3e:	1d01      	adds	r1, r0, #4
20005a40:	6803      	ldr	r3, [r0, #0]
20005a42:	910b      	str	r1, [sp, #44]	; 0x2c
20005a44:	469a      	mov	sl, r3
20005a46:	f04f 0b00 	mov.w	fp, #0
20005a4a:	f7ff b973 	b.w	20004d34 <_vfprintf_r+0x310>
20005a4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a50:	1d01      	adds	r1, r0, #4
20005a52:	6803      	ldr	r3, [r0, #0]
20005a54:	910b      	str	r1, [sp, #44]	; 0x2c
20005a56:	469a      	mov	sl, r3
20005a58:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005a5c:	f7ff bbad 	b.w	200051ba <_vfprintf_r+0x796>
20005a60:	462b      	mov	r3, r5
20005a62:	4645      	mov	r5, r8
20005a64:	4698      	mov	r8, r3
20005a66:	6067      	str	r7, [r4, #4]
20005a68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a70:	3301      	adds	r3, #1
20005a72:	f8c4 8000 	str.w	r8, [r4]
20005a76:	19d2      	adds	r2, r2, r7
20005a78:	2b07      	cmp	r3, #7
20005a7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a7e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a82:	f77f ae8d 	ble.w	200057a0 <_vfprintf_r+0xd7c>
20005a86:	e6ad      	b.n	200057e4 <_vfprintf_r+0xdc0>
20005a88:	2000ab94 	.word	0x2000ab94
20005a8c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a90:	4648      	mov	r0, r9
20005a92:	4631      	mov	r1, r6
20005a94:	320c      	adds	r2, #12
20005a96:	f7fe ffb7 	bl	20004a08 <__sprint_r>
20005a9a:	2800      	cmp	r0, #0
20005a9c:	f47f a8e2 	bne.w	20004c64 <_vfprintf_r+0x240>
20005aa0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005aa4:	3404      	adds	r4, #4
20005aa6:	e660      	b.n	2000576a <_vfprintf_r+0xd46>
20005aa8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005aac:	4648      	mov	r0, r9
20005aae:	4631      	mov	r1, r6
20005ab0:	320c      	adds	r2, #12
20005ab2:	f7fe ffa9 	bl	20004a08 <__sprint_r>
20005ab6:	2800      	cmp	r0, #0
20005ab8:	f47f a8d4 	bne.w	20004c64 <_vfprintf_r+0x240>
20005abc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005ac0:	3404      	adds	r4, #4
20005ac2:	e640      	b.n	20005746 <_vfprintf_r+0xd22>
20005ac4:	2830      	cmp	r0, #48	; 0x30
20005ac6:	f000 82ec 	beq.w	200060a2 <_vfprintf_r+0x167e>
20005aca:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005acc:	2330      	movs	r3, #48	; 0x30
20005ace:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005ad2:	9918      	ldr	r1, [sp, #96]	; 0x60
20005ad4:	9013      	str	r0, [sp, #76]	; 0x4c
20005ad6:	1a09      	subs	r1, r1, r0
20005ad8:	9110      	str	r1, [sp, #64]	; 0x40
20005ada:	f7ff b96a 	b.w	20004db2 <_vfprintf_r+0x38e>
20005ade:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ae2:	4648      	mov	r0, r9
20005ae4:	4631      	mov	r1, r6
20005ae6:	320c      	adds	r2, #12
20005ae8:	f7fe ff8e 	bl	20004a08 <__sprint_r>
20005aec:	2800      	cmp	r0, #0
20005aee:	f47f a8b9 	bne.w	20004c64 <_vfprintf_r+0x240>
20005af2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005af6:	3404      	adds	r4, #4
20005af8:	f7ff b9f8 	b.w	20004eec <_vfprintf_r+0x4c8>
20005afc:	f1da 0a00 	rsbs	sl, sl, #0
20005b00:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005b04:	232d      	movs	r3, #45	; 0x2d
20005b06:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005b0a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005b0e:	bf0c      	ite	eq
20005b10:	2200      	moveq	r2, #0
20005b12:	2201      	movne	r2, #1
20005b14:	2301      	movs	r3, #1
20005b16:	f7ff b91b 	b.w	20004d50 <_vfprintf_r+0x32c>
20005b1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005b1c:	462b      	mov	r3, r5
20005b1e:	782a      	ldrb	r2, [r5, #0]
20005b20:	910b      	str	r1, [sp, #44]	; 0x2c
20005b22:	f7ff b82a 	b.w	20004b7a <_vfprintf_r+0x156>
20005b26:	462a      	mov	r2, r5
20005b28:	4645      	mov	r5, r8
20005b2a:	4690      	mov	r8, r2
20005b2c:	605f      	str	r7, [r3, #4]
20005b2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b32:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b36:	3201      	adds	r2, #1
20005b38:	f8c3 8000 	str.w	r8, [r3]
20005b3c:	19c9      	adds	r1, r1, r7
20005b3e:	2a07      	cmp	r2, #7
20005b40:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b48:	f73f adce 	bgt.w	200056e8 <_vfprintf_r+0xcc4>
20005b4c:	3308      	adds	r3, #8
20005b4e:	f7ff ba30 	b.w	20004fb2 <_vfprintf_r+0x58e>
20005b52:	980a      	ldr	r0, [sp, #40]	; 0x28
20005b54:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005b58:	f000 81ed 	beq.w	20005f36 <_vfprintf_r+0x1512>
20005b5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005b5e:	4613      	mov	r3, r2
20005b60:	1d0a      	adds	r2, r1, #4
20005b62:	920b      	str	r2, [sp, #44]	; 0x2c
20005b64:	f8b1 a000 	ldrh.w	sl, [r1]
20005b68:	f1ba 0200 	subs.w	r2, sl, #0
20005b6c:	bf18      	it	ne
20005b6e:	2201      	movne	r2, #1
20005b70:	46d2      	mov	sl, sl
20005b72:	f04f 0b00 	mov.w	fp, #0
20005b76:	f7ff b8e7 	b.w	20004d48 <_vfprintf_r+0x324>
20005b7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005b7c:	f013 0f40 	tst.w	r3, #64	; 0x40
20005b80:	f000 81cc 	beq.w	20005f1c <_vfprintf_r+0x14f8>
20005b84:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005b86:	2301      	movs	r3, #1
20005b88:	1d01      	adds	r1, r0, #4
20005b8a:	910b      	str	r1, [sp, #44]	; 0x2c
20005b8c:	f8b0 a000 	ldrh.w	sl, [r0]
20005b90:	f1ba 0200 	subs.w	r2, sl, #0
20005b94:	bf18      	it	ne
20005b96:	2201      	movne	r2, #1
20005b98:	46d2      	mov	sl, sl
20005b9a:	f04f 0b00 	mov.w	fp, #0
20005b9e:	f7ff b8d3 	b.w	20004d48 <_vfprintf_r+0x324>
20005ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005ba4:	f013 0f10 	tst.w	r3, #16
20005ba8:	f000 81a4 	beq.w	20005ef4 <_vfprintf_r+0x14d0>
20005bac:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005bae:	9911      	ldr	r1, [sp, #68]	; 0x44
20005bb0:	f100 0a04 	add.w	sl, r0, #4
20005bb4:	6803      	ldr	r3, [r0, #0]
20005bb6:	6019      	str	r1, [r3, #0]
20005bb8:	f7fe bf9c 	b.w	20004af4 <_vfprintf_r+0xd0>
20005bbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005bbe:	1dc3      	adds	r3, r0, #7
20005bc0:	f023 0307 	bic.w	r3, r3, #7
20005bc4:	f103 0108 	add.w	r1, r3, #8
20005bc8:	910b      	str	r1, [sp, #44]	; 0x2c
20005bca:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005bce:	f8d3 a000 	ldr.w	sl, [r3]
20005bd2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005bd6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005bda:	f7ff bb11 	b.w	20005200 <_vfprintf_r+0x7dc>
20005bde:	462a      	mov	r2, r5
20005be0:	4645      	mov	r5, r8
20005be2:	4690      	mov	r8, r2
20005be4:	605c      	str	r4, [r3, #4]
20005be6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005bea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005bee:	3201      	adds	r2, #1
20005bf0:	f8c3 8000 	str.w	r8, [r3]
20005bf4:	1909      	adds	r1, r1, r4
20005bf6:	2a07      	cmp	r2, #7
20005bf8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005bfc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c00:	f300 82ea 	bgt.w	200061d8 <_vfprintf_r+0x17b4>
20005c04:	3308      	adds	r3, #8
20005c06:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c08:	f011 0f01 	tst.w	r1, #1
20005c0c:	f43f a9d1 	beq.w	20004fb2 <_vfprintf_r+0x58e>
20005c10:	2201      	movs	r2, #1
20005c12:	605a      	str	r2, [r3, #4]
20005c14:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005c18:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005c1c:	3201      	adds	r2, #1
20005c1e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005c20:	3101      	adds	r1, #1
20005c22:	2a07      	cmp	r2, #7
20005c24:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005c28:	6018      	str	r0, [r3, #0]
20005c2a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c2e:	f73f ad5b 	bgt.w	200056e8 <_vfprintf_r+0xcc4>
20005c32:	3308      	adds	r3, #8
20005c34:	f7ff b9bd 	b.w	20004fb2 <_vfprintf_r+0x58e>
20005c38:	232d      	movs	r3, #45	; 0x2d
20005c3a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005c3e:	f7ff baf2 	b.w	20005226 <_vfprintf_r+0x802>
20005c42:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005c46:	4648      	mov	r0, r9
20005c48:	4631      	mov	r1, r6
20005c4a:	320c      	adds	r2, #12
20005c4c:	f7fe fedc 	bl	20004a08 <__sprint_r>
20005c50:	2800      	cmp	r0, #0
20005c52:	f47f a807 	bne.w	20004c64 <_vfprintf_r+0x240>
20005c56:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005c5a:	3304      	adds	r3, #4
20005c5c:	e456      	b.n	2000550c <_vfprintf_r+0xae8>
20005c5e:	2301      	movs	r3, #1
20005c60:	6063      	str	r3, [r4, #4]
20005c62:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005c66:	f64a 33e4 	movw	r3, #44004	; 0xabe4
20005c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c6e:	6023      	str	r3, [r4, #0]
20005c70:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005c74:	3201      	adds	r2, #1
20005c76:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c7a:	3301      	adds	r3, #1
20005c7c:	2a07      	cmp	r2, #7
20005c7e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005c82:	bfd8      	it	le
20005c84:	f104 0308 	addle.w	r3, r4, #8
20005c88:	f300 8187 	bgt.w	20005f9a <_vfprintf_r+0x1576>
20005c8c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005c90:	b93a      	cbnz	r2, 20005ca2 <_vfprintf_r+0x127e>
20005c92:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005c94:	b92a      	cbnz	r2, 20005ca2 <_vfprintf_r+0x127e>
20005c96:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005c9a:	f01c 0f01 	tst.w	ip, #1
20005c9e:	f43f a988 	beq.w	20004fb2 <_vfprintf_r+0x58e>
20005ca2:	2201      	movs	r2, #1
20005ca4:	605a      	str	r2, [r3, #4]
20005ca6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005caa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005cae:	3201      	adds	r2, #1
20005cb0:	981d      	ldr	r0, [sp, #116]	; 0x74
20005cb2:	3101      	adds	r1, #1
20005cb4:	2a07      	cmp	r2, #7
20005cb6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005cba:	6018      	str	r0, [r3, #0]
20005cbc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005cc0:	f300 8179 	bgt.w	20005fb6 <_vfprintf_r+0x1592>
20005cc4:	3308      	adds	r3, #8
20005cc6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005cca:	427f      	negs	r7, r7
20005ccc:	2f00      	cmp	r7, #0
20005cce:	f340 81b3 	ble.w	20006038 <_vfprintf_r+0x1614>
20005cd2:	2f10      	cmp	r7, #16
20005cd4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20006328 <_vfprintf_r+0x1904>
20005cd8:	f340 81d2 	ble.w	20006080 <_vfprintf_r+0x165c>
20005cdc:	4642      	mov	r2, r8
20005cde:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005ce2:	46a8      	mov	r8, r5
20005ce4:	2410      	movs	r4, #16
20005ce6:	f10a 0a0c 	add.w	sl, sl, #12
20005cea:	4615      	mov	r5, r2
20005cec:	e003      	b.n	20005cf6 <_vfprintf_r+0x12d2>
20005cee:	3f10      	subs	r7, #16
20005cf0:	2f10      	cmp	r7, #16
20005cf2:	f340 81c2 	ble.w	2000607a <_vfprintf_r+0x1656>
20005cf6:	605c      	str	r4, [r3, #4]
20005cf8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005cfc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005d00:	3201      	adds	r2, #1
20005d02:	601d      	str	r5, [r3, #0]
20005d04:	3110      	adds	r1, #16
20005d06:	2a07      	cmp	r2, #7
20005d08:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005d0c:	f103 0308 	add.w	r3, r3, #8
20005d10:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005d14:	ddeb      	ble.n	20005cee <_vfprintf_r+0x12ca>
20005d16:	4648      	mov	r0, r9
20005d18:	4631      	mov	r1, r6
20005d1a:	4652      	mov	r2, sl
20005d1c:	f7fe fe74 	bl	20004a08 <__sprint_r>
20005d20:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d24:	3304      	adds	r3, #4
20005d26:	2800      	cmp	r0, #0
20005d28:	d0e1      	beq.n	20005cee <_vfprintf_r+0x12ca>
20005d2a:	f7fe bf9b 	b.w	20004c64 <_vfprintf_r+0x240>
20005d2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005d30:	1c6b      	adds	r3, r5, #1
20005d32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d34:	f042 0220 	orr.w	r2, r2, #32
20005d38:	920a      	str	r2, [sp, #40]	; 0x28
20005d3a:	786a      	ldrb	r2, [r5, #1]
20005d3c:	910b      	str	r1, [sp, #44]	; 0x2c
20005d3e:	f7fe bf1c 	b.w	20004b7a <_vfprintf_r+0x156>
20005d42:	4650      	mov	r0, sl
20005d44:	4641      	mov	r1, r8
20005d46:	f003 f8bb 	bl	20008ec0 <__isnand>
20005d4a:	2800      	cmp	r0, #0
20005d4c:	f040 80ff 	bne.w	20005f4e <_vfprintf_r+0x152a>
20005d50:	f1b7 3fff 	cmp.w	r7, #4294967295
20005d54:	f000 8251 	beq.w	200061fa <_vfprintf_r+0x17d6>
20005d58:	9816      	ldr	r0, [sp, #88]	; 0x58
20005d5a:	2867      	cmp	r0, #103	; 0x67
20005d5c:	bf14      	ite	ne
20005d5e:	2300      	movne	r3, #0
20005d60:	2301      	moveq	r3, #1
20005d62:	2847      	cmp	r0, #71	; 0x47
20005d64:	bf08      	it	eq
20005d66:	f043 0301 	orreq.w	r3, r3, #1
20005d6a:	b113      	cbz	r3, 20005d72 <_vfprintf_r+0x134e>
20005d6c:	2f00      	cmp	r7, #0
20005d6e:	bf08      	it	eq
20005d70:	2701      	moveq	r7, #1
20005d72:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005d76:	4643      	mov	r3, r8
20005d78:	4652      	mov	r2, sl
20005d7a:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d7c:	e9c0 2300 	strd	r2, r3, [r0]
20005d80:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005d84:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005d88:	910a      	str	r1, [sp, #40]	; 0x28
20005d8a:	2b00      	cmp	r3, #0
20005d8c:	f2c0 8264 	blt.w	20006258 <_vfprintf_r+0x1834>
20005d90:	2100      	movs	r1, #0
20005d92:	9117      	str	r1, [sp, #92]	; 0x5c
20005d94:	9816      	ldr	r0, [sp, #88]	; 0x58
20005d96:	2866      	cmp	r0, #102	; 0x66
20005d98:	bf14      	ite	ne
20005d9a:	2300      	movne	r3, #0
20005d9c:	2301      	moveq	r3, #1
20005d9e:	2846      	cmp	r0, #70	; 0x46
20005da0:	bf08      	it	eq
20005da2:	f043 0301 	orreq.w	r3, r3, #1
20005da6:	9310      	str	r3, [sp, #64]	; 0x40
20005da8:	2b00      	cmp	r3, #0
20005daa:	f000 81d1 	beq.w	20006150 <_vfprintf_r+0x172c>
20005dae:	46bc      	mov	ip, r7
20005db0:	2303      	movs	r3, #3
20005db2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005db6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005dba:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005dbe:	4648      	mov	r0, r9
20005dc0:	9300      	str	r3, [sp, #0]
20005dc2:	9102      	str	r1, [sp, #8]
20005dc4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005dc8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005dcc:	310c      	adds	r1, #12
20005dce:	f8cd c004 	str.w	ip, [sp, #4]
20005dd2:	9103      	str	r1, [sp, #12]
20005dd4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005dd8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005ddc:	9104      	str	r1, [sp, #16]
20005dde:	f000 fbc7 	bl	20006570 <_dtoa_r>
20005de2:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005de4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005de8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005dec:	bf18      	it	ne
20005dee:	2301      	movne	r3, #1
20005df0:	2a47      	cmp	r2, #71	; 0x47
20005df2:	bf0c      	ite	eq
20005df4:	2300      	moveq	r3, #0
20005df6:	f003 0301 	andne.w	r3, r3, #1
20005dfa:	9013      	str	r0, [sp, #76]	; 0x4c
20005dfc:	b933      	cbnz	r3, 20005e0c <_vfprintf_r+0x13e8>
20005dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e00:	f013 0f01 	tst.w	r3, #1
20005e04:	bf08      	it	eq
20005e06:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005e0a:	d016      	beq.n	20005e3a <_vfprintf_r+0x1416>
20005e0c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005e0e:	9910      	ldr	r1, [sp, #64]	; 0x40
20005e10:	eb00 0b0c 	add.w	fp, r0, ip
20005e14:	b131      	cbz	r1, 20005e24 <_vfprintf_r+0x1400>
20005e16:	7803      	ldrb	r3, [r0, #0]
20005e18:	2b30      	cmp	r3, #48	; 0x30
20005e1a:	f000 80da 	beq.w	20005fd2 <_vfprintf_r+0x15ae>
20005e1e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005e22:	449b      	add	fp, r3
20005e24:	4650      	mov	r0, sl
20005e26:	2200      	movs	r2, #0
20005e28:	2300      	movs	r3, #0
20005e2a:	4641      	mov	r1, r8
20005e2c:	f004 f81a 	bl	20009e64 <__aeabi_dcmpeq>
20005e30:	2800      	cmp	r0, #0
20005e32:	f000 81c2 	beq.w	200061ba <_vfprintf_r+0x1796>
20005e36:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005e3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e3c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005e3e:	2a67      	cmp	r2, #103	; 0x67
20005e40:	bf14      	ite	ne
20005e42:	2300      	movne	r3, #0
20005e44:	2301      	moveq	r3, #1
20005e46:	2a47      	cmp	r2, #71	; 0x47
20005e48:	bf08      	it	eq
20005e4a:	f043 0301 	orreq.w	r3, r3, #1
20005e4e:	ebc0 000b 	rsb	r0, r0, fp
20005e52:	901a      	str	r0, [sp, #104]	; 0x68
20005e54:	2b00      	cmp	r3, #0
20005e56:	f000 818a 	beq.w	2000616e <_vfprintf_r+0x174a>
20005e5a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005e5e:	f111 0f03 	cmn.w	r1, #3
20005e62:	9110      	str	r1, [sp, #64]	; 0x40
20005e64:	db02      	blt.n	20005e6c <_vfprintf_r+0x1448>
20005e66:	428f      	cmp	r7, r1
20005e68:	f280 818c 	bge.w	20006184 <_vfprintf_r+0x1760>
20005e6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e6e:	3a02      	subs	r2, #2
20005e70:	9216      	str	r2, [sp, #88]	; 0x58
20005e72:	9910      	ldr	r1, [sp, #64]	; 0x40
20005e74:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e76:	1e4b      	subs	r3, r1, #1
20005e78:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005e7c:	2b00      	cmp	r3, #0
20005e7e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005e82:	f2c0 8234 	blt.w	200062ee <_vfprintf_r+0x18ca>
20005e86:	222b      	movs	r2, #43	; 0x2b
20005e88:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005e8c:	2b09      	cmp	r3, #9
20005e8e:	f300 81b6 	bgt.w	200061fe <_vfprintf_r+0x17da>
20005e92:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005e96:	3330      	adds	r3, #48	; 0x30
20005e98:	3204      	adds	r2, #4
20005e9a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005e9e:	2330      	movs	r3, #48	; 0x30
20005ea0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005ea4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005ea8:	981a      	ldr	r0, [sp, #104]	; 0x68
20005eaa:	991a      	ldr	r1, [sp, #104]	; 0x68
20005eac:	1ad3      	subs	r3, r2, r3
20005eae:	1818      	adds	r0, r3, r0
20005eb0:	931c      	str	r3, [sp, #112]	; 0x70
20005eb2:	2901      	cmp	r1, #1
20005eb4:	9010      	str	r0, [sp, #64]	; 0x40
20005eb6:	f340 8210 	ble.w	200062da <_vfprintf_r+0x18b6>
20005eba:	9810      	ldr	r0, [sp, #64]	; 0x40
20005ebc:	3001      	adds	r0, #1
20005ebe:	9010      	str	r0, [sp, #64]	; 0x40
20005ec0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005ec4:	910c      	str	r1, [sp, #48]	; 0x30
20005ec6:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005ec8:	2800      	cmp	r0, #0
20005eca:	f000 816e 	beq.w	200061aa <_vfprintf_r+0x1786>
20005ece:	232d      	movs	r3, #45	; 0x2d
20005ed0:	2100      	movs	r1, #0
20005ed2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005ed6:	9117      	str	r1, [sp, #92]	; 0x5c
20005ed8:	f7fe bf74 	b.w	20004dc4 <_vfprintf_r+0x3a0>
20005edc:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005ede:	f04f 0c00 	mov.w	ip, #0
20005ee2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005ee6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005eea:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005eee:	920c      	str	r2, [sp, #48]	; 0x30
20005ef0:	f7fe bf67 	b.w	20004dc2 <_vfprintf_r+0x39e>
20005ef4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ef6:	f012 0f40 	tst.w	r2, #64	; 0x40
20005efa:	bf17      	itett	ne
20005efc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005efe:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005f00:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005f02:	f100 0a04 	addne.w	sl, r0, #4
20005f06:	bf11      	iteee	ne
20005f08:	6803      	ldrne	r3, [r0, #0]
20005f0a:	f102 0a04 	addeq.w	sl, r2, #4
20005f0e:	6813      	ldreq	r3, [r2, #0]
20005f10:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005f12:	bf14      	ite	ne
20005f14:	8019      	strhne	r1, [r3, #0]
20005f16:	6018      	streq	r0, [r3, #0]
20005f18:	f7fe bdec 	b.w	20004af4 <_vfprintf_r+0xd0>
20005f1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005f1e:	1d13      	adds	r3, r2, #4
20005f20:	930b      	str	r3, [sp, #44]	; 0x2c
20005f22:	6811      	ldr	r1, [r2, #0]
20005f24:	2301      	movs	r3, #1
20005f26:	1e0a      	subs	r2, r1, #0
20005f28:	bf18      	it	ne
20005f2a:	2201      	movne	r2, #1
20005f2c:	468a      	mov	sl, r1
20005f2e:	f04f 0b00 	mov.w	fp, #0
20005f32:	f7fe bf09 	b.w	20004d48 <_vfprintf_r+0x324>
20005f36:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005f38:	1d02      	adds	r2, r0, #4
20005f3a:	920b      	str	r2, [sp, #44]	; 0x2c
20005f3c:	6801      	ldr	r1, [r0, #0]
20005f3e:	1e0a      	subs	r2, r1, #0
20005f40:	bf18      	it	ne
20005f42:	2201      	movne	r2, #1
20005f44:	468a      	mov	sl, r1
20005f46:	f04f 0b00 	mov.w	fp, #0
20005f4a:	f7fe befd 	b.w	20004d48 <_vfprintf_r+0x324>
20005f4e:	f64a 32c4 	movw	r2, #43972	; 0xabc4
20005f52:	f64a 33c0 	movw	r3, #43968	; 0xabc0
20005f56:	9916      	ldr	r1, [sp, #88]	; 0x58
20005f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f5c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005f60:	2003      	movs	r0, #3
20005f62:	2947      	cmp	r1, #71	; 0x47
20005f64:	bfd8      	it	le
20005f66:	461a      	movle	r2, r3
20005f68:	9213      	str	r2, [sp, #76]	; 0x4c
20005f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005f6c:	900c      	str	r0, [sp, #48]	; 0x30
20005f6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005f72:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005f76:	920a      	str	r2, [sp, #40]	; 0x28
20005f78:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f7c:	9010      	str	r0, [sp, #64]	; 0x40
20005f7e:	f7fe bf20 	b.w	20004dc2 <_vfprintf_r+0x39e>
20005f82:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005f86:	4648      	mov	r0, r9
20005f88:	4631      	mov	r1, r6
20005f8a:	320c      	adds	r2, #12
20005f8c:	f7fe fd3c 	bl	20004a08 <__sprint_r>
20005f90:	2800      	cmp	r0, #0
20005f92:	f47e ae67 	bne.w	20004c64 <_vfprintf_r+0x240>
20005f96:	f7fe be62 	b.w	20004c5e <_vfprintf_r+0x23a>
20005f9a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005f9e:	4648      	mov	r0, r9
20005fa0:	4631      	mov	r1, r6
20005fa2:	320c      	adds	r2, #12
20005fa4:	f7fe fd30 	bl	20004a08 <__sprint_r>
20005fa8:	2800      	cmp	r0, #0
20005faa:	f47e ae5b 	bne.w	20004c64 <_vfprintf_r+0x240>
20005fae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fb2:	3304      	adds	r3, #4
20005fb4:	e66a      	b.n	20005c8c <_vfprintf_r+0x1268>
20005fb6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fba:	4648      	mov	r0, r9
20005fbc:	4631      	mov	r1, r6
20005fbe:	320c      	adds	r2, #12
20005fc0:	f7fe fd22 	bl	20004a08 <__sprint_r>
20005fc4:	2800      	cmp	r0, #0
20005fc6:	f47e ae4d 	bne.w	20004c64 <_vfprintf_r+0x240>
20005fca:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fce:	3304      	adds	r3, #4
20005fd0:	e679      	b.n	20005cc6 <_vfprintf_r+0x12a2>
20005fd2:	4650      	mov	r0, sl
20005fd4:	2200      	movs	r2, #0
20005fd6:	2300      	movs	r3, #0
20005fd8:	4641      	mov	r1, r8
20005fda:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005fde:	f003 ff41 	bl	20009e64 <__aeabi_dcmpeq>
20005fe2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005fe6:	2800      	cmp	r0, #0
20005fe8:	f47f af19 	bne.w	20005e1e <_vfprintf_r+0x13fa>
20005fec:	f1cc 0301 	rsb	r3, ip, #1
20005ff0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005ff4:	e715      	b.n	20005e22 <_vfprintf_r+0x13fe>
20005ff6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005ff8:	4252      	negs	r2, r2
20005ffa:	920f      	str	r2, [sp, #60]	; 0x3c
20005ffc:	f7ff b887 	b.w	2000510e <_vfprintf_r+0x6ea>
20006000:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006004:	4648      	mov	r0, r9
20006006:	4631      	mov	r1, r6
20006008:	320c      	adds	r2, #12
2000600a:	f7fe fcfd 	bl	20004a08 <__sprint_r>
2000600e:	2800      	cmp	r0, #0
20006010:	f47e ae28 	bne.w	20004c64 <_vfprintf_r+0x240>
20006014:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006018:	3304      	adds	r3, #4
2000601a:	f7ff ba93 	b.w	20005544 <_vfprintf_r+0xb20>
2000601e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006022:	4648      	mov	r0, r9
20006024:	4631      	mov	r1, r6
20006026:	320c      	adds	r2, #12
20006028:	f7fe fcee 	bl	20004a08 <__sprint_r>
2000602c:	2800      	cmp	r0, #0
2000602e:	f47e ae19 	bne.w	20004c64 <_vfprintf_r+0x240>
20006032:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006036:	3304      	adds	r3, #4
20006038:	991a      	ldr	r1, [sp, #104]	; 0x68
2000603a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000603c:	6059      	str	r1, [r3, #4]
2000603e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006042:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006046:	6018      	str	r0, [r3, #0]
20006048:	3201      	adds	r2, #1
2000604a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000604c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006050:	1809      	adds	r1, r1, r0
20006052:	2a07      	cmp	r2, #7
20006054:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006058:	f73f ab46 	bgt.w	200056e8 <_vfprintf_r+0xcc4>
2000605c:	3308      	adds	r3, #8
2000605e:	f7fe bfa8 	b.w	20004fb2 <_vfprintf_r+0x58e>
20006062:	2100      	movs	r1, #0
20006064:	9117      	str	r1, [sp, #92]	; 0x5c
20006066:	f003 f86f 	bl	20009148 <strlen>
2000606a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000606e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006072:	9010      	str	r0, [sp, #64]	; 0x40
20006074:	920c      	str	r2, [sp, #48]	; 0x30
20006076:	f7fe bea4 	b.w	20004dc2 <_vfprintf_r+0x39e>
2000607a:	462a      	mov	r2, r5
2000607c:	4645      	mov	r5, r8
2000607e:	4690      	mov	r8, r2
20006080:	605f      	str	r7, [r3, #4]
20006082:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006086:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000608a:	3201      	adds	r2, #1
2000608c:	f8c3 8000 	str.w	r8, [r3]
20006090:	19c9      	adds	r1, r1, r7
20006092:	2a07      	cmp	r2, #7
20006094:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006098:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000609c:	dcbf      	bgt.n	2000601e <_vfprintf_r+0x15fa>
2000609e:	3308      	adds	r3, #8
200060a0:	e7ca      	b.n	20006038 <_vfprintf_r+0x1614>
200060a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
200060a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200060a6:	1a51      	subs	r1, r2, r1
200060a8:	9110      	str	r1, [sp, #64]	; 0x40
200060aa:	f7fe be82 	b.w	20004db2 <_vfprintf_r+0x38e>
200060ae:	4648      	mov	r0, r9
200060b0:	4631      	mov	r1, r6
200060b2:	f000 f949 	bl	20006348 <__swsetup_r>
200060b6:	2800      	cmp	r0, #0
200060b8:	f47e add8 	bne.w	20004c6c <_vfprintf_r+0x248>
200060bc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200060c0:	fa1f f38c 	uxth.w	r3, ip
200060c4:	f7fe bcf6 	b.w	20004ab4 <_vfprintf_r+0x90>
200060c8:	2f06      	cmp	r7, #6
200060ca:	bf28      	it	cs
200060cc:	2706      	movcs	r7, #6
200060ce:	f64a 31dc 	movw	r1, #43996	; 0xabdc
200060d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200060d6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200060da:	9710      	str	r7, [sp, #64]	; 0x40
200060dc:	9113      	str	r1, [sp, #76]	; 0x4c
200060de:	920c      	str	r2, [sp, #48]	; 0x30
200060e0:	f7fe bfe8 	b.w	200050b4 <_vfprintf_r+0x690>
200060e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200060e8:	4648      	mov	r0, r9
200060ea:	4631      	mov	r1, r6
200060ec:	320c      	adds	r2, #12
200060ee:	f7fe fc8b 	bl	20004a08 <__sprint_r>
200060f2:	2800      	cmp	r0, #0
200060f4:	f47e adb6 	bne.w	20004c64 <_vfprintf_r+0x240>
200060f8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200060fc:	3304      	adds	r3, #4
200060fe:	f7ff bbc8 	b.w	20005892 <_vfprintf_r+0xe6e>
20006102:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006106:	4648      	mov	r0, r9
20006108:	4631      	mov	r1, r6
2000610a:	320c      	adds	r2, #12
2000610c:	f7fe fc7c 	bl	20004a08 <__sprint_r>
20006110:	2800      	cmp	r0, #0
20006112:	f47e ada7 	bne.w	20004c64 <_vfprintf_r+0x240>
20006116:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000611a:	3304      	adds	r3, #4
2000611c:	f7ff bace 	b.w	200056bc <_vfprintf_r+0xc98>
20006120:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006124:	4648      	mov	r0, r9
20006126:	4631      	mov	r1, r6
20006128:	320c      	adds	r2, #12
2000612a:	f7fe fc6d 	bl	20004a08 <__sprint_r>
2000612e:	2800      	cmp	r0, #0
20006130:	f47e ad98 	bne.w	20004c64 <_vfprintf_r+0x240>
20006134:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006138:	3404      	adds	r4, #4
2000613a:	f7ff baa9 	b.w	20005690 <_vfprintf_r+0xc6c>
2000613e:	9710      	str	r7, [sp, #64]	; 0x40
20006140:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20006144:	9017      	str	r0, [sp, #92]	; 0x5c
20006146:	970c      	str	r7, [sp, #48]	; 0x30
20006148:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000614c:	f7fe be39 	b.w	20004dc2 <_vfprintf_r+0x39e>
20006150:	9916      	ldr	r1, [sp, #88]	; 0x58
20006152:	2965      	cmp	r1, #101	; 0x65
20006154:	bf14      	ite	ne
20006156:	2300      	movne	r3, #0
20006158:	2301      	moveq	r3, #1
2000615a:	2945      	cmp	r1, #69	; 0x45
2000615c:	bf08      	it	eq
2000615e:	f043 0301 	orreq.w	r3, r3, #1
20006162:	2b00      	cmp	r3, #0
20006164:	d046      	beq.n	200061f4 <_vfprintf_r+0x17d0>
20006166:	f107 0c01 	add.w	ip, r7, #1
2000616a:	2302      	movs	r3, #2
2000616c:	e621      	b.n	20005db2 <_vfprintf_r+0x138e>
2000616e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006170:	2b65      	cmp	r3, #101	; 0x65
20006172:	dd76      	ble.n	20006262 <_vfprintf_r+0x183e>
20006174:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006176:	2a66      	cmp	r2, #102	; 0x66
20006178:	bf1c      	itt	ne
2000617a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000617e:	9310      	strne	r3, [sp, #64]	; 0x40
20006180:	f000 8083 	beq.w	2000628a <_vfprintf_r+0x1866>
20006184:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20006186:	9810      	ldr	r0, [sp, #64]	; 0x40
20006188:	4283      	cmp	r3, r0
2000618a:	dc6e      	bgt.n	2000626a <_vfprintf_r+0x1846>
2000618c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000618e:	f011 0f01 	tst.w	r1, #1
20006192:	f040 808e 	bne.w	200062b2 <_vfprintf_r+0x188e>
20006196:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000619a:	2367      	movs	r3, #103	; 0x67
2000619c:	920c      	str	r2, [sp, #48]	; 0x30
2000619e:	9316      	str	r3, [sp, #88]	; 0x58
200061a0:	e691      	b.n	20005ec6 <_vfprintf_r+0x14a2>
200061a2:	2700      	movs	r7, #0
200061a4:	461d      	mov	r5, r3
200061a6:	f7fe bce9 	b.w	20004b7c <_vfprintf_r+0x158>
200061aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200061ac:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200061b0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200061b4:	910c      	str	r1, [sp, #48]	; 0x30
200061b6:	f7fe be04 	b.w	20004dc2 <_vfprintf_r+0x39e>
200061ba:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200061be:	459b      	cmp	fp, r3
200061c0:	bf98      	it	ls
200061c2:	469b      	movls	fp, r3
200061c4:	f67f ae39 	bls.w	20005e3a <_vfprintf_r+0x1416>
200061c8:	2230      	movs	r2, #48	; 0x30
200061ca:	f803 2b01 	strb.w	r2, [r3], #1
200061ce:	459b      	cmp	fp, r3
200061d0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200061d4:	d8f9      	bhi.n	200061ca <_vfprintf_r+0x17a6>
200061d6:	e630      	b.n	20005e3a <_vfprintf_r+0x1416>
200061d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200061dc:	4648      	mov	r0, r9
200061de:	4631      	mov	r1, r6
200061e0:	320c      	adds	r2, #12
200061e2:	f7fe fc11 	bl	20004a08 <__sprint_r>
200061e6:	2800      	cmp	r0, #0
200061e8:	f47e ad3c 	bne.w	20004c64 <_vfprintf_r+0x240>
200061ec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200061f0:	3304      	adds	r3, #4
200061f2:	e508      	b.n	20005c06 <_vfprintf_r+0x11e2>
200061f4:	46bc      	mov	ip, r7
200061f6:	3302      	adds	r3, #2
200061f8:	e5db      	b.n	20005db2 <_vfprintf_r+0x138e>
200061fa:	3707      	adds	r7, #7
200061fc:	e5b9      	b.n	20005d72 <_vfprintf_r+0x134e>
200061fe:	f246 6c67 	movw	ip, #26215	; 0x6667
20006202:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20006206:	3103      	adds	r1, #3
20006208:	f2c6 6c66 	movt	ip, #26214	; 0x6666
2000620c:	fb8c 2003 	smull	r2, r0, ip, r3
20006210:	17da      	asrs	r2, r3, #31
20006212:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20006216:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000621a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
2000621e:	4613      	mov	r3, r2
20006220:	3030      	adds	r0, #48	; 0x30
20006222:	2a09      	cmp	r2, #9
20006224:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006228:	dcf0      	bgt.n	2000620c <_vfprintf_r+0x17e8>
2000622a:	3330      	adds	r3, #48	; 0x30
2000622c:	1e48      	subs	r0, r1, #1
2000622e:	b2da      	uxtb	r2, r3
20006230:	f801 2c01 	strb.w	r2, [r1, #-1]
20006234:	9b07      	ldr	r3, [sp, #28]
20006236:	4283      	cmp	r3, r0
20006238:	d96a      	bls.n	20006310 <_vfprintf_r+0x18ec>
2000623a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000623e:	3303      	adds	r3, #3
20006240:	e001      	b.n	20006246 <_vfprintf_r+0x1822>
20006242:	f811 2b01 	ldrb.w	r2, [r1], #1
20006246:	f803 2c01 	strb.w	r2, [r3, #-1]
2000624a:	461a      	mov	r2, r3
2000624c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20006250:	3301      	adds	r3, #1
20006252:	458c      	cmp	ip, r1
20006254:	d8f5      	bhi.n	20006242 <_vfprintf_r+0x181e>
20006256:	e625      	b.n	20005ea4 <_vfprintf_r+0x1480>
20006258:	222d      	movs	r2, #45	; 0x2d
2000625a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000625e:	9217      	str	r2, [sp, #92]	; 0x5c
20006260:	e598      	b.n	20005d94 <_vfprintf_r+0x1370>
20006262:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20006266:	9010      	str	r0, [sp, #64]	; 0x40
20006268:	e603      	b.n	20005e72 <_vfprintf_r+0x144e>
2000626a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000626c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000626e:	2b00      	cmp	r3, #0
20006270:	bfda      	itte	le
20006272:	9810      	ldrle	r0, [sp, #64]	; 0x40
20006274:	f1c0 0302 	rsble	r3, r0, #2
20006278:	2301      	movgt	r3, #1
2000627a:	185b      	adds	r3, r3, r1
2000627c:	2267      	movs	r2, #103	; 0x67
2000627e:	9310      	str	r3, [sp, #64]	; 0x40
20006280:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20006284:	9216      	str	r2, [sp, #88]	; 0x58
20006286:	930c      	str	r3, [sp, #48]	; 0x30
20006288:	e61d      	b.n	20005ec6 <_vfprintf_r+0x14a2>
2000628a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000628e:	2800      	cmp	r0, #0
20006290:	9010      	str	r0, [sp, #64]	; 0x40
20006292:	dd31      	ble.n	200062f8 <_vfprintf_r+0x18d4>
20006294:	b91f      	cbnz	r7, 2000629e <_vfprintf_r+0x187a>
20006296:	990a      	ldr	r1, [sp, #40]	; 0x28
20006298:	f011 0f01 	tst.w	r1, #1
2000629c:	d00e      	beq.n	200062bc <_vfprintf_r+0x1898>
2000629e:	9810      	ldr	r0, [sp, #64]	; 0x40
200062a0:	2166      	movs	r1, #102	; 0x66
200062a2:	9116      	str	r1, [sp, #88]	; 0x58
200062a4:	1c43      	adds	r3, r0, #1
200062a6:	19db      	adds	r3, r3, r7
200062a8:	9310      	str	r3, [sp, #64]	; 0x40
200062aa:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200062ae:	920c      	str	r2, [sp, #48]	; 0x30
200062b0:	e609      	b.n	20005ec6 <_vfprintf_r+0x14a2>
200062b2:	9810      	ldr	r0, [sp, #64]	; 0x40
200062b4:	2167      	movs	r1, #103	; 0x67
200062b6:	9116      	str	r1, [sp, #88]	; 0x58
200062b8:	3001      	adds	r0, #1
200062ba:	9010      	str	r0, [sp, #64]	; 0x40
200062bc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200062c0:	920c      	str	r2, [sp, #48]	; 0x30
200062c2:	e600      	b.n	20005ec6 <_vfprintf_r+0x14a2>
200062c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200062c6:	781a      	ldrb	r2, [r3, #0]
200062c8:	680f      	ldr	r7, [r1, #0]
200062ca:	3104      	adds	r1, #4
200062cc:	910b      	str	r1, [sp, #44]	; 0x2c
200062ce:	2f00      	cmp	r7, #0
200062d0:	bfb8      	it	lt
200062d2:	f04f 37ff 	movlt.w	r7, #4294967295
200062d6:	f7fe bc50 	b.w	20004b7a <_vfprintf_r+0x156>
200062da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200062dc:	f012 0f01 	tst.w	r2, #1
200062e0:	bf04      	itt	eq
200062e2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200062e6:	930c      	streq	r3, [sp, #48]	; 0x30
200062e8:	f43f aded 	beq.w	20005ec6 <_vfprintf_r+0x14a2>
200062ec:	e5e5      	b.n	20005eba <_vfprintf_r+0x1496>
200062ee:	222d      	movs	r2, #45	; 0x2d
200062f0:	425b      	negs	r3, r3
200062f2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200062f6:	e5c9      	b.n	20005e8c <_vfprintf_r+0x1468>
200062f8:	b977      	cbnz	r7, 20006318 <_vfprintf_r+0x18f4>
200062fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200062fc:	f013 0f01 	tst.w	r3, #1
20006300:	d10a      	bne.n	20006318 <_vfprintf_r+0x18f4>
20006302:	f04f 0c01 	mov.w	ip, #1
20006306:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000630a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000630e:	e5da      	b.n	20005ec6 <_vfprintf_r+0x14a2>
20006310:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20006314:	3202      	adds	r2, #2
20006316:	e5c5      	b.n	20005ea4 <_vfprintf_r+0x1480>
20006318:	3702      	adds	r7, #2
2000631a:	2166      	movs	r1, #102	; 0x66
2000631c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006320:	9710      	str	r7, [sp, #64]	; 0x40
20006322:	9116      	str	r1, [sp, #88]	; 0x58
20006324:	920c      	str	r2, [sp, #48]	; 0x30
20006326:	e5ce      	b.n	20005ec6 <_vfprintf_r+0x14a2>
20006328:	2000ab94 	.word	0x2000ab94

2000632c <vfprintf>:
2000632c:	b410      	push	{r4}
2000632e:	f64a 640c 	movw	r4, #44556	; 0xae0c
20006332:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006336:	468c      	mov	ip, r1
20006338:	4613      	mov	r3, r2
2000633a:	4601      	mov	r1, r0
2000633c:	4662      	mov	r2, ip
2000633e:	6820      	ldr	r0, [r4, #0]
20006340:	bc10      	pop	{r4}
20006342:	f7fe bb6f 	b.w	20004a24 <_vfprintf_r>
20006346:	bf00      	nop

20006348 <__swsetup_r>:
20006348:	b570      	push	{r4, r5, r6, lr}
2000634a:	f64a 650c 	movw	r5, #44556	; 0xae0c
2000634e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006352:	4606      	mov	r6, r0
20006354:	460c      	mov	r4, r1
20006356:	6828      	ldr	r0, [r5, #0]
20006358:	b110      	cbz	r0, 20006360 <__swsetup_r+0x18>
2000635a:	6983      	ldr	r3, [r0, #24]
2000635c:	2b00      	cmp	r3, #0
2000635e:	d036      	beq.n	200063ce <__swsetup_r+0x86>
20006360:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20006364:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006368:	429c      	cmp	r4, r3
2000636a:	d038      	beq.n	200063de <__swsetup_r+0x96>
2000636c:	f64a 4318 	movw	r3, #44056	; 0xac18
20006370:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006374:	429c      	cmp	r4, r3
20006376:	d041      	beq.n	200063fc <__swsetup_r+0xb4>
20006378:	f64a 4338 	movw	r3, #44088	; 0xac38
2000637c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006380:	429c      	cmp	r4, r3
20006382:	bf04      	itt	eq
20006384:	682b      	ldreq	r3, [r5, #0]
20006386:	68dc      	ldreq	r4, [r3, #12]
20006388:	89a2      	ldrh	r2, [r4, #12]
2000638a:	4611      	mov	r1, r2
2000638c:	b293      	uxth	r3, r2
2000638e:	f013 0f08 	tst.w	r3, #8
20006392:	4618      	mov	r0, r3
20006394:	bf18      	it	ne
20006396:	6922      	ldrne	r2, [r4, #16]
20006398:	d033      	beq.n	20006402 <__swsetup_r+0xba>
2000639a:	b31a      	cbz	r2, 200063e4 <__swsetup_r+0x9c>
2000639c:	f013 0101 	ands.w	r1, r3, #1
200063a0:	d007      	beq.n	200063b2 <__swsetup_r+0x6a>
200063a2:	6963      	ldr	r3, [r4, #20]
200063a4:	2100      	movs	r1, #0
200063a6:	60a1      	str	r1, [r4, #8]
200063a8:	425b      	negs	r3, r3
200063aa:	61a3      	str	r3, [r4, #24]
200063ac:	b142      	cbz	r2, 200063c0 <__swsetup_r+0x78>
200063ae:	2000      	movs	r0, #0
200063b0:	bd70      	pop	{r4, r5, r6, pc}
200063b2:	f013 0f02 	tst.w	r3, #2
200063b6:	bf08      	it	eq
200063b8:	6961      	ldreq	r1, [r4, #20]
200063ba:	60a1      	str	r1, [r4, #8]
200063bc:	2a00      	cmp	r2, #0
200063be:	d1f6      	bne.n	200063ae <__swsetup_r+0x66>
200063c0:	89a3      	ldrh	r3, [r4, #12]
200063c2:	f013 0f80 	tst.w	r3, #128	; 0x80
200063c6:	d0f2      	beq.n	200063ae <__swsetup_r+0x66>
200063c8:	f04f 30ff 	mov.w	r0, #4294967295
200063cc:	bd70      	pop	{r4, r5, r6, pc}
200063ce:	f001 f98b 	bl	200076e8 <__sinit>
200063d2:	f64a 33f8 	movw	r3, #44024	; 0xabf8
200063d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200063da:	429c      	cmp	r4, r3
200063dc:	d1c6      	bne.n	2000636c <__swsetup_r+0x24>
200063de:	682b      	ldr	r3, [r5, #0]
200063e0:	685c      	ldr	r4, [r3, #4]
200063e2:	e7d1      	b.n	20006388 <__swsetup_r+0x40>
200063e4:	f403 7120 	and.w	r1, r3, #640	; 0x280
200063e8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200063ec:	d0d6      	beq.n	2000639c <__swsetup_r+0x54>
200063ee:	4630      	mov	r0, r6
200063f0:	4621      	mov	r1, r4
200063f2:	f001 fd01 	bl	20007df8 <__smakebuf_r>
200063f6:	89a3      	ldrh	r3, [r4, #12]
200063f8:	6922      	ldr	r2, [r4, #16]
200063fa:	e7cf      	b.n	2000639c <__swsetup_r+0x54>
200063fc:	682b      	ldr	r3, [r5, #0]
200063fe:	689c      	ldr	r4, [r3, #8]
20006400:	e7c2      	b.n	20006388 <__swsetup_r+0x40>
20006402:	f013 0f10 	tst.w	r3, #16
20006406:	d0df      	beq.n	200063c8 <__swsetup_r+0x80>
20006408:	f013 0f04 	tst.w	r3, #4
2000640c:	bf08      	it	eq
2000640e:	6922      	ldreq	r2, [r4, #16]
20006410:	d017      	beq.n	20006442 <__swsetup_r+0xfa>
20006412:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006414:	b151      	cbz	r1, 2000642c <__swsetup_r+0xe4>
20006416:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000641a:	4299      	cmp	r1, r3
2000641c:	d003      	beq.n	20006426 <__swsetup_r+0xde>
2000641e:	4630      	mov	r0, r6
20006420:	f001 f9e6 	bl	200077f0 <_free_r>
20006424:	89a2      	ldrh	r2, [r4, #12]
20006426:	b290      	uxth	r0, r2
20006428:	2300      	movs	r3, #0
2000642a:	6363      	str	r3, [r4, #52]	; 0x34
2000642c:	6922      	ldr	r2, [r4, #16]
2000642e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20006432:	f2c0 0100 	movt	r1, #0
20006436:	2300      	movs	r3, #0
20006438:	ea00 0101 	and.w	r1, r0, r1
2000643c:	6063      	str	r3, [r4, #4]
2000643e:	81a1      	strh	r1, [r4, #12]
20006440:	6022      	str	r2, [r4, #0]
20006442:	f041 0308 	orr.w	r3, r1, #8
20006446:	81a3      	strh	r3, [r4, #12]
20006448:	b29b      	uxth	r3, r3
2000644a:	e7a6      	b.n	2000639a <__swsetup_r+0x52>
2000644c:	0000      	lsls	r0, r0, #0
	...

20006450 <quorem>:
20006450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006454:	6903      	ldr	r3, [r0, #16]
20006456:	690e      	ldr	r6, [r1, #16]
20006458:	4682      	mov	sl, r0
2000645a:	4689      	mov	r9, r1
2000645c:	429e      	cmp	r6, r3
2000645e:	f300 8083 	bgt.w	20006568 <quorem+0x118>
20006462:	1cf2      	adds	r2, r6, #3
20006464:	f101 0514 	add.w	r5, r1, #20
20006468:	f100 0414 	add.w	r4, r0, #20
2000646c:	3e01      	subs	r6, #1
2000646e:	0092      	lsls	r2, r2, #2
20006470:	188b      	adds	r3, r1, r2
20006472:	1812      	adds	r2, r2, r0
20006474:	f103 0804 	add.w	r8, r3, #4
20006478:	6859      	ldr	r1, [r3, #4]
2000647a:	6850      	ldr	r0, [r2, #4]
2000647c:	3101      	adds	r1, #1
2000647e:	f002 ff93 	bl	200093a8 <__aeabi_uidiv>
20006482:	4607      	mov	r7, r0
20006484:	2800      	cmp	r0, #0
20006486:	d039      	beq.n	200064fc <quorem+0xac>
20006488:	2300      	movs	r3, #0
2000648a:	469c      	mov	ip, r3
2000648c:	461a      	mov	r2, r3
2000648e:	58e9      	ldr	r1, [r5, r3]
20006490:	58e0      	ldr	r0, [r4, r3]
20006492:	fa1f fe81 	uxth.w	lr, r1
20006496:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000649a:	b281      	uxth	r1, r0
2000649c:	fb0e ce07 	mla	lr, lr, r7, ip
200064a0:	1851      	adds	r1, r2, r1
200064a2:	fb0b fc07 	mul.w	ip, fp, r7
200064a6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200064aa:	fa1f fe8e 	uxth.w	lr, lr
200064ae:	ebce 0101 	rsb	r1, lr, r1
200064b2:	fa1f f28c 	uxth.w	r2, ip
200064b6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200064ba:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200064be:	fa1f fe81 	uxth.w	lr, r1
200064c2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200064c6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200064ca:	50e1      	str	r1, [r4, r3]
200064cc:	3304      	adds	r3, #4
200064ce:	1412      	asrs	r2, r2, #16
200064d0:	1959      	adds	r1, r3, r5
200064d2:	4588      	cmp	r8, r1
200064d4:	d2db      	bcs.n	2000648e <quorem+0x3e>
200064d6:	1d32      	adds	r2, r6, #4
200064d8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200064dc:	6859      	ldr	r1, [r3, #4]
200064de:	b969      	cbnz	r1, 200064fc <quorem+0xac>
200064e0:	429c      	cmp	r4, r3
200064e2:	d209      	bcs.n	200064f8 <quorem+0xa8>
200064e4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200064e8:	b112      	cbz	r2, 200064f0 <quorem+0xa0>
200064ea:	e005      	b.n	200064f8 <quorem+0xa8>
200064ec:	681a      	ldr	r2, [r3, #0]
200064ee:	b91a      	cbnz	r2, 200064f8 <quorem+0xa8>
200064f0:	3b04      	subs	r3, #4
200064f2:	3e01      	subs	r6, #1
200064f4:	429c      	cmp	r4, r3
200064f6:	d3f9      	bcc.n	200064ec <quorem+0x9c>
200064f8:	f8ca 6010 	str.w	r6, [sl, #16]
200064fc:	4649      	mov	r1, r9
200064fe:	4650      	mov	r0, sl
20006500:	f001 fe98 	bl	20008234 <__mcmp>
20006504:	2800      	cmp	r0, #0
20006506:	db2c      	blt.n	20006562 <quorem+0x112>
20006508:	2300      	movs	r3, #0
2000650a:	3701      	adds	r7, #1
2000650c:	469c      	mov	ip, r3
2000650e:	58ea      	ldr	r2, [r5, r3]
20006510:	58e0      	ldr	r0, [r4, r3]
20006512:	b291      	uxth	r1, r2
20006514:	0c12      	lsrs	r2, r2, #16
20006516:	fa1f f980 	uxth.w	r9, r0
2000651a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000651e:	ebc1 0109 	rsb	r1, r1, r9
20006522:	4461      	add	r1, ip
20006524:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006528:	b289      	uxth	r1, r1
2000652a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000652e:	50e1      	str	r1, [r4, r3]
20006530:	3304      	adds	r3, #4
20006532:	ea4f 4c22 	mov.w	ip, r2, asr #16
20006536:	195a      	adds	r2, r3, r5
20006538:	4590      	cmp	r8, r2
2000653a:	d2e8      	bcs.n	2000650e <quorem+0xbe>
2000653c:	1d32      	adds	r2, r6, #4
2000653e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006542:	6859      	ldr	r1, [r3, #4]
20006544:	b969      	cbnz	r1, 20006562 <quorem+0x112>
20006546:	429c      	cmp	r4, r3
20006548:	d209      	bcs.n	2000655e <quorem+0x10e>
2000654a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000654e:	b112      	cbz	r2, 20006556 <quorem+0x106>
20006550:	e005      	b.n	2000655e <quorem+0x10e>
20006552:	681a      	ldr	r2, [r3, #0]
20006554:	b91a      	cbnz	r2, 2000655e <quorem+0x10e>
20006556:	3b04      	subs	r3, #4
20006558:	3e01      	subs	r6, #1
2000655a:	429c      	cmp	r4, r3
2000655c:	d3f9      	bcc.n	20006552 <quorem+0x102>
2000655e:	f8ca 6010 	str.w	r6, [sl, #16]
20006562:	4638      	mov	r0, r7
20006564:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006568:	2000      	movs	r0, #0
2000656a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000656e:	bf00      	nop

20006570 <_dtoa_r>:
20006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006574:	6a46      	ldr	r6, [r0, #36]	; 0x24
20006576:	b0a1      	sub	sp, #132	; 0x84
20006578:	4604      	mov	r4, r0
2000657a:	4690      	mov	r8, r2
2000657c:	4699      	mov	r9, r3
2000657e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006580:	2e00      	cmp	r6, #0
20006582:	f000 8423 	beq.w	20006dcc <_dtoa_r+0x85c>
20006586:	6832      	ldr	r2, [r6, #0]
20006588:	b182      	cbz	r2, 200065ac <_dtoa_r+0x3c>
2000658a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000658c:	f04f 0c01 	mov.w	ip, #1
20006590:	6876      	ldr	r6, [r6, #4]
20006592:	4620      	mov	r0, r4
20006594:	680b      	ldr	r3, [r1, #0]
20006596:	6056      	str	r6, [r2, #4]
20006598:	684a      	ldr	r2, [r1, #4]
2000659a:	4619      	mov	r1, r3
2000659c:	fa0c f202 	lsl.w	r2, ip, r2
200065a0:	609a      	str	r2, [r3, #8]
200065a2:	f001 ff81 	bl	200084a8 <_Bfree>
200065a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200065a8:	2200      	movs	r2, #0
200065aa:	601a      	str	r2, [r3, #0]
200065ac:	f1b9 0600 	subs.w	r6, r9, #0
200065b0:	db38      	blt.n	20006624 <_dtoa_r+0xb4>
200065b2:	2300      	movs	r3, #0
200065b4:	602b      	str	r3, [r5, #0]
200065b6:	f240 0300 	movw	r3, #0
200065ba:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200065be:	461a      	mov	r2, r3
200065c0:	ea06 0303 	and.w	r3, r6, r3
200065c4:	4293      	cmp	r3, r2
200065c6:	d017      	beq.n	200065f8 <_dtoa_r+0x88>
200065c8:	2200      	movs	r2, #0
200065ca:	2300      	movs	r3, #0
200065cc:	4640      	mov	r0, r8
200065ce:	4649      	mov	r1, r9
200065d0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200065d4:	f003 fc46 	bl	20009e64 <__aeabi_dcmpeq>
200065d8:	2800      	cmp	r0, #0
200065da:	d029      	beq.n	20006630 <_dtoa_r+0xc0>
200065dc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200065de:	2301      	movs	r3, #1
200065e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200065e2:	6003      	str	r3, [r0, #0]
200065e4:	2900      	cmp	r1, #0
200065e6:	f000 80d0 	beq.w	2000678a <_dtoa_r+0x21a>
200065ea:	4b79      	ldr	r3, [pc, #484]	; (200067d0 <_dtoa_r+0x260>)
200065ec:	1e58      	subs	r0, r3, #1
200065ee:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200065f0:	6013      	str	r3, [r2, #0]
200065f2:	b021      	add	sp, #132	; 0x84
200065f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200065f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200065fa:	f242 730f 	movw	r3, #9999	; 0x270f
200065fe:	6003      	str	r3, [r0, #0]
20006600:	f1b8 0f00 	cmp.w	r8, #0
20006604:	f000 8095 	beq.w	20006732 <_dtoa_r+0x1c2>
20006608:	f64a 30f4 	movw	r0, #44020	; 0xabf4
2000660c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006610:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006612:	2900      	cmp	r1, #0
20006614:	d0ed      	beq.n	200065f2 <_dtoa_r+0x82>
20006616:	78c2      	ldrb	r2, [r0, #3]
20006618:	1cc3      	adds	r3, r0, #3
2000661a:	2a00      	cmp	r2, #0
2000661c:	d0e7      	beq.n	200065ee <_dtoa_r+0x7e>
2000661e:	f100 0308 	add.w	r3, r0, #8
20006622:	e7e4      	b.n	200065ee <_dtoa_r+0x7e>
20006624:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006628:	2301      	movs	r3, #1
2000662a:	46b1      	mov	r9, r6
2000662c:	602b      	str	r3, [r5, #0]
2000662e:	e7c2      	b.n	200065b6 <_dtoa_r+0x46>
20006630:	4620      	mov	r0, r4
20006632:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006636:	a91e      	add	r1, sp, #120	; 0x78
20006638:	9100      	str	r1, [sp, #0]
2000663a:	a91f      	add	r1, sp, #124	; 0x7c
2000663c:	9101      	str	r1, [sp, #4]
2000663e:	f001 ff85 	bl	2000854c <__d2b>
20006642:	f3c6 550a 	ubfx	r5, r6, #20, #11
20006646:	4683      	mov	fp, r0
20006648:	2d00      	cmp	r5, #0
2000664a:	d07e      	beq.n	2000674a <_dtoa_r+0x1da>
2000664c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006650:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20006654:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006656:	3d07      	subs	r5, #7
20006658:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000665c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006660:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20006664:	2300      	movs	r3, #0
20006666:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000666a:	9319      	str	r3, [sp, #100]	; 0x64
2000666c:	f240 0300 	movw	r3, #0
20006670:	2200      	movs	r2, #0
20006672:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20006676:	f002 ffd9 	bl	2000962c <__aeabi_dsub>
2000667a:	a34f      	add	r3, pc, #316	; (adr r3, 200067b8 <_dtoa_r+0x248>)
2000667c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006680:	f003 f988 	bl	20009994 <__aeabi_dmul>
20006684:	a34e      	add	r3, pc, #312	; (adr r3, 200067c0 <_dtoa_r+0x250>)
20006686:	e9d3 2300 	ldrd	r2, r3, [r3]
2000668a:	f002 ffd1 	bl	20009630 <__adddf3>
2000668e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006692:	4628      	mov	r0, r5
20006694:	f003 f918 	bl	200098c8 <__aeabi_i2d>
20006698:	a34b      	add	r3, pc, #300	; (adr r3, 200067c8 <_dtoa_r+0x258>)
2000669a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000669e:	f003 f979 	bl	20009994 <__aeabi_dmul>
200066a2:	4602      	mov	r2, r0
200066a4:	460b      	mov	r3, r1
200066a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200066aa:	f002 ffc1 	bl	20009630 <__adddf3>
200066ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
200066b2:	f003 fc09 	bl	20009ec8 <__aeabi_d2iz>
200066b6:	2200      	movs	r2, #0
200066b8:	2300      	movs	r3, #0
200066ba:	4606      	mov	r6, r0
200066bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200066c0:	f003 fbda 	bl	20009e78 <__aeabi_dcmplt>
200066c4:	b140      	cbz	r0, 200066d8 <_dtoa_r+0x168>
200066c6:	4630      	mov	r0, r6
200066c8:	f003 f8fe 	bl	200098c8 <__aeabi_i2d>
200066cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200066d0:	f003 fbc8 	bl	20009e64 <__aeabi_dcmpeq>
200066d4:	b900      	cbnz	r0, 200066d8 <_dtoa_r+0x168>
200066d6:	3e01      	subs	r6, #1
200066d8:	2e16      	cmp	r6, #22
200066da:	d95b      	bls.n	20006794 <_dtoa_r+0x224>
200066dc:	2301      	movs	r3, #1
200066de:	9318      	str	r3, [sp, #96]	; 0x60
200066e0:	3f01      	subs	r7, #1
200066e2:	ebb7 0a05 	subs.w	sl, r7, r5
200066e6:	bf42      	ittt	mi
200066e8:	f1ca 0a00 	rsbmi	sl, sl, #0
200066ec:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200066f0:	f04f 0a00 	movmi.w	sl, #0
200066f4:	d401      	bmi.n	200066fa <_dtoa_r+0x18a>
200066f6:	2200      	movs	r2, #0
200066f8:	920f      	str	r2, [sp, #60]	; 0x3c
200066fa:	2e00      	cmp	r6, #0
200066fc:	f2c0 8371 	blt.w	20006de2 <_dtoa_r+0x872>
20006700:	44b2      	add	sl, r6
20006702:	2300      	movs	r3, #0
20006704:	9617      	str	r6, [sp, #92]	; 0x5c
20006706:	9315      	str	r3, [sp, #84]	; 0x54
20006708:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000670a:	2b09      	cmp	r3, #9
2000670c:	d862      	bhi.n	200067d4 <_dtoa_r+0x264>
2000670e:	2b05      	cmp	r3, #5
20006710:	f340 8677 	ble.w	20007402 <_dtoa_r+0xe92>
20006714:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006716:	2700      	movs	r7, #0
20006718:	3804      	subs	r0, #4
2000671a:	902a      	str	r0, [sp, #168]	; 0xa8
2000671c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000671e:	1e8b      	subs	r3, r1, #2
20006720:	2b03      	cmp	r3, #3
20006722:	f200 83dd 	bhi.w	20006ee0 <_dtoa_r+0x970>
20006726:	e8df f013 	tbh	[pc, r3, lsl #1]
2000672a:	03a5      	.short	0x03a5
2000672c:	03d503d8 	.word	0x03d503d8
20006730:	03c4      	.short	0x03c4
20006732:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20006736:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000673a:	2e00      	cmp	r6, #0
2000673c:	f47f af64 	bne.w	20006608 <_dtoa_r+0x98>
20006740:	f64a 30e8 	movw	r0, #44008	; 0xabe8
20006744:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006748:	e762      	b.n	20006610 <_dtoa_r+0xa0>
2000674a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000674c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000674e:	18fb      	adds	r3, r7, r3
20006750:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006754:	1c9d      	adds	r5, r3, #2
20006756:	2d20      	cmp	r5, #32
20006758:	bfdc      	itt	le
2000675a:	f1c5 0020 	rsble	r0, r5, #32
2000675e:	fa08 f000 	lslle.w	r0, r8, r0
20006762:	dd08      	ble.n	20006776 <_dtoa_r+0x206>
20006764:	3b1e      	subs	r3, #30
20006766:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000676a:	fa16 f202 	lsls.w	r2, r6, r2
2000676e:	fa28 f303 	lsr.w	r3, r8, r3
20006772:	ea42 0003 	orr.w	r0, r2, r3
20006776:	f003 f897 	bl	200098a8 <__aeabi_ui2d>
2000677a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000677e:	2201      	movs	r2, #1
20006780:	3d03      	subs	r5, #3
20006782:	9219      	str	r2, [sp, #100]	; 0x64
20006784:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006788:	e770      	b.n	2000666c <_dtoa_r+0xfc>
2000678a:	f64a 30e4 	movw	r0, #44004	; 0xabe4
2000678e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006792:	e72e      	b.n	200065f2 <_dtoa_r+0x82>
20006794:	f64a 43a0 	movw	r3, #44192	; 0xaca0
20006798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000679c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067a0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200067a4:	e9d3 2300 	ldrd	r2, r3, [r3]
200067a8:	f003 fb66 	bl	20009e78 <__aeabi_dcmplt>
200067ac:	2800      	cmp	r0, #0
200067ae:	f040 8320 	bne.w	20006df2 <_dtoa_r+0x882>
200067b2:	9018      	str	r0, [sp, #96]	; 0x60
200067b4:	e794      	b.n	200066e0 <_dtoa_r+0x170>
200067b6:	bf00      	nop
200067b8:	636f4361 	.word	0x636f4361
200067bc:	3fd287a7 	.word	0x3fd287a7
200067c0:	8b60c8b3 	.word	0x8b60c8b3
200067c4:	3fc68a28 	.word	0x3fc68a28
200067c8:	509f79fb 	.word	0x509f79fb
200067cc:	3fd34413 	.word	0x3fd34413
200067d0:	2000abe5 	.word	0x2000abe5
200067d4:	2300      	movs	r3, #0
200067d6:	f04f 30ff 	mov.w	r0, #4294967295
200067da:	461f      	mov	r7, r3
200067dc:	2101      	movs	r1, #1
200067de:	932a      	str	r3, [sp, #168]	; 0xa8
200067e0:	9011      	str	r0, [sp, #68]	; 0x44
200067e2:	9116      	str	r1, [sp, #88]	; 0x58
200067e4:	9008      	str	r0, [sp, #32]
200067e6:	932b      	str	r3, [sp, #172]	; 0xac
200067e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200067ea:	2300      	movs	r3, #0
200067ec:	606b      	str	r3, [r5, #4]
200067ee:	4620      	mov	r0, r4
200067f0:	6869      	ldr	r1, [r5, #4]
200067f2:	f001 fe75 	bl	200084e0 <_Balloc>
200067f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200067f8:	6028      	str	r0, [r5, #0]
200067fa:	681b      	ldr	r3, [r3, #0]
200067fc:	9310      	str	r3, [sp, #64]	; 0x40
200067fe:	2f00      	cmp	r7, #0
20006800:	f000 815b 	beq.w	20006aba <_dtoa_r+0x54a>
20006804:	2e00      	cmp	r6, #0
20006806:	f340 842a 	ble.w	2000705e <_dtoa_r+0xaee>
2000680a:	f64a 43a0 	movw	r3, #44192	; 0xaca0
2000680e:	f006 020f 	and.w	r2, r6, #15
20006812:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006816:	1135      	asrs	r5, r6, #4
20006818:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000681c:	f015 0f10 	tst.w	r5, #16
20006820:	e9d3 0100 	ldrd	r0, r1, [r3]
20006824:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006828:	f000 82e7 	beq.w	20006dfa <_dtoa_r+0x88a>
2000682c:	f64a 5378 	movw	r3, #44408	; 0xad78
20006830:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006834:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006838:	f005 050f 	and.w	r5, r5, #15
2000683c:	f04f 0803 	mov.w	r8, #3
20006840:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006844:	f003 f9d0 	bl	20009be8 <__aeabi_ddiv>
20006848:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000684c:	b1bd      	cbz	r5, 2000687e <_dtoa_r+0x30e>
2000684e:	f64a 5778 	movw	r7, #44408	; 0xad78
20006852:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006856:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000685a:	f015 0f01 	tst.w	r5, #1
2000685e:	4610      	mov	r0, r2
20006860:	4619      	mov	r1, r3
20006862:	d007      	beq.n	20006874 <_dtoa_r+0x304>
20006864:	e9d7 2300 	ldrd	r2, r3, [r7]
20006868:	f108 0801 	add.w	r8, r8, #1
2000686c:	f003 f892 	bl	20009994 <__aeabi_dmul>
20006870:	4602      	mov	r2, r0
20006872:	460b      	mov	r3, r1
20006874:	3708      	adds	r7, #8
20006876:	106d      	asrs	r5, r5, #1
20006878:	d1ef      	bne.n	2000685a <_dtoa_r+0x2ea>
2000687a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000687e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006882:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006886:	f003 f9af 	bl	20009be8 <__aeabi_ddiv>
2000688a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000688e:	9918      	ldr	r1, [sp, #96]	; 0x60
20006890:	2900      	cmp	r1, #0
20006892:	f000 80de 	beq.w	20006a52 <_dtoa_r+0x4e2>
20006896:	f240 0300 	movw	r3, #0
2000689a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000689e:	2200      	movs	r2, #0
200068a0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200068a4:	f04f 0500 	mov.w	r5, #0
200068a8:	f003 fae6 	bl	20009e78 <__aeabi_dcmplt>
200068ac:	b108      	cbz	r0, 200068b2 <_dtoa_r+0x342>
200068ae:	f04f 0501 	mov.w	r5, #1
200068b2:	9a08      	ldr	r2, [sp, #32]
200068b4:	2a00      	cmp	r2, #0
200068b6:	bfd4      	ite	le
200068b8:	2500      	movle	r5, #0
200068ba:	f005 0501 	andgt.w	r5, r5, #1
200068be:	2d00      	cmp	r5, #0
200068c0:	f000 80c7 	beq.w	20006a52 <_dtoa_r+0x4e2>
200068c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200068c6:	2b00      	cmp	r3, #0
200068c8:	f340 80f5 	ble.w	20006ab6 <_dtoa_r+0x546>
200068cc:	f240 0300 	movw	r3, #0
200068d0:	2200      	movs	r2, #0
200068d2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200068d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200068da:	f003 f85b 	bl	20009994 <__aeabi_dmul>
200068de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200068e2:	f108 0001 	add.w	r0, r8, #1
200068e6:	1e71      	subs	r1, r6, #1
200068e8:	9112      	str	r1, [sp, #72]	; 0x48
200068ea:	f002 ffed 	bl	200098c8 <__aeabi_i2d>
200068ee:	4602      	mov	r2, r0
200068f0:	460b      	mov	r3, r1
200068f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200068f6:	f003 f84d 	bl	20009994 <__aeabi_dmul>
200068fa:	f240 0300 	movw	r3, #0
200068fe:	2200      	movs	r2, #0
20006900:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006904:	f002 fe94 	bl	20009630 <__adddf3>
20006908:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
2000690c:	4680      	mov	r8, r0
2000690e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006912:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006914:	2b00      	cmp	r3, #0
20006916:	f000 83ad 	beq.w	20007074 <_dtoa_r+0xb04>
2000691a:	f64a 43a0 	movw	r3, #44192	; 0xaca0
2000691e:	f240 0100 	movw	r1, #0
20006922:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006926:	2000      	movs	r0, #0
20006928:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
2000692c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006930:	f8cd c00c 	str.w	ip, [sp, #12]
20006934:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006938:	f003 f956 	bl	20009be8 <__aeabi_ddiv>
2000693c:	4642      	mov	r2, r8
2000693e:	464b      	mov	r3, r9
20006940:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006942:	f002 fe73 	bl	2000962c <__aeabi_dsub>
20006946:	4680      	mov	r8, r0
20006948:	4689      	mov	r9, r1
2000694a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000694e:	f003 fabb 	bl	20009ec8 <__aeabi_d2iz>
20006952:	4607      	mov	r7, r0
20006954:	f002 ffb8 	bl	200098c8 <__aeabi_i2d>
20006958:	4602      	mov	r2, r0
2000695a:	460b      	mov	r3, r1
2000695c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006960:	f002 fe64 	bl	2000962c <__aeabi_dsub>
20006964:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006968:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000696c:	4640      	mov	r0, r8
2000696e:	f805 3b01 	strb.w	r3, [r5], #1
20006972:	4649      	mov	r1, r9
20006974:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006978:	f003 fa9c 	bl	20009eb4 <__aeabi_dcmpgt>
2000697c:	2800      	cmp	r0, #0
2000697e:	f040 8213 	bne.w	20006da8 <_dtoa_r+0x838>
20006982:	f240 0100 	movw	r1, #0
20006986:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000698a:	2000      	movs	r0, #0
2000698c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006990:	f002 fe4c 	bl	2000962c <__aeabi_dsub>
20006994:	4602      	mov	r2, r0
20006996:	460b      	mov	r3, r1
20006998:	4640      	mov	r0, r8
2000699a:	4649      	mov	r1, r9
2000699c:	f003 fa8a 	bl	20009eb4 <__aeabi_dcmpgt>
200069a0:	f8dd c00c 	ldr.w	ip, [sp, #12]
200069a4:	2800      	cmp	r0, #0
200069a6:	f040 83e7 	bne.w	20007178 <_dtoa_r+0xc08>
200069aa:	f1bc 0f01 	cmp.w	ip, #1
200069ae:	f340 8082 	ble.w	20006ab6 <_dtoa_r+0x546>
200069b2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200069b6:	2701      	movs	r7, #1
200069b8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200069bc:	961d      	str	r6, [sp, #116]	; 0x74
200069be:	4666      	mov	r6, ip
200069c0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200069c4:	940c      	str	r4, [sp, #48]	; 0x30
200069c6:	e010      	b.n	200069ea <_dtoa_r+0x47a>
200069c8:	f240 0100 	movw	r1, #0
200069cc:	2000      	movs	r0, #0
200069ce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200069d2:	f002 fe2b 	bl	2000962c <__aeabi_dsub>
200069d6:	4642      	mov	r2, r8
200069d8:	464b      	mov	r3, r9
200069da:	f003 fa4d 	bl	20009e78 <__aeabi_dcmplt>
200069de:	2800      	cmp	r0, #0
200069e0:	f040 83c7 	bne.w	20007172 <_dtoa_r+0xc02>
200069e4:	42b7      	cmp	r7, r6
200069e6:	f280 848b 	bge.w	20007300 <_dtoa_r+0xd90>
200069ea:	f240 0300 	movw	r3, #0
200069ee:	4640      	mov	r0, r8
200069f0:	4649      	mov	r1, r9
200069f2:	2200      	movs	r2, #0
200069f4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200069f8:	3501      	adds	r5, #1
200069fa:	f002 ffcb 	bl	20009994 <__aeabi_dmul>
200069fe:	f240 0300 	movw	r3, #0
20006a02:	2200      	movs	r2, #0
20006a04:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006a08:	4680      	mov	r8, r0
20006a0a:	4689      	mov	r9, r1
20006a0c:	4650      	mov	r0, sl
20006a0e:	4659      	mov	r1, fp
20006a10:	f002 ffc0 	bl	20009994 <__aeabi_dmul>
20006a14:	468b      	mov	fp, r1
20006a16:	4682      	mov	sl, r0
20006a18:	f003 fa56 	bl	20009ec8 <__aeabi_d2iz>
20006a1c:	4604      	mov	r4, r0
20006a1e:	f002 ff53 	bl	200098c8 <__aeabi_i2d>
20006a22:	3430      	adds	r4, #48	; 0x30
20006a24:	4602      	mov	r2, r0
20006a26:	460b      	mov	r3, r1
20006a28:	4650      	mov	r0, sl
20006a2a:	4659      	mov	r1, fp
20006a2c:	f002 fdfe 	bl	2000962c <__aeabi_dsub>
20006a30:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006a32:	464b      	mov	r3, r9
20006a34:	55d4      	strb	r4, [r2, r7]
20006a36:	4642      	mov	r2, r8
20006a38:	3701      	adds	r7, #1
20006a3a:	4682      	mov	sl, r0
20006a3c:	468b      	mov	fp, r1
20006a3e:	f003 fa1b 	bl	20009e78 <__aeabi_dcmplt>
20006a42:	4652      	mov	r2, sl
20006a44:	465b      	mov	r3, fp
20006a46:	2800      	cmp	r0, #0
20006a48:	d0be      	beq.n	200069c8 <_dtoa_r+0x458>
20006a4a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006a4e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006a50:	e1aa      	b.n	20006da8 <_dtoa_r+0x838>
20006a52:	4640      	mov	r0, r8
20006a54:	f002 ff38 	bl	200098c8 <__aeabi_i2d>
20006a58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006a5c:	f002 ff9a 	bl	20009994 <__aeabi_dmul>
20006a60:	f240 0300 	movw	r3, #0
20006a64:	2200      	movs	r2, #0
20006a66:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006a6a:	f002 fde1 	bl	20009630 <__adddf3>
20006a6e:	9a08      	ldr	r2, [sp, #32]
20006a70:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006a74:	4680      	mov	r8, r0
20006a76:	46a9      	mov	r9, r5
20006a78:	2a00      	cmp	r2, #0
20006a7a:	f040 82ec 	bne.w	20007056 <_dtoa_r+0xae6>
20006a7e:	f240 0300 	movw	r3, #0
20006a82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006a86:	2200      	movs	r2, #0
20006a88:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006a8c:	f002 fdce 	bl	2000962c <__aeabi_dsub>
20006a90:	4642      	mov	r2, r8
20006a92:	462b      	mov	r3, r5
20006a94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006a98:	f003 fa0c 	bl	20009eb4 <__aeabi_dcmpgt>
20006a9c:	2800      	cmp	r0, #0
20006a9e:	f040 824a 	bne.w	20006f36 <_dtoa_r+0x9c6>
20006aa2:	4642      	mov	r2, r8
20006aa4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006aa8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006aac:	f003 f9e4 	bl	20009e78 <__aeabi_dcmplt>
20006ab0:	2800      	cmp	r0, #0
20006ab2:	f040 81d5 	bne.w	20006e60 <_dtoa_r+0x8f0>
20006ab6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006aba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006abc:	ea6f 0703 	mvn.w	r7, r3
20006ac0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006ac4:	2e0e      	cmp	r6, #14
20006ac6:	bfcc      	ite	gt
20006ac8:	2700      	movgt	r7, #0
20006aca:	f007 0701 	andle.w	r7, r7, #1
20006ace:	2f00      	cmp	r7, #0
20006ad0:	f000 80b7 	beq.w	20006c42 <_dtoa_r+0x6d2>
20006ad4:	982b      	ldr	r0, [sp, #172]	; 0xac
20006ad6:	f64a 43a0 	movw	r3, #44192	; 0xaca0
20006ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ade:	9908      	ldr	r1, [sp, #32]
20006ae0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006ae4:	0fc2      	lsrs	r2, r0, #31
20006ae6:	2900      	cmp	r1, #0
20006ae8:	bfcc      	ite	gt
20006aea:	2200      	movgt	r2, #0
20006aec:	f002 0201 	andle.w	r2, r2, #1
20006af0:	e9d3 0100 	ldrd	r0, r1, [r3]
20006af4:	e9cd 0104 	strd	r0, r1, [sp, #16]
20006af8:	2a00      	cmp	r2, #0
20006afa:	f040 81a0 	bne.w	20006e3e <_dtoa_r+0x8ce>
20006afe:	4602      	mov	r2, r0
20006b00:	460b      	mov	r3, r1
20006b02:	4640      	mov	r0, r8
20006b04:	4649      	mov	r1, r9
20006b06:	f003 f86f 	bl	20009be8 <__aeabi_ddiv>
20006b0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006b0c:	f003 f9dc 	bl	20009ec8 <__aeabi_d2iz>
20006b10:	4682      	mov	sl, r0
20006b12:	f002 fed9 	bl	200098c8 <__aeabi_i2d>
20006b16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006b1a:	f002 ff3b 	bl	20009994 <__aeabi_dmul>
20006b1e:	4602      	mov	r2, r0
20006b20:	460b      	mov	r3, r1
20006b22:	4640      	mov	r0, r8
20006b24:	4649      	mov	r1, r9
20006b26:	f002 fd81 	bl	2000962c <__aeabi_dsub>
20006b2a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20006b2e:	f805 3b01 	strb.w	r3, [r5], #1
20006b32:	9a08      	ldr	r2, [sp, #32]
20006b34:	2a01      	cmp	r2, #1
20006b36:	4680      	mov	r8, r0
20006b38:	4689      	mov	r9, r1
20006b3a:	d052      	beq.n	20006be2 <_dtoa_r+0x672>
20006b3c:	f240 0300 	movw	r3, #0
20006b40:	2200      	movs	r2, #0
20006b42:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006b46:	f002 ff25 	bl	20009994 <__aeabi_dmul>
20006b4a:	2200      	movs	r2, #0
20006b4c:	2300      	movs	r3, #0
20006b4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006b52:	f003 f987 	bl	20009e64 <__aeabi_dcmpeq>
20006b56:	2800      	cmp	r0, #0
20006b58:	f040 81eb 	bne.w	20006f32 <_dtoa_r+0x9c2>
20006b5c:	9810      	ldr	r0, [sp, #64]	; 0x40
20006b5e:	f04f 0801 	mov.w	r8, #1
20006b62:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006b66:	46a3      	mov	fp, r4
20006b68:	1c87      	adds	r7, r0, #2
20006b6a:	960f      	str	r6, [sp, #60]	; 0x3c
20006b6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006b70:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006b74:	e00a      	b.n	20006b8c <_dtoa_r+0x61c>
20006b76:	f002 ff0d 	bl	20009994 <__aeabi_dmul>
20006b7a:	2200      	movs	r2, #0
20006b7c:	2300      	movs	r3, #0
20006b7e:	4604      	mov	r4, r0
20006b80:	460d      	mov	r5, r1
20006b82:	f003 f96f 	bl	20009e64 <__aeabi_dcmpeq>
20006b86:	2800      	cmp	r0, #0
20006b88:	f040 81ce 	bne.w	20006f28 <_dtoa_r+0x9b8>
20006b8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006b90:	4620      	mov	r0, r4
20006b92:	4629      	mov	r1, r5
20006b94:	f108 0801 	add.w	r8, r8, #1
20006b98:	f003 f826 	bl	20009be8 <__aeabi_ddiv>
20006b9c:	463e      	mov	r6, r7
20006b9e:	f003 f993 	bl	20009ec8 <__aeabi_d2iz>
20006ba2:	4682      	mov	sl, r0
20006ba4:	f002 fe90 	bl	200098c8 <__aeabi_i2d>
20006ba8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006bac:	f002 fef2 	bl	20009994 <__aeabi_dmul>
20006bb0:	4602      	mov	r2, r0
20006bb2:	460b      	mov	r3, r1
20006bb4:	4620      	mov	r0, r4
20006bb6:	4629      	mov	r1, r5
20006bb8:	f002 fd38 	bl	2000962c <__aeabi_dsub>
20006bbc:	2200      	movs	r2, #0
20006bbe:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006bc2:	f807 cc01 	strb.w	ip, [r7, #-1]
20006bc6:	3701      	adds	r7, #1
20006bc8:	45c1      	cmp	r9, r8
20006bca:	f240 0300 	movw	r3, #0
20006bce:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006bd2:	d1d0      	bne.n	20006b76 <_dtoa_r+0x606>
20006bd4:	4635      	mov	r5, r6
20006bd6:	465c      	mov	r4, fp
20006bd8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006bda:	4680      	mov	r8, r0
20006bdc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006be0:	4689      	mov	r9, r1
20006be2:	4642      	mov	r2, r8
20006be4:	464b      	mov	r3, r9
20006be6:	4640      	mov	r0, r8
20006be8:	4649      	mov	r1, r9
20006bea:	f002 fd21 	bl	20009630 <__adddf3>
20006bee:	4680      	mov	r8, r0
20006bf0:	4689      	mov	r9, r1
20006bf2:	4642      	mov	r2, r8
20006bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006bf8:	464b      	mov	r3, r9
20006bfa:	f003 f93d 	bl	20009e78 <__aeabi_dcmplt>
20006bfe:	b960      	cbnz	r0, 20006c1a <_dtoa_r+0x6aa>
20006c00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006c04:	4642      	mov	r2, r8
20006c06:	464b      	mov	r3, r9
20006c08:	f003 f92c 	bl	20009e64 <__aeabi_dcmpeq>
20006c0c:	2800      	cmp	r0, #0
20006c0e:	f000 8190 	beq.w	20006f32 <_dtoa_r+0x9c2>
20006c12:	f01a 0f01 	tst.w	sl, #1
20006c16:	f000 818c 	beq.w	20006f32 <_dtoa_r+0x9c2>
20006c1a:	9910      	ldr	r1, [sp, #64]	; 0x40
20006c1c:	e000      	b.n	20006c20 <_dtoa_r+0x6b0>
20006c1e:	461d      	mov	r5, r3
20006c20:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006c24:	1e6b      	subs	r3, r5, #1
20006c26:	2a39      	cmp	r2, #57	; 0x39
20006c28:	f040 8367 	bne.w	200072fa <_dtoa_r+0xd8a>
20006c2c:	428b      	cmp	r3, r1
20006c2e:	d1f6      	bne.n	20006c1e <_dtoa_r+0x6ae>
20006c30:	9910      	ldr	r1, [sp, #64]	; 0x40
20006c32:	2330      	movs	r3, #48	; 0x30
20006c34:	3601      	adds	r6, #1
20006c36:	2231      	movs	r2, #49	; 0x31
20006c38:	700b      	strb	r3, [r1, #0]
20006c3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006c3c:	701a      	strb	r2, [r3, #0]
20006c3e:	9612      	str	r6, [sp, #72]	; 0x48
20006c40:	e0b2      	b.n	20006da8 <_dtoa_r+0x838>
20006c42:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006c44:	2a00      	cmp	r2, #0
20006c46:	f040 80df 	bne.w	20006e08 <_dtoa_r+0x898>
20006c4a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006c4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006c4e:	920c      	str	r2, [sp, #48]	; 0x30
20006c50:	2d00      	cmp	r5, #0
20006c52:	bfd4      	ite	le
20006c54:	2300      	movle	r3, #0
20006c56:	2301      	movgt	r3, #1
20006c58:	f1ba 0f00 	cmp.w	sl, #0
20006c5c:	bfd4      	ite	le
20006c5e:	2300      	movle	r3, #0
20006c60:	f003 0301 	andgt.w	r3, r3, #1
20006c64:	b14b      	cbz	r3, 20006c7a <_dtoa_r+0x70a>
20006c66:	45aa      	cmp	sl, r5
20006c68:	bfb4      	ite	lt
20006c6a:	4653      	movlt	r3, sl
20006c6c:	462b      	movge	r3, r5
20006c6e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006c70:	ebc3 0a0a 	rsb	sl, r3, sl
20006c74:	1aed      	subs	r5, r5, r3
20006c76:	1ac0      	subs	r0, r0, r3
20006c78:	900f      	str	r0, [sp, #60]	; 0x3c
20006c7a:	9915      	ldr	r1, [sp, #84]	; 0x54
20006c7c:	2900      	cmp	r1, #0
20006c7e:	dd1c      	ble.n	20006cba <_dtoa_r+0x74a>
20006c80:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006c82:	2a00      	cmp	r2, #0
20006c84:	f000 82e9 	beq.w	2000725a <_dtoa_r+0xcea>
20006c88:	2f00      	cmp	r7, #0
20006c8a:	dd12      	ble.n	20006cb2 <_dtoa_r+0x742>
20006c8c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006c8e:	463a      	mov	r2, r7
20006c90:	4620      	mov	r0, r4
20006c92:	f001 fe85 	bl	200089a0 <__pow5mult>
20006c96:	465a      	mov	r2, fp
20006c98:	900c      	str	r0, [sp, #48]	; 0x30
20006c9a:	4620      	mov	r0, r4
20006c9c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006c9e:	f001 fd97 	bl	200087d0 <__multiply>
20006ca2:	4659      	mov	r1, fp
20006ca4:	4603      	mov	r3, r0
20006ca6:	4620      	mov	r0, r4
20006ca8:	9303      	str	r3, [sp, #12]
20006caa:	f001 fbfd 	bl	200084a8 <_Bfree>
20006cae:	9b03      	ldr	r3, [sp, #12]
20006cb0:	469b      	mov	fp, r3
20006cb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006cb4:	1bda      	subs	r2, r3, r7
20006cb6:	f040 8311 	bne.w	200072dc <_dtoa_r+0xd6c>
20006cba:	2101      	movs	r1, #1
20006cbc:	4620      	mov	r0, r4
20006cbe:	f001 fe21 	bl	20008904 <__i2b>
20006cc2:	9006      	str	r0, [sp, #24]
20006cc4:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006cc6:	2800      	cmp	r0, #0
20006cc8:	dd05      	ble.n	20006cd6 <_dtoa_r+0x766>
20006cca:	9906      	ldr	r1, [sp, #24]
20006ccc:	4620      	mov	r0, r4
20006cce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006cd0:	f001 fe66 	bl	200089a0 <__pow5mult>
20006cd4:	9006      	str	r0, [sp, #24]
20006cd6:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006cd8:	2901      	cmp	r1, #1
20006cda:	f340 810a 	ble.w	20006ef2 <_dtoa_r+0x982>
20006cde:	2700      	movs	r7, #0
20006ce0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006ce2:	2b00      	cmp	r3, #0
20006ce4:	f040 8261 	bne.w	200071aa <_dtoa_r+0xc3a>
20006ce8:	2301      	movs	r3, #1
20006cea:	4453      	add	r3, sl
20006cec:	f013 031f 	ands.w	r3, r3, #31
20006cf0:	f040 812a 	bne.w	20006f48 <_dtoa_r+0x9d8>
20006cf4:	231c      	movs	r3, #28
20006cf6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006cf8:	449a      	add	sl, r3
20006cfa:	18ed      	adds	r5, r5, r3
20006cfc:	18d2      	adds	r2, r2, r3
20006cfe:	920f      	str	r2, [sp, #60]	; 0x3c
20006d00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006d02:	2b00      	cmp	r3, #0
20006d04:	dd05      	ble.n	20006d12 <_dtoa_r+0x7a2>
20006d06:	4659      	mov	r1, fp
20006d08:	461a      	mov	r2, r3
20006d0a:	4620      	mov	r0, r4
20006d0c:	f001 fd02 	bl	20008714 <__lshift>
20006d10:	4683      	mov	fp, r0
20006d12:	f1ba 0f00 	cmp.w	sl, #0
20006d16:	dd05      	ble.n	20006d24 <_dtoa_r+0x7b4>
20006d18:	9906      	ldr	r1, [sp, #24]
20006d1a:	4652      	mov	r2, sl
20006d1c:	4620      	mov	r0, r4
20006d1e:	f001 fcf9 	bl	20008714 <__lshift>
20006d22:	9006      	str	r0, [sp, #24]
20006d24:	9818      	ldr	r0, [sp, #96]	; 0x60
20006d26:	2800      	cmp	r0, #0
20006d28:	f040 8229 	bne.w	2000717e <_dtoa_r+0xc0e>
20006d2c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006d2e:	9908      	ldr	r1, [sp, #32]
20006d30:	2802      	cmp	r0, #2
20006d32:	bfd4      	ite	le
20006d34:	2300      	movle	r3, #0
20006d36:	2301      	movgt	r3, #1
20006d38:	2900      	cmp	r1, #0
20006d3a:	bfcc      	ite	gt
20006d3c:	2300      	movgt	r3, #0
20006d3e:	f003 0301 	andle.w	r3, r3, #1
20006d42:	2b00      	cmp	r3, #0
20006d44:	f000 810c 	beq.w	20006f60 <_dtoa_r+0x9f0>
20006d48:	2900      	cmp	r1, #0
20006d4a:	f040 808c 	bne.w	20006e66 <_dtoa_r+0x8f6>
20006d4e:	2205      	movs	r2, #5
20006d50:	9906      	ldr	r1, [sp, #24]
20006d52:	9b08      	ldr	r3, [sp, #32]
20006d54:	4620      	mov	r0, r4
20006d56:	f001 fddf 	bl	20008918 <__multadd>
20006d5a:	9006      	str	r0, [sp, #24]
20006d5c:	4658      	mov	r0, fp
20006d5e:	9906      	ldr	r1, [sp, #24]
20006d60:	f001 fa68 	bl	20008234 <__mcmp>
20006d64:	2800      	cmp	r0, #0
20006d66:	dd7e      	ble.n	20006e66 <_dtoa_r+0x8f6>
20006d68:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006d6a:	3601      	adds	r6, #1
20006d6c:	2700      	movs	r7, #0
20006d6e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006d72:	2331      	movs	r3, #49	; 0x31
20006d74:	f805 3b01 	strb.w	r3, [r5], #1
20006d78:	9906      	ldr	r1, [sp, #24]
20006d7a:	4620      	mov	r0, r4
20006d7c:	f001 fb94 	bl	200084a8 <_Bfree>
20006d80:	f1ba 0f00 	cmp.w	sl, #0
20006d84:	f000 80d5 	beq.w	20006f32 <_dtoa_r+0x9c2>
20006d88:	1e3b      	subs	r3, r7, #0
20006d8a:	bf18      	it	ne
20006d8c:	2301      	movne	r3, #1
20006d8e:	4557      	cmp	r7, sl
20006d90:	bf0c      	ite	eq
20006d92:	2300      	moveq	r3, #0
20006d94:	f003 0301 	andne.w	r3, r3, #1
20006d98:	2b00      	cmp	r3, #0
20006d9a:	f040 80d0 	bne.w	20006f3e <_dtoa_r+0x9ce>
20006d9e:	4651      	mov	r1, sl
20006da0:	4620      	mov	r0, r4
20006da2:	f001 fb81 	bl	200084a8 <_Bfree>
20006da6:	9612      	str	r6, [sp, #72]	; 0x48
20006da8:	4620      	mov	r0, r4
20006daa:	4659      	mov	r1, fp
20006dac:	f001 fb7c 	bl	200084a8 <_Bfree>
20006db0:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006db2:	1c53      	adds	r3, r2, #1
20006db4:	2200      	movs	r2, #0
20006db6:	702a      	strb	r2, [r5, #0]
20006db8:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006dba:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006dbc:	6003      	str	r3, [r0, #0]
20006dbe:	2900      	cmp	r1, #0
20006dc0:	f000 81d4 	beq.w	2000716c <_dtoa_r+0xbfc>
20006dc4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006dc6:	9810      	ldr	r0, [sp, #64]	; 0x40
20006dc8:	6015      	str	r5, [r2, #0]
20006dca:	e412      	b.n	200065f2 <_dtoa_r+0x82>
20006dcc:	2010      	movs	r0, #16
20006dce:	f7fd fa89 	bl	200042e4 <malloc>
20006dd2:	60c6      	str	r6, [r0, #12]
20006dd4:	6046      	str	r6, [r0, #4]
20006dd6:	6086      	str	r6, [r0, #8]
20006dd8:	6006      	str	r6, [r0, #0]
20006dda:	4606      	mov	r6, r0
20006ddc:	6260      	str	r0, [r4, #36]	; 0x24
20006dde:	f7ff bbd2 	b.w	20006586 <_dtoa_r+0x16>
20006de2:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006de4:	4271      	negs	r1, r6
20006de6:	2200      	movs	r2, #0
20006de8:	9115      	str	r1, [sp, #84]	; 0x54
20006dea:	1b80      	subs	r0, r0, r6
20006dec:	9217      	str	r2, [sp, #92]	; 0x5c
20006dee:	900f      	str	r0, [sp, #60]	; 0x3c
20006df0:	e48a      	b.n	20006708 <_dtoa_r+0x198>
20006df2:	2100      	movs	r1, #0
20006df4:	3e01      	subs	r6, #1
20006df6:	9118      	str	r1, [sp, #96]	; 0x60
20006df8:	e472      	b.n	200066e0 <_dtoa_r+0x170>
20006dfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006dfe:	f04f 0802 	mov.w	r8, #2
20006e02:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006e06:	e521      	b.n	2000684c <_dtoa_r+0x2dc>
20006e08:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006e0a:	2801      	cmp	r0, #1
20006e0c:	f340 826c 	ble.w	200072e8 <_dtoa_r+0xd78>
20006e10:	9a08      	ldr	r2, [sp, #32]
20006e12:	9815      	ldr	r0, [sp, #84]	; 0x54
20006e14:	1e53      	subs	r3, r2, #1
20006e16:	4298      	cmp	r0, r3
20006e18:	f2c0 8258 	blt.w	200072cc <_dtoa_r+0xd5c>
20006e1c:	1ac7      	subs	r7, r0, r3
20006e1e:	9b08      	ldr	r3, [sp, #32]
20006e20:	2b00      	cmp	r3, #0
20006e22:	bfa8      	it	ge
20006e24:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006e26:	f2c0 8273 	blt.w	20007310 <_dtoa_r+0xda0>
20006e2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006e2c:	4620      	mov	r0, r4
20006e2e:	2101      	movs	r1, #1
20006e30:	449a      	add	sl, r3
20006e32:	18d2      	adds	r2, r2, r3
20006e34:	920f      	str	r2, [sp, #60]	; 0x3c
20006e36:	f001 fd65 	bl	20008904 <__i2b>
20006e3a:	900c      	str	r0, [sp, #48]	; 0x30
20006e3c:	e708      	b.n	20006c50 <_dtoa_r+0x6e0>
20006e3e:	9b08      	ldr	r3, [sp, #32]
20006e40:	b973      	cbnz	r3, 20006e60 <_dtoa_r+0x8f0>
20006e42:	f240 0300 	movw	r3, #0
20006e46:	2200      	movs	r2, #0
20006e48:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006e4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006e50:	f002 fda0 	bl	20009994 <__aeabi_dmul>
20006e54:	4642      	mov	r2, r8
20006e56:	464b      	mov	r3, r9
20006e58:	f003 f822 	bl	20009ea0 <__aeabi_dcmpge>
20006e5c:	2800      	cmp	r0, #0
20006e5e:	d06a      	beq.n	20006f36 <_dtoa_r+0x9c6>
20006e60:	2200      	movs	r2, #0
20006e62:	9206      	str	r2, [sp, #24]
20006e64:	920c      	str	r2, [sp, #48]	; 0x30
20006e66:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006e68:	2700      	movs	r7, #0
20006e6a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006e6e:	43de      	mvns	r6, r3
20006e70:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006e72:	e781      	b.n	20006d78 <_dtoa_r+0x808>
20006e74:	2100      	movs	r1, #0
20006e76:	9116      	str	r1, [sp, #88]	; 0x58
20006e78:	982b      	ldr	r0, [sp, #172]	; 0xac
20006e7a:	2800      	cmp	r0, #0
20006e7c:	f340 819f 	ble.w	200071be <_dtoa_r+0xc4e>
20006e80:	982b      	ldr	r0, [sp, #172]	; 0xac
20006e82:	4601      	mov	r1, r0
20006e84:	9011      	str	r0, [sp, #68]	; 0x44
20006e86:	9008      	str	r0, [sp, #32]
20006e88:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006e8a:	2200      	movs	r2, #0
20006e8c:	2917      	cmp	r1, #23
20006e8e:	606a      	str	r2, [r5, #4]
20006e90:	f240 82ab 	bls.w	200073ea <_dtoa_r+0xe7a>
20006e94:	2304      	movs	r3, #4
20006e96:	005b      	lsls	r3, r3, #1
20006e98:	3201      	adds	r2, #1
20006e9a:	f103 0014 	add.w	r0, r3, #20
20006e9e:	4288      	cmp	r0, r1
20006ea0:	d9f9      	bls.n	20006e96 <_dtoa_r+0x926>
20006ea2:	9b08      	ldr	r3, [sp, #32]
20006ea4:	606a      	str	r2, [r5, #4]
20006ea6:	2b0e      	cmp	r3, #14
20006ea8:	bf8c      	ite	hi
20006eaa:	2700      	movhi	r7, #0
20006eac:	f007 0701 	andls.w	r7, r7, #1
20006eb0:	e49d      	b.n	200067ee <_dtoa_r+0x27e>
20006eb2:	2201      	movs	r2, #1
20006eb4:	9216      	str	r2, [sp, #88]	; 0x58
20006eb6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006eb8:	18f3      	adds	r3, r6, r3
20006eba:	9311      	str	r3, [sp, #68]	; 0x44
20006ebc:	1c59      	adds	r1, r3, #1
20006ebe:	2900      	cmp	r1, #0
20006ec0:	bfc8      	it	gt
20006ec2:	9108      	strgt	r1, [sp, #32]
20006ec4:	dce0      	bgt.n	20006e88 <_dtoa_r+0x918>
20006ec6:	290e      	cmp	r1, #14
20006ec8:	bf8c      	ite	hi
20006eca:	2700      	movhi	r7, #0
20006ecc:	f007 0701 	andls.w	r7, r7, #1
20006ed0:	9108      	str	r1, [sp, #32]
20006ed2:	e489      	b.n	200067e8 <_dtoa_r+0x278>
20006ed4:	2301      	movs	r3, #1
20006ed6:	9316      	str	r3, [sp, #88]	; 0x58
20006ed8:	e7ce      	b.n	20006e78 <_dtoa_r+0x908>
20006eda:	2200      	movs	r2, #0
20006edc:	9216      	str	r2, [sp, #88]	; 0x58
20006ede:	e7ea      	b.n	20006eb6 <_dtoa_r+0x946>
20006ee0:	f04f 33ff 	mov.w	r3, #4294967295
20006ee4:	2700      	movs	r7, #0
20006ee6:	2001      	movs	r0, #1
20006ee8:	9311      	str	r3, [sp, #68]	; 0x44
20006eea:	9016      	str	r0, [sp, #88]	; 0x58
20006eec:	9308      	str	r3, [sp, #32]
20006eee:	972b      	str	r7, [sp, #172]	; 0xac
20006ef0:	e47a      	b.n	200067e8 <_dtoa_r+0x278>
20006ef2:	f1b8 0f00 	cmp.w	r8, #0
20006ef6:	f47f aef2 	bne.w	20006cde <_dtoa_r+0x76e>
20006efa:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006efe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006f02:	2b00      	cmp	r3, #0
20006f04:	f47f aeeb 	bne.w	20006cde <_dtoa_r+0x76e>
20006f08:	f240 0300 	movw	r3, #0
20006f0c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006f10:	ea09 0303 	and.w	r3, r9, r3
20006f14:	2b00      	cmp	r3, #0
20006f16:	f43f aee2 	beq.w	20006cde <_dtoa_r+0x76e>
20006f1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006f1c:	f10a 0a01 	add.w	sl, sl, #1
20006f20:	2701      	movs	r7, #1
20006f22:	3201      	adds	r2, #1
20006f24:	920f      	str	r2, [sp, #60]	; 0x3c
20006f26:	e6db      	b.n	20006ce0 <_dtoa_r+0x770>
20006f28:	4635      	mov	r5, r6
20006f2a:	465c      	mov	r4, fp
20006f2c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006f2e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006f32:	9612      	str	r6, [sp, #72]	; 0x48
20006f34:	e738      	b.n	20006da8 <_dtoa_r+0x838>
20006f36:	2000      	movs	r0, #0
20006f38:	9006      	str	r0, [sp, #24]
20006f3a:	900c      	str	r0, [sp, #48]	; 0x30
20006f3c:	e714      	b.n	20006d68 <_dtoa_r+0x7f8>
20006f3e:	4639      	mov	r1, r7
20006f40:	4620      	mov	r0, r4
20006f42:	f001 fab1 	bl	200084a8 <_Bfree>
20006f46:	e72a      	b.n	20006d9e <_dtoa_r+0x82e>
20006f48:	f1c3 0320 	rsb	r3, r3, #32
20006f4c:	2b04      	cmp	r3, #4
20006f4e:	f340 8254 	ble.w	200073fa <_dtoa_r+0xe8a>
20006f52:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006f54:	3b04      	subs	r3, #4
20006f56:	449a      	add	sl, r3
20006f58:	18ed      	adds	r5, r5, r3
20006f5a:	18c9      	adds	r1, r1, r3
20006f5c:	910f      	str	r1, [sp, #60]	; 0x3c
20006f5e:	e6cf      	b.n	20006d00 <_dtoa_r+0x790>
20006f60:	9916      	ldr	r1, [sp, #88]	; 0x58
20006f62:	2900      	cmp	r1, #0
20006f64:	f000 8131 	beq.w	200071ca <_dtoa_r+0xc5a>
20006f68:	2d00      	cmp	r5, #0
20006f6a:	dd05      	ble.n	20006f78 <_dtoa_r+0xa08>
20006f6c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006f6e:	462a      	mov	r2, r5
20006f70:	4620      	mov	r0, r4
20006f72:	f001 fbcf 	bl	20008714 <__lshift>
20006f76:	900c      	str	r0, [sp, #48]	; 0x30
20006f78:	2f00      	cmp	r7, #0
20006f7a:	f040 81ea 	bne.w	20007352 <_dtoa_r+0xde2>
20006f7e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006f82:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006f84:	2301      	movs	r3, #1
20006f86:	f008 0001 	and.w	r0, r8, #1
20006f8a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006f8c:	9011      	str	r0, [sp, #68]	; 0x44
20006f8e:	950f      	str	r5, [sp, #60]	; 0x3c
20006f90:	461d      	mov	r5, r3
20006f92:	960c      	str	r6, [sp, #48]	; 0x30
20006f94:	9906      	ldr	r1, [sp, #24]
20006f96:	4658      	mov	r0, fp
20006f98:	f7ff fa5a 	bl	20006450 <quorem>
20006f9c:	4639      	mov	r1, r7
20006f9e:	3030      	adds	r0, #48	; 0x30
20006fa0:	900b      	str	r0, [sp, #44]	; 0x2c
20006fa2:	4658      	mov	r0, fp
20006fa4:	f001 f946 	bl	20008234 <__mcmp>
20006fa8:	9906      	ldr	r1, [sp, #24]
20006faa:	4652      	mov	r2, sl
20006fac:	4606      	mov	r6, r0
20006fae:	4620      	mov	r0, r4
20006fb0:	f001 fb34 	bl	2000861c <__mdiff>
20006fb4:	68c3      	ldr	r3, [r0, #12]
20006fb6:	4680      	mov	r8, r0
20006fb8:	2b00      	cmp	r3, #0
20006fba:	d03d      	beq.n	20007038 <_dtoa_r+0xac8>
20006fbc:	f04f 0901 	mov.w	r9, #1
20006fc0:	4641      	mov	r1, r8
20006fc2:	4620      	mov	r0, r4
20006fc4:	f001 fa70 	bl	200084a8 <_Bfree>
20006fc8:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006fca:	ea59 0101 	orrs.w	r1, r9, r1
20006fce:	d103      	bne.n	20006fd8 <_dtoa_r+0xa68>
20006fd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006fd2:	2a00      	cmp	r2, #0
20006fd4:	f000 81eb 	beq.w	200073ae <_dtoa_r+0xe3e>
20006fd8:	2e00      	cmp	r6, #0
20006fda:	f2c0 819e 	blt.w	2000731a <_dtoa_r+0xdaa>
20006fde:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006fe0:	4332      	orrs	r2, r6
20006fe2:	d103      	bne.n	20006fec <_dtoa_r+0xa7c>
20006fe4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006fe6:	2b00      	cmp	r3, #0
20006fe8:	f000 8197 	beq.w	2000731a <_dtoa_r+0xdaa>
20006fec:	f1b9 0f00 	cmp.w	r9, #0
20006ff0:	f300 81ce 	bgt.w	20007390 <_dtoa_r+0xe20>
20006ff4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006ff6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006ff8:	f801 2b01 	strb.w	r2, [r1], #1
20006ffc:	9b08      	ldr	r3, [sp, #32]
20006ffe:	910f      	str	r1, [sp, #60]	; 0x3c
20007000:	429d      	cmp	r5, r3
20007002:	f000 81c2 	beq.w	2000738a <_dtoa_r+0xe1a>
20007006:	4659      	mov	r1, fp
20007008:	220a      	movs	r2, #10
2000700a:	2300      	movs	r3, #0
2000700c:	4620      	mov	r0, r4
2000700e:	f001 fc83 	bl	20008918 <__multadd>
20007012:	4557      	cmp	r7, sl
20007014:	4639      	mov	r1, r7
20007016:	4683      	mov	fp, r0
20007018:	d014      	beq.n	20007044 <_dtoa_r+0xad4>
2000701a:	220a      	movs	r2, #10
2000701c:	2300      	movs	r3, #0
2000701e:	4620      	mov	r0, r4
20007020:	3501      	adds	r5, #1
20007022:	f001 fc79 	bl	20008918 <__multadd>
20007026:	4651      	mov	r1, sl
20007028:	220a      	movs	r2, #10
2000702a:	2300      	movs	r3, #0
2000702c:	4607      	mov	r7, r0
2000702e:	4620      	mov	r0, r4
20007030:	f001 fc72 	bl	20008918 <__multadd>
20007034:	4682      	mov	sl, r0
20007036:	e7ad      	b.n	20006f94 <_dtoa_r+0xa24>
20007038:	4658      	mov	r0, fp
2000703a:	4641      	mov	r1, r8
2000703c:	f001 f8fa 	bl	20008234 <__mcmp>
20007040:	4681      	mov	r9, r0
20007042:	e7bd      	b.n	20006fc0 <_dtoa_r+0xa50>
20007044:	4620      	mov	r0, r4
20007046:	220a      	movs	r2, #10
20007048:	2300      	movs	r3, #0
2000704a:	3501      	adds	r5, #1
2000704c:	f001 fc64 	bl	20008918 <__multadd>
20007050:	4607      	mov	r7, r0
20007052:	4682      	mov	sl, r0
20007054:	e79e      	b.n	20006f94 <_dtoa_r+0xa24>
20007056:	9612      	str	r6, [sp, #72]	; 0x48
20007058:	f8dd c020 	ldr.w	ip, [sp, #32]
2000705c:	e459      	b.n	20006912 <_dtoa_r+0x3a2>
2000705e:	4275      	negs	r5, r6
20007060:	2d00      	cmp	r5, #0
20007062:	f040 8101 	bne.w	20007268 <_dtoa_r+0xcf8>
20007066:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000706a:	f04f 0802 	mov.w	r8, #2
2000706e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007072:	e40c      	b.n	2000688e <_dtoa_r+0x31e>
20007074:	f64a 41a0 	movw	r1, #44192	; 0xaca0
20007078:	4642      	mov	r2, r8
2000707a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000707e:	464b      	mov	r3, r9
20007080:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20007084:	f8cd c00c 	str.w	ip, [sp, #12]
20007088:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000708a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
2000708e:	f002 fc81 	bl	20009994 <__aeabi_dmul>
20007092:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20007096:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000709a:	f002 ff15 	bl	20009ec8 <__aeabi_d2iz>
2000709e:	4607      	mov	r7, r0
200070a0:	f002 fc12 	bl	200098c8 <__aeabi_i2d>
200070a4:	460b      	mov	r3, r1
200070a6:	4602      	mov	r2, r0
200070a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200070ac:	f002 fabe 	bl	2000962c <__aeabi_dsub>
200070b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
200070b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200070b8:	f805 3b01 	strb.w	r3, [r5], #1
200070bc:	f8dd c00c 	ldr.w	ip, [sp, #12]
200070c0:	f1bc 0f01 	cmp.w	ip, #1
200070c4:	d029      	beq.n	2000711a <_dtoa_r+0xbaa>
200070c6:	46d1      	mov	r9, sl
200070c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200070cc:	46b2      	mov	sl, r6
200070ce:	9e10      	ldr	r6, [sp, #64]	; 0x40
200070d0:	951c      	str	r5, [sp, #112]	; 0x70
200070d2:	2701      	movs	r7, #1
200070d4:	4665      	mov	r5, ip
200070d6:	46a0      	mov	r8, r4
200070d8:	f240 0300 	movw	r3, #0
200070dc:	2200      	movs	r2, #0
200070de:	f2c4 0324 	movt	r3, #16420	; 0x4024
200070e2:	f002 fc57 	bl	20009994 <__aeabi_dmul>
200070e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200070ea:	f002 feed 	bl	20009ec8 <__aeabi_d2iz>
200070ee:	4604      	mov	r4, r0
200070f0:	f002 fbea 	bl	200098c8 <__aeabi_i2d>
200070f4:	3430      	adds	r4, #48	; 0x30
200070f6:	4602      	mov	r2, r0
200070f8:	460b      	mov	r3, r1
200070fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200070fe:	f002 fa95 	bl	2000962c <__aeabi_dsub>
20007102:	55f4      	strb	r4, [r6, r7]
20007104:	3701      	adds	r7, #1
20007106:	42af      	cmp	r7, r5
20007108:	d1e6      	bne.n	200070d8 <_dtoa_r+0xb68>
2000710a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000710c:	3f01      	subs	r7, #1
2000710e:	4656      	mov	r6, sl
20007110:	4644      	mov	r4, r8
20007112:	46ca      	mov	sl, r9
20007114:	19ed      	adds	r5, r5, r7
20007116:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000711a:	f240 0300 	movw	r3, #0
2000711e:	2200      	movs	r2, #0
20007120:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20007124:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20007128:	f002 fa82 	bl	20009630 <__adddf3>
2000712c:	4602      	mov	r2, r0
2000712e:	460b      	mov	r3, r1
20007130:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007134:	f002 febe 	bl	20009eb4 <__aeabi_dcmpgt>
20007138:	b9f0      	cbnz	r0, 20007178 <_dtoa_r+0xc08>
2000713a:	f240 0100 	movw	r1, #0
2000713e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20007142:	2000      	movs	r0, #0
20007144:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20007148:	f002 fa70 	bl	2000962c <__aeabi_dsub>
2000714c:	4602      	mov	r2, r0
2000714e:	460b      	mov	r3, r1
20007150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007154:	f002 fe90 	bl	20009e78 <__aeabi_dcmplt>
20007158:	2800      	cmp	r0, #0
2000715a:	f43f acac 	beq.w	20006ab6 <_dtoa_r+0x546>
2000715e:	462b      	mov	r3, r5
20007160:	461d      	mov	r5, r3
20007162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20007166:	2a30      	cmp	r2, #48	; 0x30
20007168:	d0fa      	beq.n	20007160 <_dtoa_r+0xbf0>
2000716a:	e61d      	b.n	20006da8 <_dtoa_r+0x838>
2000716c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000716e:	f7ff ba40 	b.w	200065f2 <_dtoa_r+0x82>
20007172:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20007176:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007178:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000717a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000717c:	e550      	b.n	20006c20 <_dtoa_r+0x6b0>
2000717e:	4658      	mov	r0, fp
20007180:	9906      	ldr	r1, [sp, #24]
20007182:	f001 f857 	bl	20008234 <__mcmp>
20007186:	2800      	cmp	r0, #0
20007188:	f6bf add0 	bge.w	20006d2c <_dtoa_r+0x7bc>
2000718c:	4659      	mov	r1, fp
2000718e:	4620      	mov	r0, r4
20007190:	220a      	movs	r2, #10
20007192:	2300      	movs	r3, #0
20007194:	f001 fbc0 	bl	20008918 <__multadd>
20007198:	9916      	ldr	r1, [sp, #88]	; 0x58
2000719a:	3e01      	subs	r6, #1
2000719c:	4683      	mov	fp, r0
2000719e:	2900      	cmp	r1, #0
200071a0:	f040 8119 	bne.w	200073d6 <_dtoa_r+0xe66>
200071a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
200071a6:	9208      	str	r2, [sp, #32]
200071a8:	e5c0      	b.n	20006d2c <_dtoa_r+0x7bc>
200071aa:	9806      	ldr	r0, [sp, #24]
200071ac:	6903      	ldr	r3, [r0, #16]
200071ae:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200071b2:	6918      	ldr	r0, [r3, #16]
200071b4:	f000 ffec 	bl	20008190 <__hi0bits>
200071b8:	f1c0 0320 	rsb	r3, r0, #32
200071bc:	e595      	b.n	20006cea <_dtoa_r+0x77a>
200071be:	2101      	movs	r1, #1
200071c0:	9111      	str	r1, [sp, #68]	; 0x44
200071c2:	9108      	str	r1, [sp, #32]
200071c4:	912b      	str	r1, [sp, #172]	; 0xac
200071c6:	f7ff bb0f 	b.w	200067e8 <_dtoa_r+0x278>
200071ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
200071cc:	46b1      	mov	r9, r6
200071ce:	9f16      	ldr	r7, [sp, #88]	; 0x58
200071d0:	46aa      	mov	sl, r5
200071d2:	f8dd 8018 	ldr.w	r8, [sp, #24]
200071d6:	9e08      	ldr	r6, [sp, #32]
200071d8:	e002      	b.n	200071e0 <_dtoa_r+0xc70>
200071da:	f001 fb9d 	bl	20008918 <__multadd>
200071de:	4683      	mov	fp, r0
200071e0:	4641      	mov	r1, r8
200071e2:	4658      	mov	r0, fp
200071e4:	f7ff f934 	bl	20006450 <quorem>
200071e8:	3501      	adds	r5, #1
200071ea:	220a      	movs	r2, #10
200071ec:	2300      	movs	r3, #0
200071ee:	4659      	mov	r1, fp
200071f0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200071f4:	f80a c007 	strb.w	ip, [sl, r7]
200071f8:	3701      	adds	r7, #1
200071fa:	4620      	mov	r0, r4
200071fc:	42be      	cmp	r6, r7
200071fe:	dcec      	bgt.n	200071da <_dtoa_r+0xc6a>
20007200:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20007204:	464e      	mov	r6, r9
20007206:	2700      	movs	r7, #0
20007208:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000720c:	4659      	mov	r1, fp
2000720e:	2201      	movs	r2, #1
20007210:	4620      	mov	r0, r4
20007212:	f001 fa7f 	bl	20008714 <__lshift>
20007216:	9906      	ldr	r1, [sp, #24]
20007218:	4683      	mov	fp, r0
2000721a:	f001 f80b 	bl	20008234 <__mcmp>
2000721e:	2800      	cmp	r0, #0
20007220:	dd0f      	ble.n	20007242 <_dtoa_r+0xcd2>
20007222:	9910      	ldr	r1, [sp, #64]	; 0x40
20007224:	e000      	b.n	20007228 <_dtoa_r+0xcb8>
20007226:	461d      	mov	r5, r3
20007228:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000722c:	1e6b      	subs	r3, r5, #1
2000722e:	2a39      	cmp	r2, #57	; 0x39
20007230:	f040 808c 	bne.w	2000734c <_dtoa_r+0xddc>
20007234:	428b      	cmp	r3, r1
20007236:	d1f6      	bne.n	20007226 <_dtoa_r+0xcb6>
20007238:	9910      	ldr	r1, [sp, #64]	; 0x40
2000723a:	2331      	movs	r3, #49	; 0x31
2000723c:	3601      	adds	r6, #1
2000723e:	700b      	strb	r3, [r1, #0]
20007240:	e59a      	b.n	20006d78 <_dtoa_r+0x808>
20007242:	d103      	bne.n	2000724c <_dtoa_r+0xcdc>
20007244:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007246:	f010 0f01 	tst.w	r0, #1
2000724a:	d1ea      	bne.n	20007222 <_dtoa_r+0xcb2>
2000724c:	462b      	mov	r3, r5
2000724e:	461d      	mov	r5, r3
20007250:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20007254:	2a30      	cmp	r2, #48	; 0x30
20007256:	d0fa      	beq.n	2000724e <_dtoa_r+0xcde>
20007258:	e58e      	b.n	20006d78 <_dtoa_r+0x808>
2000725a:	4659      	mov	r1, fp
2000725c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000725e:	4620      	mov	r0, r4
20007260:	f001 fb9e 	bl	200089a0 <__pow5mult>
20007264:	4683      	mov	fp, r0
20007266:	e528      	b.n	20006cba <_dtoa_r+0x74a>
20007268:	f005 030f 	and.w	r3, r5, #15
2000726c:	f64a 42a0 	movw	r2, #44192	; 0xaca0
20007270:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007274:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007278:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000727c:	e9d3 2300 	ldrd	r2, r3, [r3]
20007280:	f002 fb88 	bl	20009994 <__aeabi_dmul>
20007284:	112d      	asrs	r5, r5, #4
20007286:	bf08      	it	eq
20007288:	f04f 0802 	moveq.w	r8, #2
2000728c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007290:	f43f aafd 	beq.w	2000688e <_dtoa_r+0x31e>
20007294:	f64a 5778 	movw	r7, #44408	; 0xad78
20007298:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000729c:	f04f 0802 	mov.w	r8, #2
200072a0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200072a4:	f015 0f01 	tst.w	r5, #1
200072a8:	4610      	mov	r0, r2
200072aa:	4619      	mov	r1, r3
200072ac:	d007      	beq.n	200072be <_dtoa_r+0xd4e>
200072ae:	e9d7 2300 	ldrd	r2, r3, [r7]
200072b2:	f108 0801 	add.w	r8, r8, #1
200072b6:	f002 fb6d 	bl	20009994 <__aeabi_dmul>
200072ba:	4602      	mov	r2, r0
200072bc:	460b      	mov	r3, r1
200072be:	3708      	adds	r7, #8
200072c0:	106d      	asrs	r5, r5, #1
200072c2:	d1ef      	bne.n	200072a4 <_dtoa_r+0xd34>
200072c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200072c8:	f7ff bae1 	b.w	2000688e <_dtoa_r+0x31e>
200072cc:	9915      	ldr	r1, [sp, #84]	; 0x54
200072ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200072d0:	1a5b      	subs	r3, r3, r1
200072d2:	18c9      	adds	r1, r1, r3
200072d4:	18d2      	adds	r2, r2, r3
200072d6:	9115      	str	r1, [sp, #84]	; 0x54
200072d8:	9217      	str	r2, [sp, #92]	; 0x5c
200072da:	e5a0      	b.n	20006e1e <_dtoa_r+0x8ae>
200072dc:	4659      	mov	r1, fp
200072de:	4620      	mov	r0, r4
200072e0:	f001 fb5e 	bl	200089a0 <__pow5mult>
200072e4:	4683      	mov	fp, r0
200072e6:	e4e8      	b.n	20006cba <_dtoa_r+0x74a>
200072e8:	9919      	ldr	r1, [sp, #100]	; 0x64
200072ea:	2900      	cmp	r1, #0
200072ec:	d047      	beq.n	2000737e <_dtoa_r+0xe0e>
200072ee:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200072f2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200072f4:	3303      	adds	r3, #3
200072f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200072f8:	e597      	b.n	20006e2a <_dtoa_r+0x8ba>
200072fa:	3201      	adds	r2, #1
200072fc:	b2d2      	uxtb	r2, r2
200072fe:	e49d      	b.n	20006c3c <_dtoa_r+0x6cc>
20007300:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20007304:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20007308:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000730a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000730c:	f7ff bbd3 	b.w	20006ab6 <_dtoa_r+0x546>
20007310:	990f      	ldr	r1, [sp, #60]	; 0x3c
20007312:	2300      	movs	r3, #0
20007314:	9808      	ldr	r0, [sp, #32]
20007316:	1a0d      	subs	r5, r1, r0
20007318:	e587      	b.n	20006e2a <_dtoa_r+0x8ba>
2000731a:	f1b9 0f00 	cmp.w	r9, #0
2000731e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007320:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007322:	dd0f      	ble.n	20007344 <_dtoa_r+0xdd4>
20007324:	4659      	mov	r1, fp
20007326:	2201      	movs	r2, #1
20007328:	4620      	mov	r0, r4
2000732a:	f001 f9f3 	bl	20008714 <__lshift>
2000732e:	9906      	ldr	r1, [sp, #24]
20007330:	4683      	mov	fp, r0
20007332:	f000 ff7f 	bl	20008234 <__mcmp>
20007336:	2800      	cmp	r0, #0
20007338:	dd47      	ble.n	200073ca <_dtoa_r+0xe5a>
2000733a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000733c:	2939      	cmp	r1, #57	; 0x39
2000733e:	d031      	beq.n	200073a4 <_dtoa_r+0xe34>
20007340:	3101      	adds	r1, #1
20007342:	910b      	str	r1, [sp, #44]	; 0x2c
20007344:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007346:	f805 2b01 	strb.w	r2, [r5], #1
2000734a:	e515      	b.n	20006d78 <_dtoa_r+0x808>
2000734c:	3201      	adds	r2, #1
2000734e:	701a      	strb	r2, [r3, #0]
20007350:	e512      	b.n	20006d78 <_dtoa_r+0x808>
20007352:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20007354:	4620      	mov	r0, r4
20007356:	6851      	ldr	r1, [r2, #4]
20007358:	f001 f8c2 	bl	200084e0 <_Balloc>
2000735c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000735e:	f103 010c 	add.w	r1, r3, #12
20007362:	691a      	ldr	r2, [r3, #16]
20007364:	3202      	adds	r2, #2
20007366:	0092      	lsls	r2, r2, #2
20007368:	4605      	mov	r5, r0
2000736a:	300c      	adds	r0, #12
2000736c:	f000 fdec 	bl	20007f48 <memcpy>
20007370:	4620      	mov	r0, r4
20007372:	4629      	mov	r1, r5
20007374:	2201      	movs	r2, #1
20007376:	f001 f9cd 	bl	20008714 <__lshift>
2000737a:	4682      	mov	sl, r0
2000737c:	e601      	b.n	20006f82 <_dtoa_r+0xa12>
2000737e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20007380:	9f15      	ldr	r7, [sp, #84]	; 0x54
20007382:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007384:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20007388:	e54f      	b.n	20006e2a <_dtoa_r+0x8ba>
2000738a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000738c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000738e:	e73d      	b.n	2000720c <_dtoa_r+0xc9c>
20007390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007392:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007394:	2b39      	cmp	r3, #57	; 0x39
20007396:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007398:	d004      	beq.n	200073a4 <_dtoa_r+0xe34>
2000739a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000739c:	1c43      	adds	r3, r0, #1
2000739e:	f805 3b01 	strb.w	r3, [r5], #1
200073a2:	e4e9      	b.n	20006d78 <_dtoa_r+0x808>
200073a4:	2339      	movs	r3, #57	; 0x39
200073a6:	f805 3b01 	strb.w	r3, [r5], #1
200073aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200073ac:	e73c      	b.n	20007228 <_dtoa_r+0xcb8>
200073ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
200073b0:	4633      	mov	r3, r6
200073b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200073b4:	2839      	cmp	r0, #57	; 0x39
200073b6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200073b8:	d0f4      	beq.n	200073a4 <_dtoa_r+0xe34>
200073ba:	2b00      	cmp	r3, #0
200073bc:	dd01      	ble.n	200073c2 <_dtoa_r+0xe52>
200073be:	3001      	adds	r0, #1
200073c0:	900b      	str	r0, [sp, #44]	; 0x2c
200073c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200073c4:	f805 1b01 	strb.w	r1, [r5], #1
200073c8:	e4d6      	b.n	20006d78 <_dtoa_r+0x808>
200073ca:	d1bb      	bne.n	20007344 <_dtoa_r+0xdd4>
200073cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200073ce:	f010 0f01 	tst.w	r0, #1
200073d2:	d0b7      	beq.n	20007344 <_dtoa_r+0xdd4>
200073d4:	e7b1      	b.n	2000733a <_dtoa_r+0xdca>
200073d6:	2300      	movs	r3, #0
200073d8:	990c      	ldr	r1, [sp, #48]	; 0x30
200073da:	4620      	mov	r0, r4
200073dc:	220a      	movs	r2, #10
200073de:	f001 fa9b 	bl	20008918 <__multadd>
200073e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200073e4:	9308      	str	r3, [sp, #32]
200073e6:	900c      	str	r0, [sp, #48]	; 0x30
200073e8:	e4a0      	b.n	20006d2c <_dtoa_r+0x7bc>
200073ea:	9908      	ldr	r1, [sp, #32]
200073ec:	290e      	cmp	r1, #14
200073ee:	bf8c      	ite	hi
200073f0:	2700      	movhi	r7, #0
200073f2:	f007 0701 	andls.w	r7, r7, #1
200073f6:	f7ff b9fa 	b.w	200067ee <_dtoa_r+0x27e>
200073fa:	f43f ac81 	beq.w	20006d00 <_dtoa_r+0x790>
200073fe:	331c      	adds	r3, #28
20007400:	e479      	b.n	20006cf6 <_dtoa_r+0x786>
20007402:	2701      	movs	r7, #1
20007404:	f7ff b98a 	b.w	2000671c <_dtoa_r+0x1ac>

20007408 <_fflush_r>:
20007408:	690b      	ldr	r3, [r1, #16]
2000740a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000740e:	460c      	mov	r4, r1
20007410:	4680      	mov	r8, r0
20007412:	2b00      	cmp	r3, #0
20007414:	d071      	beq.n	200074fa <_fflush_r+0xf2>
20007416:	b110      	cbz	r0, 2000741e <_fflush_r+0x16>
20007418:	6983      	ldr	r3, [r0, #24]
2000741a:	2b00      	cmp	r3, #0
2000741c:	d078      	beq.n	20007510 <_fflush_r+0x108>
2000741e:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20007422:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007426:	429c      	cmp	r4, r3
20007428:	bf08      	it	eq
2000742a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000742e:	d010      	beq.n	20007452 <_fflush_r+0x4a>
20007430:	f64a 4318 	movw	r3, #44056	; 0xac18
20007434:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007438:	429c      	cmp	r4, r3
2000743a:	bf08      	it	eq
2000743c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007440:	d007      	beq.n	20007452 <_fflush_r+0x4a>
20007442:	f64a 4338 	movw	r3, #44088	; 0xac38
20007446:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000744a:	429c      	cmp	r4, r3
2000744c:	bf08      	it	eq
2000744e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20007452:	89a3      	ldrh	r3, [r4, #12]
20007454:	b21a      	sxth	r2, r3
20007456:	f012 0f08 	tst.w	r2, #8
2000745a:	d135      	bne.n	200074c8 <_fflush_r+0xc0>
2000745c:	6862      	ldr	r2, [r4, #4]
2000745e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007462:	81a3      	strh	r3, [r4, #12]
20007464:	2a00      	cmp	r2, #0
20007466:	dd5e      	ble.n	20007526 <_fflush_r+0x11e>
20007468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000746a:	2e00      	cmp	r6, #0
2000746c:	d045      	beq.n	200074fa <_fflush_r+0xf2>
2000746e:	b29b      	uxth	r3, r3
20007470:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20007474:	bf18      	it	ne
20007476:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20007478:	d059      	beq.n	2000752e <_fflush_r+0x126>
2000747a:	f013 0f04 	tst.w	r3, #4
2000747e:	d14a      	bne.n	20007516 <_fflush_r+0x10e>
20007480:	2300      	movs	r3, #0
20007482:	4640      	mov	r0, r8
20007484:	6a21      	ldr	r1, [r4, #32]
20007486:	462a      	mov	r2, r5
20007488:	47b0      	blx	r6
2000748a:	4285      	cmp	r5, r0
2000748c:	d138      	bne.n	20007500 <_fflush_r+0xf8>
2000748e:	89a1      	ldrh	r1, [r4, #12]
20007490:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007494:	6922      	ldr	r2, [r4, #16]
20007496:	f2c0 0300 	movt	r3, #0
2000749a:	ea01 0303 	and.w	r3, r1, r3
2000749e:	2100      	movs	r1, #0
200074a0:	6061      	str	r1, [r4, #4]
200074a2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200074a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200074a8:	81a3      	strh	r3, [r4, #12]
200074aa:	6022      	str	r2, [r4, #0]
200074ac:	bf18      	it	ne
200074ae:	6565      	strne	r5, [r4, #84]	; 0x54
200074b0:	b319      	cbz	r1, 200074fa <_fflush_r+0xf2>
200074b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200074b6:	4299      	cmp	r1, r3
200074b8:	d002      	beq.n	200074c0 <_fflush_r+0xb8>
200074ba:	4640      	mov	r0, r8
200074bc:	f000 f998 	bl	200077f0 <_free_r>
200074c0:	2000      	movs	r0, #0
200074c2:	6360      	str	r0, [r4, #52]	; 0x34
200074c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200074c8:	6926      	ldr	r6, [r4, #16]
200074ca:	b1b6      	cbz	r6, 200074fa <_fflush_r+0xf2>
200074cc:	6825      	ldr	r5, [r4, #0]
200074ce:	6026      	str	r6, [r4, #0]
200074d0:	1bad      	subs	r5, r5, r6
200074d2:	f012 0f03 	tst.w	r2, #3
200074d6:	bf0c      	ite	eq
200074d8:	6963      	ldreq	r3, [r4, #20]
200074da:	2300      	movne	r3, #0
200074dc:	60a3      	str	r3, [r4, #8]
200074de:	e00a      	b.n	200074f6 <_fflush_r+0xee>
200074e0:	4632      	mov	r2, r6
200074e2:	462b      	mov	r3, r5
200074e4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200074e6:	4640      	mov	r0, r8
200074e8:	6a21      	ldr	r1, [r4, #32]
200074ea:	47b8      	blx	r7
200074ec:	2800      	cmp	r0, #0
200074ee:	ebc0 0505 	rsb	r5, r0, r5
200074f2:	4406      	add	r6, r0
200074f4:	dd04      	ble.n	20007500 <_fflush_r+0xf8>
200074f6:	2d00      	cmp	r5, #0
200074f8:	dcf2      	bgt.n	200074e0 <_fflush_r+0xd8>
200074fa:	2000      	movs	r0, #0
200074fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007500:	89a3      	ldrh	r3, [r4, #12]
20007502:	f04f 30ff 	mov.w	r0, #4294967295
20007506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000750a:	81a3      	strh	r3, [r4, #12]
2000750c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007510:	f000 f8ea 	bl	200076e8 <__sinit>
20007514:	e783      	b.n	2000741e <_fflush_r+0x16>
20007516:	6862      	ldr	r2, [r4, #4]
20007518:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000751a:	1aad      	subs	r5, r5, r2
2000751c:	2b00      	cmp	r3, #0
2000751e:	d0af      	beq.n	20007480 <_fflush_r+0x78>
20007520:	6c23      	ldr	r3, [r4, #64]	; 0x40
20007522:	1aed      	subs	r5, r5, r3
20007524:	e7ac      	b.n	20007480 <_fflush_r+0x78>
20007526:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007528:	2a00      	cmp	r2, #0
2000752a:	dc9d      	bgt.n	20007468 <_fflush_r+0x60>
2000752c:	e7e5      	b.n	200074fa <_fflush_r+0xf2>
2000752e:	2301      	movs	r3, #1
20007530:	4640      	mov	r0, r8
20007532:	6a21      	ldr	r1, [r4, #32]
20007534:	47b0      	blx	r6
20007536:	f1b0 3fff 	cmp.w	r0, #4294967295
2000753a:	4605      	mov	r5, r0
2000753c:	d002      	beq.n	20007544 <_fflush_r+0x13c>
2000753e:	89a3      	ldrh	r3, [r4, #12]
20007540:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007542:	e79a      	b.n	2000747a <_fflush_r+0x72>
20007544:	f8d8 3000 	ldr.w	r3, [r8]
20007548:	2b1d      	cmp	r3, #29
2000754a:	d0d6      	beq.n	200074fa <_fflush_r+0xf2>
2000754c:	89a3      	ldrh	r3, [r4, #12]
2000754e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007552:	81a3      	strh	r3, [r4, #12]
20007554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007558 <fflush>:
20007558:	4601      	mov	r1, r0
2000755a:	b128      	cbz	r0, 20007568 <fflush+0x10>
2000755c:	f64a 630c 	movw	r3, #44556	; 0xae0c
20007560:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007564:	6818      	ldr	r0, [r3, #0]
20007566:	e74f      	b.n	20007408 <_fflush_r>
20007568:	f64a 337c 	movw	r3, #43900	; 0xab7c
2000756c:	f247 4109 	movw	r1, #29705	; 0x7409
20007570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007574:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007578:	6818      	ldr	r0, [r3, #0]
2000757a:	f000 bbb3 	b.w	20007ce4 <_fwalk_reent>
2000757e:	bf00      	nop

20007580 <__sfp_lock_acquire>:
20007580:	4770      	bx	lr
20007582:	bf00      	nop

20007584 <__sfp_lock_release>:
20007584:	4770      	bx	lr
20007586:	bf00      	nop

20007588 <__sinit_lock_acquire>:
20007588:	4770      	bx	lr
2000758a:	bf00      	nop

2000758c <__sinit_lock_release>:
2000758c:	4770      	bx	lr
2000758e:	bf00      	nop

20007590 <__fp_lock>:
20007590:	2000      	movs	r0, #0
20007592:	4770      	bx	lr

20007594 <__fp_unlock>:
20007594:	2000      	movs	r0, #0
20007596:	4770      	bx	lr

20007598 <__fp_unlock_all>:
20007598:	f64a 630c 	movw	r3, #44556	; 0xae0c
2000759c:	f247 5195 	movw	r1, #30101	; 0x7595
200075a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200075a8:	6818      	ldr	r0, [r3, #0]
200075aa:	f000 bbc5 	b.w	20007d38 <_fwalk>
200075ae:	bf00      	nop

200075b0 <__fp_lock_all>:
200075b0:	f64a 630c 	movw	r3, #44556	; 0xae0c
200075b4:	f247 5191 	movw	r1, #30097	; 0x7591
200075b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200075c0:	6818      	ldr	r0, [r3, #0]
200075c2:	f000 bbb9 	b.w	20007d38 <_fwalk>
200075c6:	bf00      	nop

200075c8 <_cleanup_r>:
200075c8:	f249 21e9 	movw	r1, #37609	; 0x92e9
200075cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200075d0:	f000 bbb2 	b.w	20007d38 <_fwalk>

200075d4 <_cleanup>:
200075d4:	f64a 337c 	movw	r3, #43900	; 0xab7c
200075d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075dc:	6818      	ldr	r0, [r3, #0]
200075de:	e7f3      	b.n	200075c8 <_cleanup_r>

200075e0 <std>:
200075e0:	b510      	push	{r4, lr}
200075e2:	4604      	mov	r4, r0
200075e4:	2300      	movs	r3, #0
200075e6:	305c      	adds	r0, #92	; 0x5c
200075e8:	81a1      	strh	r1, [r4, #12]
200075ea:	4619      	mov	r1, r3
200075ec:	81e2      	strh	r2, [r4, #14]
200075ee:	2208      	movs	r2, #8
200075f0:	6023      	str	r3, [r4, #0]
200075f2:	6063      	str	r3, [r4, #4]
200075f4:	60a3      	str	r3, [r4, #8]
200075f6:	6663      	str	r3, [r4, #100]	; 0x64
200075f8:	6123      	str	r3, [r4, #16]
200075fa:	6163      	str	r3, [r4, #20]
200075fc:	61a3      	str	r3, [r4, #24]
200075fe:	f7fd f94b 	bl	20004898 <memset>
20007602:	f648 7049 	movw	r0, #36681	; 0x8f49
20007606:	f648 710d 	movw	r1, #36621	; 0x8f0d
2000760a:	f648 62e5 	movw	r2, #36581	; 0x8ee5
2000760e:	f648 63dd 	movw	r3, #36573	; 0x8edd
20007612:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007616:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000761a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000761e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007622:	6260      	str	r0, [r4, #36]	; 0x24
20007624:	62a1      	str	r1, [r4, #40]	; 0x28
20007626:	62e2      	str	r2, [r4, #44]	; 0x2c
20007628:	6323      	str	r3, [r4, #48]	; 0x30
2000762a:	6224      	str	r4, [r4, #32]
2000762c:	bd10      	pop	{r4, pc}
2000762e:	bf00      	nop

20007630 <__sfmoreglue>:
20007630:	b570      	push	{r4, r5, r6, lr}
20007632:	2568      	movs	r5, #104	; 0x68
20007634:	460e      	mov	r6, r1
20007636:	fb05 f501 	mul.w	r5, r5, r1
2000763a:	f105 010c 	add.w	r1, r5, #12
2000763e:	f7fc fe59 	bl	200042f4 <_malloc_r>
20007642:	4604      	mov	r4, r0
20007644:	b148      	cbz	r0, 2000765a <__sfmoreglue+0x2a>
20007646:	f100 030c 	add.w	r3, r0, #12
2000764a:	2100      	movs	r1, #0
2000764c:	6046      	str	r6, [r0, #4]
2000764e:	462a      	mov	r2, r5
20007650:	4618      	mov	r0, r3
20007652:	6021      	str	r1, [r4, #0]
20007654:	60a3      	str	r3, [r4, #8]
20007656:	f7fd f91f 	bl	20004898 <memset>
2000765a:	4620      	mov	r0, r4
2000765c:	bd70      	pop	{r4, r5, r6, pc}
2000765e:	bf00      	nop

20007660 <__sfp>:
20007660:	f64a 337c 	movw	r3, #43900	; 0xab7c
20007664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007668:	b570      	push	{r4, r5, r6, lr}
2000766a:	681d      	ldr	r5, [r3, #0]
2000766c:	4606      	mov	r6, r0
2000766e:	69ab      	ldr	r3, [r5, #24]
20007670:	2b00      	cmp	r3, #0
20007672:	d02a      	beq.n	200076ca <__sfp+0x6a>
20007674:	35d8      	adds	r5, #216	; 0xd8
20007676:	686b      	ldr	r3, [r5, #4]
20007678:	68ac      	ldr	r4, [r5, #8]
2000767a:	3b01      	subs	r3, #1
2000767c:	d503      	bpl.n	20007686 <__sfp+0x26>
2000767e:	e020      	b.n	200076c2 <__sfp+0x62>
20007680:	3468      	adds	r4, #104	; 0x68
20007682:	3b01      	subs	r3, #1
20007684:	d41d      	bmi.n	200076c2 <__sfp+0x62>
20007686:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000768a:	2a00      	cmp	r2, #0
2000768c:	d1f8      	bne.n	20007680 <__sfp+0x20>
2000768e:	2500      	movs	r5, #0
20007690:	f04f 33ff 	mov.w	r3, #4294967295
20007694:	6665      	str	r5, [r4, #100]	; 0x64
20007696:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000769a:	81e3      	strh	r3, [r4, #14]
2000769c:	4629      	mov	r1, r5
2000769e:	f04f 0301 	mov.w	r3, #1
200076a2:	6025      	str	r5, [r4, #0]
200076a4:	81a3      	strh	r3, [r4, #12]
200076a6:	2208      	movs	r2, #8
200076a8:	60a5      	str	r5, [r4, #8]
200076aa:	6065      	str	r5, [r4, #4]
200076ac:	6125      	str	r5, [r4, #16]
200076ae:	6165      	str	r5, [r4, #20]
200076b0:	61a5      	str	r5, [r4, #24]
200076b2:	f7fd f8f1 	bl	20004898 <memset>
200076b6:	64e5      	str	r5, [r4, #76]	; 0x4c
200076b8:	6365      	str	r5, [r4, #52]	; 0x34
200076ba:	63a5      	str	r5, [r4, #56]	; 0x38
200076bc:	64a5      	str	r5, [r4, #72]	; 0x48
200076be:	4620      	mov	r0, r4
200076c0:	bd70      	pop	{r4, r5, r6, pc}
200076c2:	6828      	ldr	r0, [r5, #0]
200076c4:	b128      	cbz	r0, 200076d2 <__sfp+0x72>
200076c6:	4605      	mov	r5, r0
200076c8:	e7d5      	b.n	20007676 <__sfp+0x16>
200076ca:	4628      	mov	r0, r5
200076cc:	f000 f80c 	bl	200076e8 <__sinit>
200076d0:	e7d0      	b.n	20007674 <__sfp+0x14>
200076d2:	4630      	mov	r0, r6
200076d4:	2104      	movs	r1, #4
200076d6:	f7ff ffab 	bl	20007630 <__sfmoreglue>
200076da:	6028      	str	r0, [r5, #0]
200076dc:	2800      	cmp	r0, #0
200076de:	d1f2      	bne.n	200076c6 <__sfp+0x66>
200076e0:	230c      	movs	r3, #12
200076e2:	4604      	mov	r4, r0
200076e4:	6033      	str	r3, [r6, #0]
200076e6:	e7ea      	b.n	200076be <__sfp+0x5e>

200076e8 <__sinit>:
200076e8:	b570      	push	{r4, r5, r6, lr}
200076ea:	6986      	ldr	r6, [r0, #24]
200076ec:	4604      	mov	r4, r0
200076ee:	b106      	cbz	r6, 200076f2 <__sinit+0xa>
200076f0:	bd70      	pop	{r4, r5, r6, pc}
200076f2:	f247 53c9 	movw	r3, #30153	; 0x75c9
200076f6:	2501      	movs	r5, #1
200076f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076fc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007700:	6283      	str	r3, [r0, #40]	; 0x28
20007702:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20007706:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000770a:	6185      	str	r5, [r0, #24]
2000770c:	f7ff ffa8 	bl	20007660 <__sfp>
20007710:	6060      	str	r0, [r4, #4]
20007712:	4620      	mov	r0, r4
20007714:	f7ff ffa4 	bl	20007660 <__sfp>
20007718:	60a0      	str	r0, [r4, #8]
2000771a:	4620      	mov	r0, r4
2000771c:	f7ff ffa0 	bl	20007660 <__sfp>
20007720:	4632      	mov	r2, r6
20007722:	2104      	movs	r1, #4
20007724:	4623      	mov	r3, r4
20007726:	60e0      	str	r0, [r4, #12]
20007728:	6860      	ldr	r0, [r4, #4]
2000772a:	f7ff ff59 	bl	200075e0 <std>
2000772e:	462a      	mov	r2, r5
20007730:	68a0      	ldr	r0, [r4, #8]
20007732:	2109      	movs	r1, #9
20007734:	4623      	mov	r3, r4
20007736:	f7ff ff53 	bl	200075e0 <std>
2000773a:	4623      	mov	r3, r4
2000773c:	68e0      	ldr	r0, [r4, #12]
2000773e:	2112      	movs	r1, #18
20007740:	2202      	movs	r2, #2
20007742:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20007746:	e74b      	b.n	200075e0 <std>

20007748 <_malloc_trim_r>:
20007748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000774a:	f64a 7400 	movw	r4, #44800	; 0xaf00
2000774e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007752:	460f      	mov	r7, r1
20007754:	4605      	mov	r5, r0
20007756:	f7fd f909 	bl	2000496c <__malloc_lock>
2000775a:	68a3      	ldr	r3, [r4, #8]
2000775c:	685e      	ldr	r6, [r3, #4]
2000775e:	f026 0603 	bic.w	r6, r6, #3
20007762:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20007766:	330f      	adds	r3, #15
20007768:	1bdf      	subs	r7, r3, r7
2000776a:	0b3f      	lsrs	r7, r7, #12
2000776c:	3f01      	subs	r7, #1
2000776e:	033f      	lsls	r7, r7, #12
20007770:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20007774:	db07      	blt.n	20007786 <_malloc_trim_r+0x3e>
20007776:	2100      	movs	r1, #0
20007778:	4628      	mov	r0, r5
2000777a:	f7fd f92d 	bl	200049d8 <_sbrk_r>
2000777e:	68a3      	ldr	r3, [r4, #8]
20007780:	18f3      	adds	r3, r6, r3
20007782:	4283      	cmp	r3, r0
20007784:	d004      	beq.n	20007790 <_malloc_trim_r+0x48>
20007786:	4628      	mov	r0, r5
20007788:	f7fd f8f2 	bl	20004970 <__malloc_unlock>
2000778c:	2000      	movs	r0, #0
2000778e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007790:	4279      	negs	r1, r7
20007792:	4628      	mov	r0, r5
20007794:	f7fd f920 	bl	200049d8 <_sbrk_r>
20007798:	f1b0 3fff 	cmp.w	r0, #4294967295
2000779c:	d010      	beq.n	200077c0 <_malloc_trim_r+0x78>
2000779e:	68a2      	ldr	r2, [r4, #8]
200077a0:	f24b 3328 	movw	r3, #45864	; 0xb328
200077a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077a8:	1bf6      	subs	r6, r6, r7
200077aa:	f046 0601 	orr.w	r6, r6, #1
200077ae:	4628      	mov	r0, r5
200077b0:	6056      	str	r6, [r2, #4]
200077b2:	681a      	ldr	r2, [r3, #0]
200077b4:	1bd7      	subs	r7, r2, r7
200077b6:	601f      	str	r7, [r3, #0]
200077b8:	f7fd f8da 	bl	20004970 <__malloc_unlock>
200077bc:	2001      	movs	r0, #1
200077be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200077c0:	2100      	movs	r1, #0
200077c2:	4628      	mov	r0, r5
200077c4:	f7fd f908 	bl	200049d8 <_sbrk_r>
200077c8:	68a3      	ldr	r3, [r4, #8]
200077ca:	1ac2      	subs	r2, r0, r3
200077cc:	2a0f      	cmp	r2, #15
200077ce:	ddda      	ble.n	20007786 <_malloc_trim_r+0x3e>
200077d0:	f24b 3408 	movw	r4, #45832	; 0xb308
200077d4:	f24b 3128 	movw	r1, #45864	; 0xb328
200077d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200077dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200077e0:	f042 0201 	orr.w	r2, r2, #1
200077e4:	6824      	ldr	r4, [r4, #0]
200077e6:	1b00      	subs	r0, r0, r4
200077e8:	6008      	str	r0, [r1, #0]
200077ea:	605a      	str	r2, [r3, #4]
200077ec:	e7cb      	b.n	20007786 <_malloc_trim_r+0x3e>
200077ee:	bf00      	nop

200077f0 <_free_r>:
200077f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200077f4:	4605      	mov	r5, r0
200077f6:	460c      	mov	r4, r1
200077f8:	2900      	cmp	r1, #0
200077fa:	f000 8088 	beq.w	2000790e <_free_r+0x11e>
200077fe:	f7fd f8b5 	bl	2000496c <__malloc_lock>
20007802:	f1a4 0208 	sub.w	r2, r4, #8
20007806:	f64a 7000 	movw	r0, #44800	; 0xaf00
2000780a:	6856      	ldr	r6, [r2, #4]
2000780c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007810:	f026 0301 	bic.w	r3, r6, #1
20007814:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007818:	18d1      	adds	r1, r2, r3
2000781a:	458c      	cmp	ip, r1
2000781c:	684f      	ldr	r7, [r1, #4]
2000781e:	f027 0703 	bic.w	r7, r7, #3
20007822:	f000 8095 	beq.w	20007950 <_free_r+0x160>
20007826:	f016 0601 	ands.w	r6, r6, #1
2000782a:	604f      	str	r7, [r1, #4]
2000782c:	d05f      	beq.n	200078ee <_free_r+0xfe>
2000782e:	2600      	movs	r6, #0
20007830:	19cc      	adds	r4, r1, r7
20007832:	6864      	ldr	r4, [r4, #4]
20007834:	f014 0f01 	tst.w	r4, #1
20007838:	d106      	bne.n	20007848 <_free_r+0x58>
2000783a:	19db      	adds	r3, r3, r7
2000783c:	2e00      	cmp	r6, #0
2000783e:	d07a      	beq.n	20007936 <_free_r+0x146>
20007840:	688c      	ldr	r4, [r1, #8]
20007842:	68c9      	ldr	r1, [r1, #12]
20007844:	608c      	str	r4, [r1, #8]
20007846:	60e1      	str	r1, [r4, #12]
20007848:	f043 0101 	orr.w	r1, r3, #1
2000784c:	50d3      	str	r3, [r2, r3]
2000784e:	6051      	str	r1, [r2, #4]
20007850:	2e00      	cmp	r6, #0
20007852:	d147      	bne.n	200078e4 <_free_r+0xf4>
20007854:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007858:	d35b      	bcc.n	20007912 <_free_r+0x122>
2000785a:	0a59      	lsrs	r1, r3, #9
2000785c:	2904      	cmp	r1, #4
2000785e:	bf9e      	ittt	ls
20007860:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007864:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007868:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000786c:	d928      	bls.n	200078c0 <_free_r+0xd0>
2000786e:	2914      	cmp	r1, #20
20007870:	bf9c      	itt	ls
20007872:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007876:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000787a:	d921      	bls.n	200078c0 <_free_r+0xd0>
2000787c:	2954      	cmp	r1, #84	; 0x54
2000787e:	bf9e      	ittt	ls
20007880:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007884:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007888:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000788c:	d918      	bls.n	200078c0 <_free_r+0xd0>
2000788e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007892:	bf9e      	ittt	ls
20007894:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007898:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000789c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200078a0:	d90e      	bls.n	200078c0 <_free_r+0xd0>
200078a2:	f240 5c54 	movw	ip, #1364	; 0x554
200078a6:	4561      	cmp	r1, ip
200078a8:	bf95      	itete	ls
200078aa:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200078ae:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200078b2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200078b6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200078ba:	bf98      	it	ls
200078bc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200078c0:	1904      	adds	r4, r0, r4
200078c2:	68a1      	ldr	r1, [r4, #8]
200078c4:	42a1      	cmp	r1, r4
200078c6:	d103      	bne.n	200078d0 <_free_r+0xe0>
200078c8:	e064      	b.n	20007994 <_free_r+0x1a4>
200078ca:	6889      	ldr	r1, [r1, #8]
200078cc:	428c      	cmp	r4, r1
200078ce:	d004      	beq.n	200078da <_free_r+0xea>
200078d0:	6848      	ldr	r0, [r1, #4]
200078d2:	f020 0003 	bic.w	r0, r0, #3
200078d6:	4283      	cmp	r3, r0
200078d8:	d3f7      	bcc.n	200078ca <_free_r+0xda>
200078da:	68cb      	ldr	r3, [r1, #12]
200078dc:	60d3      	str	r3, [r2, #12]
200078de:	6091      	str	r1, [r2, #8]
200078e0:	60ca      	str	r2, [r1, #12]
200078e2:	609a      	str	r2, [r3, #8]
200078e4:	4628      	mov	r0, r5
200078e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200078ea:	f7fd b841 	b.w	20004970 <__malloc_unlock>
200078ee:	f854 4c08 	ldr.w	r4, [r4, #-8]
200078f2:	f100 0c08 	add.w	ip, r0, #8
200078f6:	1b12      	subs	r2, r2, r4
200078f8:	191b      	adds	r3, r3, r4
200078fa:	6894      	ldr	r4, [r2, #8]
200078fc:	4564      	cmp	r4, ip
200078fe:	d047      	beq.n	20007990 <_free_r+0x1a0>
20007900:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20007904:	f8cc 4008 	str.w	r4, [ip, #8]
20007908:	f8c4 c00c 	str.w	ip, [r4, #12]
2000790c:	e790      	b.n	20007830 <_free_r+0x40>
2000790e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007912:	08db      	lsrs	r3, r3, #3
20007914:	f04f 0c01 	mov.w	ip, #1
20007918:	6846      	ldr	r6, [r0, #4]
2000791a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000791e:	109b      	asrs	r3, r3, #2
20007920:	fa0c f303 	lsl.w	r3, ip, r3
20007924:	60d1      	str	r1, [r2, #12]
20007926:	688c      	ldr	r4, [r1, #8]
20007928:	ea46 0303 	orr.w	r3, r6, r3
2000792c:	6043      	str	r3, [r0, #4]
2000792e:	6094      	str	r4, [r2, #8]
20007930:	60e2      	str	r2, [r4, #12]
20007932:	608a      	str	r2, [r1, #8]
20007934:	e7d6      	b.n	200078e4 <_free_r+0xf4>
20007936:	688c      	ldr	r4, [r1, #8]
20007938:	4f1c      	ldr	r7, [pc, #112]	; (200079ac <_free_r+0x1bc>)
2000793a:	42bc      	cmp	r4, r7
2000793c:	d181      	bne.n	20007842 <_free_r+0x52>
2000793e:	50d3      	str	r3, [r2, r3]
20007940:	f043 0301 	orr.w	r3, r3, #1
20007944:	60e2      	str	r2, [r4, #12]
20007946:	60a2      	str	r2, [r4, #8]
20007948:	6053      	str	r3, [r2, #4]
2000794a:	6094      	str	r4, [r2, #8]
2000794c:	60d4      	str	r4, [r2, #12]
2000794e:	e7c9      	b.n	200078e4 <_free_r+0xf4>
20007950:	18fb      	adds	r3, r7, r3
20007952:	f016 0f01 	tst.w	r6, #1
20007956:	d107      	bne.n	20007968 <_free_r+0x178>
20007958:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000795c:	1a52      	subs	r2, r2, r1
2000795e:	185b      	adds	r3, r3, r1
20007960:	68d4      	ldr	r4, [r2, #12]
20007962:	6891      	ldr	r1, [r2, #8]
20007964:	60a1      	str	r1, [r4, #8]
20007966:	60cc      	str	r4, [r1, #12]
20007968:	f24b 310c 	movw	r1, #45836	; 0xb30c
2000796c:	6082      	str	r2, [r0, #8]
2000796e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007972:	f043 0001 	orr.w	r0, r3, #1
20007976:	6050      	str	r0, [r2, #4]
20007978:	680a      	ldr	r2, [r1, #0]
2000797a:	4293      	cmp	r3, r2
2000797c:	d3b2      	bcc.n	200078e4 <_free_r+0xf4>
2000797e:	f24b 3324 	movw	r3, #45860	; 0xb324
20007982:	4628      	mov	r0, r5
20007984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007988:	6819      	ldr	r1, [r3, #0]
2000798a:	f7ff fedd 	bl	20007748 <_malloc_trim_r>
2000798e:	e7a9      	b.n	200078e4 <_free_r+0xf4>
20007990:	2601      	movs	r6, #1
20007992:	e74d      	b.n	20007830 <_free_r+0x40>
20007994:	2601      	movs	r6, #1
20007996:	6844      	ldr	r4, [r0, #4]
20007998:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000799c:	460b      	mov	r3, r1
2000799e:	fa06 fc0c 	lsl.w	ip, r6, ip
200079a2:	ea44 040c 	orr.w	r4, r4, ip
200079a6:	6044      	str	r4, [r0, #4]
200079a8:	e798      	b.n	200078dc <_free_r+0xec>
200079aa:	bf00      	nop
200079ac:	2000af08 	.word	0x2000af08

200079b0 <__sfvwrite_r>:
200079b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200079b4:	6893      	ldr	r3, [r2, #8]
200079b6:	b085      	sub	sp, #20
200079b8:	4690      	mov	r8, r2
200079ba:	460c      	mov	r4, r1
200079bc:	9003      	str	r0, [sp, #12]
200079be:	2b00      	cmp	r3, #0
200079c0:	d064      	beq.n	20007a8c <__sfvwrite_r+0xdc>
200079c2:	8988      	ldrh	r0, [r1, #12]
200079c4:	fa1f fa80 	uxth.w	sl, r0
200079c8:	f01a 0f08 	tst.w	sl, #8
200079cc:	f000 80a0 	beq.w	20007b10 <__sfvwrite_r+0x160>
200079d0:	690b      	ldr	r3, [r1, #16]
200079d2:	2b00      	cmp	r3, #0
200079d4:	f000 809c 	beq.w	20007b10 <__sfvwrite_r+0x160>
200079d8:	f01a 0b02 	ands.w	fp, sl, #2
200079dc:	f8d8 5000 	ldr.w	r5, [r8]
200079e0:	bf1c      	itt	ne
200079e2:	f04f 0a00 	movne.w	sl, #0
200079e6:	4657      	movne	r7, sl
200079e8:	d136      	bne.n	20007a58 <__sfvwrite_r+0xa8>
200079ea:	f01a 0a01 	ands.w	sl, sl, #1
200079ee:	bf1d      	ittte	ne
200079f0:	46dc      	movne	ip, fp
200079f2:	46d9      	movne	r9, fp
200079f4:	465f      	movne	r7, fp
200079f6:	4656      	moveq	r6, sl
200079f8:	d152      	bne.n	20007aa0 <__sfvwrite_r+0xf0>
200079fa:	b326      	cbz	r6, 20007a46 <__sfvwrite_r+0x96>
200079fc:	b280      	uxth	r0, r0
200079fe:	68a7      	ldr	r7, [r4, #8]
20007a00:	f410 7f00 	tst.w	r0, #512	; 0x200
20007a04:	f000 808f 	beq.w	20007b26 <__sfvwrite_r+0x176>
20007a08:	42be      	cmp	r6, r7
20007a0a:	46bb      	mov	fp, r7
20007a0c:	f080 80a7 	bcs.w	20007b5e <__sfvwrite_r+0x1ae>
20007a10:	6820      	ldr	r0, [r4, #0]
20007a12:	4637      	mov	r7, r6
20007a14:	46b3      	mov	fp, r6
20007a16:	465a      	mov	r2, fp
20007a18:	4651      	mov	r1, sl
20007a1a:	f000 fb5d 	bl	200080d8 <memmove>
20007a1e:	68a2      	ldr	r2, [r4, #8]
20007a20:	6823      	ldr	r3, [r4, #0]
20007a22:	46b1      	mov	r9, r6
20007a24:	1bd7      	subs	r7, r2, r7
20007a26:	60a7      	str	r7, [r4, #8]
20007a28:	4637      	mov	r7, r6
20007a2a:	445b      	add	r3, fp
20007a2c:	6023      	str	r3, [r4, #0]
20007a2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007a32:	ebc9 0606 	rsb	r6, r9, r6
20007a36:	44ca      	add	sl, r9
20007a38:	1bdf      	subs	r7, r3, r7
20007a3a:	f8c8 7008 	str.w	r7, [r8, #8]
20007a3e:	b32f      	cbz	r7, 20007a8c <__sfvwrite_r+0xdc>
20007a40:	89a0      	ldrh	r0, [r4, #12]
20007a42:	2e00      	cmp	r6, #0
20007a44:	d1da      	bne.n	200079fc <__sfvwrite_r+0x4c>
20007a46:	f8d5 a000 	ldr.w	sl, [r5]
20007a4a:	686e      	ldr	r6, [r5, #4]
20007a4c:	3508      	adds	r5, #8
20007a4e:	e7d4      	b.n	200079fa <__sfvwrite_r+0x4a>
20007a50:	f8d5 a000 	ldr.w	sl, [r5]
20007a54:	686f      	ldr	r7, [r5, #4]
20007a56:	3508      	adds	r5, #8
20007a58:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007a5c:	bf34      	ite	cc
20007a5e:	463b      	movcc	r3, r7
20007a60:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007a64:	4652      	mov	r2, sl
20007a66:	9803      	ldr	r0, [sp, #12]
20007a68:	2f00      	cmp	r7, #0
20007a6a:	d0f1      	beq.n	20007a50 <__sfvwrite_r+0xa0>
20007a6c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007a6e:	6a21      	ldr	r1, [r4, #32]
20007a70:	47b0      	blx	r6
20007a72:	2800      	cmp	r0, #0
20007a74:	4482      	add	sl, r0
20007a76:	ebc0 0707 	rsb	r7, r0, r7
20007a7a:	f340 80ec 	ble.w	20007c56 <__sfvwrite_r+0x2a6>
20007a7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007a82:	1a18      	subs	r0, r3, r0
20007a84:	f8c8 0008 	str.w	r0, [r8, #8]
20007a88:	2800      	cmp	r0, #0
20007a8a:	d1e5      	bne.n	20007a58 <__sfvwrite_r+0xa8>
20007a8c:	2000      	movs	r0, #0
20007a8e:	b005      	add	sp, #20
20007a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007a94:	f8d5 9000 	ldr.w	r9, [r5]
20007a98:	f04f 0c00 	mov.w	ip, #0
20007a9c:	686f      	ldr	r7, [r5, #4]
20007a9e:	3508      	adds	r5, #8
20007aa0:	2f00      	cmp	r7, #0
20007aa2:	d0f7      	beq.n	20007a94 <__sfvwrite_r+0xe4>
20007aa4:	f1bc 0f00 	cmp.w	ip, #0
20007aa8:	f000 80b5 	beq.w	20007c16 <__sfvwrite_r+0x266>
20007aac:	6963      	ldr	r3, [r4, #20]
20007aae:	45bb      	cmp	fp, r7
20007ab0:	bf34      	ite	cc
20007ab2:	46da      	movcc	sl, fp
20007ab4:	46ba      	movcs	sl, r7
20007ab6:	68a6      	ldr	r6, [r4, #8]
20007ab8:	6820      	ldr	r0, [r4, #0]
20007aba:	6922      	ldr	r2, [r4, #16]
20007abc:	199e      	adds	r6, r3, r6
20007abe:	4290      	cmp	r0, r2
20007ac0:	bf94      	ite	ls
20007ac2:	2200      	movls	r2, #0
20007ac4:	2201      	movhi	r2, #1
20007ac6:	45b2      	cmp	sl, r6
20007ac8:	bfd4      	ite	le
20007aca:	2200      	movle	r2, #0
20007acc:	f002 0201 	andgt.w	r2, r2, #1
20007ad0:	2a00      	cmp	r2, #0
20007ad2:	f040 80ae 	bne.w	20007c32 <__sfvwrite_r+0x282>
20007ad6:	459a      	cmp	sl, r3
20007ad8:	f2c0 8082 	blt.w	20007be0 <__sfvwrite_r+0x230>
20007adc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007ade:	464a      	mov	r2, r9
20007ae0:	f8cd c004 	str.w	ip, [sp, #4]
20007ae4:	9803      	ldr	r0, [sp, #12]
20007ae6:	6a21      	ldr	r1, [r4, #32]
20007ae8:	47b0      	blx	r6
20007aea:	f8dd c004 	ldr.w	ip, [sp, #4]
20007aee:	1e06      	subs	r6, r0, #0
20007af0:	f340 80b1 	ble.w	20007c56 <__sfvwrite_r+0x2a6>
20007af4:	ebbb 0b06 	subs.w	fp, fp, r6
20007af8:	f000 8086 	beq.w	20007c08 <__sfvwrite_r+0x258>
20007afc:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007b00:	44b1      	add	r9, r6
20007b02:	1bbf      	subs	r7, r7, r6
20007b04:	1b9e      	subs	r6, r3, r6
20007b06:	f8c8 6008 	str.w	r6, [r8, #8]
20007b0a:	2e00      	cmp	r6, #0
20007b0c:	d1c8      	bne.n	20007aa0 <__sfvwrite_r+0xf0>
20007b0e:	e7bd      	b.n	20007a8c <__sfvwrite_r+0xdc>
20007b10:	9803      	ldr	r0, [sp, #12]
20007b12:	4621      	mov	r1, r4
20007b14:	f7fe fc18 	bl	20006348 <__swsetup_r>
20007b18:	2800      	cmp	r0, #0
20007b1a:	f040 80d4 	bne.w	20007cc6 <__sfvwrite_r+0x316>
20007b1e:	89a0      	ldrh	r0, [r4, #12]
20007b20:	fa1f fa80 	uxth.w	sl, r0
20007b24:	e758      	b.n	200079d8 <__sfvwrite_r+0x28>
20007b26:	6820      	ldr	r0, [r4, #0]
20007b28:	46b9      	mov	r9, r7
20007b2a:	6923      	ldr	r3, [r4, #16]
20007b2c:	4298      	cmp	r0, r3
20007b2e:	bf94      	ite	ls
20007b30:	2300      	movls	r3, #0
20007b32:	2301      	movhi	r3, #1
20007b34:	42b7      	cmp	r7, r6
20007b36:	bf2c      	ite	cs
20007b38:	2300      	movcs	r3, #0
20007b3a:	f003 0301 	andcc.w	r3, r3, #1
20007b3e:	2b00      	cmp	r3, #0
20007b40:	f040 809d 	bne.w	20007c7e <__sfvwrite_r+0x2ce>
20007b44:	6963      	ldr	r3, [r4, #20]
20007b46:	429e      	cmp	r6, r3
20007b48:	f0c0 808c 	bcc.w	20007c64 <__sfvwrite_r+0x2b4>
20007b4c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007b4e:	4652      	mov	r2, sl
20007b50:	9803      	ldr	r0, [sp, #12]
20007b52:	6a21      	ldr	r1, [r4, #32]
20007b54:	47b8      	blx	r7
20007b56:	1e07      	subs	r7, r0, #0
20007b58:	dd7d      	ble.n	20007c56 <__sfvwrite_r+0x2a6>
20007b5a:	46b9      	mov	r9, r7
20007b5c:	e767      	b.n	20007a2e <__sfvwrite_r+0x7e>
20007b5e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007b62:	bf08      	it	eq
20007b64:	6820      	ldreq	r0, [r4, #0]
20007b66:	f43f af56 	beq.w	20007a16 <__sfvwrite_r+0x66>
20007b6a:	6962      	ldr	r2, [r4, #20]
20007b6c:	6921      	ldr	r1, [r4, #16]
20007b6e:	6823      	ldr	r3, [r4, #0]
20007b70:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007b74:	1a5b      	subs	r3, r3, r1
20007b76:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007b7a:	f103 0c01 	add.w	ip, r3, #1
20007b7e:	44b4      	add	ip, r6
20007b80:	ea4f 0969 	mov.w	r9, r9, asr #1
20007b84:	45e1      	cmp	r9, ip
20007b86:	464a      	mov	r2, r9
20007b88:	bf3c      	itt	cc
20007b8a:	46e1      	movcc	r9, ip
20007b8c:	464a      	movcc	r2, r9
20007b8e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007b92:	f000 8083 	beq.w	20007c9c <__sfvwrite_r+0x2ec>
20007b96:	4611      	mov	r1, r2
20007b98:	9803      	ldr	r0, [sp, #12]
20007b9a:	9302      	str	r3, [sp, #8]
20007b9c:	f7fc fbaa 	bl	200042f4 <_malloc_r>
20007ba0:	9b02      	ldr	r3, [sp, #8]
20007ba2:	2800      	cmp	r0, #0
20007ba4:	f000 8099 	beq.w	20007cda <__sfvwrite_r+0x32a>
20007ba8:	461a      	mov	r2, r3
20007baa:	6921      	ldr	r1, [r4, #16]
20007bac:	9302      	str	r3, [sp, #8]
20007bae:	9001      	str	r0, [sp, #4]
20007bb0:	f000 f9ca 	bl	20007f48 <memcpy>
20007bb4:	89a2      	ldrh	r2, [r4, #12]
20007bb6:	9b02      	ldr	r3, [sp, #8]
20007bb8:	f8dd c004 	ldr.w	ip, [sp, #4]
20007bbc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007bc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007bc4:	81a2      	strh	r2, [r4, #12]
20007bc6:	ebc3 0209 	rsb	r2, r3, r9
20007bca:	eb0c 0003 	add.w	r0, ip, r3
20007bce:	4637      	mov	r7, r6
20007bd0:	46b3      	mov	fp, r6
20007bd2:	60a2      	str	r2, [r4, #8]
20007bd4:	f8c4 c010 	str.w	ip, [r4, #16]
20007bd8:	6020      	str	r0, [r4, #0]
20007bda:	f8c4 9014 	str.w	r9, [r4, #20]
20007bde:	e71a      	b.n	20007a16 <__sfvwrite_r+0x66>
20007be0:	4652      	mov	r2, sl
20007be2:	4649      	mov	r1, r9
20007be4:	4656      	mov	r6, sl
20007be6:	f8cd c004 	str.w	ip, [sp, #4]
20007bea:	f000 fa75 	bl	200080d8 <memmove>
20007bee:	68a2      	ldr	r2, [r4, #8]
20007bf0:	6823      	ldr	r3, [r4, #0]
20007bf2:	ebbb 0b06 	subs.w	fp, fp, r6
20007bf6:	ebca 0202 	rsb	r2, sl, r2
20007bfa:	f8dd c004 	ldr.w	ip, [sp, #4]
20007bfe:	4453      	add	r3, sl
20007c00:	60a2      	str	r2, [r4, #8]
20007c02:	6023      	str	r3, [r4, #0]
20007c04:	f47f af7a 	bne.w	20007afc <__sfvwrite_r+0x14c>
20007c08:	9803      	ldr	r0, [sp, #12]
20007c0a:	4621      	mov	r1, r4
20007c0c:	f7ff fbfc 	bl	20007408 <_fflush_r>
20007c10:	bb08      	cbnz	r0, 20007c56 <__sfvwrite_r+0x2a6>
20007c12:	46dc      	mov	ip, fp
20007c14:	e772      	b.n	20007afc <__sfvwrite_r+0x14c>
20007c16:	4648      	mov	r0, r9
20007c18:	210a      	movs	r1, #10
20007c1a:	463a      	mov	r2, r7
20007c1c:	f000 f95a 	bl	20007ed4 <memchr>
20007c20:	2800      	cmp	r0, #0
20007c22:	d04b      	beq.n	20007cbc <__sfvwrite_r+0x30c>
20007c24:	f100 0b01 	add.w	fp, r0, #1
20007c28:	f04f 0c01 	mov.w	ip, #1
20007c2c:	ebc9 0b0b 	rsb	fp, r9, fp
20007c30:	e73c      	b.n	20007aac <__sfvwrite_r+0xfc>
20007c32:	4649      	mov	r1, r9
20007c34:	4632      	mov	r2, r6
20007c36:	f8cd c004 	str.w	ip, [sp, #4]
20007c3a:	f000 fa4d 	bl	200080d8 <memmove>
20007c3e:	6823      	ldr	r3, [r4, #0]
20007c40:	4621      	mov	r1, r4
20007c42:	9803      	ldr	r0, [sp, #12]
20007c44:	199b      	adds	r3, r3, r6
20007c46:	6023      	str	r3, [r4, #0]
20007c48:	f7ff fbde 	bl	20007408 <_fflush_r>
20007c4c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007c50:	2800      	cmp	r0, #0
20007c52:	f43f af4f 	beq.w	20007af4 <__sfvwrite_r+0x144>
20007c56:	89a3      	ldrh	r3, [r4, #12]
20007c58:	f04f 30ff 	mov.w	r0, #4294967295
20007c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007c60:	81a3      	strh	r3, [r4, #12]
20007c62:	e714      	b.n	20007a8e <__sfvwrite_r+0xde>
20007c64:	4632      	mov	r2, r6
20007c66:	4651      	mov	r1, sl
20007c68:	f000 fa36 	bl	200080d8 <memmove>
20007c6c:	68a2      	ldr	r2, [r4, #8]
20007c6e:	6823      	ldr	r3, [r4, #0]
20007c70:	4637      	mov	r7, r6
20007c72:	1b92      	subs	r2, r2, r6
20007c74:	46b1      	mov	r9, r6
20007c76:	199b      	adds	r3, r3, r6
20007c78:	60a2      	str	r2, [r4, #8]
20007c7a:	6023      	str	r3, [r4, #0]
20007c7c:	e6d7      	b.n	20007a2e <__sfvwrite_r+0x7e>
20007c7e:	4651      	mov	r1, sl
20007c80:	463a      	mov	r2, r7
20007c82:	f000 fa29 	bl	200080d8 <memmove>
20007c86:	6823      	ldr	r3, [r4, #0]
20007c88:	9803      	ldr	r0, [sp, #12]
20007c8a:	4621      	mov	r1, r4
20007c8c:	19db      	adds	r3, r3, r7
20007c8e:	6023      	str	r3, [r4, #0]
20007c90:	f7ff fbba 	bl	20007408 <_fflush_r>
20007c94:	2800      	cmp	r0, #0
20007c96:	f43f aeca 	beq.w	20007a2e <__sfvwrite_r+0x7e>
20007c9a:	e7dc      	b.n	20007c56 <__sfvwrite_r+0x2a6>
20007c9c:	9803      	ldr	r0, [sp, #12]
20007c9e:	9302      	str	r3, [sp, #8]
20007ca0:	f000 ff22 	bl	20008ae8 <_realloc_r>
20007ca4:	9b02      	ldr	r3, [sp, #8]
20007ca6:	4684      	mov	ip, r0
20007ca8:	2800      	cmp	r0, #0
20007caa:	d18c      	bne.n	20007bc6 <__sfvwrite_r+0x216>
20007cac:	6921      	ldr	r1, [r4, #16]
20007cae:	9803      	ldr	r0, [sp, #12]
20007cb0:	f7ff fd9e 	bl	200077f0 <_free_r>
20007cb4:	9903      	ldr	r1, [sp, #12]
20007cb6:	230c      	movs	r3, #12
20007cb8:	600b      	str	r3, [r1, #0]
20007cba:	e7cc      	b.n	20007c56 <__sfvwrite_r+0x2a6>
20007cbc:	f107 0b01 	add.w	fp, r7, #1
20007cc0:	f04f 0c01 	mov.w	ip, #1
20007cc4:	e6f2      	b.n	20007aac <__sfvwrite_r+0xfc>
20007cc6:	9903      	ldr	r1, [sp, #12]
20007cc8:	2209      	movs	r2, #9
20007cca:	89a3      	ldrh	r3, [r4, #12]
20007ccc:	f04f 30ff 	mov.w	r0, #4294967295
20007cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007cd4:	600a      	str	r2, [r1, #0]
20007cd6:	81a3      	strh	r3, [r4, #12]
20007cd8:	e6d9      	b.n	20007a8e <__sfvwrite_r+0xde>
20007cda:	9a03      	ldr	r2, [sp, #12]
20007cdc:	230c      	movs	r3, #12
20007cde:	6013      	str	r3, [r2, #0]
20007ce0:	e7b9      	b.n	20007c56 <__sfvwrite_r+0x2a6>
20007ce2:	bf00      	nop

20007ce4 <_fwalk_reent>:
20007ce4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007ce8:	4607      	mov	r7, r0
20007cea:	468a      	mov	sl, r1
20007cec:	f7ff fc48 	bl	20007580 <__sfp_lock_acquire>
20007cf0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007cf4:	bf08      	it	eq
20007cf6:	46b0      	moveq	r8, r6
20007cf8:	d018      	beq.n	20007d2c <_fwalk_reent+0x48>
20007cfa:	f04f 0800 	mov.w	r8, #0
20007cfe:	6875      	ldr	r5, [r6, #4]
20007d00:	68b4      	ldr	r4, [r6, #8]
20007d02:	3d01      	subs	r5, #1
20007d04:	d40f      	bmi.n	20007d26 <_fwalk_reent+0x42>
20007d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007d0a:	b14b      	cbz	r3, 20007d20 <_fwalk_reent+0x3c>
20007d0c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007d10:	4621      	mov	r1, r4
20007d12:	4638      	mov	r0, r7
20007d14:	f1b3 3fff 	cmp.w	r3, #4294967295
20007d18:	d002      	beq.n	20007d20 <_fwalk_reent+0x3c>
20007d1a:	47d0      	blx	sl
20007d1c:	ea48 0800 	orr.w	r8, r8, r0
20007d20:	3468      	adds	r4, #104	; 0x68
20007d22:	3d01      	subs	r5, #1
20007d24:	d5ef      	bpl.n	20007d06 <_fwalk_reent+0x22>
20007d26:	6836      	ldr	r6, [r6, #0]
20007d28:	2e00      	cmp	r6, #0
20007d2a:	d1e8      	bne.n	20007cfe <_fwalk_reent+0x1a>
20007d2c:	f7ff fc2a 	bl	20007584 <__sfp_lock_release>
20007d30:	4640      	mov	r0, r8
20007d32:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007d36:	bf00      	nop

20007d38 <_fwalk>:
20007d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007d3c:	4606      	mov	r6, r0
20007d3e:	4688      	mov	r8, r1
20007d40:	f7ff fc1e 	bl	20007580 <__sfp_lock_acquire>
20007d44:	36d8      	adds	r6, #216	; 0xd8
20007d46:	bf08      	it	eq
20007d48:	4637      	moveq	r7, r6
20007d4a:	d015      	beq.n	20007d78 <_fwalk+0x40>
20007d4c:	2700      	movs	r7, #0
20007d4e:	6875      	ldr	r5, [r6, #4]
20007d50:	68b4      	ldr	r4, [r6, #8]
20007d52:	3d01      	subs	r5, #1
20007d54:	d40d      	bmi.n	20007d72 <_fwalk+0x3a>
20007d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007d5a:	b13b      	cbz	r3, 20007d6c <_fwalk+0x34>
20007d5c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007d60:	4620      	mov	r0, r4
20007d62:	f1b3 3fff 	cmp.w	r3, #4294967295
20007d66:	d001      	beq.n	20007d6c <_fwalk+0x34>
20007d68:	47c0      	blx	r8
20007d6a:	4307      	orrs	r7, r0
20007d6c:	3468      	adds	r4, #104	; 0x68
20007d6e:	3d01      	subs	r5, #1
20007d70:	d5f1      	bpl.n	20007d56 <_fwalk+0x1e>
20007d72:	6836      	ldr	r6, [r6, #0]
20007d74:	2e00      	cmp	r6, #0
20007d76:	d1ea      	bne.n	20007d4e <_fwalk+0x16>
20007d78:	f7ff fc04 	bl	20007584 <__sfp_lock_release>
20007d7c:	4638      	mov	r0, r7
20007d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007d82:	bf00      	nop

20007d84 <__locale_charset>:
20007d84:	f64a 4358 	movw	r3, #44120	; 0xac58
20007d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d8c:	6818      	ldr	r0, [r3, #0]
20007d8e:	4770      	bx	lr

20007d90 <_localeconv_r>:
20007d90:	4800      	ldr	r0, [pc, #0]	; (20007d94 <_localeconv_r+0x4>)
20007d92:	4770      	bx	lr
20007d94:	2000ac5c 	.word	0x2000ac5c

20007d98 <localeconv>:
20007d98:	4800      	ldr	r0, [pc, #0]	; (20007d9c <localeconv+0x4>)
20007d9a:	4770      	bx	lr
20007d9c:	2000ac5c 	.word	0x2000ac5c

20007da0 <_setlocale_r>:
20007da0:	b570      	push	{r4, r5, r6, lr}
20007da2:	4605      	mov	r5, r0
20007da4:	460e      	mov	r6, r1
20007da6:	4614      	mov	r4, r2
20007da8:	b172      	cbz	r2, 20007dc8 <_setlocale_r+0x28>
20007daa:	f64a 3180 	movw	r1, #43904	; 0xab80
20007dae:	4610      	mov	r0, r2
20007db0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007db4:	f001 f8da 	bl	20008f6c <strcmp>
20007db8:	b958      	cbnz	r0, 20007dd2 <_setlocale_r+0x32>
20007dba:	f64a 3080 	movw	r0, #43904	; 0xab80
20007dbe:	622c      	str	r4, [r5, #32]
20007dc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007dc4:	61ee      	str	r6, [r5, #28]
20007dc6:	bd70      	pop	{r4, r5, r6, pc}
20007dc8:	f64a 3080 	movw	r0, #43904	; 0xab80
20007dcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007dd0:	bd70      	pop	{r4, r5, r6, pc}
20007dd2:	f64a 31b4 	movw	r1, #43956	; 0xabb4
20007dd6:	4620      	mov	r0, r4
20007dd8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007ddc:	f001 f8c6 	bl	20008f6c <strcmp>
20007de0:	2800      	cmp	r0, #0
20007de2:	d0ea      	beq.n	20007dba <_setlocale_r+0x1a>
20007de4:	2000      	movs	r0, #0
20007de6:	bd70      	pop	{r4, r5, r6, pc}

20007de8 <setlocale>:
20007de8:	f64a 630c 	movw	r3, #44556	; 0xae0c
20007dec:	460a      	mov	r2, r1
20007dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007df2:	4601      	mov	r1, r0
20007df4:	6818      	ldr	r0, [r3, #0]
20007df6:	e7d3      	b.n	20007da0 <_setlocale_r>

20007df8 <__smakebuf_r>:
20007df8:	898b      	ldrh	r3, [r1, #12]
20007dfa:	b5f0      	push	{r4, r5, r6, r7, lr}
20007dfc:	460c      	mov	r4, r1
20007dfe:	b29a      	uxth	r2, r3
20007e00:	b091      	sub	sp, #68	; 0x44
20007e02:	f012 0f02 	tst.w	r2, #2
20007e06:	4605      	mov	r5, r0
20007e08:	d141      	bne.n	20007e8e <__smakebuf_r+0x96>
20007e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007e0e:	2900      	cmp	r1, #0
20007e10:	db18      	blt.n	20007e44 <__smakebuf_r+0x4c>
20007e12:	aa01      	add	r2, sp, #4
20007e14:	f001 fa70 	bl	200092f8 <_fstat_r>
20007e18:	2800      	cmp	r0, #0
20007e1a:	db11      	blt.n	20007e40 <__smakebuf_r+0x48>
20007e1c:	9b02      	ldr	r3, [sp, #8]
20007e1e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007e26:	bf14      	ite	ne
20007e28:	2700      	movne	r7, #0
20007e2a:	2701      	moveq	r7, #1
20007e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007e30:	d040      	beq.n	20007eb4 <__smakebuf_r+0xbc>
20007e32:	89a3      	ldrh	r3, [r4, #12]
20007e34:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007e38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007e3c:	81a3      	strh	r3, [r4, #12]
20007e3e:	e00b      	b.n	20007e58 <__smakebuf_r+0x60>
20007e40:	89a3      	ldrh	r3, [r4, #12]
20007e42:	b29a      	uxth	r2, r3
20007e44:	f012 0f80 	tst.w	r2, #128	; 0x80
20007e48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007e4c:	bf0c      	ite	eq
20007e4e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007e52:	2640      	movne	r6, #64	; 0x40
20007e54:	2700      	movs	r7, #0
20007e56:	81a3      	strh	r3, [r4, #12]
20007e58:	4628      	mov	r0, r5
20007e5a:	4631      	mov	r1, r6
20007e5c:	f7fc fa4a 	bl	200042f4 <_malloc_r>
20007e60:	b170      	cbz	r0, 20007e80 <__smakebuf_r+0x88>
20007e62:	89a1      	ldrh	r1, [r4, #12]
20007e64:	f247 52c9 	movw	r2, #30153	; 0x75c9
20007e68:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007e6c:	6120      	str	r0, [r4, #16]
20007e6e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007e72:	6166      	str	r6, [r4, #20]
20007e74:	62aa      	str	r2, [r5, #40]	; 0x28
20007e76:	81a1      	strh	r1, [r4, #12]
20007e78:	6020      	str	r0, [r4, #0]
20007e7a:	b97f      	cbnz	r7, 20007e9c <__smakebuf_r+0xa4>
20007e7c:	b011      	add	sp, #68	; 0x44
20007e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007e80:	89a3      	ldrh	r3, [r4, #12]
20007e82:	f413 7f00 	tst.w	r3, #512	; 0x200
20007e86:	d1f9      	bne.n	20007e7c <__smakebuf_r+0x84>
20007e88:	f043 0302 	orr.w	r3, r3, #2
20007e8c:	81a3      	strh	r3, [r4, #12]
20007e8e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007e92:	6123      	str	r3, [r4, #16]
20007e94:	6023      	str	r3, [r4, #0]
20007e96:	2301      	movs	r3, #1
20007e98:	6163      	str	r3, [r4, #20]
20007e9a:	e7ef      	b.n	20007e7c <__smakebuf_r+0x84>
20007e9c:	4628      	mov	r0, r5
20007e9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007ea2:	f001 fa3f 	bl	20009324 <_isatty_r>
20007ea6:	2800      	cmp	r0, #0
20007ea8:	d0e8      	beq.n	20007e7c <__smakebuf_r+0x84>
20007eaa:	89a3      	ldrh	r3, [r4, #12]
20007eac:	f043 0301 	orr.w	r3, r3, #1
20007eb0:	81a3      	strh	r3, [r4, #12]
20007eb2:	e7e3      	b.n	20007e7c <__smakebuf_r+0x84>
20007eb4:	f648 63e5 	movw	r3, #36581	; 0x8ee5
20007eb8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ebe:	429a      	cmp	r2, r3
20007ec0:	d1b7      	bne.n	20007e32 <__smakebuf_r+0x3a>
20007ec2:	89a2      	ldrh	r2, [r4, #12]
20007ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007ec8:	461e      	mov	r6, r3
20007eca:	6523      	str	r3, [r4, #80]	; 0x50
20007ecc:	ea42 0303 	orr.w	r3, r2, r3
20007ed0:	81a3      	strh	r3, [r4, #12]
20007ed2:	e7c1      	b.n	20007e58 <__smakebuf_r+0x60>

20007ed4 <memchr>:
20007ed4:	f010 0f03 	tst.w	r0, #3
20007ed8:	b2c9      	uxtb	r1, r1
20007eda:	b410      	push	{r4}
20007edc:	d010      	beq.n	20007f00 <memchr+0x2c>
20007ede:	2a00      	cmp	r2, #0
20007ee0:	d02f      	beq.n	20007f42 <memchr+0x6e>
20007ee2:	7803      	ldrb	r3, [r0, #0]
20007ee4:	428b      	cmp	r3, r1
20007ee6:	d02a      	beq.n	20007f3e <memchr+0x6a>
20007ee8:	3a01      	subs	r2, #1
20007eea:	e005      	b.n	20007ef8 <memchr+0x24>
20007eec:	2a00      	cmp	r2, #0
20007eee:	d028      	beq.n	20007f42 <memchr+0x6e>
20007ef0:	7803      	ldrb	r3, [r0, #0]
20007ef2:	3a01      	subs	r2, #1
20007ef4:	428b      	cmp	r3, r1
20007ef6:	d022      	beq.n	20007f3e <memchr+0x6a>
20007ef8:	3001      	adds	r0, #1
20007efa:	f010 0f03 	tst.w	r0, #3
20007efe:	d1f5      	bne.n	20007eec <memchr+0x18>
20007f00:	2a03      	cmp	r2, #3
20007f02:	d911      	bls.n	20007f28 <memchr+0x54>
20007f04:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007f08:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007f0c:	6803      	ldr	r3, [r0, #0]
20007f0e:	ea84 0303 	eor.w	r3, r4, r3
20007f12:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007f16:	ea2c 0303 	bic.w	r3, ip, r3
20007f1a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007f1e:	d103      	bne.n	20007f28 <memchr+0x54>
20007f20:	3a04      	subs	r2, #4
20007f22:	3004      	adds	r0, #4
20007f24:	2a03      	cmp	r2, #3
20007f26:	d8f1      	bhi.n	20007f0c <memchr+0x38>
20007f28:	b15a      	cbz	r2, 20007f42 <memchr+0x6e>
20007f2a:	7803      	ldrb	r3, [r0, #0]
20007f2c:	428b      	cmp	r3, r1
20007f2e:	d006      	beq.n	20007f3e <memchr+0x6a>
20007f30:	3a01      	subs	r2, #1
20007f32:	b132      	cbz	r2, 20007f42 <memchr+0x6e>
20007f34:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007f38:	3a01      	subs	r2, #1
20007f3a:	428b      	cmp	r3, r1
20007f3c:	d1f9      	bne.n	20007f32 <memchr+0x5e>
20007f3e:	bc10      	pop	{r4}
20007f40:	4770      	bx	lr
20007f42:	2000      	movs	r0, #0
20007f44:	e7fb      	b.n	20007f3e <memchr+0x6a>
20007f46:	bf00      	nop

20007f48 <memcpy>:
20007f48:	2a03      	cmp	r2, #3
20007f4a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007f4e:	d80b      	bhi.n	20007f68 <memcpy+0x20>
20007f50:	b13a      	cbz	r2, 20007f62 <memcpy+0x1a>
20007f52:	2300      	movs	r3, #0
20007f54:	f811 c003 	ldrb.w	ip, [r1, r3]
20007f58:	f800 c003 	strb.w	ip, [r0, r3]
20007f5c:	3301      	adds	r3, #1
20007f5e:	4293      	cmp	r3, r2
20007f60:	d1f8      	bne.n	20007f54 <memcpy+0xc>
20007f62:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007f66:	4770      	bx	lr
20007f68:	1882      	adds	r2, r0, r2
20007f6a:	460c      	mov	r4, r1
20007f6c:	4603      	mov	r3, r0
20007f6e:	e003      	b.n	20007f78 <memcpy+0x30>
20007f70:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20007f74:	f803 1c01 	strb.w	r1, [r3, #-1]
20007f78:	f003 0603 	and.w	r6, r3, #3
20007f7c:	4619      	mov	r1, r3
20007f7e:	46a4      	mov	ip, r4
20007f80:	3301      	adds	r3, #1
20007f82:	3401      	adds	r4, #1
20007f84:	2e00      	cmp	r6, #0
20007f86:	d1f3      	bne.n	20007f70 <memcpy+0x28>
20007f88:	f01c 0403 	ands.w	r4, ip, #3
20007f8c:	4663      	mov	r3, ip
20007f8e:	bf08      	it	eq
20007f90:	ebc1 0c02 	rsbeq	ip, r1, r2
20007f94:	d068      	beq.n	20008068 <memcpy+0x120>
20007f96:	4265      	negs	r5, r4
20007f98:	f1c4 0a04 	rsb	sl, r4, #4
20007f9c:	eb0c 0705 	add.w	r7, ip, r5
20007fa0:	4633      	mov	r3, r6
20007fa2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20007fa6:	f85c 6005 	ldr.w	r6, [ip, r5]
20007faa:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20007fae:	1a55      	subs	r5, r2, r1
20007fb0:	e008      	b.n	20007fc4 <memcpy+0x7c>
20007fb2:	f857 4f04 	ldr.w	r4, [r7, #4]!
20007fb6:	4626      	mov	r6, r4
20007fb8:	fa04 f40a 	lsl.w	r4, r4, sl
20007fbc:	ea49 0404 	orr.w	r4, r9, r4
20007fc0:	50cc      	str	r4, [r1, r3]
20007fc2:	3304      	adds	r3, #4
20007fc4:	185c      	adds	r4, r3, r1
20007fc6:	2d03      	cmp	r5, #3
20007fc8:	fa26 f908 	lsr.w	r9, r6, r8
20007fcc:	f1a5 0504 	sub.w	r5, r5, #4
20007fd0:	eb0c 0603 	add.w	r6, ip, r3
20007fd4:	dced      	bgt.n	20007fb2 <memcpy+0x6a>
20007fd6:	2300      	movs	r3, #0
20007fd8:	e002      	b.n	20007fe0 <memcpy+0x98>
20007fda:	5cf1      	ldrb	r1, [r6, r3]
20007fdc:	54e1      	strb	r1, [r4, r3]
20007fde:	3301      	adds	r3, #1
20007fe0:	1919      	adds	r1, r3, r4
20007fe2:	4291      	cmp	r1, r2
20007fe4:	d3f9      	bcc.n	20007fda <memcpy+0x92>
20007fe6:	e7bc      	b.n	20007f62 <memcpy+0x1a>
20007fe8:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007fec:	f841 4c40 	str.w	r4, [r1, #-64]
20007ff0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20007ff4:	f841 4c3c 	str.w	r4, [r1, #-60]
20007ff8:	f853 4c38 	ldr.w	r4, [r3, #-56]
20007ffc:	f841 4c38 	str.w	r4, [r1, #-56]
20008000:	f853 4c34 	ldr.w	r4, [r3, #-52]
20008004:	f841 4c34 	str.w	r4, [r1, #-52]
20008008:	f853 4c30 	ldr.w	r4, [r3, #-48]
2000800c:	f841 4c30 	str.w	r4, [r1, #-48]
20008010:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20008014:	f841 4c2c 	str.w	r4, [r1, #-44]
20008018:	f853 4c28 	ldr.w	r4, [r3, #-40]
2000801c:	f841 4c28 	str.w	r4, [r1, #-40]
20008020:	f853 4c24 	ldr.w	r4, [r3, #-36]
20008024:	f841 4c24 	str.w	r4, [r1, #-36]
20008028:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000802c:	f841 4c20 	str.w	r4, [r1, #-32]
20008030:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20008034:	f841 4c1c 	str.w	r4, [r1, #-28]
20008038:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000803c:	f841 4c18 	str.w	r4, [r1, #-24]
20008040:	f853 4c14 	ldr.w	r4, [r3, #-20]
20008044:	f841 4c14 	str.w	r4, [r1, #-20]
20008048:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000804c:	f841 4c10 	str.w	r4, [r1, #-16]
20008050:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20008054:	f841 4c0c 	str.w	r4, [r1, #-12]
20008058:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000805c:	f841 4c08 	str.w	r4, [r1, #-8]
20008060:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008064:	f841 4c04 	str.w	r4, [r1, #-4]
20008068:	461c      	mov	r4, r3
2000806a:	460d      	mov	r5, r1
2000806c:	3340      	adds	r3, #64	; 0x40
2000806e:	3140      	adds	r1, #64	; 0x40
20008070:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20008074:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20008078:	dcb6      	bgt.n	20007fe8 <memcpy+0xa0>
2000807a:	4621      	mov	r1, r4
2000807c:	462b      	mov	r3, r5
2000807e:	1b54      	subs	r4, r2, r5
20008080:	e00f      	b.n	200080a2 <memcpy+0x15a>
20008082:	f851 5c10 	ldr.w	r5, [r1, #-16]
20008086:	f843 5c10 	str.w	r5, [r3, #-16]
2000808a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000808e:	f843 5c0c 	str.w	r5, [r3, #-12]
20008092:	f851 5c08 	ldr.w	r5, [r1, #-8]
20008096:	f843 5c08 	str.w	r5, [r3, #-8]
2000809a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000809e:	f843 5c04 	str.w	r5, [r3, #-4]
200080a2:	2c0f      	cmp	r4, #15
200080a4:	460d      	mov	r5, r1
200080a6:	469c      	mov	ip, r3
200080a8:	f101 0110 	add.w	r1, r1, #16
200080ac:	f103 0310 	add.w	r3, r3, #16
200080b0:	f1a4 0410 	sub.w	r4, r4, #16
200080b4:	dce5      	bgt.n	20008082 <memcpy+0x13a>
200080b6:	ebcc 0102 	rsb	r1, ip, r2
200080ba:	2300      	movs	r3, #0
200080bc:	e003      	b.n	200080c6 <memcpy+0x17e>
200080be:	58ec      	ldr	r4, [r5, r3]
200080c0:	f84c 4003 	str.w	r4, [ip, r3]
200080c4:	3304      	adds	r3, #4
200080c6:	195e      	adds	r6, r3, r5
200080c8:	2903      	cmp	r1, #3
200080ca:	eb03 040c 	add.w	r4, r3, ip
200080ce:	f1a1 0104 	sub.w	r1, r1, #4
200080d2:	dcf4      	bgt.n	200080be <memcpy+0x176>
200080d4:	e77f      	b.n	20007fd6 <memcpy+0x8e>
200080d6:	bf00      	nop

200080d8 <memmove>:
200080d8:	4288      	cmp	r0, r1
200080da:	468c      	mov	ip, r1
200080dc:	b470      	push	{r4, r5, r6}
200080de:	4605      	mov	r5, r0
200080e0:	4614      	mov	r4, r2
200080e2:	d90e      	bls.n	20008102 <memmove+0x2a>
200080e4:	188b      	adds	r3, r1, r2
200080e6:	4298      	cmp	r0, r3
200080e8:	d20b      	bcs.n	20008102 <memmove+0x2a>
200080ea:	b142      	cbz	r2, 200080fe <memmove+0x26>
200080ec:	ebc2 0c03 	rsb	ip, r2, r3
200080f0:	4601      	mov	r1, r0
200080f2:	1e53      	subs	r3, r2, #1
200080f4:	f81c 2003 	ldrb.w	r2, [ip, r3]
200080f8:	54ca      	strb	r2, [r1, r3]
200080fa:	3b01      	subs	r3, #1
200080fc:	d2fa      	bcs.n	200080f4 <memmove+0x1c>
200080fe:	bc70      	pop	{r4, r5, r6}
20008100:	4770      	bx	lr
20008102:	2a0f      	cmp	r2, #15
20008104:	d809      	bhi.n	2000811a <memmove+0x42>
20008106:	2c00      	cmp	r4, #0
20008108:	d0f9      	beq.n	200080fe <memmove+0x26>
2000810a:	2300      	movs	r3, #0
2000810c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20008110:	54ea      	strb	r2, [r5, r3]
20008112:	3301      	adds	r3, #1
20008114:	42a3      	cmp	r3, r4
20008116:	d1f9      	bne.n	2000810c <memmove+0x34>
20008118:	e7f1      	b.n	200080fe <memmove+0x26>
2000811a:	ea41 0300 	orr.w	r3, r1, r0
2000811e:	f013 0f03 	tst.w	r3, #3
20008122:	d1f0      	bne.n	20008106 <memmove+0x2e>
20008124:	4694      	mov	ip, r2
20008126:	460c      	mov	r4, r1
20008128:	4603      	mov	r3, r0
2000812a:	6825      	ldr	r5, [r4, #0]
2000812c:	f1ac 0c10 	sub.w	ip, ip, #16
20008130:	601d      	str	r5, [r3, #0]
20008132:	6865      	ldr	r5, [r4, #4]
20008134:	605d      	str	r5, [r3, #4]
20008136:	68a5      	ldr	r5, [r4, #8]
20008138:	609d      	str	r5, [r3, #8]
2000813a:	68e5      	ldr	r5, [r4, #12]
2000813c:	3410      	adds	r4, #16
2000813e:	60dd      	str	r5, [r3, #12]
20008140:	3310      	adds	r3, #16
20008142:	f1bc 0f0f 	cmp.w	ip, #15
20008146:	d8f0      	bhi.n	2000812a <memmove+0x52>
20008148:	3a10      	subs	r2, #16
2000814a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000814e:	f10c 0501 	add.w	r5, ip, #1
20008152:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20008156:	012d      	lsls	r5, r5, #4
20008158:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000815c:	eb01 0c05 	add.w	ip, r1, r5
20008160:	1945      	adds	r5, r0, r5
20008162:	2e03      	cmp	r6, #3
20008164:	4634      	mov	r4, r6
20008166:	d9ce      	bls.n	20008106 <memmove+0x2e>
20008168:	2300      	movs	r3, #0
2000816a:	f85c 2003 	ldr.w	r2, [ip, r3]
2000816e:	50ea      	str	r2, [r5, r3]
20008170:	3304      	adds	r3, #4
20008172:	1af2      	subs	r2, r6, r3
20008174:	2a03      	cmp	r2, #3
20008176:	d8f8      	bhi.n	2000816a <memmove+0x92>
20008178:	3e04      	subs	r6, #4
2000817a:	08b3      	lsrs	r3, r6, #2
2000817c:	1c5a      	adds	r2, r3, #1
2000817e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20008182:	0092      	lsls	r2, r2, #2
20008184:	4494      	add	ip, r2
20008186:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000818a:	18ad      	adds	r5, r5, r2
2000818c:	e7bb      	b.n	20008106 <memmove+0x2e>
2000818e:	bf00      	nop

20008190 <__hi0bits>:
20008190:	0c02      	lsrs	r2, r0, #16
20008192:	4603      	mov	r3, r0
20008194:	0412      	lsls	r2, r2, #16
20008196:	b1b2      	cbz	r2, 200081c6 <__hi0bits+0x36>
20008198:	2000      	movs	r0, #0
2000819a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000819e:	d101      	bne.n	200081a4 <__hi0bits+0x14>
200081a0:	3008      	adds	r0, #8
200081a2:	021b      	lsls	r3, r3, #8
200081a4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200081a8:	d101      	bne.n	200081ae <__hi0bits+0x1e>
200081aa:	3004      	adds	r0, #4
200081ac:	011b      	lsls	r3, r3, #4
200081ae:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200081b2:	d101      	bne.n	200081b8 <__hi0bits+0x28>
200081b4:	3002      	adds	r0, #2
200081b6:	009b      	lsls	r3, r3, #2
200081b8:	2b00      	cmp	r3, #0
200081ba:	db03      	blt.n	200081c4 <__hi0bits+0x34>
200081bc:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200081c0:	d004      	beq.n	200081cc <__hi0bits+0x3c>
200081c2:	3001      	adds	r0, #1
200081c4:	4770      	bx	lr
200081c6:	0403      	lsls	r3, r0, #16
200081c8:	2010      	movs	r0, #16
200081ca:	e7e6      	b.n	2000819a <__hi0bits+0xa>
200081cc:	2020      	movs	r0, #32
200081ce:	4770      	bx	lr

200081d0 <__lo0bits>:
200081d0:	6803      	ldr	r3, [r0, #0]
200081d2:	4602      	mov	r2, r0
200081d4:	f013 0007 	ands.w	r0, r3, #7
200081d8:	d009      	beq.n	200081ee <__lo0bits+0x1e>
200081da:	f013 0f01 	tst.w	r3, #1
200081de:	d121      	bne.n	20008224 <__lo0bits+0x54>
200081e0:	f013 0f02 	tst.w	r3, #2
200081e4:	d122      	bne.n	2000822c <__lo0bits+0x5c>
200081e6:	089b      	lsrs	r3, r3, #2
200081e8:	2002      	movs	r0, #2
200081ea:	6013      	str	r3, [r2, #0]
200081ec:	4770      	bx	lr
200081ee:	b299      	uxth	r1, r3
200081f0:	b909      	cbnz	r1, 200081f6 <__lo0bits+0x26>
200081f2:	0c1b      	lsrs	r3, r3, #16
200081f4:	2010      	movs	r0, #16
200081f6:	f013 0fff 	tst.w	r3, #255	; 0xff
200081fa:	d101      	bne.n	20008200 <__lo0bits+0x30>
200081fc:	3008      	adds	r0, #8
200081fe:	0a1b      	lsrs	r3, r3, #8
20008200:	f013 0f0f 	tst.w	r3, #15
20008204:	d101      	bne.n	2000820a <__lo0bits+0x3a>
20008206:	3004      	adds	r0, #4
20008208:	091b      	lsrs	r3, r3, #4
2000820a:	f013 0f03 	tst.w	r3, #3
2000820e:	d101      	bne.n	20008214 <__lo0bits+0x44>
20008210:	3002      	adds	r0, #2
20008212:	089b      	lsrs	r3, r3, #2
20008214:	f013 0f01 	tst.w	r3, #1
20008218:	d102      	bne.n	20008220 <__lo0bits+0x50>
2000821a:	085b      	lsrs	r3, r3, #1
2000821c:	d004      	beq.n	20008228 <__lo0bits+0x58>
2000821e:	3001      	adds	r0, #1
20008220:	6013      	str	r3, [r2, #0]
20008222:	4770      	bx	lr
20008224:	2000      	movs	r0, #0
20008226:	4770      	bx	lr
20008228:	2020      	movs	r0, #32
2000822a:	4770      	bx	lr
2000822c:	085b      	lsrs	r3, r3, #1
2000822e:	2001      	movs	r0, #1
20008230:	6013      	str	r3, [r2, #0]
20008232:	4770      	bx	lr

20008234 <__mcmp>:
20008234:	4603      	mov	r3, r0
20008236:	690a      	ldr	r2, [r1, #16]
20008238:	6900      	ldr	r0, [r0, #16]
2000823a:	b410      	push	{r4}
2000823c:	1a80      	subs	r0, r0, r2
2000823e:	d111      	bne.n	20008264 <__mcmp+0x30>
20008240:	3204      	adds	r2, #4
20008242:	f103 0c14 	add.w	ip, r3, #20
20008246:	0092      	lsls	r2, r2, #2
20008248:	189b      	adds	r3, r3, r2
2000824a:	1889      	adds	r1, r1, r2
2000824c:	3104      	adds	r1, #4
2000824e:	3304      	adds	r3, #4
20008250:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008254:	3b04      	subs	r3, #4
20008256:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000825a:	3904      	subs	r1, #4
2000825c:	4294      	cmp	r4, r2
2000825e:	d103      	bne.n	20008268 <__mcmp+0x34>
20008260:	459c      	cmp	ip, r3
20008262:	d3f5      	bcc.n	20008250 <__mcmp+0x1c>
20008264:	bc10      	pop	{r4}
20008266:	4770      	bx	lr
20008268:	bf38      	it	cc
2000826a:	f04f 30ff 	movcc.w	r0, #4294967295
2000826e:	d3f9      	bcc.n	20008264 <__mcmp+0x30>
20008270:	2001      	movs	r0, #1
20008272:	e7f7      	b.n	20008264 <__mcmp+0x30>

20008274 <__ulp>:
20008274:	f240 0300 	movw	r3, #0
20008278:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000827c:	ea01 0303 	and.w	r3, r1, r3
20008280:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20008284:	2b00      	cmp	r3, #0
20008286:	dd02      	ble.n	2000828e <__ulp+0x1a>
20008288:	4619      	mov	r1, r3
2000828a:	2000      	movs	r0, #0
2000828c:	4770      	bx	lr
2000828e:	425b      	negs	r3, r3
20008290:	151b      	asrs	r3, r3, #20
20008292:	2b13      	cmp	r3, #19
20008294:	dd0e      	ble.n	200082b4 <__ulp+0x40>
20008296:	3b14      	subs	r3, #20
20008298:	2b1e      	cmp	r3, #30
2000829a:	dd03      	ble.n	200082a4 <__ulp+0x30>
2000829c:	2301      	movs	r3, #1
2000829e:	2100      	movs	r1, #0
200082a0:	4618      	mov	r0, r3
200082a2:	4770      	bx	lr
200082a4:	2201      	movs	r2, #1
200082a6:	f1c3 031f 	rsb	r3, r3, #31
200082aa:	2100      	movs	r1, #0
200082ac:	fa12 f303 	lsls.w	r3, r2, r3
200082b0:	4618      	mov	r0, r3
200082b2:	4770      	bx	lr
200082b4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200082b8:	2000      	movs	r0, #0
200082ba:	fa52 f103 	asrs.w	r1, r2, r3
200082be:	4770      	bx	lr

200082c0 <__b2d>:
200082c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200082c4:	6904      	ldr	r4, [r0, #16]
200082c6:	f100 0614 	add.w	r6, r0, #20
200082ca:	460f      	mov	r7, r1
200082cc:	3404      	adds	r4, #4
200082ce:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
200082d2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200082d6:	46a0      	mov	r8, r4
200082d8:	4628      	mov	r0, r5
200082da:	f7ff ff59 	bl	20008190 <__hi0bits>
200082de:	280a      	cmp	r0, #10
200082e0:	f1c0 0320 	rsb	r3, r0, #32
200082e4:	603b      	str	r3, [r7, #0]
200082e6:	dc14      	bgt.n	20008312 <__b2d+0x52>
200082e8:	42a6      	cmp	r6, r4
200082ea:	f1c0 030b 	rsb	r3, r0, #11
200082ee:	d237      	bcs.n	20008360 <__b2d+0xa0>
200082f0:	f854 1c04 	ldr.w	r1, [r4, #-4]
200082f4:	40d9      	lsrs	r1, r3
200082f6:	fa25 fc03 	lsr.w	ip, r5, r3
200082fa:	3015      	adds	r0, #21
200082fc:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008300:	4085      	lsls	r5, r0
20008302:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20008306:	ea41 0205 	orr.w	r2, r1, r5
2000830a:	4610      	mov	r0, r2
2000830c:	4619      	mov	r1, r3
2000830e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008312:	42a6      	cmp	r6, r4
20008314:	d320      	bcc.n	20008358 <__b2d+0x98>
20008316:	2100      	movs	r1, #0
20008318:	380b      	subs	r0, #11
2000831a:	bf02      	ittt	eq
2000831c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20008320:	460a      	moveq	r2, r1
20008322:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20008326:	d0f0      	beq.n	2000830a <__b2d+0x4a>
20008328:	42b4      	cmp	r4, r6
2000832a:	f1c0 0320 	rsb	r3, r0, #32
2000832e:	d919      	bls.n	20008364 <__b2d+0xa4>
20008330:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008334:	40dc      	lsrs	r4, r3
20008336:	4085      	lsls	r5, r0
20008338:	fa21 fc03 	lsr.w	ip, r1, r3
2000833c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008340:	fa11 f000 	lsls.w	r0, r1, r0
20008344:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008348:	ea44 0200 	orr.w	r2, r4, r0
2000834c:	ea45 030c 	orr.w	r3, r5, ip
20008350:	4610      	mov	r0, r2
20008352:	4619      	mov	r1, r3
20008354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008358:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000835c:	3c04      	subs	r4, #4
2000835e:	e7db      	b.n	20008318 <__b2d+0x58>
20008360:	2100      	movs	r1, #0
20008362:	e7c8      	b.n	200082f6 <__b2d+0x36>
20008364:	2400      	movs	r4, #0
20008366:	e7e6      	b.n	20008336 <__b2d+0x76>

20008368 <__ratio>:
20008368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000836c:	b083      	sub	sp, #12
2000836e:	460e      	mov	r6, r1
20008370:	a901      	add	r1, sp, #4
20008372:	4607      	mov	r7, r0
20008374:	f7ff ffa4 	bl	200082c0 <__b2d>
20008378:	460d      	mov	r5, r1
2000837a:	4604      	mov	r4, r0
2000837c:	4669      	mov	r1, sp
2000837e:	4630      	mov	r0, r6
20008380:	f7ff ff9e 	bl	200082c0 <__b2d>
20008384:	f8dd c004 	ldr.w	ip, [sp, #4]
20008388:	46a9      	mov	r9, r5
2000838a:	46a0      	mov	r8, r4
2000838c:	460b      	mov	r3, r1
2000838e:	4602      	mov	r2, r0
20008390:	6931      	ldr	r1, [r6, #16]
20008392:	4616      	mov	r6, r2
20008394:	6938      	ldr	r0, [r7, #16]
20008396:	461f      	mov	r7, r3
20008398:	1a40      	subs	r0, r0, r1
2000839a:	9900      	ldr	r1, [sp, #0]
2000839c:	ebc1 010c 	rsb	r1, r1, ip
200083a0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200083a4:	2900      	cmp	r1, #0
200083a6:	bfc9      	itett	gt
200083a8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200083ac:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200083b0:	4624      	movgt	r4, r4
200083b2:	464d      	movgt	r5, r9
200083b4:	bfdc      	itt	le
200083b6:	4612      	movle	r2, r2
200083b8:	463b      	movle	r3, r7
200083ba:	4620      	mov	r0, r4
200083bc:	4629      	mov	r1, r5
200083be:	f001 fc13 	bl	20009be8 <__aeabi_ddiv>
200083c2:	b003      	add	sp, #12
200083c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200083c8 <_mprec_log10>:
200083c8:	2817      	cmp	r0, #23
200083ca:	b510      	push	{r4, lr}
200083cc:	4604      	mov	r4, r0
200083ce:	dd0e      	ble.n	200083ee <_mprec_log10+0x26>
200083d0:	f240 0100 	movw	r1, #0
200083d4:	2000      	movs	r0, #0
200083d6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200083da:	f240 0300 	movw	r3, #0
200083de:	2200      	movs	r2, #0
200083e0:	f2c4 0324 	movt	r3, #16420	; 0x4024
200083e4:	f001 fad6 	bl	20009994 <__aeabi_dmul>
200083e8:	3c01      	subs	r4, #1
200083ea:	d1f6      	bne.n	200083da <_mprec_log10+0x12>
200083ec:	bd10      	pop	{r4, pc}
200083ee:	f64a 43a0 	movw	r3, #44192	; 0xaca0
200083f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083f6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200083fa:	e9d3 0100 	ldrd	r0, r1, [r3]
200083fe:	bd10      	pop	{r4, pc}

20008400 <__copybits>:
20008400:	6913      	ldr	r3, [r2, #16]
20008402:	3901      	subs	r1, #1
20008404:	f102 0c14 	add.w	ip, r2, #20
20008408:	b410      	push	{r4}
2000840a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000840e:	114c      	asrs	r4, r1, #5
20008410:	3214      	adds	r2, #20
20008412:	3401      	adds	r4, #1
20008414:	4594      	cmp	ip, r2
20008416:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000841a:	d20f      	bcs.n	2000843c <__copybits+0x3c>
2000841c:	2300      	movs	r3, #0
2000841e:	f85c 1003 	ldr.w	r1, [ip, r3]
20008422:	50c1      	str	r1, [r0, r3]
20008424:	3304      	adds	r3, #4
20008426:	eb03 010c 	add.w	r1, r3, ip
2000842a:	428a      	cmp	r2, r1
2000842c:	d8f7      	bhi.n	2000841e <__copybits+0x1e>
2000842e:	ea6f 0c0c 	mvn.w	ip, ip
20008432:	4462      	add	r2, ip
20008434:	f022 0203 	bic.w	r2, r2, #3
20008438:	3204      	adds	r2, #4
2000843a:	1880      	adds	r0, r0, r2
2000843c:	4284      	cmp	r4, r0
2000843e:	d904      	bls.n	2000844a <__copybits+0x4a>
20008440:	2300      	movs	r3, #0
20008442:	f840 3b04 	str.w	r3, [r0], #4
20008446:	4284      	cmp	r4, r0
20008448:	d8fb      	bhi.n	20008442 <__copybits+0x42>
2000844a:	bc10      	pop	{r4}
2000844c:	4770      	bx	lr
2000844e:	bf00      	nop

20008450 <__any_on>:
20008450:	6902      	ldr	r2, [r0, #16]
20008452:	114b      	asrs	r3, r1, #5
20008454:	429a      	cmp	r2, r3
20008456:	db10      	blt.n	2000847a <__any_on+0x2a>
20008458:	dd0e      	ble.n	20008478 <__any_on+0x28>
2000845a:	f011 011f 	ands.w	r1, r1, #31
2000845e:	d00b      	beq.n	20008478 <__any_on+0x28>
20008460:	461a      	mov	r2, r3
20008462:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008466:	695b      	ldr	r3, [r3, #20]
20008468:	fa23 fc01 	lsr.w	ip, r3, r1
2000846c:	fa0c f101 	lsl.w	r1, ip, r1
20008470:	4299      	cmp	r1, r3
20008472:	d002      	beq.n	2000847a <__any_on+0x2a>
20008474:	2001      	movs	r0, #1
20008476:	4770      	bx	lr
20008478:	461a      	mov	r2, r3
2000847a:	3204      	adds	r2, #4
2000847c:	f100 0114 	add.w	r1, r0, #20
20008480:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20008484:	f103 0c04 	add.w	ip, r3, #4
20008488:	4561      	cmp	r1, ip
2000848a:	d20b      	bcs.n	200084a4 <__any_on+0x54>
2000848c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008490:	2a00      	cmp	r2, #0
20008492:	d1ef      	bne.n	20008474 <__any_on+0x24>
20008494:	4299      	cmp	r1, r3
20008496:	d205      	bcs.n	200084a4 <__any_on+0x54>
20008498:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000849c:	2a00      	cmp	r2, #0
2000849e:	d1e9      	bne.n	20008474 <__any_on+0x24>
200084a0:	4299      	cmp	r1, r3
200084a2:	d3f9      	bcc.n	20008498 <__any_on+0x48>
200084a4:	2000      	movs	r0, #0
200084a6:	4770      	bx	lr

200084a8 <_Bfree>:
200084a8:	b530      	push	{r4, r5, lr}
200084aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
200084ac:	b083      	sub	sp, #12
200084ae:	4604      	mov	r4, r0
200084b0:	b155      	cbz	r5, 200084c8 <_Bfree+0x20>
200084b2:	b139      	cbz	r1, 200084c4 <_Bfree+0x1c>
200084b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
200084b6:	684a      	ldr	r2, [r1, #4]
200084b8:	68db      	ldr	r3, [r3, #12]
200084ba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200084be:	6008      	str	r0, [r1, #0]
200084c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200084c4:	b003      	add	sp, #12
200084c6:	bd30      	pop	{r4, r5, pc}
200084c8:	2010      	movs	r0, #16
200084ca:	9101      	str	r1, [sp, #4]
200084cc:	f7fb ff0a 	bl	200042e4 <malloc>
200084d0:	9901      	ldr	r1, [sp, #4]
200084d2:	6260      	str	r0, [r4, #36]	; 0x24
200084d4:	60c5      	str	r5, [r0, #12]
200084d6:	6045      	str	r5, [r0, #4]
200084d8:	6085      	str	r5, [r0, #8]
200084da:	6005      	str	r5, [r0, #0]
200084dc:	e7e9      	b.n	200084b2 <_Bfree+0xa>
200084de:	bf00      	nop

200084e0 <_Balloc>:
200084e0:	b570      	push	{r4, r5, r6, lr}
200084e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
200084e4:	4606      	mov	r6, r0
200084e6:	460d      	mov	r5, r1
200084e8:	b164      	cbz	r4, 20008504 <_Balloc+0x24>
200084ea:	68e2      	ldr	r2, [r4, #12]
200084ec:	b1a2      	cbz	r2, 20008518 <_Balloc+0x38>
200084ee:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
200084f2:	b1eb      	cbz	r3, 20008530 <_Balloc+0x50>
200084f4:	6819      	ldr	r1, [r3, #0]
200084f6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200084fa:	2200      	movs	r2, #0
200084fc:	60da      	str	r2, [r3, #12]
200084fe:	611a      	str	r2, [r3, #16]
20008500:	4618      	mov	r0, r3
20008502:	bd70      	pop	{r4, r5, r6, pc}
20008504:	2010      	movs	r0, #16
20008506:	f7fb feed 	bl	200042e4 <malloc>
2000850a:	2300      	movs	r3, #0
2000850c:	4604      	mov	r4, r0
2000850e:	6270      	str	r0, [r6, #36]	; 0x24
20008510:	60c3      	str	r3, [r0, #12]
20008512:	6043      	str	r3, [r0, #4]
20008514:	6083      	str	r3, [r0, #8]
20008516:	6003      	str	r3, [r0, #0]
20008518:	2210      	movs	r2, #16
2000851a:	4630      	mov	r0, r6
2000851c:	2104      	movs	r1, #4
2000851e:	f000 fe43 	bl	200091a8 <_calloc_r>
20008522:	6a73      	ldr	r3, [r6, #36]	; 0x24
20008524:	60e0      	str	r0, [r4, #12]
20008526:	68da      	ldr	r2, [r3, #12]
20008528:	2a00      	cmp	r2, #0
2000852a:	d1e0      	bne.n	200084ee <_Balloc+0xe>
2000852c:	4613      	mov	r3, r2
2000852e:	e7e7      	b.n	20008500 <_Balloc+0x20>
20008530:	2401      	movs	r4, #1
20008532:	4630      	mov	r0, r6
20008534:	4621      	mov	r1, r4
20008536:	40ac      	lsls	r4, r5
20008538:	1d62      	adds	r2, r4, #5
2000853a:	0092      	lsls	r2, r2, #2
2000853c:	f000 fe34 	bl	200091a8 <_calloc_r>
20008540:	4603      	mov	r3, r0
20008542:	2800      	cmp	r0, #0
20008544:	d0dc      	beq.n	20008500 <_Balloc+0x20>
20008546:	6045      	str	r5, [r0, #4]
20008548:	6084      	str	r4, [r0, #8]
2000854a:	e7d6      	b.n	200084fa <_Balloc+0x1a>

2000854c <__d2b>:
2000854c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008550:	b083      	sub	sp, #12
20008552:	2101      	movs	r1, #1
20008554:	461d      	mov	r5, r3
20008556:	4614      	mov	r4, r2
20008558:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000855a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000855c:	f7ff ffc0 	bl	200084e0 <_Balloc>
20008560:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008564:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008568:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000856c:	4615      	mov	r5, r2
2000856e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20008572:	9300      	str	r3, [sp, #0]
20008574:	bf1c      	itt	ne
20008576:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000857a:	9300      	strne	r3, [sp, #0]
2000857c:	4680      	mov	r8, r0
2000857e:	2c00      	cmp	r4, #0
20008580:	d023      	beq.n	200085ca <__d2b+0x7e>
20008582:	a802      	add	r0, sp, #8
20008584:	f840 4d04 	str.w	r4, [r0, #-4]!
20008588:	f7ff fe22 	bl	200081d0 <__lo0bits>
2000858c:	4603      	mov	r3, r0
2000858e:	2800      	cmp	r0, #0
20008590:	d137      	bne.n	20008602 <__d2b+0xb6>
20008592:	9901      	ldr	r1, [sp, #4]
20008594:	9a00      	ldr	r2, [sp, #0]
20008596:	f8c8 1014 	str.w	r1, [r8, #20]
2000859a:	2a00      	cmp	r2, #0
2000859c:	bf14      	ite	ne
2000859e:	2402      	movne	r4, #2
200085a0:	2401      	moveq	r4, #1
200085a2:	f8c8 2018 	str.w	r2, [r8, #24]
200085a6:	f8c8 4010 	str.w	r4, [r8, #16]
200085aa:	f1ba 0f00 	cmp.w	sl, #0
200085ae:	d01b      	beq.n	200085e8 <__d2b+0x9c>
200085b0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200085b4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200085b8:	f1aa 0a03 	sub.w	sl, sl, #3
200085bc:	4453      	add	r3, sl
200085be:	603b      	str	r3, [r7, #0]
200085c0:	6032      	str	r2, [r6, #0]
200085c2:	4640      	mov	r0, r8
200085c4:	b003      	add	sp, #12
200085c6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200085ca:	4668      	mov	r0, sp
200085cc:	f7ff fe00 	bl	200081d0 <__lo0bits>
200085d0:	2301      	movs	r3, #1
200085d2:	461c      	mov	r4, r3
200085d4:	f8c8 3010 	str.w	r3, [r8, #16]
200085d8:	9b00      	ldr	r3, [sp, #0]
200085da:	f8c8 3014 	str.w	r3, [r8, #20]
200085de:	f100 0320 	add.w	r3, r0, #32
200085e2:	f1ba 0f00 	cmp.w	sl, #0
200085e6:	d1e3      	bne.n	200085b0 <__d2b+0x64>
200085e8:	eb08 0284 	add.w	r2, r8, r4, lsl #2
200085ec:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
200085f0:	3b02      	subs	r3, #2
200085f2:	603b      	str	r3, [r7, #0]
200085f4:	6910      	ldr	r0, [r2, #16]
200085f6:	f7ff fdcb 	bl	20008190 <__hi0bits>
200085fa:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
200085fe:	6030      	str	r0, [r6, #0]
20008600:	e7df      	b.n	200085c2 <__d2b+0x76>
20008602:	9a00      	ldr	r2, [sp, #0]
20008604:	f1c0 0120 	rsb	r1, r0, #32
20008608:	fa12 f101 	lsls.w	r1, r2, r1
2000860c:	40c2      	lsrs	r2, r0
2000860e:	9801      	ldr	r0, [sp, #4]
20008610:	4301      	orrs	r1, r0
20008612:	f8c8 1014 	str.w	r1, [r8, #20]
20008616:	9200      	str	r2, [sp, #0]
20008618:	e7bf      	b.n	2000859a <__d2b+0x4e>
2000861a:	bf00      	nop

2000861c <__mdiff>:
2000861c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008620:	6913      	ldr	r3, [r2, #16]
20008622:	690f      	ldr	r7, [r1, #16]
20008624:	460c      	mov	r4, r1
20008626:	4615      	mov	r5, r2
20008628:	1aff      	subs	r7, r7, r3
2000862a:	2f00      	cmp	r7, #0
2000862c:	d04f      	beq.n	200086ce <__mdiff+0xb2>
2000862e:	db6a      	blt.n	20008706 <__mdiff+0xea>
20008630:	2700      	movs	r7, #0
20008632:	f101 0614 	add.w	r6, r1, #20
20008636:	6861      	ldr	r1, [r4, #4]
20008638:	f7ff ff52 	bl	200084e0 <_Balloc>
2000863c:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008640:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008644:	f105 0114 	add.w	r1, r5, #20
20008648:	2200      	movs	r2, #0
2000864a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000864e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008652:	f105 0814 	add.w	r8, r5, #20
20008656:	3414      	adds	r4, #20
20008658:	f100 0314 	add.w	r3, r0, #20
2000865c:	60c7      	str	r7, [r0, #12]
2000865e:	f851 7b04 	ldr.w	r7, [r1], #4
20008662:	f856 5b04 	ldr.w	r5, [r6], #4
20008666:	46bb      	mov	fp, r7
20008668:	fa1f fa87 	uxth.w	sl, r7
2000866c:	0c3f      	lsrs	r7, r7, #16
2000866e:	fa1f f985 	uxth.w	r9, r5
20008672:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20008676:	ebca 0a09 	rsb	sl, sl, r9
2000867a:	4452      	add	r2, sl
2000867c:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008680:	b292      	uxth	r2, r2
20008682:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20008686:	f843 2b04 	str.w	r2, [r3], #4
2000868a:	143a      	asrs	r2, r7, #16
2000868c:	4588      	cmp	r8, r1
2000868e:	d8e6      	bhi.n	2000865e <__mdiff+0x42>
20008690:	42a6      	cmp	r6, r4
20008692:	d20e      	bcs.n	200086b2 <__mdiff+0x96>
20008694:	f856 1b04 	ldr.w	r1, [r6], #4
20008698:	b28d      	uxth	r5, r1
2000869a:	0c09      	lsrs	r1, r1, #16
2000869c:	1952      	adds	r2, r2, r5
2000869e:	eb01 4122 	add.w	r1, r1, r2, asr #16
200086a2:	b292      	uxth	r2, r2
200086a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200086a8:	f843 2b04 	str.w	r2, [r3], #4
200086ac:	140a      	asrs	r2, r1, #16
200086ae:	42b4      	cmp	r4, r6
200086b0:	d8f0      	bhi.n	20008694 <__mdiff+0x78>
200086b2:	f853 2c04 	ldr.w	r2, [r3, #-4]
200086b6:	b932      	cbnz	r2, 200086c6 <__mdiff+0xaa>
200086b8:	f853 2c08 	ldr.w	r2, [r3, #-8]
200086bc:	f10c 3cff 	add.w	ip, ip, #4294967295
200086c0:	3b04      	subs	r3, #4
200086c2:	2a00      	cmp	r2, #0
200086c4:	d0f8      	beq.n	200086b8 <__mdiff+0x9c>
200086c6:	f8c0 c010 	str.w	ip, [r0, #16]
200086ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200086ce:	3304      	adds	r3, #4
200086d0:	f101 0614 	add.w	r6, r1, #20
200086d4:	009b      	lsls	r3, r3, #2
200086d6:	18d2      	adds	r2, r2, r3
200086d8:	18cb      	adds	r3, r1, r3
200086da:	3304      	adds	r3, #4
200086dc:	3204      	adds	r2, #4
200086de:	f853 cc04 	ldr.w	ip, [r3, #-4]
200086e2:	3b04      	subs	r3, #4
200086e4:	f852 1c04 	ldr.w	r1, [r2, #-4]
200086e8:	3a04      	subs	r2, #4
200086ea:	458c      	cmp	ip, r1
200086ec:	d10a      	bne.n	20008704 <__mdiff+0xe8>
200086ee:	429e      	cmp	r6, r3
200086f0:	d3f5      	bcc.n	200086de <__mdiff+0xc2>
200086f2:	2100      	movs	r1, #0
200086f4:	f7ff fef4 	bl	200084e0 <_Balloc>
200086f8:	2301      	movs	r3, #1
200086fa:	6103      	str	r3, [r0, #16]
200086fc:	2300      	movs	r3, #0
200086fe:	6143      	str	r3, [r0, #20]
20008700:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008704:	d297      	bcs.n	20008636 <__mdiff+0x1a>
20008706:	4623      	mov	r3, r4
20008708:	462c      	mov	r4, r5
2000870a:	2701      	movs	r7, #1
2000870c:	461d      	mov	r5, r3
2000870e:	f104 0614 	add.w	r6, r4, #20
20008712:	e790      	b.n	20008636 <__mdiff+0x1a>

20008714 <__lshift>:
20008714:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008718:	690d      	ldr	r5, [r1, #16]
2000871a:	688b      	ldr	r3, [r1, #8]
2000871c:	1156      	asrs	r6, r2, #5
2000871e:	3501      	adds	r5, #1
20008720:	460c      	mov	r4, r1
20008722:	19ad      	adds	r5, r5, r6
20008724:	4690      	mov	r8, r2
20008726:	429d      	cmp	r5, r3
20008728:	4682      	mov	sl, r0
2000872a:	6849      	ldr	r1, [r1, #4]
2000872c:	dd03      	ble.n	20008736 <__lshift+0x22>
2000872e:	005b      	lsls	r3, r3, #1
20008730:	3101      	adds	r1, #1
20008732:	429d      	cmp	r5, r3
20008734:	dcfb      	bgt.n	2000872e <__lshift+0x1a>
20008736:	4650      	mov	r0, sl
20008738:	f7ff fed2 	bl	200084e0 <_Balloc>
2000873c:	2e00      	cmp	r6, #0
2000873e:	4607      	mov	r7, r0
20008740:	f100 0214 	add.w	r2, r0, #20
20008744:	dd0a      	ble.n	2000875c <__lshift+0x48>
20008746:	2300      	movs	r3, #0
20008748:	4619      	mov	r1, r3
2000874a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000874e:	3301      	adds	r3, #1
20008750:	42b3      	cmp	r3, r6
20008752:	d1fa      	bne.n	2000874a <__lshift+0x36>
20008754:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008758:	f103 0214 	add.w	r2, r3, #20
2000875c:	6920      	ldr	r0, [r4, #16]
2000875e:	f104 0314 	add.w	r3, r4, #20
20008762:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20008766:	3014      	adds	r0, #20
20008768:	f018 081f 	ands.w	r8, r8, #31
2000876c:	d01b      	beq.n	200087a6 <__lshift+0x92>
2000876e:	f1c8 0e20 	rsb	lr, r8, #32
20008772:	2100      	movs	r1, #0
20008774:	681e      	ldr	r6, [r3, #0]
20008776:	fa06 fc08 	lsl.w	ip, r6, r8
2000877a:	ea41 010c 	orr.w	r1, r1, ip
2000877e:	f842 1b04 	str.w	r1, [r2], #4
20008782:	f853 1b04 	ldr.w	r1, [r3], #4
20008786:	4298      	cmp	r0, r3
20008788:	fa21 f10e 	lsr.w	r1, r1, lr
2000878c:	d8f2      	bhi.n	20008774 <__lshift+0x60>
2000878e:	6011      	str	r1, [r2, #0]
20008790:	b101      	cbz	r1, 20008794 <__lshift+0x80>
20008792:	3501      	adds	r5, #1
20008794:	4650      	mov	r0, sl
20008796:	3d01      	subs	r5, #1
20008798:	4621      	mov	r1, r4
2000879a:	613d      	str	r5, [r7, #16]
2000879c:	f7ff fe84 	bl	200084a8 <_Bfree>
200087a0:	4638      	mov	r0, r7
200087a2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200087a6:	f853 1008 	ldr.w	r1, [r3, r8]
200087aa:	f842 1008 	str.w	r1, [r2, r8]
200087ae:	f108 0804 	add.w	r8, r8, #4
200087b2:	eb08 0103 	add.w	r1, r8, r3
200087b6:	4288      	cmp	r0, r1
200087b8:	d9ec      	bls.n	20008794 <__lshift+0x80>
200087ba:	f853 1008 	ldr.w	r1, [r3, r8]
200087be:	f842 1008 	str.w	r1, [r2, r8]
200087c2:	f108 0804 	add.w	r8, r8, #4
200087c6:	eb08 0103 	add.w	r1, r8, r3
200087ca:	4288      	cmp	r0, r1
200087cc:	d8eb      	bhi.n	200087a6 <__lshift+0x92>
200087ce:	e7e1      	b.n	20008794 <__lshift+0x80>

200087d0 <__multiply>:
200087d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200087d4:	f8d1 8010 	ldr.w	r8, [r1, #16]
200087d8:	6917      	ldr	r7, [r2, #16]
200087da:	460d      	mov	r5, r1
200087dc:	4616      	mov	r6, r2
200087de:	b087      	sub	sp, #28
200087e0:	45b8      	cmp	r8, r7
200087e2:	bfb5      	itete	lt
200087e4:	4615      	movlt	r5, r2
200087e6:	463b      	movge	r3, r7
200087e8:	460b      	movlt	r3, r1
200087ea:	4647      	movge	r7, r8
200087ec:	bfb4      	ite	lt
200087ee:	461e      	movlt	r6, r3
200087f0:	4698      	movge	r8, r3
200087f2:	68ab      	ldr	r3, [r5, #8]
200087f4:	eb08 0407 	add.w	r4, r8, r7
200087f8:	6869      	ldr	r1, [r5, #4]
200087fa:	429c      	cmp	r4, r3
200087fc:	bfc8      	it	gt
200087fe:	3101      	addgt	r1, #1
20008800:	f7ff fe6e 	bl	200084e0 <_Balloc>
20008804:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20008808:	f100 0b14 	add.w	fp, r0, #20
2000880c:	3314      	adds	r3, #20
2000880e:	9003      	str	r0, [sp, #12]
20008810:	459b      	cmp	fp, r3
20008812:	9304      	str	r3, [sp, #16]
20008814:	d206      	bcs.n	20008824 <__multiply+0x54>
20008816:	9904      	ldr	r1, [sp, #16]
20008818:	465b      	mov	r3, fp
2000881a:	2200      	movs	r2, #0
2000881c:	f843 2b04 	str.w	r2, [r3], #4
20008820:	4299      	cmp	r1, r3
20008822:	d8fb      	bhi.n	2000881c <__multiply+0x4c>
20008824:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20008828:	f106 0914 	add.w	r9, r6, #20
2000882c:	f108 0814 	add.w	r8, r8, #20
20008830:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008834:	3514      	adds	r5, #20
20008836:	45c1      	cmp	r9, r8
20008838:	f8cd 8004 	str.w	r8, [sp, #4]
2000883c:	f10c 0c14 	add.w	ip, ip, #20
20008840:	9502      	str	r5, [sp, #8]
20008842:	d24b      	bcs.n	200088dc <__multiply+0x10c>
20008844:	f04f 0a00 	mov.w	sl, #0
20008848:	9405      	str	r4, [sp, #20]
2000884a:	f859 400a 	ldr.w	r4, [r9, sl]
2000884e:	eb0a 080b 	add.w	r8, sl, fp
20008852:	b2a0      	uxth	r0, r4
20008854:	b1d8      	cbz	r0, 2000888e <__multiply+0xbe>
20008856:	9a02      	ldr	r2, [sp, #8]
20008858:	4643      	mov	r3, r8
2000885a:	2400      	movs	r4, #0
2000885c:	f852 5b04 	ldr.w	r5, [r2], #4
20008860:	6819      	ldr	r1, [r3, #0]
20008862:	b2af      	uxth	r7, r5
20008864:	0c2d      	lsrs	r5, r5, #16
20008866:	b28e      	uxth	r6, r1
20008868:	0c09      	lsrs	r1, r1, #16
2000886a:	fb00 6607 	mla	r6, r0, r7, r6
2000886e:	fb00 1105 	mla	r1, r0, r5, r1
20008872:	1936      	adds	r6, r6, r4
20008874:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20008878:	b2b6      	uxth	r6, r6
2000887a:	0c0c      	lsrs	r4, r1, #16
2000887c:	4594      	cmp	ip, r2
2000887e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20008882:	f843 6b04 	str.w	r6, [r3], #4
20008886:	d8e9      	bhi.n	2000885c <__multiply+0x8c>
20008888:	601c      	str	r4, [r3, #0]
2000888a:	f859 400a 	ldr.w	r4, [r9, sl]
2000888e:	0c24      	lsrs	r4, r4, #16
20008890:	d01c      	beq.n	200088cc <__multiply+0xfc>
20008892:	f85b 200a 	ldr.w	r2, [fp, sl]
20008896:	4641      	mov	r1, r8
20008898:	9b02      	ldr	r3, [sp, #8]
2000889a:	2500      	movs	r5, #0
2000889c:	4610      	mov	r0, r2
2000889e:	881e      	ldrh	r6, [r3, #0]
200088a0:	b297      	uxth	r7, r2
200088a2:	fb06 5504 	mla	r5, r6, r4, r5
200088a6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200088aa:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200088ae:	600f      	str	r7, [r1, #0]
200088b0:	f851 0f04 	ldr.w	r0, [r1, #4]!
200088b4:	f853 2b04 	ldr.w	r2, [r3], #4
200088b8:	b286      	uxth	r6, r0
200088ba:	0c12      	lsrs	r2, r2, #16
200088bc:	fb02 6204 	mla	r2, r2, r4, r6
200088c0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200088c4:	0c15      	lsrs	r5, r2, #16
200088c6:	459c      	cmp	ip, r3
200088c8:	d8e9      	bhi.n	2000889e <__multiply+0xce>
200088ca:	600a      	str	r2, [r1, #0]
200088cc:	f10a 0a04 	add.w	sl, sl, #4
200088d0:	9a01      	ldr	r2, [sp, #4]
200088d2:	eb0a 0309 	add.w	r3, sl, r9
200088d6:	429a      	cmp	r2, r3
200088d8:	d8b7      	bhi.n	2000884a <__multiply+0x7a>
200088da:	9c05      	ldr	r4, [sp, #20]
200088dc:	2c00      	cmp	r4, #0
200088de:	dd0b      	ble.n	200088f8 <__multiply+0x128>
200088e0:	9a04      	ldr	r2, [sp, #16]
200088e2:	f852 3c04 	ldr.w	r3, [r2, #-4]
200088e6:	b93b      	cbnz	r3, 200088f8 <__multiply+0x128>
200088e8:	4613      	mov	r3, r2
200088ea:	e003      	b.n	200088f4 <__multiply+0x124>
200088ec:	f853 2c08 	ldr.w	r2, [r3, #-8]
200088f0:	3b04      	subs	r3, #4
200088f2:	b90a      	cbnz	r2, 200088f8 <__multiply+0x128>
200088f4:	3c01      	subs	r4, #1
200088f6:	d1f9      	bne.n	200088ec <__multiply+0x11c>
200088f8:	9b03      	ldr	r3, [sp, #12]
200088fa:	4618      	mov	r0, r3
200088fc:	611c      	str	r4, [r3, #16]
200088fe:	b007      	add	sp, #28
20008900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008904 <__i2b>:
20008904:	b510      	push	{r4, lr}
20008906:	460c      	mov	r4, r1
20008908:	2101      	movs	r1, #1
2000890a:	f7ff fde9 	bl	200084e0 <_Balloc>
2000890e:	2201      	movs	r2, #1
20008910:	6144      	str	r4, [r0, #20]
20008912:	6102      	str	r2, [r0, #16]
20008914:	bd10      	pop	{r4, pc}
20008916:	bf00      	nop

20008918 <__multadd>:
20008918:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000891c:	460d      	mov	r5, r1
2000891e:	2100      	movs	r1, #0
20008920:	4606      	mov	r6, r0
20008922:	692c      	ldr	r4, [r5, #16]
20008924:	b083      	sub	sp, #12
20008926:	f105 0814 	add.w	r8, r5, #20
2000892a:	4608      	mov	r0, r1
2000892c:	f858 7001 	ldr.w	r7, [r8, r1]
20008930:	3001      	adds	r0, #1
20008932:	fa1f fa87 	uxth.w	sl, r7
20008936:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000893a:	fb0a 3302 	mla	r3, sl, r2, r3
2000893e:	fb0c fc02 	mul.w	ip, ip, r2
20008942:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20008946:	b29b      	uxth	r3, r3
20008948:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000894c:	f848 3001 	str.w	r3, [r8, r1]
20008950:	3104      	adds	r1, #4
20008952:	4284      	cmp	r4, r0
20008954:	ea4f 431c 	mov.w	r3, ip, lsr #16
20008958:	dce8      	bgt.n	2000892c <__multadd+0x14>
2000895a:	b13b      	cbz	r3, 2000896c <__multadd+0x54>
2000895c:	68aa      	ldr	r2, [r5, #8]
2000895e:	4294      	cmp	r4, r2
20008960:	da08      	bge.n	20008974 <__multadd+0x5c>
20008962:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20008966:	3401      	adds	r4, #1
20008968:	612c      	str	r4, [r5, #16]
2000896a:	6153      	str	r3, [r2, #20]
2000896c:	4628      	mov	r0, r5
2000896e:	b003      	add	sp, #12
20008970:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008974:	6869      	ldr	r1, [r5, #4]
20008976:	4630      	mov	r0, r6
20008978:	9301      	str	r3, [sp, #4]
2000897a:	3101      	adds	r1, #1
2000897c:	f7ff fdb0 	bl	200084e0 <_Balloc>
20008980:	692a      	ldr	r2, [r5, #16]
20008982:	f105 010c 	add.w	r1, r5, #12
20008986:	3202      	adds	r2, #2
20008988:	0092      	lsls	r2, r2, #2
2000898a:	4607      	mov	r7, r0
2000898c:	300c      	adds	r0, #12
2000898e:	f7ff fadb 	bl	20007f48 <memcpy>
20008992:	4629      	mov	r1, r5
20008994:	4630      	mov	r0, r6
20008996:	463d      	mov	r5, r7
20008998:	f7ff fd86 	bl	200084a8 <_Bfree>
2000899c:	9b01      	ldr	r3, [sp, #4]
2000899e:	e7e0      	b.n	20008962 <__multadd+0x4a>

200089a0 <__pow5mult>:
200089a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200089a4:	4615      	mov	r5, r2
200089a6:	f012 0203 	ands.w	r2, r2, #3
200089aa:	4604      	mov	r4, r0
200089ac:	4688      	mov	r8, r1
200089ae:	d12c      	bne.n	20008a0a <__pow5mult+0x6a>
200089b0:	10ad      	asrs	r5, r5, #2
200089b2:	d01e      	beq.n	200089f2 <__pow5mult+0x52>
200089b4:	6a66      	ldr	r6, [r4, #36]	; 0x24
200089b6:	2e00      	cmp	r6, #0
200089b8:	d034      	beq.n	20008a24 <__pow5mult+0x84>
200089ba:	68b7      	ldr	r7, [r6, #8]
200089bc:	2f00      	cmp	r7, #0
200089be:	d03b      	beq.n	20008a38 <__pow5mult+0x98>
200089c0:	f015 0f01 	tst.w	r5, #1
200089c4:	d108      	bne.n	200089d8 <__pow5mult+0x38>
200089c6:	106d      	asrs	r5, r5, #1
200089c8:	d013      	beq.n	200089f2 <__pow5mult+0x52>
200089ca:	683e      	ldr	r6, [r7, #0]
200089cc:	b1a6      	cbz	r6, 200089f8 <__pow5mult+0x58>
200089ce:	4630      	mov	r0, r6
200089d0:	4607      	mov	r7, r0
200089d2:	f015 0f01 	tst.w	r5, #1
200089d6:	d0f6      	beq.n	200089c6 <__pow5mult+0x26>
200089d8:	4641      	mov	r1, r8
200089da:	463a      	mov	r2, r7
200089dc:	4620      	mov	r0, r4
200089de:	f7ff fef7 	bl	200087d0 <__multiply>
200089e2:	4641      	mov	r1, r8
200089e4:	4606      	mov	r6, r0
200089e6:	4620      	mov	r0, r4
200089e8:	f7ff fd5e 	bl	200084a8 <_Bfree>
200089ec:	106d      	asrs	r5, r5, #1
200089ee:	46b0      	mov	r8, r6
200089f0:	d1eb      	bne.n	200089ca <__pow5mult+0x2a>
200089f2:	4640      	mov	r0, r8
200089f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200089f8:	4639      	mov	r1, r7
200089fa:	463a      	mov	r2, r7
200089fc:	4620      	mov	r0, r4
200089fe:	f7ff fee7 	bl	200087d0 <__multiply>
20008a02:	6038      	str	r0, [r7, #0]
20008a04:	4607      	mov	r7, r0
20008a06:	6006      	str	r6, [r0, #0]
20008a08:	e7e3      	b.n	200089d2 <__pow5mult+0x32>
20008a0a:	f64a 4ca0 	movw	ip, #44192	; 0xaca0
20008a0e:	2300      	movs	r3, #0
20008a10:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008a14:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20008a18:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20008a1c:	f7ff ff7c 	bl	20008918 <__multadd>
20008a20:	4680      	mov	r8, r0
20008a22:	e7c5      	b.n	200089b0 <__pow5mult+0x10>
20008a24:	2010      	movs	r0, #16
20008a26:	f7fb fc5d 	bl	200042e4 <malloc>
20008a2a:	2300      	movs	r3, #0
20008a2c:	4606      	mov	r6, r0
20008a2e:	6260      	str	r0, [r4, #36]	; 0x24
20008a30:	60c3      	str	r3, [r0, #12]
20008a32:	6043      	str	r3, [r0, #4]
20008a34:	6083      	str	r3, [r0, #8]
20008a36:	6003      	str	r3, [r0, #0]
20008a38:	4620      	mov	r0, r4
20008a3a:	f240 2171 	movw	r1, #625	; 0x271
20008a3e:	f7ff ff61 	bl	20008904 <__i2b>
20008a42:	2300      	movs	r3, #0
20008a44:	60b0      	str	r0, [r6, #8]
20008a46:	4607      	mov	r7, r0
20008a48:	6003      	str	r3, [r0, #0]
20008a4a:	e7b9      	b.n	200089c0 <__pow5mult+0x20>

20008a4c <__s2b>:
20008a4c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008a50:	461e      	mov	r6, r3
20008a52:	f648 6339 	movw	r3, #36409	; 0x8e39
20008a56:	f106 0c08 	add.w	ip, r6, #8
20008a5a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20008a5e:	4688      	mov	r8, r1
20008a60:	4605      	mov	r5, r0
20008a62:	4617      	mov	r7, r2
20008a64:	fb83 130c 	smull	r1, r3, r3, ip
20008a68:	ea4f 7cec 	mov.w	ip, ip, asr #31
20008a6c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008a70:	f1bc 0f01 	cmp.w	ip, #1
20008a74:	dd35      	ble.n	20008ae2 <__s2b+0x96>
20008a76:	2100      	movs	r1, #0
20008a78:	2201      	movs	r2, #1
20008a7a:	0052      	lsls	r2, r2, #1
20008a7c:	3101      	adds	r1, #1
20008a7e:	4594      	cmp	ip, r2
20008a80:	dcfb      	bgt.n	20008a7a <__s2b+0x2e>
20008a82:	4628      	mov	r0, r5
20008a84:	f7ff fd2c 	bl	200084e0 <_Balloc>
20008a88:	9b08      	ldr	r3, [sp, #32]
20008a8a:	6143      	str	r3, [r0, #20]
20008a8c:	2301      	movs	r3, #1
20008a8e:	2f09      	cmp	r7, #9
20008a90:	6103      	str	r3, [r0, #16]
20008a92:	dd22      	ble.n	20008ada <__s2b+0x8e>
20008a94:	f108 0a09 	add.w	sl, r8, #9
20008a98:	2409      	movs	r4, #9
20008a9a:	f818 3004 	ldrb.w	r3, [r8, r4]
20008a9e:	4601      	mov	r1, r0
20008aa0:	220a      	movs	r2, #10
20008aa2:	3401      	adds	r4, #1
20008aa4:	3b30      	subs	r3, #48	; 0x30
20008aa6:	4628      	mov	r0, r5
20008aa8:	f7ff ff36 	bl	20008918 <__multadd>
20008aac:	42a7      	cmp	r7, r4
20008aae:	dcf4      	bgt.n	20008a9a <__s2b+0x4e>
20008ab0:	eb0a 0807 	add.w	r8, sl, r7
20008ab4:	f1a8 0808 	sub.w	r8, r8, #8
20008ab8:	42be      	cmp	r6, r7
20008aba:	dd0c      	ble.n	20008ad6 <__s2b+0x8a>
20008abc:	2400      	movs	r4, #0
20008abe:	f818 3004 	ldrb.w	r3, [r8, r4]
20008ac2:	4601      	mov	r1, r0
20008ac4:	3401      	adds	r4, #1
20008ac6:	220a      	movs	r2, #10
20008ac8:	3b30      	subs	r3, #48	; 0x30
20008aca:	4628      	mov	r0, r5
20008acc:	f7ff ff24 	bl	20008918 <__multadd>
20008ad0:	19e3      	adds	r3, r4, r7
20008ad2:	429e      	cmp	r6, r3
20008ad4:	dcf3      	bgt.n	20008abe <__s2b+0x72>
20008ad6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008ada:	f108 080a 	add.w	r8, r8, #10
20008ade:	2709      	movs	r7, #9
20008ae0:	e7ea      	b.n	20008ab8 <__s2b+0x6c>
20008ae2:	2100      	movs	r1, #0
20008ae4:	e7cd      	b.n	20008a82 <__s2b+0x36>
20008ae6:	bf00      	nop

20008ae8 <_realloc_r>:
20008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008aec:	4691      	mov	r9, r2
20008aee:	b083      	sub	sp, #12
20008af0:	4607      	mov	r7, r0
20008af2:	460e      	mov	r6, r1
20008af4:	2900      	cmp	r1, #0
20008af6:	f000 813a 	beq.w	20008d6e <_realloc_r+0x286>
20008afa:	f1a1 0808 	sub.w	r8, r1, #8
20008afe:	f109 040b 	add.w	r4, r9, #11
20008b02:	f7fb ff33 	bl	2000496c <__malloc_lock>
20008b06:	2c16      	cmp	r4, #22
20008b08:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008b0c:	460b      	mov	r3, r1
20008b0e:	f200 80a0 	bhi.w	20008c52 <_realloc_r+0x16a>
20008b12:	2210      	movs	r2, #16
20008b14:	2500      	movs	r5, #0
20008b16:	4614      	mov	r4, r2
20008b18:	454c      	cmp	r4, r9
20008b1a:	bf38      	it	cc
20008b1c:	f045 0501 	orrcc.w	r5, r5, #1
20008b20:	2d00      	cmp	r5, #0
20008b22:	f040 812a 	bne.w	20008d7a <_realloc_r+0x292>
20008b26:	f021 0a03 	bic.w	sl, r1, #3
20008b2a:	4592      	cmp	sl, r2
20008b2c:	bfa2      	ittt	ge
20008b2e:	4640      	movge	r0, r8
20008b30:	4655      	movge	r5, sl
20008b32:	f108 0808 	addge.w	r8, r8, #8
20008b36:	da75      	bge.n	20008c24 <_realloc_r+0x13c>
20008b38:	f64a 7300 	movw	r3, #44800	; 0xaf00
20008b3c:	eb08 000a 	add.w	r0, r8, sl
20008b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b44:	f8d3 e008 	ldr.w	lr, [r3, #8]
20008b48:	4586      	cmp	lr, r0
20008b4a:	f000 811a 	beq.w	20008d82 <_realloc_r+0x29a>
20008b4e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008b52:	f02c 0b01 	bic.w	fp, ip, #1
20008b56:	4483      	add	fp, r0
20008b58:	f8db b004 	ldr.w	fp, [fp, #4]
20008b5c:	f01b 0f01 	tst.w	fp, #1
20008b60:	d07c      	beq.n	20008c5c <_realloc_r+0x174>
20008b62:	46ac      	mov	ip, r5
20008b64:	4628      	mov	r0, r5
20008b66:	f011 0f01 	tst.w	r1, #1
20008b6a:	f040 809b 	bne.w	20008ca4 <_realloc_r+0x1bc>
20008b6e:	f856 1c08 	ldr.w	r1, [r6, #-8]
20008b72:	ebc1 0b08 	rsb	fp, r1, r8
20008b76:	f8db 5004 	ldr.w	r5, [fp, #4]
20008b7a:	f025 0503 	bic.w	r5, r5, #3
20008b7e:	2800      	cmp	r0, #0
20008b80:	f000 80dd 	beq.w	20008d3e <_realloc_r+0x256>
20008b84:	4570      	cmp	r0, lr
20008b86:	f000 811f 	beq.w	20008dc8 <_realloc_r+0x2e0>
20008b8a:	eb05 030a 	add.w	r3, r5, sl
20008b8e:	eb0c 0503 	add.w	r5, ip, r3
20008b92:	4295      	cmp	r5, r2
20008b94:	bfb8      	it	lt
20008b96:	461d      	movlt	r5, r3
20008b98:	f2c0 80d2 	blt.w	20008d40 <_realloc_r+0x258>
20008b9c:	6881      	ldr	r1, [r0, #8]
20008b9e:	465b      	mov	r3, fp
20008ba0:	68c0      	ldr	r0, [r0, #12]
20008ba2:	f1aa 0204 	sub.w	r2, sl, #4
20008ba6:	2a24      	cmp	r2, #36	; 0x24
20008ba8:	6081      	str	r1, [r0, #8]
20008baa:	60c8      	str	r0, [r1, #12]
20008bac:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008bb0:	f8db 000c 	ldr.w	r0, [fp, #12]
20008bb4:	6081      	str	r1, [r0, #8]
20008bb6:	60c8      	str	r0, [r1, #12]
20008bb8:	f200 80d0 	bhi.w	20008d5c <_realloc_r+0x274>
20008bbc:	2a13      	cmp	r2, #19
20008bbe:	469c      	mov	ip, r3
20008bc0:	d921      	bls.n	20008c06 <_realloc_r+0x11e>
20008bc2:	4631      	mov	r1, r6
20008bc4:	f10b 0c10 	add.w	ip, fp, #16
20008bc8:	f851 0b04 	ldr.w	r0, [r1], #4
20008bcc:	f8cb 0008 	str.w	r0, [fp, #8]
20008bd0:	6870      	ldr	r0, [r6, #4]
20008bd2:	1d0e      	adds	r6, r1, #4
20008bd4:	2a1b      	cmp	r2, #27
20008bd6:	f8cb 000c 	str.w	r0, [fp, #12]
20008bda:	d914      	bls.n	20008c06 <_realloc_r+0x11e>
20008bdc:	6848      	ldr	r0, [r1, #4]
20008bde:	1d31      	adds	r1, r6, #4
20008be0:	f10b 0c18 	add.w	ip, fp, #24
20008be4:	f8cb 0010 	str.w	r0, [fp, #16]
20008be8:	6870      	ldr	r0, [r6, #4]
20008bea:	1d0e      	adds	r6, r1, #4
20008bec:	2a24      	cmp	r2, #36	; 0x24
20008bee:	f8cb 0014 	str.w	r0, [fp, #20]
20008bf2:	d108      	bne.n	20008c06 <_realloc_r+0x11e>
20008bf4:	684a      	ldr	r2, [r1, #4]
20008bf6:	f10b 0c20 	add.w	ip, fp, #32
20008bfa:	f8cb 2018 	str.w	r2, [fp, #24]
20008bfe:	6872      	ldr	r2, [r6, #4]
20008c00:	3608      	adds	r6, #8
20008c02:	f8cb 201c 	str.w	r2, [fp, #28]
20008c06:	4631      	mov	r1, r6
20008c08:	4698      	mov	r8, r3
20008c0a:	4662      	mov	r2, ip
20008c0c:	4658      	mov	r0, fp
20008c0e:	f851 3b04 	ldr.w	r3, [r1], #4
20008c12:	f842 3b04 	str.w	r3, [r2], #4
20008c16:	6873      	ldr	r3, [r6, #4]
20008c18:	f8cc 3004 	str.w	r3, [ip, #4]
20008c1c:	684b      	ldr	r3, [r1, #4]
20008c1e:	6053      	str	r3, [r2, #4]
20008c20:	f8db 3004 	ldr.w	r3, [fp, #4]
20008c24:	ebc4 0c05 	rsb	ip, r4, r5
20008c28:	f1bc 0f0f 	cmp.w	ip, #15
20008c2c:	d826      	bhi.n	20008c7c <_realloc_r+0x194>
20008c2e:	1942      	adds	r2, r0, r5
20008c30:	f003 0301 	and.w	r3, r3, #1
20008c34:	ea43 0505 	orr.w	r5, r3, r5
20008c38:	6045      	str	r5, [r0, #4]
20008c3a:	6853      	ldr	r3, [r2, #4]
20008c3c:	f043 0301 	orr.w	r3, r3, #1
20008c40:	6053      	str	r3, [r2, #4]
20008c42:	4638      	mov	r0, r7
20008c44:	4645      	mov	r5, r8
20008c46:	f7fb fe93 	bl	20004970 <__malloc_unlock>
20008c4a:	4628      	mov	r0, r5
20008c4c:	b003      	add	sp, #12
20008c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008c52:	f024 0407 	bic.w	r4, r4, #7
20008c56:	4622      	mov	r2, r4
20008c58:	0fe5      	lsrs	r5, r4, #31
20008c5a:	e75d      	b.n	20008b18 <_realloc_r+0x30>
20008c5c:	f02c 0c03 	bic.w	ip, ip, #3
20008c60:	eb0c 050a 	add.w	r5, ip, sl
20008c64:	4295      	cmp	r5, r2
20008c66:	f6ff af7e 	blt.w	20008b66 <_realloc_r+0x7e>
20008c6a:	6882      	ldr	r2, [r0, #8]
20008c6c:	460b      	mov	r3, r1
20008c6e:	68c1      	ldr	r1, [r0, #12]
20008c70:	4640      	mov	r0, r8
20008c72:	f108 0808 	add.w	r8, r8, #8
20008c76:	608a      	str	r2, [r1, #8]
20008c78:	60d1      	str	r1, [r2, #12]
20008c7a:	e7d3      	b.n	20008c24 <_realloc_r+0x13c>
20008c7c:	1901      	adds	r1, r0, r4
20008c7e:	f003 0301 	and.w	r3, r3, #1
20008c82:	eb01 020c 	add.w	r2, r1, ip
20008c86:	ea43 0404 	orr.w	r4, r3, r4
20008c8a:	f04c 0301 	orr.w	r3, ip, #1
20008c8e:	6044      	str	r4, [r0, #4]
20008c90:	604b      	str	r3, [r1, #4]
20008c92:	4638      	mov	r0, r7
20008c94:	6853      	ldr	r3, [r2, #4]
20008c96:	3108      	adds	r1, #8
20008c98:	f043 0301 	orr.w	r3, r3, #1
20008c9c:	6053      	str	r3, [r2, #4]
20008c9e:	f7fe fda7 	bl	200077f0 <_free_r>
20008ca2:	e7ce      	b.n	20008c42 <_realloc_r+0x15a>
20008ca4:	4649      	mov	r1, r9
20008ca6:	4638      	mov	r0, r7
20008ca8:	f7fb fb24 	bl	200042f4 <_malloc_r>
20008cac:	4605      	mov	r5, r0
20008cae:	2800      	cmp	r0, #0
20008cb0:	d041      	beq.n	20008d36 <_realloc_r+0x24e>
20008cb2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008cb6:	f1a0 0208 	sub.w	r2, r0, #8
20008cba:	f023 0101 	bic.w	r1, r3, #1
20008cbe:	4441      	add	r1, r8
20008cc0:	428a      	cmp	r2, r1
20008cc2:	f000 80d7 	beq.w	20008e74 <_realloc_r+0x38c>
20008cc6:	f1aa 0204 	sub.w	r2, sl, #4
20008cca:	4631      	mov	r1, r6
20008ccc:	2a24      	cmp	r2, #36	; 0x24
20008cce:	d878      	bhi.n	20008dc2 <_realloc_r+0x2da>
20008cd0:	2a13      	cmp	r2, #19
20008cd2:	4603      	mov	r3, r0
20008cd4:	d921      	bls.n	20008d1a <_realloc_r+0x232>
20008cd6:	4634      	mov	r4, r6
20008cd8:	f854 3b04 	ldr.w	r3, [r4], #4
20008cdc:	1d21      	adds	r1, r4, #4
20008cde:	f840 3b04 	str.w	r3, [r0], #4
20008ce2:	1d03      	adds	r3, r0, #4
20008ce4:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008ce8:	2a1b      	cmp	r2, #27
20008cea:	f8c5 c004 	str.w	ip, [r5, #4]
20008cee:	d914      	bls.n	20008d1a <_realloc_r+0x232>
20008cf0:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008cf4:	1d1c      	adds	r4, r3, #4
20008cf6:	f101 0c04 	add.w	ip, r1, #4
20008cfa:	f8c0 e004 	str.w	lr, [r0, #4]
20008cfe:	6848      	ldr	r0, [r1, #4]
20008d00:	f10c 0104 	add.w	r1, ip, #4
20008d04:	6058      	str	r0, [r3, #4]
20008d06:	1d23      	adds	r3, r4, #4
20008d08:	2a24      	cmp	r2, #36	; 0x24
20008d0a:	d106      	bne.n	20008d1a <_realloc_r+0x232>
20008d0c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008d10:	6062      	str	r2, [r4, #4]
20008d12:	684a      	ldr	r2, [r1, #4]
20008d14:	3108      	adds	r1, #8
20008d16:	605a      	str	r2, [r3, #4]
20008d18:	3308      	adds	r3, #8
20008d1a:	4608      	mov	r0, r1
20008d1c:	461a      	mov	r2, r3
20008d1e:	f850 4b04 	ldr.w	r4, [r0], #4
20008d22:	f842 4b04 	str.w	r4, [r2], #4
20008d26:	6849      	ldr	r1, [r1, #4]
20008d28:	6059      	str	r1, [r3, #4]
20008d2a:	6843      	ldr	r3, [r0, #4]
20008d2c:	6053      	str	r3, [r2, #4]
20008d2e:	4631      	mov	r1, r6
20008d30:	4638      	mov	r0, r7
20008d32:	f7fe fd5d 	bl	200077f0 <_free_r>
20008d36:	4638      	mov	r0, r7
20008d38:	f7fb fe1a 	bl	20004970 <__malloc_unlock>
20008d3c:	e785      	b.n	20008c4a <_realloc_r+0x162>
20008d3e:	4455      	add	r5, sl
20008d40:	4295      	cmp	r5, r2
20008d42:	dbaf      	blt.n	20008ca4 <_realloc_r+0x1bc>
20008d44:	465b      	mov	r3, fp
20008d46:	f8db 000c 	ldr.w	r0, [fp, #12]
20008d4a:	f1aa 0204 	sub.w	r2, sl, #4
20008d4e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008d52:	2a24      	cmp	r2, #36	; 0x24
20008d54:	6081      	str	r1, [r0, #8]
20008d56:	60c8      	str	r0, [r1, #12]
20008d58:	f67f af30 	bls.w	20008bbc <_realloc_r+0xd4>
20008d5c:	4618      	mov	r0, r3
20008d5e:	4631      	mov	r1, r6
20008d60:	4698      	mov	r8, r3
20008d62:	f7ff f9b9 	bl	200080d8 <memmove>
20008d66:	4658      	mov	r0, fp
20008d68:	f8db 3004 	ldr.w	r3, [fp, #4]
20008d6c:	e75a      	b.n	20008c24 <_realloc_r+0x13c>
20008d6e:	4611      	mov	r1, r2
20008d70:	b003      	add	sp, #12
20008d72:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008d76:	f7fb babd 	b.w	200042f4 <_malloc_r>
20008d7a:	230c      	movs	r3, #12
20008d7c:	2500      	movs	r5, #0
20008d7e:	603b      	str	r3, [r7, #0]
20008d80:	e763      	b.n	20008c4a <_realloc_r+0x162>
20008d82:	f8de 5004 	ldr.w	r5, [lr, #4]
20008d86:	f104 0b10 	add.w	fp, r4, #16
20008d8a:	f025 0c03 	bic.w	ip, r5, #3
20008d8e:	eb0c 000a 	add.w	r0, ip, sl
20008d92:	4558      	cmp	r0, fp
20008d94:	bfb8      	it	lt
20008d96:	4670      	movlt	r0, lr
20008d98:	f6ff aee5 	blt.w	20008b66 <_realloc_r+0x7e>
20008d9c:	eb08 0204 	add.w	r2, r8, r4
20008da0:	1b01      	subs	r1, r0, r4
20008da2:	f041 0101 	orr.w	r1, r1, #1
20008da6:	609a      	str	r2, [r3, #8]
20008da8:	6051      	str	r1, [r2, #4]
20008daa:	4638      	mov	r0, r7
20008dac:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008db0:	4635      	mov	r5, r6
20008db2:	f001 0301 	and.w	r3, r1, #1
20008db6:	431c      	orrs	r4, r3
20008db8:	f8c8 4004 	str.w	r4, [r8, #4]
20008dbc:	f7fb fdd8 	bl	20004970 <__malloc_unlock>
20008dc0:	e743      	b.n	20008c4a <_realloc_r+0x162>
20008dc2:	f7ff f989 	bl	200080d8 <memmove>
20008dc6:	e7b2      	b.n	20008d2e <_realloc_r+0x246>
20008dc8:	4455      	add	r5, sl
20008dca:	f104 0110 	add.w	r1, r4, #16
20008dce:	44ac      	add	ip, r5
20008dd0:	458c      	cmp	ip, r1
20008dd2:	dbb5      	blt.n	20008d40 <_realloc_r+0x258>
20008dd4:	465d      	mov	r5, fp
20008dd6:	f8db 000c 	ldr.w	r0, [fp, #12]
20008dda:	f1aa 0204 	sub.w	r2, sl, #4
20008dde:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008de2:	2a24      	cmp	r2, #36	; 0x24
20008de4:	6081      	str	r1, [r0, #8]
20008de6:	60c8      	str	r0, [r1, #12]
20008de8:	d84c      	bhi.n	20008e84 <_realloc_r+0x39c>
20008dea:	2a13      	cmp	r2, #19
20008dec:	4628      	mov	r0, r5
20008dee:	d924      	bls.n	20008e3a <_realloc_r+0x352>
20008df0:	4631      	mov	r1, r6
20008df2:	f10b 0010 	add.w	r0, fp, #16
20008df6:	f851 eb04 	ldr.w	lr, [r1], #4
20008dfa:	f8cb e008 	str.w	lr, [fp, #8]
20008dfe:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008e02:	1d0e      	adds	r6, r1, #4
20008e04:	2a1b      	cmp	r2, #27
20008e06:	f8cb e00c 	str.w	lr, [fp, #12]
20008e0a:	d916      	bls.n	20008e3a <_realloc_r+0x352>
20008e0c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008e10:	1d31      	adds	r1, r6, #4
20008e12:	f10b 0018 	add.w	r0, fp, #24
20008e16:	f8cb e010 	str.w	lr, [fp, #16]
20008e1a:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008e1e:	1d0e      	adds	r6, r1, #4
20008e20:	2a24      	cmp	r2, #36	; 0x24
20008e22:	f8cb e014 	str.w	lr, [fp, #20]
20008e26:	d108      	bne.n	20008e3a <_realloc_r+0x352>
20008e28:	684a      	ldr	r2, [r1, #4]
20008e2a:	f10b 0020 	add.w	r0, fp, #32
20008e2e:	f8cb 2018 	str.w	r2, [fp, #24]
20008e32:	6872      	ldr	r2, [r6, #4]
20008e34:	3608      	adds	r6, #8
20008e36:	f8cb 201c 	str.w	r2, [fp, #28]
20008e3a:	4631      	mov	r1, r6
20008e3c:	4602      	mov	r2, r0
20008e3e:	f851 eb04 	ldr.w	lr, [r1], #4
20008e42:	f842 eb04 	str.w	lr, [r2], #4
20008e46:	6876      	ldr	r6, [r6, #4]
20008e48:	6046      	str	r6, [r0, #4]
20008e4a:	6849      	ldr	r1, [r1, #4]
20008e4c:	6051      	str	r1, [r2, #4]
20008e4e:	eb0b 0204 	add.w	r2, fp, r4
20008e52:	ebc4 010c 	rsb	r1, r4, ip
20008e56:	f041 0101 	orr.w	r1, r1, #1
20008e5a:	609a      	str	r2, [r3, #8]
20008e5c:	6051      	str	r1, [r2, #4]
20008e5e:	4638      	mov	r0, r7
20008e60:	f8db 1004 	ldr.w	r1, [fp, #4]
20008e64:	f001 0301 	and.w	r3, r1, #1
20008e68:	431c      	orrs	r4, r3
20008e6a:	f8cb 4004 	str.w	r4, [fp, #4]
20008e6e:	f7fb fd7f 	bl	20004970 <__malloc_unlock>
20008e72:	e6ea      	b.n	20008c4a <_realloc_r+0x162>
20008e74:	6855      	ldr	r5, [r2, #4]
20008e76:	4640      	mov	r0, r8
20008e78:	f108 0808 	add.w	r8, r8, #8
20008e7c:	f025 0503 	bic.w	r5, r5, #3
20008e80:	4455      	add	r5, sl
20008e82:	e6cf      	b.n	20008c24 <_realloc_r+0x13c>
20008e84:	4631      	mov	r1, r6
20008e86:	4628      	mov	r0, r5
20008e88:	9300      	str	r3, [sp, #0]
20008e8a:	f8cd c004 	str.w	ip, [sp, #4]
20008e8e:	f7ff f923 	bl	200080d8 <memmove>
20008e92:	f8dd c004 	ldr.w	ip, [sp, #4]
20008e96:	9b00      	ldr	r3, [sp, #0]
20008e98:	e7d9      	b.n	20008e4e <_realloc_r+0x366>
20008e9a:	bf00      	nop

20008e9c <__isinfd>:
20008e9c:	4602      	mov	r2, r0
20008e9e:	4240      	negs	r0, r0
20008ea0:	ea40 0302 	orr.w	r3, r0, r2
20008ea4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008ea8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008eac:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008eb0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008eb4:	4258      	negs	r0, r3
20008eb6:	ea40 0303 	orr.w	r3, r0, r3
20008eba:	17d8      	asrs	r0, r3, #31
20008ebc:	3001      	adds	r0, #1
20008ebe:	4770      	bx	lr

20008ec0 <__isnand>:
20008ec0:	4602      	mov	r2, r0
20008ec2:	4240      	negs	r0, r0
20008ec4:	4310      	orrs	r0, r2
20008ec6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008eca:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008ece:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008ed2:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008ed6:	0fc0      	lsrs	r0, r0, #31
20008ed8:	4770      	bx	lr
20008eda:	bf00      	nop

20008edc <__sclose>:
20008edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008ee0:	f000 b990 	b.w	20009204 <_close_r>

20008ee4 <__sseek>:
20008ee4:	b510      	push	{r4, lr}
20008ee6:	460c      	mov	r4, r1
20008ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008eec:	f000 fa2e 	bl	2000934c <_lseek_r>
20008ef0:	89a3      	ldrh	r3, [r4, #12]
20008ef2:	f1b0 3fff 	cmp.w	r0, #4294967295
20008ef6:	bf15      	itete	ne
20008ef8:	6560      	strne	r0, [r4, #84]	; 0x54
20008efa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008efe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008f02:	81a3      	strheq	r3, [r4, #12]
20008f04:	bf18      	it	ne
20008f06:	81a3      	strhne	r3, [r4, #12]
20008f08:	bd10      	pop	{r4, pc}
20008f0a:	bf00      	nop

20008f0c <__swrite>:
20008f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008f10:	461d      	mov	r5, r3
20008f12:	898b      	ldrh	r3, [r1, #12]
20008f14:	460c      	mov	r4, r1
20008f16:	4616      	mov	r6, r2
20008f18:	4607      	mov	r7, r0
20008f1a:	f413 7f80 	tst.w	r3, #256	; 0x100
20008f1e:	d006      	beq.n	20008f2e <__swrite+0x22>
20008f20:	2302      	movs	r3, #2
20008f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008f26:	2200      	movs	r2, #0
20008f28:	f000 fa10 	bl	2000934c <_lseek_r>
20008f2c:	89a3      	ldrh	r3, [r4, #12]
20008f2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008f32:	4638      	mov	r0, r7
20008f34:	81a3      	strh	r3, [r4, #12]
20008f36:	4632      	mov	r2, r6
20008f38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008f3c:	462b      	mov	r3, r5
20008f3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008f42:	f7f9 b81d 	b.w	20001f80 <_write_r>
20008f46:	bf00      	nop

20008f48 <__sread>:
20008f48:	b510      	push	{r4, lr}
20008f4a:	460c      	mov	r4, r1
20008f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008f50:	f000 fa12 	bl	20009378 <_read_r>
20008f54:	2800      	cmp	r0, #0
20008f56:	db03      	blt.n	20008f60 <__sread+0x18>
20008f58:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008f5a:	181b      	adds	r3, r3, r0
20008f5c:	6563      	str	r3, [r4, #84]	; 0x54
20008f5e:	bd10      	pop	{r4, pc}
20008f60:	89a3      	ldrh	r3, [r4, #12]
20008f62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008f66:	81a3      	strh	r3, [r4, #12]
20008f68:	bd10      	pop	{r4, pc}
20008f6a:	bf00      	nop

20008f6c <strcmp>:
20008f6c:	ea80 0201 	eor.w	r2, r0, r1
20008f70:	f012 0f03 	tst.w	r2, #3
20008f74:	d13a      	bne.n	20008fec <strcmp_unaligned>
20008f76:	f010 0203 	ands.w	r2, r0, #3
20008f7a:	f020 0003 	bic.w	r0, r0, #3
20008f7e:	f021 0103 	bic.w	r1, r1, #3
20008f82:	f850 cb04 	ldr.w	ip, [r0], #4
20008f86:	bf08      	it	eq
20008f88:	f851 3b04 	ldreq.w	r3, [r1], #4
20008f8c:	d00d      	beq.n	20008faa <strcmp+0x3e>
20008f8e:	f082 0203 	eor.w	r2, r2, #3
20008f92:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008f96:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008f9a:	fa23 f202 	lsr.w	r2, r3, r2
20008f9e:	f851 3b04 	ldr.w	r3, [r1], #4
20008fa2:	ea4c 0c02 	orr.w	ip, ip, r2
20008fa6:	ea43 0302 	orr.w	r3, r3, r2
20008faa:	bf00      	nop
20008fac:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008fb0:	459c      	cmp	ip, r3
20008fb2:	bf01      	itttt	eq
20008fb4:	ea22 020c 	biceq.w	r2, r2, ip
20008fb8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008fbc:	f850 cb04 	ldreq.w	ip, [r0], #4
20008fc0:	f851 3b04 	ldreq.w	r3, [r1], #4
20008fc4:	d0f2      	beq.n	20008fac <strcmp+0x40>
20008fc6:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008fca:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008fce:	2801      	cmp	r0, #1
20008fd0:	bf28      	it	cs
20008fd2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008fd6:	bf08      	it	eq
20008fd8:	0a1b      	lsreq	r3, r3, #8
20008fda:	d0f4      	beq.n	20008fc6 <strcmp+0x5a>
20008fdc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008fe0:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008fe4:	eba0 0003 	sub.w	r0, r0, r3
20008fe8:	4770      	bx	lr
20008fea:	bf00      	nop

20008fec <strcmp_unaligned>:
20008fec:	f010 0f03 	tst.w	r0, #3
20008ff0:	d00a      	beq.n	20009008 <strcmp_unaligned+0x1c>
20008ff2:	f810 2b01 	ldrb.w	r2, [r0], #1
20008ff6:	f811 3b01 	ldrb.w	r3, [r1], #1
20008ffa:	2a01      	cmp	r2, #1
20008ffc:	bf28      	it	cs
20008ffe:	429a      	cmpcs	r2, r3
20009000:	d0f4      	beq.n	20008fec <strcmp_unaligned>
20009002:	eba2 0003 	sub.w	r0, r2, r3
20009006:	4770      	bx	lr
20009008:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000900c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20009010:	f04f 0201 	mov.w	r2, #1
20009014:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20009018:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000901c:	f001 0c03 	and.w	ip, r1, #3
20009020:	f021 0103 	bic.w	r1, r1, #3
20009024:	f850 4b04 	ldr.w	r4, [r0], #4
20009028:	f851 5b04 	ldr.w	r5, [r1], #4
2000902c:	f1bc 0f02 	cmp.w	ip, #2
20009030:	d026      	beq.n	20009080 <strcmp_unaligned+0x94>
20009032:	d84b      	bhi.n	200090cc <strcmp_unaligned+0xe0>
20009034:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20009038:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000903c:	eba4 0302 	sub.w	r3, r4, r2
20009040:	ea23 0304 	bic.w	r3, r3, r4
20009044:	d10d      	bne.n	20009062 <strcmp_unaligned+0x76>
20009046:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000904a:	bf08      	it	eq
2000904c:	f851 5b04 	ldreq.w	r5, [r1], #4
20009050:	d10a      	bne.n	20009068 <strcmp_unaligned+0x7c>
20009052:	ea8c 0c04 	eor.w	ip, ip, r4
20009056:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000905a:	d10c      	bne.n	20009076 <strcmp_unaligned+0x8a>
2000905c:	f850 4b04 	ldr.w	r4, [r0], #4
20009060:	e7e8      	b.n	20009034 <strcmp_unaligned+0x48>
20009062:	ea4f 2515 	mov.w	r5, r5, lsr #8
20009066:	e05c      	b.n	20009122 <strcmp_unaligned+0x136>
20009068:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000906c:	d152      	bne.n	20009114 <strcmp_unaligned+0x128>
2000906e:	780d      	ldrb	r5, [r1, #0]
20009070:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20009074:	e055      	b.n	20009122 <strcmp_unaligned+0x136>
20009076:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000907a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000907e:	e050      	b.n	20009122 <strcmp_unaligned+0x136>
20009080:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20009084:	eba4 0302 	sub.w	r3, r4, r2
20009088:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000908c:	ea23 0304 	bic.w	r3, r3, r4
20009090:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20009094:	d117      	bne.n	200090c6 <strcmp_unaligned+0xda>
20009096:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000909a:	bf08      	it	eq
2000909c:	f851 5b04 	ldreq.w	r5, [r1], #4
200090a0:	d107      	bne.n	200090b2 <strcmp_unaligned+0xc6>
200090a2:	ea8c 0c04 	eor.w	ip, ip, r4
200090a6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200090aa:	d108      	bne.n	200090be <strcmp_unaligned+0xd2>
200090ac:	f850 4b04 	ldr.w	r4, [r0], #4
200090b0:	e7e6      	b.n	20009080 <strcmp_unaligned+0x94>
200090b2:	041b      	lsls	r3, r3, #16
200090b4:	d12e      	bne.n	20009114 <strcmp_unaligned+0x128>
200090b6:	880d      	ldrh	r5, [r1, #0]
200090b8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200090bc:	e031      	b.n	20009122 <strcmp_unaligned+0x136>
200090be:	ea4f 4505 	mov.w	r5, r5, lsl #16
200090c2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200090c6:	ea4f 4515 	mov.w	r5, r5, lsr #16
200090ca:	e02a      	b.n	20009122 <strcmp_unaligned+0x136>
200090cc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200090d0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
200090d4:	eba4 0302 	sub.w	r3, r4, r2
200090d8:	ea23 0304 	bic.w	r3, r3, r4
200090dc:	d10d      	bne.n	200090fa <strcmp_unaligned+0x10e>
200090de:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200090e2:	bf08      	it	eq
200090e4:	f851 5b04 	ldreq.w	r5, [r1], #4
200090e8:	d10a      	bne.n	20009100 <strcmp_unaligned+0x114>
200090ea:	ea8c 0c04 	eor.w	ip, ip, r4
200090ee:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200090f2:	d10a      	bne.n	2000910a <strcmp_unaligned+0x11e>
200090f4:	f850 4b04 	ldr.w	r4, [r0], #4
200090f8:	e7e8      	b.n	200090cc <strcmp_unaligned+0xe0>
200090fa:	ea4f 6515 	mov.w	r5, r5, lsr #24
200090fe:	e010      	b.n	20009122 <strcmp_unaligned+0x136>
20009100:	f014 0fff 	tst.w	r4, #255	; 0xff
20009104:	d006      	beq.n	20009114 <strcmp_unaligned+0x128>
20009106:	f851 5b04 	ldr.w	r5, [r1], #4
2000910a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000910e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20009112:	e006      	b.n	20009122 <strcmp_unaligned+0x136>
20009114:	f04f 0000 	mov.w	r0, #0
20009118:	f85d 4b04 	ldr.w	r4, [sp], #4
2000911c:	f85d 5b04 	ldr.w	r5, [sp], #4
20009120:	4770      	bx	lr
20009122:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20009126:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000912a:	2801      	cmp	r0, #1
2000912c:	bf28      	it	cs
2000912e:	4290      	cmpcs	r0, r2
20009130:	bf04      	itt	eq
20009132:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20009136:	0a2d      	lsreq	r5, r5, #8
20009138:	d0f3      	beq.n	20009122 <strcmp_unaligned+0x136>
2000913a:	eba2 0000 	sub.w	r0, r2, r0
2000913e:	f85d 4b04 	ldr.w	r4, [sp], #4
20009142:	f85d 5b04 	ldr.w	r5, [sp], #4
20009146:	4770      	bx	lr

20009148 <strlen>:
20009148:	f020 0103 	bic.w	r1, r0, #3
2000914c:	f010 0003 	ands.w	r0, r0, #3
20009150:	f1c0 0000 	rsb	r0, r0, #0
20009154:	f851 3b04 	ldr.w	r3, [r1], #4
20009158:	f100 0c04 	add.w	ip, r0, #4
2000915c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20009160:	f06f 0200 	mvn.w	r2, #0
20009164:	bf1c      	itt	ne
20009166:	fa22 f20c 	lsrne.w	r2, r2, ip
2000916a:	4313      	orrne	r3, r2
2000916c:	f04f 0c01 	mov.w	ip, #1
20009170:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20009174:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20009178:	eba3 020c 	sub.w	r2, r3, ip
2000917c:	ea22 0203 	bic.w	r2, r2, r3
20009180:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20009184:	bf04      	itt	eq
20009186:	f851 3b04 	ldreq.w	r3, [r1], #4
2000918a:	3004      	addeq	r0, #4
2000918c:	d0f4      	beq.n	20009178 <strlen+0x30>
2000918e:	f013 0fff 	tst.w	r3, #255	; 0xff
20009192:	bf1f      	itttt	ne
20009194:	3001      	addne	r0, #1
20009196:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000919a:	3001      	addne	r0, #1
2000919c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200091a0:	bf18      	it	ne
200091a2:	3001      	addne	r0, #1
200091a4:	4770      	bx	lr
200091a6:	bf00      	nop

200091a8 <_calloc_r>:
200091a8:	b538      	push	{r3, r4, r5, lr}
200091aa:	fb01 f102 	mul.w	r1, r1, r2
200091ae:	f7fb f8a1 	bl	200042f4 <_malloc_r>
200091b2:	4604      	mov	r4, r0
200091b4:	b1f8      	cbz	r0, 200091f6 <_calloc_r+0x4e>
200091b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
200091ba:	f022 0203 	bic.w	r2, r2, #3
200091be:	3a04      	subs	r2, #4
200091c0:	2a24      	cmp	r2, #36	; 0x24
200091c2:	d81a      	bhi.n	200091fa <_calloc_r+0x52>
200091c4:	2a13      	cmp	r2, #19
200091c6:	4603      	mov	r3, r0
200091c8:	d90f      	bls.n	200091ea <_calloc_r+0x42>
200091ca:	2100      	movs	r1, #0
200091cc:	f840 1b04 	str.w	r1, [r0], #4
200091d0:	1d03      	adds	r3, r0, #4
200091d2:	2a1b      	cmp	r2, #27
200091d4:	6061      	str	r1, [r4, #4]
200091d6:	d908      	bls.n	200091ea <_calloc_r+0x42>
200091d8:	1d1d      	adds	r5, r3, #4
200091da:	6041      	str	r1, [r0, #4]
200091dc:	6059      	str	r1, [r3, #4]
200091de:	1d2b      	adds	r3, r5, #4
200091e0:	2a24      	cmp	r2, #36	; 0x24
200091e2:	bf02      	ittt	eq
200091e4:	6069      	streq	r1, [r5, #4]
200091e6:	6059      	streq	r1, [r3, #4]
200091e8:	3308      	addeq	r3, #8
200091ea:	461a      	mov	r2, r3
200091ec:	2100      	movs	r1, #0
200091ee:	f842 1b04 	str.w	r1, [r2], #4
200091f2:	6059      	str	r1, [r3, #4]
200091f4:	6051      	str	r1, [r2, #4]
200091f6:	4620      	mov	r0, r4
200091f8:	bd38      	pop	{r3, r4, r5, pc}
200091fa:	2100      	movs	r1, #0
200091fc:	f7fb fb4c 	bl	20004898 <memset>
20009200:	4620      	mov	r0, r4
20009202:	bd38      	pop	{r3, r4, r5, pc}

20009204 <_close_r>:
20009204:	b538      	push	{r3, r4, r5, lr}
20009206:	f24b 54a0 	movw	r4, #46496	; 0xb5a0
2000920a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000920e:	4605      	mov	r5, r0
20009210:	4608      	mov	r0, r1
20009212:	2300      	movs	r3, #0
20009214:	6023      	str	r3, [r4, #0]
20009216:	f7f8 fe67 	bl	20001ee8 <_close>
2000921a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000921e:	d000      	beq.n	20009222 <_close_r+0x1e>
20009220:	bd38      	pop	{r3, r4, r5, pc}
20009222:	6823      	ldr	r3, [r4, #0]
20009224:	2b00      	cmp	r3, #0
20009226:	d0fb      	beq.n	20009220 <_close_r+0x1c>
20009228:	602b      	str	r3, [r5, #0]
2000922a:	bd38      	pop	{r3, r4, r5, pc}

2000922c <_fclose_r>:
2000922c:	b570      	push	{r4, r5, r6, lr}
2000922e:	4605      	mov	r5, r0
20009230:	460c      	mov	r4, r1
20009232:	2900      	cmp	r1, #0
20009234:	d04b      	beq.n	200092ce <_fclose_r+0xa2>
20009236:	f7fe f9a3 	bl	20007580 <__sfp_lock_acquire>
2000923a:	b115      	cbz	r5, 20009242 <_fclose_r+0x16>
2000923c:	69ab      	ldr	r3, [r5, #24]
2000923e:	2b00      	cmp	r3, #0
20009240:	d048      	beq.n	200092d4 <_fclose_r+0xa8>
20009242:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20009246:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000924a:	429c      	cmp	r4, r3
2000924c:	bf08      	it	eq
2000924e:	686c      	ldreq	r4, [r5, #4]
20009250:	d00e      	beq.n	20009270 <_fclose_r+0x44>
20009252:	f64a 4318 	movw	r3, #44056	; 0xac18
20009256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000925a:	429c      	cmp	r4, r3
2000925c:	bf08      	it	eq
2000925e:	68ac      	ldreq	r4, [r5, #8]
20009260:	d006      	beq.n	20009270 <_fclose_r+0x44>
20009262:	f64a 4338 	movw	r3, #44088	; 0xac38
20009266:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000926a:	429c      	cmp	r4, r3
2000926c:	bf08      	it	eq
2000926e:	68ec      	ldreq	r4, [r5, #12]
20009270:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20009274:	b33e      	cbz	r6, 200092c6 <_fclose_r+0x9a>
20009276:	4628      	mov	r0, r5
20009278:	4621      	mov	r1, r4
2000927a:	f7fe f8c5 	bl	20007408 <_fflush_r>
2000927e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20009280:	4606      	mov	r6, r0
20009282:	b13b      	cbz	r3, 20009294 <_fclose_r+0x68>
20009284:	4628      	mov	r0, r5
20009286:	6a21      	ldr	r1, [r4, #32]
20009288:	4798      	blx	r3
2000928a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000928e:	bf28      	it	cs
20009290:	f04f 36ff 	movcs.w	r6, #4294967295
20009294:	89a3      	ldrh	r3, [r4, #12]
20009296:	f013 0f80 	tst.w	r3, #128	; 0x80
2000929a:	d11f      	bne.n	200092dc <_fclose_r+0xb0>
2000929c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000929e:	b141      	cbz	r1, 200092b2 <_fclose_r+0x86>
200092a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
200092a4:	4299      	cmp	r1, r3
200092a6:	d002      	beq.n	200092ae <_fclose_r+0x82>
200092a8:	4628      	mov	r0, r5
200092aa:	f7fe faa1 	bl	200077f0 <_free_r>
200092ae:	2300      	movs	r3, #0
200092b0:	6363      	str	r3, [r4, #52]	; 0x34
200092b2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200092b4:	b121      	cbz	r1, 200092c0 <_fclose_r+0x94>
200092b6:	4628      	mov	r0, r5
200092b8:	f7fe fa9a 	bl	200077f0 <_free_r>
200092bc:	2300      	movs	r3, #0
200092be:	64a3      	str	r3, [r4, #72]	; 0x48
200092c0:	f04f 0300 	mov.w	r3, #0
200092c4:	81a3      	strh	r3, [r4, #12]
200092c6:	f7fe f95d 	bl	20007584 <__sfp_lock_release>
200092ca:	4630      	mov	r0, r6
200092cc:	bd70      	pop	{r4, r5, r6, pc}
200092ce:	460e      	mov	r6, r1
200092d0:	4630      	mov	r0, r6
200092d2:	bd70      	pop	{r4, r5, r6, pc}
200092d4:	4628      	mov	r0, r5
200092d6:	f7fe fa07 	bl	200076e8 <__sinit>
200092da:	e7b2      	b.n	20009242 <_fclose_r+0x16>
200092dc:	4628      	mov	r0, r5
200092de:	6921      	ldr	r1, [r4, #16]
200092e0:	f7fe fa86 	bl	200077f0 <_free_r>
200092e4:	e7da      	b.n	2000929c <_fclose_r+0x70>
200092e6:	bf00      	nop

200092e8 <fclose>:
200092e8:	f64a 630c 	movw	r3, #44556	; 0xae0c
200092ec:	4601      	mov	r1, r0
200092ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092f2:	6818      	ldr	r0, [r3, #0]
200092f4:	e79a      	b.n	2000922c <_fclose_r>
200092f6:	bf00      	nop

200092f8 <_fstat_r>:
200092f8:	b538      	push	{r3, r4, r5, lr}
200092fa:	f24b 54a0 	movw	r4, #46496	; 0xb5a0
200092fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009302:	4605      	mov	r5, r0
20009304:	4608      	mov	r0, r1
20009306:	4611      	mov	r1, r2
20009308:	2300      	movs	r3, #0
2000930a:	6023      	str	r3, [r4, #0]
2000930c:	f7f8 fdfe 	bl	20001f0c <_fstat>
20009310:	f1b0 3fff 	cmp.w	r0, #4294967295
20009314:	d000      	beq.n	20009318 <_fstat_r+0x20>
20009316:	bd38      	pop	{r3, r4, r5, pc}
20009318:	6823      	ldr	r3, [r4, #0]
2000931a:	2b00      	cmp	r3, #0
2000931c:	d0fb      	beq.n	20009316 <_fstat_r+0x1e>
2000931e:	602b      	str	r3, [r5, #0]
20009320:	bd38      	pop	{r3, r4, r5, pc}
20009322:	bf00      	nop

20009324 <_isatty_r>:
20009324:	b538      	push	{r3, r4, r5, lr}
20009326:	f24b 54a0 	movw	r4, #46496	; 0xb5a0
2000932a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000932e:	4605      	mov	r5, r0
20009330:	4608      	mov	r0, r1
20009332:	2300      	movs	r3, #0
20009334:	6023      	str	r3, [r4, #0]
20009336:	f7f8 fdfb 	bl	20001f30 <_isatty>
2000933a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000933e:	d000      	beq.n	20009342 <_isatty_r+0x1e>
20009340:	bd38      	pop	{r3, r4, r5, pc}
20009342:	6823      	ldr	r3, [r4, #0]
20009344:	2b00      	cmp	r3, #0
20009346:	d0fb      	beq.n	20009340 <_isatty_r+0x1c>
20009348:	602b      	str	r3, [r5, #0]
2000934a:	bd38      	pop	{r3, r4, r5, pc}

2000934c <_lseek_r>:
2000934c:	b538      	push	{r3, r4, r5, lr}
2000934e:	f24b 54a0 	movw	r4, #46496	; 0xb5a0
20009352:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009356:	4605      	mov	r5, r0
20009358:	4608      	mov	r0, r1
2000935a:	4611      	mov	r1, r2
2000935c:	461a      	mov	r2, r3
2000935e:	2300      	movs	r3, #0
20009360:	6023      	str	r3, [r4, #0]
20009362:	f7f8 fdf1 	bl	20001f48 <_lseek>
20009366:	f1b0 3fff 	cmp.w	r0, #4294967295
2000936a:	d000      	beq.n	2000936e <_lseek_r+0x22>
2000936c:	bd38      	pop	{r3, r4, r5, pc}
2000936e:	6823      	ldr	r3, [r4, #0]
20009370:	2b00      	cmp	r3, #0
20009372:	d0fb      	beq.n	2000936c <_lseek_r+0x20>
20009374:	602b      	str	r3, [r5, #0]
20009376:	bd38      	pop	{r3, r4, r5, pc}

20009378 <_read_r>:
20009378:	b538      	push	{r3, r4, r5, lr}
2000937a:	f24b 54a0 	movw	r4, #46496	; 0xb5a0
2000937e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009382:	4605      	mov	r5, r0
20009384:	4608      	mov	r0, r1
20009386:	4611      	mov	r1, r2
20009388:	461a      	mov	r2, r3
2000938a:	2300      	movs	r3, #0
2000938c:	6023      	str	r3, [r4, #0]
2000938e:	f7f8 fde9 	bl	20001f64 <_read>
20009392:	f1b0 3fff 	cmp.w	r0, #4294967295
20009396:	d000      	beq.n	2000939a <_read_r+0x22>
20009398:	bd38      	pop	{r3, r4, r5, pc}
2000939a:	6823      	ldr	r3, [r4, #0]
2000939c:	2b00      	cmp	r3, #0
2000939e:	d0fb      	beq.n	20009398 <_read_r+0x20>
200093a0:	602b      	str	r3, [r5, #0]
200093a2:	bd38      	pop	{r3, r4, r5, pc}
200093a4:	0000      	lsls	r0, r0, #0
	...

200093a8 <__aeabi_uidiv>:
200093a8:	1e4a      	subs	r2, r1, #1
200093aa:	bf08      	it	eq
200093ac:	4770      	bxeq	lr
200093ae:	f0c0 8124 	bcc.w	200095fa <__aeabi_uidiv+0x252>
200093b2:	4288      	cmp	r0, r1
200093b4:	f240 8116 	bls.w	200095e4 <__aeabi_uidiv+0x23c>
200093b8:	4211      	tst	r1, r2
200093ba:	f000 8117 	beq.w	200095ec <__aeabi_uidiv+0x244>
200093be:	fab0 f380 	clz	r3, r0
200093c2:	fab1 f281 	clz	r2, r1
200093c6:	eba2 0303 	sub.w	r3, r2, r3
200093ca:	f1c3 031f 	rsb	r3, r3, #31
200093ce:	a204      	add	r2, pc, #16	; (adr r2, 200093e0 <__aeabi_uidiv+0x38>)
200093d0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200093d4:	f04f 0200 	mov.w	r2, #0
200093d8:	469f      	mov	pc, r3
200093da:	bf00      	nop
200093dc:	f3af 8000 	nop.w
200093e0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200093e4:	bf00      	nop
200093e6:	eb42 0202 	adc.w	r2, r2, r2
200093ea:	bf28      	it	cs
200093ec:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200093f0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200093f4:	bf00      	nop
200093f6:	eb42 0202 	adc.w	r2, r2, r2
200093fa:	bf28      	it	cs
200093fc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009400:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20009404:	bf00      	nop
20009406:	eb42 0202 	adc.w	r2, r2, r2
2000940a:	bf28      	it	cs
2000940c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009410:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20009414:	bf00      	nop
20009416:	eb42 0202 	adc.w	r2, r2, r2
2000941a:	bf28      	it	cs
2000941c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009420:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20009424:	bf00      	nop
20009426:	eb42 0202 	adc.w	r2, r2, r2
2000942a:	bf28      	it	cs
2000942c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009430:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009434:	bf00      	nop
20009436:	eb42 0202 	adc.w	r2, r2, r2
2000943a:	bf28      	it	cs
2000943c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009440:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009444:	bf00      	nop
20009446:	eb42 0202 	adc.w	r2, r2, r2
2000944a:	bf28      	it	cs
2000944c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009450:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20009454:	bf00      	nop
20009456:	eb42 0202 	adc.w	r2, r2, r2
2000945a:	bf28      	it	cs
2000945c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009460:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20009464:	bf00      	nop
20009466:	eb42 0202 	adc.w	r2, r2, r2
2000946a:	bf28      	it	cs
2000946c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009470:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20009474:	bf00      	nop
20009476:	eb42 0202 	adc.w	r2, r2, r2
2000947a:	bf28      	it	cs
2000947c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009480:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20009484:	bf00      	nop
20009486:	eb42 0202 	adc.w	r2, r2, r2
2000948a:	bf28      	it	cs
2000948c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009490:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20009494:	bf00      	nop
20009496:	eb42 0202 	adc.w	r2, r2, r2
2000949a:	bf28      	it	cs
2000949c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200094a0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200094a4:	bf00      	nop
200094a6:	eb42 0202 	adc.w	r2, r2, r2
200094aa:	bf28      	it	cs
200094ac:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200094b0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200094b4:	bf00      	nop
200094b6:	eb42 0202 	adc.w	r2, r2, r2
200094ba:	bf28      	it	cs
200094bc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200094c0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200094c4:	bf00      	nop
200094c6:	eb42 0202 	adc.w	r2, r2, r2
200094ca:	bf28      	it	cs
200094cc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200094d0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200094d4:	bf00      	nop
200094d6:	eb42 0202 	adc.w	r2, r2, r2
200094da:	bf28      	it	cs
200094dc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200094e0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200094e4:	bf00      	nop
200094e6:	eb42 0202 	adc.w	r2, r2, r2
200094ea:	bf28      	it	cs
200094ec:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200094f0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200094f4:	bf00      	nop
200094f6:	eb42 0202 	adc.w	r2, r2, r2
200094fa:	bf28      	it	cs
200094fc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009500:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20009504:	bf00      	nop
20009506:	eb42 0202 	adc.w	r2, r2, r2
2000950a:	bf28      	it	cs
2000950c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009510:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20009514:	bf00      	nop
20009516:	eb42 0202 	adc.w	r2, r2, r2
2000951a:	bf28      	it	cs
2000951c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009520:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20009524:	bf00      	nop
20009526:	eb42 0202 	adc.w	r2, r2, r2
2000952a:	bf28      	it	cs
2000952c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009530:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009534:	bf00      	nop
20009536:	eb42 0202 	adc.w	r2, r2, r2
2000953a:	bf28      	it	cs
2000953c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009540:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009544:	bf00      	nop
20009546:	eb42 0202 	adc.w	r2, r2, r2
2000954a:	bf28      	it	cs
2000954c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009550:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20009554:	bf00      	nop
20009556:	eb42 0202 	adc.w	r2, r2, r2
2000955a:	bf28      	it	cs
2000955c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009560:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20009564:	bf00      	nop
20009566:	eb42 0202 	adc.w	r2, r2, r2
2000956a:	bf28      	it	cs
2000956c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009570:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20009574:	bf00      	nop
20009576:	eb42 0202 	adc.w	r2, r2, r2
2000957a:	bf28      	it	cs
2000957c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009580:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20009584:	bf00      	nop
20009586:	eb42 0202 	adc.w	r2, r2, r2
2000958a:	bf28      	it	cs
2000958c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009590:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20009594:	bf00      	nop
20009596:	eb42 0202 	adc.w	r2, r2, r2
2000959a:	bf28      	it	cs
2000959c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200095a0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200095a4:	bf00      	nop
200095a6:	eb42 0202 	adc.w	r2, r2, r2
200095aa:	bf28      	it	cs
200095ac:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200095b0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200095b4:	bf00      	nop
200095b6:	eb42 0202 	adc.w	r2, r2, r2
200095ba:	bf28      	it	cs
200095bc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200095c0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200095c4:	bf00      	nop
200095c6:	eb42 0202 	adc.w	r2, r2, r2
200095ca:	bf28      	it	cs
200095cc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200095d0:	ebb0 0f01 	cmp.w	r0, r1
200095d4:	bf00      	nop
200095d6:	eb42 0202 	adc.w	r2, r2, r2
200095da:	bf28      	it	cs
200095dc:	eba0 0001 	subcs.w	r0, r0, r1
200095e0:	4610      	mov	r0, r2
200095e2:	4770      	bx	lr
200095e4:	bf0c      	ite	eq
200095e6:	2001      	moveq	r0, #1
200095e8:	2000      	movne	r0, #0
200095ea:	4770      	bx	lr
200095ec:	fab1 f281 	clz	r2, r1
200095f0:	f1c2 021f 	rsb	r2, r2, #31
200095f4:	fa20 f002 	lsr.w	r0, r0, r2
200095f8:	4770      	bx	lr
200095fa:	b108      	cbz	r0, 20009600 <__aeabi_uidiv+0x258>
200095fc:	f04f 30ff 	mov.w	r0, #4294967295
20009600:	f000 b80e 	b.w	20009620 <__aeabi_idiv0>

20009604 <__aeabi_uidivmod>:
20009604:	2900      	cmp	r1, #0
20009606:	d0f8      	beq.n	200095fa <__aeabi_uidiv+0x252>
20009608:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000960c:	f7ff fecc 	bl	200093a8 <__aeabi_uidiv>
20009610:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20009614:	fb02 f300 	mul.w	r3, r2, r0
20009618:	eba1 0103 	sub.w	r1, r1, r3
2000961c:	4770      	bx	lr
2000961e:	bf00      	nop

20009620 <__aeabi_idiv0>:
20009620:	4770      	bx	lr
20009622:	bf00      	nop

20009624 <__aeabi_drsub>:
20009624:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20009628:	e002      	b.n	20009630 <__adddf3>
2000962a:	bf00      	nop

2000962c <__aeabi_dsub>:
2000962c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20009630 <__adddf3>:
20009630:	b530      	push	{r4, r5, lr}
20009632:	ea4f 0441 	mov.w	r4, r1, lsl #1
20009636:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000963a:	ea94 0f05 	teq	r4, r5
2000963e:	bf08      	it	eq
20009640:	ea90 0f02 	teqeq	r0, r2
20009644:	bf1f      	itttt	ne
20009646:	ea54 0c00 	orrsne.w	ip, r4, r0
2000964a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000964e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20009652:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20009656:	f000 80e2 	beq.w	2000981e <__adddf3+0x1ee>
2000965a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000965e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20009662:	bfb8      	it	lt
20009664:	426d      	neglt	r5, r5
20009666:	dd0c      	ble.n	20009682 <__adddf3+0x52>
20009668:	442c      	add	r4, r5
2000966a:	ea80 0202 	eor.w	r2, r0, r2
2000966e:	ea81 0303 	eor.w	r3, r1, r3
20009672:	ea82 0000 	eor.w	r0, r2, r0
20009676:	ea83 0101 	eor.w	r1, r3, r1
2000967a:	ea80 0202 	eor.w	r2, r0, r2
2000967e:	ea81 0303 	eor.w	r3, r1, r3
20009682:	2d36      	cmp	r5, #54	; 0x36
20009684:	bf88      	it	hi
20009686:	bd30      	pophi	{r4, r5, pc}
20009688:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000968c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20009690:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20009694:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20009698:	d002      	beq.n	200096a0 <__adddf3+0x70>
2000969a:	4240      	negs	r0, r0
2000969c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200096a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200096a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
200096a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200096ac:	d002      	beq.n	200096b4 <__adddf3+0x84>
200096ae:	4252      	negs	r2, r2
200096b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200096b4:	ea94 0f05 	teq	r4, r5
200096b8:	f000 80a7 	beq.w	2000980a <__adddf3+0x1da>
200096bc:	f1a4 0401 	sub.w	r4, r4, #1
200096c0:	f1d5 0e20 	rsbs	lr, r5, #32
200096c4:	db0d      	blt.n	200096e2 <__adddf3+0xb2>
200096c6:	fa02 fc0e 	lsl.w	ip, r2, lr
200096ca:	fa22 f205 	lsr.w	r2, r2, r5
200096ce:	1880      	adds	r0, r0, r2
200096d0:	f141 0100 	adc.w	r1, r1, #0
200096d4:	fa03 f20e 	lsl.w	r2, r3, lr
200096d8:	1880      	adds	r0, r0, r2
200096da:	fa43 f305 	asr.w	r3, r3, r5
200096de:	4159      	adcs	r1, r3
200096e0:	e00e      	b.n	20009700 <__adddf3+0xd0>
200096e2:	f1a5 0520 	sub.w	r5, r5, #32
200096e6:	f10e 0e20 	add.w	lr, lr, #32
200096ea:	2a01      	cmp	r2, #1
200096ec:	fa03 fc0e 	lsl.w	ip, r3, lr
200096f0:	bf28      	it	cs
200096f2:	f04c 0c02 	orrcs.w	ip, ip, #2
200096f6:	fa43 f305 	asr.w	r3, r3, r5
200096fa:	18c0      	adds	r0, r0, r3
200096fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20009700:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009704:	d507      	bpl.n	20009716 <__adddf3+0xe6>
20009706:	f04f 0e00 	mov.w	lr, #0
2000970a:	f1dc 0c00 	rsbs	ip, ip, #0
2000970e:	eb7e 0000 	sbcs.w	r0, lr, r0
20009712:	eb6e 0101 	sbc.w	r1, lr, r1
20009716:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
2000971a:	d31b      	bcc.n	20009754 <__adddf3+0x124>
2000971c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20009720:	d30c      	bcc.n	2000973c <__adddf3+0x10c>
20009722:	0849      	lsrs	r1, r1, #1
20009724:	ea5f 0030 	movs.w	r0, r0, rrx
20009728:	ea4f 0c3c 	mov.w	ip, ip, rrx
2000972c:	f104 0401 	add.w	r4, r4, #1
20009730:	ea4f 5244 	mov.w	r2, r4, lsl #21
20009734:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20009738:	f080 809a 	bcs.w	20009870 <__adddf3+0x240>
2000973c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20009740:	bf08      	it	eq
20009742:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20009746:	f150 0000 	adcs.w	r0, r0, #0
2000974a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000974e:	ea41 0105 	orr.w	r1, r1, r5
20009752:	bd30      	pop	{r4, r5, pc}
20009754:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20009758:	4140      	adcs	r0, r0
2000975a:	eb41 0101 	adc.w	r1, r1, r1
2000975e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009762:	f1a4 0401 	sub.w	r4, r4, #1
20009766:	d1e9      	bne.n	2000973c <__adddf3+0x10c>
20009768:	f091 0f00 	teq	r1, #0
2000976c:	bf04      	itt	eq
2000976e:	4601      	moveq	r1, r0
20009770:	2000      	moveq	r0, #0
20009772:	fab1 f381 	clz	r3, r1
20009776:	bf08      	it	eq
20009778:	3320      	addeq	r3, #32
2000977a:	f1a3 030b 	sub.w	r3, r3, #11
2000977e:	f1b3 0220 	subs.w	r2, r3, #32
20009782:	da0c      	bge.n	2000979e <__adddf3+0x16e>
20009784:	320c      	adds	r2, #12
20009786:	dd08      	ble.n	2000979a <__adddf3+0x16a>
20009788:	f102 0c14 	add.w	ip, r2, #20
2000978c:	f1c2 020c 	rsb	r2, r2, #12
20009790:	fa01 f00c 	lsl.w	r0, r1, ip
20009794:	fa21 f102 	lsr.w	r1, r1, r2
20009798:	e00c      	b.n	200097b4 <__adddf3+0x184>
2000979a:	f102 0214 	add.w	r2, r2, #20
2000979e:	bfd8      	it	le
200097a0:	f1c2 0c20 	rsble	ip, r2, #32
200097a4:	fa01 f102 	lsl.w	r1, r1, r2
200097a8:	fa20 fc0c 	lsr.w	ip, r0, ip
200097ac:	bfdc      	itt	le
200097ae:	ea41 010c 	orrle.w	r1, r1, ip
200097b2:	4090      	lslle	r0, r2
200097b4:	1ae4      	subs	r4, r4, r3
200097b6:	bfa2      	ittt	ge
200097b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200097bc:	4329      	orrge	r1, r5
200097be:	bd30      	popge	{r4, r5, pc}
200097c0:	ea6f 0404 	mvn.w	r4, r4
200097c4:	3c1f      	subs	r4, #31
200097c6:	da1c      	bge.n	20009802 <__adddf3+0x1d2>
200097c8:	340c      	adds	r4, #12
200097ca:	dc0e      	bgt.n	200097ea <__adddf3+0x1ba>
200097cc:	f104 0414 	add.w	r4, r4, #20
200097d0:	f1c4 0220 	rsb	r2, r4, #32
200097d4:	fa20 f004 	lsr.w	r0, r0, r4
200097d8:	fa01 f302 	lsl.w	r3, r1, r2
200097dc:	ea40 0003 	orr.w	r0, r0, r3
200097e0:	fa21 f304 	lsr.w	r3, r1, r4
200097e4:	ea45 0103 	orr.w	r1, r5, r3
200097e8:	bd30      	pop	{r4, r5, pc}
200097ea:	f1c4 040c 	rsb	r4, r4, #12
200097ee:	f1c4 0220 	rsb	r2, r4, #32
200097f2:	fa20 f002 	lsr.w	r0, r0, r2
200097f6:	fa01 f304 	lsl.w	r3, r1, r4
200097fa:	ea40 0003 	orr.w	r0, r0, r3
200097fe:	4629      	mov	r1, r5
20009800:	bd30      	pop	{r4, r5, pc}
20009802:	fa21 f004 	lsr.w	r0, r1, r4
20009806:	4629      	mov	r1, r5
20009808:	bd30      	pop	{r4, r5, pc}
2000980a:	f094 0f00 	teq	r4, #0
2000980e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20009812:	bf06      	itte	eq
20009814:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20009818:	3401      	addeq	r4, #1
2000981a:	3d01      	subne	r5, #1
2000981c:	e74e      	b.n	200096bc <__adddf3+0x8c>
2000981e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20009822:	bf18      	it	ne
20009824:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20009828:	d029      	beq.n	2000987e <__adddf3+0x24e>
2000982a:	ea94 0f05 	teq	r4, r5
2000982e:	bf08      	it	eq
20009830:	ea90 0f02 	teqeq	r0, r2
20009834:	d005      	beq.n	20009842 <__adddf3+0x212>
20009836:	ea54 0c00 	orrs.w	ip, r4, r0
2000983a:	bf04      	itt	eq
2000983c:	4619      	moveq	r1, r3
2000983e:	4610      	moveq	r0, r2
20009840:	bd30      	pop	{r4, r5, pc}
20009842:	ea91 0f03 	teq	r1, r3
20009846:	bf1e      	ittt	ne
20009848:	2100      	movne	r1, #0
2000984a:	2000      	movne	r0, #0
2000984c:	bd30      	popne	{r4, r5, pc}
2000984e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20009852:	d105      	bne.n	20009860 <__adddf3+0x230>
20009854:	0040      	lsls	r0, r0, #1
20009856:	4149      	adcs	r1, r1
20009858:	bf28      	it	cs
2000985a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000985e:	bd30      	pop	{r4, r5, pc}
20009860:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20009864:	bf3c      	itt	cc
20009866:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000986a:	bd30      	popcc	{r4, r5, pc}
2000986c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009870:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20009874:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20009878:	f04f 0000 	mov.w	r0, #0
2000987c:	bd30      	pop	{r4, r5, pc}
2000987e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20009882:	bf1a      	itte	ne
20009884:	4619      	movne	r1, r3
20009886:	4610      	movne	r0, r2
20009888:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000988c:	bf1c      	itt	ne
2000988e:	460b      	movne	r3, r1
20009890:	4602      	movne	r2, r0
20009892:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20009896:	bf06      	itte	eq
20009898:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000989c:	ea91 0f03 	teqeq	r1, r3
200098a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200098a4:	bd30      	pop	{r4, r5, pc}
200098a6:	bf00      	nop

200098a8 <__aeabi_ui2d>:
200098a8:	f090 0f00 	teq	r0, #0
200098ac:	bf04      	itt	eq
200098ae:	2100      	moveq	r1, #0
200098b0:	4770      	bxeq	lr
200098b2:	b530      	push	{r4, r5, lr}
200098b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200098b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200098bc:	f04f 0500 	mov.w	r5, #0
200098c0:	f04f 0100 	mov.w	r1, #0
200098c4:	e750      	b.n	20009768 <__adddf3+0x138>
200098c6:	bf00      	nop

200098c8 <__aeabi_i2d>:
200098c8:	f090 0f00 	teq	r0, #0
200098cc:	bf04      	itt	eq
200098ce:	2100      	moveq	r1, #0
200098d0:	4770      	bxeq	lr
200098d2:	b530      	push	{r4, r5, lr}
200098d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200098d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200098dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200098e0:	bf48      	it	mi
200098e2:	4240      	negmi	r0, r0
200098e4:	f04f 0100 	mov.w	r1, #0
200098e8:	e73e      	b.n	20009768 <__adddf3+0x138>
200098ea:	bf00      	nop

200098ec <__aeabi_f2d>:
200098ec:	0042      	lsls	r2, r0, #1
200098ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
200098f2:	ea4f 0131 	mov.w	r1, r1, rrx
200098f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200098fa:	bf1f      	itttt	ne
200098fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20009900:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20009904:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20009908:	4770      	bxne	lr
2000990a:	f092 0f00 	teq	r2, #0
2000990e:	bf14      	ite	ne
20009910:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20009914:	4770      	bxeq	lr
20009916:	b530      	push	{r4, r5, lr}
20009918:	f44f 7460 	mov.w	r4, #896	; 0x380
2000991c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009920:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20009924:	e720      	b.n	20009768 <__adddf3+0x138>
20009926:	bf00      	nop

20009928 <__aeabi_ul2d>:
20009928:	ea50 0201 	orrs.w	r2, r0, r1
2000992c:	bf08      	it	eq
2000992e:	4770      	bxeq	lr
20009930:	b530      	push	{r4, r5, lr}
20009932:	f04f 0500 	mov.w	r5, #0
20009936:	e00a      	b.n	2000994e <__aeabi_l2d+0x16>

20009938 <__aeabi_l2d>:
20009938:	ea50 0201 	orrs.w	r2, r0, r1
2000993c:	bf08      	it	eq
2000993e:	4770      	bxeq	lr
20009940:	b530      	push	{r4, r5, lr}
20009942:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20009946:	d502      	bpl.n	2000994e <__aeabi_l2d+0x16>
20009948:	4240      	negs	r0, r0
2000994a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000994e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20009952:	f104 0432 	add.w	r4, r4, #50	; 0x32
20009956:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000995a:	f43f aedc 	beq.w	20009716 <__adddf3+0xe6>
2000995e:	f04f 0203 	mov.w	r2, #3
20009962:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20009966:	bf18      	it	ne
20009968:	3203      	addne	r2, #3
2000996a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000996e:	bf18      	it	ne
20009970:	3203      	addne	r2, #3
20009972:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20009976:	f1c2 0320 	rsb	r3, r2, #32
2000997a:	fa00 fc03 	lsl.w	ip, r0, r3
2000997e:	fa20 f002 	lsr.w	r0, r0, r2
20009982:	fa01 fe03 	lsl.w	lr, r1, r3
20009986:	ea40 000e 	orr.w	r0, r0, lr
2000998a:	fa21 f102 	lsr.w	r1, r1, r2
2000998e:	4414      	add	r4, r2
20009990:	e6c1      	b.n	20009716 <__adddf3+0xe6>
20009992:	bf00      	nop

20009994 <__aeabi_dmul>:
20009994:	b570      	push	{r4, r5, r6, lr}
20009996:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000999a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000999e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200099a2:	bf1d      	ittte	ne
200099a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200099a8:	ea94 0f0c 	teqne	r4, ip
200099ac:	ea95 0f0c 	teqne	r5, ip
200099b0:	f000 f8de 	bleq	20009b70 <__aeabi_dmul+0x1dc>
200099b4:	442c      	add	r4, r5
200099b6:	ea81 0603 	eor.w	r6, r1, r3
200099ba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200099be:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200099c2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200099c6:	bf18      	it	ne
200099c8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200099cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200099d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200099d4:	d038      	beq.n	20009a48 <__aeabi_dmul+0xb4>
200099d6:	fba0 ce02 	umull	ip, lr, r0, r2
200099da:	f04f 0500 	mov.w	r5, #0
200099de:	fbe1 e502 	umlal	lr, r5, r1, r2
200099e2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200099e6:	fbe0 e503 	umlal	lr, r5, r0, r3
200099ea:	f04f 0600 	mov.w	r6, #0
200099ee:	fbe1 5603 	umlal	r5, r6, r1, r3
200099f2:	f09c 0f00 	teq	ip, #0
200099f6:	bf18      	it	ne
200099f8:	f04e 0e01 	orrne.w	lr, lr, #1
200099fc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20009a00:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20009a04:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20009a08:	d204      	bcs.n	20009a14 <__aeabi_dmul+0x80>
20009a0a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20009a0e:	416d      	adcs	r5, r5
20009a10:	eb46 0606 	adc.w	r6, r6, r6
20009a14:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20009a18:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20009a1c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20009a20:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20009a24:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20009a28:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009a2c:	bf88      	it	hi
20009a2e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20009a32:	d81e      	bhi.n	20009a72 <__aeabi_dmul+0xde>
20009a34:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20009a38:	bf08      	it	eq
20009a3a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20009a3e:	f150 0000 	adcs.w	r0, r0, #0
20009a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009a46:	bd70      	pop	{r4, r5, r6, pc}
20009a48:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20009a4c:	ea46 0101 	orr.w	r1, r6, r1
20009a50:	ea40 0002 	orr.w	r0, r0, r2
20009a54:	ea81 0103 	eor.w	r1, r1, r3
20009a58:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20009a5c:	bfc2      	ittt	gt
20009a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
20009a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20009a66:	bd70      	popgt	{r4, r5, r6, pc}
20009a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009a6c:	f04f 0e00 	mov.w	lr, #0
20009a70:	3c01      	subs	r4, #1
20009a72:	f300 80ab 	bgt.w	20009bcc <__aeabi_dmul+0x238>
20009a76:	f114 0f36 	cmn.w	r4, #54	; 0x36
20009a7a:	bfde      	ittt	le
20009a7c:	2000      	movle	r0, #0
20009a7e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20009a82:	bd70      	pople	{r4, r5, r6, pc}
20009a84:	f1c4 0400 	rsb	r4, r4, #0
20009a88:	3c20      	subs	r4, #32
20009a8a:	da35      	bge.n	20009af8 <__aeabi_dmul+0x164>
20009a8c:	340c      	adds	r4, #12
20009a8e:	dc1b      	bgt.n	20009ac8 <__aeabi_dmul+0x134>
20009a90:	f104 0414 	add.w	r4, r4, #20
20009a94:	f1c4 0520 	rsb	r5, r4, #32
20009a98:	fa00 f305 	lsl.w	r3, r0, r5
20009a9c:	fa20 f004 	lsr.w	r0, r0, r4
20009aa0:	fa01 f205 	lsl.w	r2, r1, r5
20009aa4:	ea40 0002 	orr.w	r0, r0, r2
20009aa8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20009aac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20009ab0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20009ab4:	fa21 f604 	lsr.w	r6, r1, r4
20009ab8:	eb42 0106 	adc.w	r1, r2, r6
20009abc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009ac0:	bf08      	it	eq
20009ac2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20009ac6:	bd70      	pop	{r4, r5, r6, pc}
20009ac8:	f1c4 040c 	rsb	r4, r4, #12
20009acc:	f1c4 0520 	rsb	r5, r4, #32
20009ad0:	fa00 f304 	lsl.w	r3, r0, r4
20009ad4:	fa20 f005 	lsr.w	r0, r0, r5
20009ad8:	fa01 f204 	lsl.w	r2, r1, r4
20009adc:	ea40 0002 	orr.w	r0, r0, r2
20009ae0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009ae4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20009ae8:	f141 0100 	adc.w	r1, r1, #0
20009aec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009af0:	bf08      	it	eq
20009af2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20009af6:	bd70      	pop	{r4, r5, r6, pc}
20009af8:	f1c4 0520 	rsb	r5, r4, #32
20009afc:	fa00 f205 	lsl.w	r2, r0, r5
20009b00:	ea4e 0e02 	orr.w	lr, lr, r2
20009b04:	fa20 f304 	lsr.w	r3, r0, r4
20009b08:	fa01 f205 	lsl.w	r2, r1, r5
20009b0c:	ea43 0302 	orr.w	r3, r3, r2
20009b10:	fa21 f004 	lsr.w	r0, r1, r4
20009b14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009b18:	fa21 f204 	lsr.w	r2, r1, r4
20009b1c:	ea20 0002 	bic.w	r0, r0, r2
20009b20:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20009b24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009b28:	bf08      	it	eq
20009b2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20009b2e:	bd70      	pop	{r4, r5, r6, pc}
20009b30:	f094 0f00 	teq	r4, #0
20009b34:	d10f      	bne.n	20009b56 <__aeabi_dmul+0x1c2>
20009b36:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20009b3a:	0040      	lsls	r0, r0, #1
20009b3c:	eb41 0101 	adc.w	r1, r1, r1
20009b40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009b44:	bf08      	it	eq
20009b46:	3c01      	subeq	r4, #1
20009b48:	d0f7      	beq.n	20009b3a <__aeabi_dmul+0x1a6>
20009b4a:	ea41 0106 	orr.w	r1, r1, r6
20009b4e:	f095 0f00 	teq	r5, #0
20009b52:	bf18      	it	ne
20009b54:	4770      	bxne	lr
20009b56:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20009b5a:	0052      	lsls	r2, r2, #1
20009b5c:	eb43 0303 	adc.w	r3, r3, r3
20009b60:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20009b64:	bf08      	it	eq
20009b66:	3d01      	subeq	r5, #1
20009b68:	d0f7      	beq.n	20009b5a <__aeabi_dmul+0x1c6>
20009b6a:	ea43 0306 	orr.w	r3, r3, r6
20009b6e:	4770      	bx	lr
20009b70:	ea94 0f0c 	teq	r4, ip
20009b74:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009b78:	bf18      	it	ne
20009b7a:	ea95 0f0c 	teqne	r5, ip
20009b7e:	d00c      	beq.n	20009b9a <__aeabi_dmul+0x206>
20009b80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20009b84:	bf18      	it	ne
20009b86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20009b8a:	d1d1      	bne.n	20009b30 <__aeabi_dmul+0x19c>
20009b8c:	ea81 0103 	eor.w	r1, r1, r3
20009b90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009b94:	f04f 0000 	mov.w	r0, #0
20009b98:	bd70      	pop	{r4, r5, r6, pc}
20009b9a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20009b9e:	bf06      	itte	eq
20009ba0:	4610      	moveq	r0, r2
20009ba2:	4619      	moveq	r1, r3
20009ba4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20009ba8:	d019      	beq.n	20009bde <__aeabi_dmul+0x24a>
20009baa:	ea94 0f0c 	teq	r4, ip
20009bae:	d102      	bne.n	20009bb6 <__aeabi_dmul+0x222>
20009bb0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20009bb4:	d113      	bne.n	20009bde <__aeabi_dmul+0x24a>
20009bb6:	ea95 0f0c 	teq	r5, ip
20009bba:	d105      	bne.n	20009bc8 <__aeabi_dmul+0x234>
20009bbc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20009bc0:	bf1c      	itt	ne
20009bc2:	4610      	movne	r0, r2
20009bc4:	4619      	movne	r1, r3
20009bc6:	d10a      	bne.n	20009bde <__aeabi_dmul+0x24a>
20009bc8:	ea81 0103 	eor.w	r1, r1, r3
20009bcc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009bd0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20009bd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20009bd8:	f04f 0000 	mov.w	r0, #0
20009bdc:	bd70      	pop	{r4, r5, r6, pc}
20009bde:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20009be2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20009be6:	bd70      	pop	{r4, r5, r6, pc}

20009be8 <__aeabi_ddiv>:
20009be8:	b570      	push	{r4, r5, r6, lr}
20009bea:	f04f 0cff 	mov.w	ip, #255	; 0xff
20009bee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20009bf2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20009bf6:	bf1d      	ittte	ne
20009bf8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20009bfc:	ea94 0f0c 	teqne	r4, ip
20009c00:	ea95 0f0c 	teqne	r5, ip
20009c04:	f000 f8a7 	bleq	20009d56 <__aeabi_ddiv+0x16e>
20009c08:	eba4 0405 	sub.w	r4, r4, r5
20009c0c:	ea81 0e03 	eor.w	lr, r1, r3
20009c10:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20009c14:	ea4f 3101 	mov.w	r1, r1, lsl #12
20009c18:	f000 8088 	beq.w	20009d2c <__aeabi_ddiv+0x144>
20009c1c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20009c20:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20009c24:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20009c28:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20009c2c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20009c30:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20009c34:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20009c38:	ea4f 2600 	mov.w	r6, r0, lsl #8
20009c3c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20009c40:	429d      	cmp	r5, r3
20009c42:	bf08      	it	eq
20009c44:	4296      	cmpeq	r6, r2
20009c46:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20009c4a:	f504 7440 	add.w	r4, r4, #768	; 0x300
20009c4e:	d202      	bcs.n	20009c56 <__aeabi_ddiv+0x6e>
20009c50:	085b      	lsrs	r3, r3, #1
20009c52:	ea4f 0232 	mov.w	r2, r2, rrx
20009c56:	1ab6      	subs	r6, r6, r2
20009c58:	eb65 0503 	sbc.w	r5, r5, r3
20009c5c:	085b      	lsrs	r3, r3, #1
20009c5e:	ea4f 0232 	mov.w	r2, r2, rrx
20009c62:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20009c66:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20009c6a:	ebb6 0e02 	subs.w	lr, r6, r2
20009c6e:	eb75 0e03 	sbcs.w	lr, r5, r3
20009c72:	bf22      	ittt	cs
20009c74:	1ab6      	subcs	r6, r6, r2
20009c76:	4675      	movcs	r5, lr
20009c78:	ea40 000c 	orrcs.w	r0, r0, ip
20009c7c:	085b      	lsrs	r3, r3, #1
20009c7e:	ea4f 0232 	mov.w	r2, r2, rrx
20009c82:	ebb6 0e02 	subs.w	lr, r6, r2
20009c86:	eb75 0e03 	sbcs.w	lr, r5, r3
20009c8a:	bf22      	ittt	cs
20009c8c:	1ab6      	subcs	r6, r6, r2
20009c8e:	4675      	movcs	r5, lr
20009c90:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20009c94:	085b      	lsrs	r3, r3, #1
20009c96:	ea4f 0232 	mov.w	r2, r2, rrx
20009c9a:	ebb6 0e02 	subs.w	lr, r6, r2
20009c9e:	eb75 0e03 	sbcs.w	lr, r5, r3
20009ca2:	bf22      	ittt	cs
20009ca4:	1ab6      	subcs	r6, r6, r2
20009ca6:	4675      	movcs	r5, lr
20009ca8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20009cac:	085b      	lsrs	r3, r3, #1
20009cae:	ea4f 0232 	mov.w	r2, r2, rrx
20009cb2:	ebb6 0e02 	subs.w	lr, r6, r2
20009cb6:	eb75 0e03 	sbcs.w	lr, r5, r3
20009cba:	bf22      	ittt	cs
20009cbc:	1ab6      	subcs	r6, r6, r2
20009cbe:	4675      	movcs	r5, lr
20009cc0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20009cc4:	ea55 0e06 	orrs.w	lr, r5, r6
20009cc8:	d018      	beq.n	20009cfc <__aeabi_ddiv+0x114>
20009cca:	ea4f 1505 	mov.w	r5, r5, lsl #4
20009cce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20009cd2:	ea4f 1606 	mov.w	r6, r6, lsl #4
20009cd6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20009cda:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20009cde:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20009ce2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20009ce6:	d1c0      	bne.n	20009c6a <__aeabi_ddiv+0x82>
20009ce8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009cec:	d10b      	bne.n	20009d06 <__aeabi_ddiv+0x11e>
20009cee:	ea41 0100 	orr.w	r1, r1, r0
20009cf2:	f04f 0000 	mov.w	r0, #0
20009cf6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20009cfa:	e7b6      	b.n	20009c6a <__aeabi_ddiv+0x82>
20009cfc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009d00:	bf04      	itt	eq
20009d02:	4301      	orreq	r1, r0
20009d04:	2000      	moveq	r0, #0
20009d06:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009d0a:	bf88      	it	hi
20009d0c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20009d10:	f63f aeaf 	bhi.w	20009a72 <__aeabi_dmul+0xde>
20009d14:	ebb5 0c03 	subs.w	ip, r5, r3
20009d18:	bf04      	itt	eq
20009d1a:	ebb6 0c02 	subseq.w	ip, r6, r2
20009d1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20009d22:	f150 0000 	adcs.w	r0, r0, #0
20009d26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009d2a:	bd70      	pop	{r4, r5, r6, pc}
20009d2c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20009d30:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20009d34:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20009d38:	bfc2      	ittt	gt
20009d3a:	ebd4 050c 	rsbsgt	r5, r4, ip
20009d3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20009d42:	bd70      	popgt	{r4, r5, r6, pc}
20009d44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009d48:	f04f 0e00 	mov.w	lr, #0
20009d4c:	3c01      	subs	r4, #1
20009d4e:	e690      	b.n	20009a72 <__aeabi_dmul+0xde>
20009d50:	ea45 0e06 	orr.w	lr, r5, r6
20009d54:	e68d      	b.n	20009a72 <__aeabi_dmul+0xde>
20009d56:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009d5a:	ea94 0f0c 	teq	r4, ip
20009d5e:	bf08      	it	eq
20009d60:	ea95 0f0c 	teqeq	r5, ip
20009d64:	f43f af3b 	beq.w	20009bde <__aeabi_dmul+0x24a>
20009d68:	ea94 0f0c 	teq	r4, ip
20009d6c:	d10a      	bne.n	20009d84 <__aeabi_ddiv+0x19c>
20009d6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20009d72:	f47f af34 	bne.w	20009bde <__aeabi_dmul+0x24a>
20009d76:	ea95 0f0c 	teq	r5, ip
20009d7a:	f47f af25 	bne.w	20009bc8 <__aeabi_dmul+0x234>
20009d7e:	4610      	mov	r0, r2
20009d80:	4619      	mov	r1, r3
20009d82:	e72c      	b.n	20009bde <__aeabi_dmul+0x24a>
20009d84:	ea95 0f0c 	teq	r5, ip
20009d88:	d106      	bne.n	20009d98 <__aeabi_ddiv+0x1b0>
20009d8a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20009d8e:	f43f aefd 	beq.w	20009b8c <__aeabi_dmul+0x1f8>
20009d92:	4610      	mov	r0, r2
20009d94:	4619      	mov	r1, r3
20009d96:	e722      	b.n	20009bde <__aeabi_dmul+0x24a>
20009d98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20009d9c:	bf18      	it	ne
20009d9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20009da2:	f47f aec5 	bne.w	20009b30 <__aeabi_dmul+0x19c>
20009da6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20009daa:	f47f af0d 	bne.w	20009bc8 <__aeabi_dmul+0x234>
20009dae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20009db2:	f47f aeeb 	bne.w	20009b8c <__aeabi_dmul+0x1f8>
20009db6:	e712      	b.n	20009bde <__aeabi_dmul+0x24a>

20009db8 <__gedf2>:
20009db8:	f04f 3cff 	mov.w	ip, #4294967295
20009dbc:	e006      	b.n	20009dcc <__cmpdf2+0x4>
20009dbe:	bf00      	nop

20009dc0 <__ledf2>:
20009dc0:	f04f 0c01 	mov.w	ip, #1
20009dc4:	e002      	b.n	20009dcc <__cmpdf2+0x4>
20009dc6:	bf00      	nop

20009dc8 <__cmpdf2>:
20009dc8:	f04f 0c01 	mov.w	ip, #1
20009dcc:	f84d cd04 	str.w	ip, [sp, #-4]!
20009dd0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009dd4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009dd8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009ddc:	bf18      	it	ne
20009dde:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009de2:	d01b      	beq.n	20009e1c <__cmpdf2+0x54>
20009de4:	b001      	add	sp, #4
20009de6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009dea:	bf0c      	ite	eq
20009dec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009df0:	ea91 0f03 	teqne	r1, r3
20009df4:	bf02      	ittt	eq
20009df6:	ea90 0f02 	teqeq	r0, r2
20009dfa:	2000      	moveq	r0, #0
20009dfc:	4770      	bxeq	lr
20009dfe:	f110 0f00 	cmn.w	r0, #0
20009e02:	ea91 0f03 	teq	r1, r3
20009e06:	bf58      	it	pl
20009e08:	4299      	cmppl	r1, r3
20009e0a:	bf08      	it	eq
20009e0c:	4290      	cmpeq	r0, r2
20009e0e:	bf2c      	ite	cs
20009e10:	17d8      	asrcs	r0, r3, #31
20009e12:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009e16:	f040 0001 	orr.w	r0, r0, #1
20009e1a:	4770      	bx	lr
20009e1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009e20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009e24:	d102      	bne.n	20009e2c <__cmpdf2+0x64>
20009e26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009e2a:	d107      	bne.n	20009e3c <__cmpdf2+0x74>
20009e2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009e30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009e34:	d1d6      	bne.n	20009de4 <__cmpdf2+0x1c>
20009e36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009e3a:	d0d3      	beq.n	20009de4 <__cmpdf2+0x1c>
20009e3c:	f85d 0b04 	ldr.w	r0, [sp], #4
20009e40:	4770      	bx	lr
20009e42:	bf00      	nop

20009e44 <__aeabi_cdrcmple>:
20009e44:	4684      	mov	ip, r0
20009e46:	4610      	mov	r0, r2
20009e48:	4662      	mov	r2, ip
20009e4a:	468c      	mov	ip, r1
20009e4c:	4619      	mov	r1, r3
20009e4e:	4663      	mov	r3, ip
20009e50:	e000      	b.n	20009e54 <__aeabi_cdcmpeq>
20009e52:	bf00      	nop

20009e54 <__aeabi_cdcmpeq>:
20009e54:	b501      	push	{r0, lr}
20009e56:	f7ff ffb7 	bl	20009dc8 <__cmpdf2>
20009e5a:	2800      	cmp	r0, #0
20009e5c:	bf48      	it	mi
20009e5e:	f110 0f00 	cmnmi.w	r0, #0
20009e62:	bd01      	pop	{r0, pc}

20009e64 <__aeabi_dcmpeq>:
20009e64:	f84d ed08 	str.w	lr, [sp, #-8]!
20009e68:	f7ff fff4 	bl	20009e54 <__aeabi_cdcmpeq>
20009e6c:	bf0c      	ite	eq
20009e6e:	2001      	moveq	r0, #1
20009e70:	2000      	movne	r0, #0
20009e72:	f85d fb08 	ldr.w	pc, [sp], #8
20009e76:	bf00      	nop

20009e78 <__aeabi_dcmplt>:
20009e78:	f84d ed08 	str.w	lr, [sp, #-8]!
20009e7c:	f7ff ffea 	bl	20009e54 <__aeabi_cdcmpeq>
20009e80:	bf34      	ite	cc
20009e82:	2001      	movcc	r0, #1
20009e84:	2000      	movcs	r0, #0
20009e86:	f85d fb08 	ldr.w	pc, [sp], #8
20009e8a:	bf00      	nop

20009e8c <__aeabi_dcmple>:
20009e8c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009e90:	f7ff ffe0 	bl	20009e54 <__aeabi_cdcmpeq>
20009e94:	bf94      	ite	ls
20009e96:	2001      	movls	r0, #1
20009e98:	2000      	movhi	r0, #0
20009e9a:	f85d fb08 	ldr.w	pc, [sp], #8
20009e9e:	bf00      	nop

20009ea0 <__aeabi_dcmpge>:
20009ea0:	f84d ed08 	str.w	lr, [sp, #-8]!
20009ea4:	f7ff ffce 	bl	20009e44 <__aeabi_cdrcmple>
20009ea8:	bf94      	ite	ls
20009eaa:	2001      	movls	r0, #1
20009eac:	2000      	movhi	r0, #0
20009eae:	f85d fb08 	ldr.w	pc, [sp], #8
20009eb2:	bf00      	nop

20009eb4 <__aeabi_dcmpgt>:
20009eb4:	f84d ed08 	str.w	lr, [sp, #-8]!
20009eb8:	f7ff ffc4 	bl	20009e44 <__aeabi_cdrcmple>
20009ebc:	bf34      	ite	cc
20009ebe:	2001      	movcc	r0, #1
20009ec0:	2000      	movcs	r0, #0
20009ec2:	f85d fb08 	ldr.w	pc, [sp], #8
20009ec6:	bf00      	nop

20009ec8 <__aeabi_d2iz>:
20009ec8:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009ecc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20009ed0:	d215      	bcs.n	20009efe <__aeabi_d2iz+0x36>
20009ed2:	d511      	bpl.n	20009ef8 <__aeabi_d2iz+0x30>
20009ed4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009ed8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009edc:	d912      	bls.n	20009f04 <__aeabi_d2iz+0x3c>
20009ede:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20009ee2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20009ee6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009eea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20009eee:	fa23 f002 	lsr.w	r0, r3, r2
20009ef2:	bf18      	it	ne
20009ef4:	4240      	negne	r0, r0
20009ef6:	4770      	bx	lr
20009ef8:	f04f 0000 	mov.w	r0, #0
20009efc:	4770      	bx	lr
20009efe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20009f02:	d105      	bne.n	20009f10 <__aeabi_d2iz+0x48>
20009f04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009f08:	bf08      	it	eq
20009f0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20009f0e:	4770      	bx	lr
20009f10:	f04f 0000 	mov.w	r0, #0
20009f14:	4770      	bx	lr
20009f16:	bf00      	nop

20009f18 <__aeabi_uldivmod>:
20009f18:	b94b      	cbnz	r3, 20009f2e <__aeabi_uldivmod+0x16>
20009f1a:	b942      	cbnz	r2, 20009f2e <__aeabi_uldivmod+0x16>
20009f1c:	2900      	cmp	r1, #0
20009f1e:	bf08      	it	eq
20009f20:	2800      	cmpeq	r0, #0
20009f22:	d002      	beq.n	20009f2a <__aeabi_uldivmod+0x12>
20009f24:	f04f 31ff 	mov.w	r1, #4294967295
20009f28:	4608      	mov	r0, r1
20009f2a:	f7ff bb79 	b.w	20009620 <__aeabi_idiv0>
20009f2e:	b082      	sub	sp, #8
20009f30:	46ec      	mov	ip, sp
20009f32:	e92d 5000 	stmdb	sp!, {ip, lr}
20009f36:	f000 f805 	bl	20009f44 <__gnu_uldivmod_helper>
20009f3a:	f8dd e004 	ldr.w	lr, [sp, #4]
20009f3e:	b002      	add	sp, #8
20009f40:	bc0c      	pop	{r2, r3}
20009f42:	4770      	bx	lr

20009f44 <__gnu_uldivmod_helper>:
20009f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009f46:	4614      	mov	r4, r2
20009f48:	461d      	mov	r5, r3
20009f4a:	4606      	mov	r6, r0
20009f4c:	460f      	mov	r7, r1
20009f4e:	f000 f9d7 	bl	2000a300 <__udivdi3>
20009f52:	fb00 f505 	mul.w	r5, r0, r5
20009f56:	fba0 2304 	umull	r2, r3, r0, r4
20009f5a:	fb04 5401 	mla	r4, r4, r1, r5
20009f5e:	18e3      	adds	r3, r4, r3
20009f60:	1ab6      	subs	r6, r6, r2
20009f62:	eb67 0703 	sbc.w	r7, r7, r3
20009f66:	9b06      	ldr	r3, [sp, #24]
20009f68:	e9c3 6700 	strd	r6, r7, [r3]
20009f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009f6e:	bf00      	nop

20009f70 <__gnu_ldivmod_helper>:
20009f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009f72:	4614      	mov	r4, r2
20009f74:	461d      	mov	r5, r3
20009f76:	4606      	mov	r6, r0
20009f78:	460f      	mov	r7, r1
20009f7a:	f000 f80f 	bl	20009f9c <__divdi3>
20009f7e:	fb00 f505 	mul.w	r5, r0, r5
20009f82:	fba0 2304 	umull	r2, r3, r0, r4
20009f86:	fb04 5401 	mla	r4, r4, r1, r5
20009f8a:	18e3      	adds	r3, r4, r3
20009f8c:	1ab6      	subs	r6, r6, r2
20009f8e:	eb67 0703 	sbc.w	r7, r7, r3
20009f92:	9b06      	ldr	r3, [sp, #24]
20009f94:	e9c3 6700 	strd	r6, r7, [r3]
20009f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009f9a:	bf00      	nop

20009f9c <__divdi3>:
20009f9c:	2900      	cmp	r1, #0
20009f9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009fa2:	b085      	sub	sp, #20
20009fa4:	f2c0 80c8 	blt.w	2000a138 <__divdi3+0x19c>
20009fa8:	2600      	movs	r6, #0
20009faa:	2b00      	cmp	r3, #0
20009fac:	f2c0 80bf 	blt.w	2000a12e <__divdi3+0x192>
20009fb0:	4689      	mov	r9, r1
20009fb2:	4614      	mov	r4, r2
20009fb4:	4605      	mov	r5, r0
20009fb6:	469b      	mov	fp, r3
20009fb8:	2b00      	cmp	r3, #0
20009fba:	d14a      	bne.n	2000a052 <__divdi3+0xb6>
20009fbc:	428a      	cmp	r2, r1
20009fbe:	d957      	bls.n	2000a070 <__divdi3+0xd4>
20009fc0:	fab2 f382 	clz	r3, r2
20009fc4:	b153      	cbz	r3, 20009fdc <__divdi3+0x40>
20009fc6:	f1c3 0020 	rsb	r0, r3, #32
20009fca:	fa01 f903 	lsl.w	r9, r1, r3
20009fce:	fa25 f800 	lsr.w	r8, r5, r0
20009fd2:	fa12 f403 	lsls.w	r4, r2, r3
20009fd6:	409d      	lsls	r5, r3
20009fd8:	ea48 0909 	orr.w	r9, r8, r9
20009fdc:	0c27      	lsrs	r7, r4, #16
20009fde:	4648      	mov	r0, r9
20009fe0:	4639      	mov	r1, r7
20009fe2:	fa1f fb84 	uxth.w	fp, r4
20009fe6:	f7ff f9df 	bl	200093a8 <__aeabi_uidiv>
20009fea:	4639      	mov	r1, r7
20009fec:	4682      	mov	sl, r0
20009fee:	4648      	mov	r0, r9
20009ff0:	f7ff fb08 	bl	20009604 <__aeabi_uidivmod>
20009ff4:	0c2a      	lsrs	r2, r5, #16
20009ff6:	fb0b f30a 	mul.w	r3, fp, sl
20009ffa:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009ffe:	454b      	cmp	r3, r9
2000a000:	d909      	bls.n	2000a016 <__divdi3+0x7a>
2000a002:	eb19 0904 	adds.w	r9, r9, r4
2000a006:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a00a:	d204      	bcs.n	2000a016 <__divdi3+0x7a>
2000a00c:	454b      	cmp	r3, r9
2000a00e:	bf84      	itt	hi
2000a010:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a014:	44a1      	addhi	r9, r4
2000a016:	ebc3 0909 	rsb	r9, r3, r9
2000a01a:	4639      	mov	r1, r7
2000a01c:	4648      	mov	r0, r9
2000a01e:	b2ad      	uxth	r5, r5
2000a020:	f7ff f9c2 	bl	200093a8 <__aeabi_uidiv>
2000a024:	4639      	mov	r1, r7
2000a026:	4680      	mov	r8, r0
2000a028:	4648      	mov	r0, r9
2000a02a:	f7ff faeb 	bl	20009604 <__aeabi_uidivmod>
2000a02e:	fb0b fb08 	mul.w	fp, fp, r8
2000a032:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a036:	45ab      	cmp	fp, r5
2000a038:	d907      	bls.n	2000a04a <__divdi3+0xae>
2000a03a:	192d      	adds	r5, r5, r4
2000a03c:	f108 38ff 	add.w	r8, r8, #4294967295
2000a040:	d203      	bcs.n	2000a04a <__divdi3+0xae>
2000a042:	45ab      	cmp	fp, r5
2000a044:	bf88      	it	hi
2000a046:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a04a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a04e:	2700      	movs	r7, #0
2000a050:	e003      	b.n	2000a05a <__divdi3+0xbe>
2000a052:	428b      	cmp	r3, r1
2000a054:	d957      	bls.n	2000a106 <__divdi3+0x16a>
2000a056:	2700      	movs	r7, #0
2000a058:	46b8      	mov	r8, r7
2000a05a:	4642      	mov	r2, r8
2000a05c:	463b      	mov	r3, r7
2000a05e:	b116      	cbz	r6, 2000a066 <__divdi3+0xca>
2000a060:	4252      	negs	r2, r2
2000a062:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a066:	4619      	mov	r1, r3
2000a068:	4610      	mov	r0, r2
2000a06a:	b005      	add	sp, #20
2000a06c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a070:	b922      	cbnz	r2, 2000a07c <__divdi3+0xe0>
2000a072:	4611      	mov	r1, r2
2000a074:	2001      	movs	r0, #1
2000a076:	f7ff f997 	bl	200093a8 <__aeabi_uidiv>
2000a07a:	4604      	mov	r4, r0
2000a07c:	fab4 f884 	clz	r8, r4
2000a080:	f1b8 0f00 	cmp.w	r8, #0
2000a084:	d15e      	bne.n	2000a144 <__divdi3+0x1a8>
2000a086:	ebc4 0809 	rsb	r8, r4, r9
2000a08a:	0c27      	lsrs	r7, r4, #16
2000a08c:	fa1f f984 	uxth.w	r9, r4
2000a090:	2101      	movs	r1, #1
2000a092:	9102      	str	r1, [sp, #8]
2000a094:	4639      	mov	r1, r7
2000a096:	4640      	mov	r0, r8
2000a098:	f7ff f986 	bl	200093a8 <__aeabi_uidiv>
2000a09c:	4639      	mov	r1, r7
2000a09e:	4682      	mov	sl, r0
2000a0a0:	4640      	mov	r0, r8
2000a0a2:	f7ff faaf 	bl	20009604 <__aeabi_uidivmod>
2000a0a6:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000a0aa:	fb09 f30a 	mul.w	r3, r9, sl
2000a0ae:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000a0b2:	455b      	cmp	r3, fp
2000a0b4:	d909      	bls.n	2000a0ca <__divdi3+0x12e>
2000a0b6:	eb1b 0b04 	adds.w	fp, fp, r4
2000a0ba:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a0be:	d204      	bcs.n	2000a0ca <__divdi3+0x12e>
2000a0c0:	455b      	cmp	r3, fp
2000a0c2:	bf84      	itt	hi
2000a0c4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a0c8:	44a3      	addhi	fp, r4
2000a0ca:	ebc3 0b0b 	rsb	fp, r3, fp
2000a0ce:	4639      	mov	r1, r7
2000a0d0:	4658      	mov	r0, fp
2000a0d2:	b2ad      	uxth	r5, r5
2000a0d4:	f7ff f968 	bl	200093a8 <__aeabi_uidiv>
2000a0d8:	4639      	mov	r1, r7
2000a0da:	4680      	mov	r8, r0
2000a0dc:	4658      	mov	r0, fp
2000a0de:	f7ff fa91 	bl	20009604 <__aeabi_uidivmod>
2000a0e2:	fb09 f908 	mul.w	r9, r9, r8
2000a0e6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a0ea:	45a9      	cmp	r9, r5
2000a0ec:	d907      	bls.n	2000a0fe <__divdi3+0x162>
2000a0ee:	192d      	adds	r5, r5, r4
2000a0f0:	f108 38ff 	add.w	r8, r8, #4294967295
2000a0f4:	d203      	bcs.n	2000a0fe <__divdi3+0x162>
2000a0f6:	45a9      	cmp	r9, r5
2000a0f8:	bf88      	it	hi
2000a0fa:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a0fe:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a102:	9f02      	ldr	r7, [sp, #8]
2000a104:	e7a9      	b.n	2000a05a <__divdi3+0xbe>
2000a106:	fab3 f783 	clz	r7, r3
2000a10a:	2f00      	cmp	r7, #0
2000a10c:	d168      	bne.n	2000a1e0 <__divdi3+0x244>
2000a10e:	428b      	cmp	r3, r1
2000a110:	bf2c      	ite	cs
2000a112:	f04f 0900 	movcs.w	r9, #0
2000a116:	f04f 0901 	movcc.w	r9, #1
2000a11a:	4282      	cmp	r2, r0
2000a11c:	bf8c      	ite	hi
2000a11e:	464c      	movhi	r4, r9
2000a120:	f049 0401 	orrls.w	r4, r9, #1
2000a124:	2c00      	cmp	r4, #0
2000a126:	d096      	beq.n	2000a056 <__divdi3+0xba>
2000a128:	f04f 0801 	mov.w	r8, #1
2000a12c:	e795      	b.n	2000a05a <__divdi3+0xbe>
2000a12e:	4252      	negs	r2, r2
2000a130:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a134:	43f6      	mvns	r6, r6
2000a136:	e73b      	b.n	20009fb0 <__divdi3+0x14>
2000a138:	4240      	negs	r0, r0
2000a13a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000a13e:	f04f 36ff 	mov.w	r6, #4294967295
2000a142:	e732      	b.n	20009faa <__divdi3+0xe>
2000a144:	fa04 f408 	lsl.w	r4, r4, r8
2000a148:	f1c8 0720 	rsb	r7, r8, #32
2000a14c:	fa35 f307 	lsrs.w	r3, r5, r7
2000a150:	fa29 fa07 	lsr.w	sl, r9, r7
2000a154:	0c27      	lsrs	r7, r4, #16
2000a156:	fa09 fb08 	lsl.w	fp, r9, r8
2000a15a:	4639      	mov	r1, r7
2000a15c:	4650      	mov	r0, sl
2000a15e:	ea43 020b 	orr.w	r2, r3, fp
2000a162:	9202      	str	r2, [sp, #8]
2000a164:	f7ff f920 	bl	200093a8 <__aeabi_uidiv>
2000a168:	4639      	mov	r1, r7
2000a16a:	fa1f f984 	uxth.w	r9, r4
2000a16e:	4683      	mov	fp, r0
2000a170:	4650      	mov	r0, sl
2000a172:	f7ff fa47 	bl	20009604 <__aeabi_uidivmod>
2000a176:	9802      	ldr	r0, [sp, #8]
2000a178:	fb09 f20b 	mul.w	r2, r9, fp
2000a17c:	0c03      	lsrs	r3, r0, #16
2000a17e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000a182:	429a      	cmp	r2, r3
2000a184:	d904      	bls.n	2000a190 <__divdi3+0x1f4>
2000a186:	191b      	adds	r3, r3, r4
2000a188:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a18c:	f0c0 80b1 	bcc.w	2000a2f2 <__divdi3+0x356>
2000a190:	1a9b      	subs	r3, r3, r2
2000a192:	4639      	mov	r1, r7
2000a194:	4618      	mov	r0, r3
2000a196:	9301      	str	r3, [sp, #4]
2000a198:	f7ff f906 	bl	200093a8 <__aeabi_uidiv>
2000a19c:	9901      	ldr	r1, [sp, #4]
2000a19e:	4682      	mov	sl, r0
2000a1a0:	4608      	mov	r0, r1
2000a1a2:	4639      	mov	r1, r7
2000a1a4:	f7ff fa2e 	bl	20009604 <__aeabi_uidivmod>
2000a1a8:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a1ac:	fb09 f30a 	mul.w	r3, r9, sl
2000a1b0:	fa1f f08c 	uxth.w	r0, ip
2000a1b4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000a1b8:	4293      	cmp	r3, r2
2000a1ba:	d908      	bls.n	2000a1ce <__divdi3+0x232>
2000a1bc:	1912      	adds	r2, r2, r4
2000a1be:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a1c2:	d204      	bcs.n	2000a1ce <__divdi3+0x232>
2000a1c4:	4293      	cmp	r3, r2
2000a1c6:	bf84      	itt	hi
2000a1c8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a1cc:	1912      	addhi	r2, r2, r4
2000a1ce:	fa05 f508 	lsl.w	r5, r5, r8
2000a1d2:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000a1d6:	ebc3 0802 	rsb	r8, r3, r2
2000a1da:	f8cd e008 	str.w	lr, [sp, #8]
2000a1de:	e759      	b.n	2000a094 <__divdi3+0xf8>
2000a1e0:	f1c7 0020 	rsb	r0, r7, #32
2000a1e4:	fa03 fa07 	lsl.w	sl, r3, r7
2000a1e8:	40c2      	lsrs	r2, r0
2000a1ea:	fa35 f300 	lsrs.w	r3, r5, r0
2000a1ee:	ea42 0b0a 	orr.w	fp, r2, sl
2000a1f2:	fa21 f800 	lsr.w	r8, r1, r0
2000a1f6:	fa01 f907 	lsl.w	r9, r1, r7
2000a1fa:	4640      	mov	r0, r8
2000a1fc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000a200:	ea43 0109 	orr.w	r1, r3, r9
2000a204:	9102      	str	r1, [sp, #8]
2000a206:	4651      	mov	r1, sl
2000a208:	fa1f f28b 	uxth.w	r2, fp
2000a20c:	9203      	str	r2, [sp, #12]
2000a20e:	f7ff f8cb 	bl	200093a8 <__aeabi_uidiv>
2000a212:	4651      	mov	r1, sl
2000a214:	4681      	mov	r9, r0
2000a216:	4640      	mov	r0, r8
2000a218:	f7ff f9f4 	bl	20009604 <__aeabi_uidivmod>
2000a21c:	9b03      	ldr	r3, [sp, #12]
2000a21e:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a222:	fb03 f209 	mul.w	r2, r3, r9
2000a226:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000a22a:	fa14 f307 	lsls.w	r3, r4, r7
2000a22e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000a232:	42a2      	cmp	r2, r4
2000a234:	d904      	bls.n	2000a240 <__divdi3+0x2a4>
2000a236:	eb14 040b 	adds.w	r4, r4, fp
2000a23a:	f109 39ff 	add.w	r9, r9, #4294967295
2000a23e:	d352      	bcc.n	2000a2e6 <__divdi3+0x34a>
2000a240:	1aa4      	subs	r4, r4, r2
2000a242:	4651      	mov	r1, sl
2000a244:	4620      	mov	r0, r4
2000a246:	9301      	str	r3, [sp, #4]
2000a248:	f7ff f8ae 	bl	200093a8 <__aeabi_uidiv>
2000a24c:	4651      	mov	r1, sl
2000a24e:	4680      	mov	r8, r0
2000a250:	4620      	mov	r0, r4
2000a252:	f7ff f9d7 	bl	20009604 <__aeabi_uidivmod>
2000a256:	9803      	ldr	r0, [sp, #12]
2000a258:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a25c:	fb00 f208 	mul.w	r2, r0, r8
2000a260:	fa1f f38c 	uxth.w	r3, ip
2000a264:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000a268:	9b01      	ldr	r3, [sp, #4]
2000a26a:	4282      	cmp	r2, r0
2000a26c:	d904      	bls.n	2000a278 <__divdi3+0x2dc>
2000a26e:	eb10 000b 	adds.w	r0, r0, fp
2000a272:	f108 38ff 	add.w	r8, r8, #4294967295
2000a276:	d330      	bcc.n	2000a2da <__divdi3+0x33e>
2000a278:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000a27c:	fa1f fc83 	uxth.w	ip, r3
2000a280:	0c1b      	lsrs	r3, r3, #16
2000a282:	1a80      	subs	r0, r0, r2
2000a284:	fa1f fe88 	uxth.w	lr, r8
2000a288:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000a28c:	fb0c f90e 	mul.w	r9, ip, lr
2000a290:	fb0c fc0a 	mul.w	ip, ip, sl
2000a294:	fb03 c10e 	mla	r1, r3, lr, ip
2000a298:	fb03 f20a 	mul.w	r2, r3, sl
2000a29c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000a2a0:	458c      	cmp	ip, r1
2000a2a2:	bf88      	it	hi
2000a2a4:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000a2a8:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000a2ac:	4570      	cmp	r0, lr
2000a2ae:	d310      	bcc.n	2000a2d2 <__divdi3+0x336>
2000a2b0:	fa1f f989 	uxth.w	r9, r9
2000a2b4:	fa05 f707 	lsl.w	r7, r5, r7
2000a2b8:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000a2bc:	bf14      	ite	ne
2000a2be:	2200      	movne	r2, #0
2000a2c0:	2201      	moveq	r2, #1
2000a2c2:	4287      	cmp	r7, r0
2000a2c4:	bf2c      	ite	cs
2000a2c6:	2700      	movcs	r7, #0
2000a2c8:	f002 0701 	andcc.w	r7, r2, #1
2000a2cc:	2f00      	cmp	r7, #0
2000a2ce:	f43f aec4 	beq.w	2000a05a <__divdi3+0xbe>
2000a2d2:	f108 38ff 	add.w	r8, r8, #4294967295
2000a2d6:	2700      	movs	r7, #0
2000a2d8:	e6bf      	b.n	2000a05a <__divdi3+0xbe>
2000a2da:	4282      	cmp	r2, r0
2000a2dc:	bf84      	itt	hi
2000a2de:	4458      	addhi	r0, fp
2000a2e0:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a2e4:	e7c8      	b.n	2000a278 <__divdi3+0x2dc>
2000a2e6:	42a2      	cmp	r2, r4
2000a2e8:	bf84      	itt	hi
2000a2ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a2ee:	445c      	addhi	r4, fp
2000a2f0:	e7a6      	b.n	2000a240 <__divdi3+0x2a4>
2000a2f2:	429a      	cmp	r2, r3
2000a2f4:	bf84      	itt	hi
2000a2f6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a2fa:	191b      	addhi	r3, r3, r4
2000a2fc:	e748      	b.n	2000a190 <__divdi3+0x1f4>
2000a2fe:	bf00      	nop

2000a300 <__udivdi3>:
2000a300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a304:	460c      	mov	r4, r1
2000a306:	b083      	sub	sp, #12
2000a308:	4680      	mov	r8, r0
2000a30a:	4616      	mov	r6, r2
2000a30c:	4689      	mov	r9, r1
2000a30e:	461f      	mov	r7, r3
2000a310:	4615      	mov	r5, r2
2000a312:	468a      	mov	sl, r1
2000a314:	2b00      	cmp	r3, #0
2000a316:	d14b      	bne.n	2000a3b0 <__udivdi3+0xb0>
2000a318:	428a      	cmp	r2, r1
2000a31a:	d95c      	bls.n	2000a3d6 <__udivdi3+0xd6>
2000a31c:	fab2 f382 	clz	r3, r2
2000a320:	b15b      	cbz	r3, 2000a33a <__udivdi3+0x3a>
2000a322:	f1c3 0020 	rsb	r0, r3, #32
2000a326:	fa01 fa03 	lsl.w	sl, r1, r3
2000a32a:	fa28 f200 	lsr.w	r2, r8, r0
2000a32e:	fa16 f503 	lsls.w	r5, r6, r3
2000a332:	fa08 f803 	lsl.w	r8, r8, r3
2000a336:	ea42 0a0a 	orr.w	sl, r2, sl
2000a33a:	0c2e      	lsrs	r6, r5, #16
2000a33c:	4650      	mov	r0, sl
2000a33e:	4631      	mov	r1, r6
2000a340:	b2af      	uxth	r7, r5
2000a342:	f7ff f831 	bl	200093a8 <__aeabi_uidiv>
2000a346:	4631      	mov	r1, r6
2000a348:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000a34c:	4681      	mov	r9, r0
2000a34e:	4650      	mov	r0, sl
2000a350:	f7ff f958 	bl	20009604 <__aeabi_uidivmod>
2000a354:	fb07 f309 	mul.w	r3, r7, r9
2000a358:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000a35c:	4553      	cmp	r3, sl
2000a35e:	d909      	bls.n	2000a374 <__udivdi3+0x74>
2000a360:	eb1a 0a05 	adds.w	sl, sl, r5
2000a364:	f109 39ff 	add.w	r9, r9, #4294967295
2000a368:	d204      	bcs.n	2000a374 <__udivdi3+0x74>
2000a36a:	4553      	cmp	r3, sl
2000a36c:	bf84      	itt	hi
2000a36e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a372:	44aa      	addhi	sl, r5
2000a374:	ebc3 0a0a 	rsb	sl, r3, sl
2000a378:	4631      	mov	r1, r6
2000a37a:	4650      	mov	r0, sl
2000a37c:	fa1f f888 	uxth.w	r8, r8
2000a380:	f7ff f812 	bl	200093a8 <__aeabi_uidiv>
2000a384:	4631      	mov	r1, r6
2000a386:	4604      	mov	r4, r0
2000a388:	4650      	mov	r0, sl
2000a38a:	f7ff f93b 	bl	20009604 <__aeabi_uidivmod>
2000a38e:	fb07 f704 	mul.w	r7, r7, r4
2000a392:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a396:	4547      	cmp	r7, r8
2000a398:	d906      	bls.n	2000a3a8 <__udivdi3+0xa8>
2000a39a:	3c01      	subs	r4, #1
2000a39c:	eb18 0805 	adds.w	r8, r8, r5
2000a3a0:	d202      	bcs.n	2000a3a8 <__udivdi3+0xa8>
2000a3a2:	4547      	cmp	r7, r8
2000a3a4:	bf88      	it	hi
2000a3a6:	3c01      	subhi	r4, #1
2000a3a8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a3ac:	2600      	movs	r6, #0
2000a3ae:	e05c      	b.n	2000a46a <__udivdi3+0x16a>
2000a3b0:	428b      	cmp	r3, r1
2000a3b2:	d858      	bhi.n	2000a466 <__udivdi3+0x166>
2000a3b4:	fab3 f683 	clz	r6, r3
2000a3b8:	2e00      	cmp	r6, #0
2000a3ba:	d15b      	bne.n	2000a474 <__udivdi3+0x174>
2000a3bc:	428b      	cmp	r3, r1
2000a3be:	bf2c      	ite	cs
2000a3c0:	2200      	movcs	r2, #0
2000a3c2:	2201      	movcc	r2, #1
2000a3c4:	4285      	cmp	r5, r0
2000a3c6:	bf8c      	ite	hi
2000a3c8:	4615      	movhi	r5, r2
2000a3ca:	f042 0501 	orrls.w	r5, r2, #1
2000a3ce:	2d00      	cmp	r5, #0
2000a3d0:	d049      	beq.n	2000a466 <__udivdi3+0x166>
2000a3d2:	2401      	movs	r4, #1
2000a3d4:	e049      	b.n	2000a46a <__udivdi3+0x16a>
2000a3d6:	b922      	cbnz	r2, 2000a3e2 <__udivdi3+0xe2>
2000a3d8:	4611      	mov	r1, r2
2000a3da:	2001      	movs	r0, #1
2000a3dc:	f7fe ffe4 	bl	200093a8 <__aeabi_uidiv>
2000a3e0:	4605      	mov	r5, r0
2000a3e2:	fab5 f685 	clz	r6, r5
2000a3e6:	2e00      	cmp	r6, #0
2000a3e8:	f040 80ba 	bne.w	2000a560 <__udivdi3+0x260>
2000a3ec:	1b64      	subs	r4, r4, r5
2000a3ee:	0c2f      	lsrs	r7, r5, #16
2000a3f0:	fa1f fa85 	uxth.w	sl, r5
2000a3f4:	2601      	movs	r6, #1
2000a3f6:	4639      	mov	r1, r7
2000a3f8:	4620      	mov	r0, r4
2000a3fa:	f7fe ffd5 	bl	200093a8 <__aeabi_uidiv>
2000a3fe:	4639      	mov	r1, r7
2000a400:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000a404:	4681      	mov	r9, r0
2000a406:	4620      	mov	r0, r4
2000a408:	f7ff f8fc 	bl	20009604 <__aeabi_uidivmod>
2000a40c:	fb0a f309 	mul.w	r3, sl, r9
2000a410:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000a414:	455b      	cmp	r3, fp
2000a416:	d909      	bls.n	2000a42c <__udivdi3+0x12c>
2000a418:	eb1b 0b05 	adds.w	fp, fp, r5
2000a41c:	f109 39ff 	add.w	r9, r9, #4294967295
2000a420:	d204      	bcs.n	2000a42c <__udivdi3+0x12c>
2000a422:	455b      	cmp	r3, fp
2000a424:	bf84      	itt	hi
2000a426:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a42a:	44ab      	addhi	fp, r5
2000a42c:	ebc3 0b0b 	rsb	fp, r3, fp
2000a430:	4639      	mov	r1, r7
2000a432:	4658      	mov	r0, fp
2000a434:	fa1f f888 	uxth.w	r8, r8
2000a438:	f7fe ffb6 	bl	200093a8 <__aeabi_uidiv>
2000a43c:	4639      	mov	r1, r7
2000a43e:	4604      	mov	r4, r0
2000a440:	4658      	mov	r0, fp
2000a442:	f7ff f8df 	bl	20009604 <__aeabi_uidivmod>
2000a446:	fb0a fa04 	mul.w	sl, sl, r4
2000a44a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a44e:	45c2      	cmp	sl, r8
2000a450:	d906      	bls.n	2000a460 <__udivdi3+0x160>
2000a452:	3c01      	subs	r4, #1
2000a454:	eb18 0805 	adds.w	r8, r8, r5
2000a458:	d202      	bcs.n	2000a460 <__udivdi3+0x160>
2000a45a:	45c2      	cmp	sl, r8
2000a45c:	bf88      	it	hi
2000a45e:	3c01      	subhi	r4, #1
2000a460:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a464:	e001      	b.n	2000a46a <__udivdi3+0x16a>
2000a466:	2600      	movs	r6, #0
2000a468:	4634      	mov	r4, r6
2000a46a:	4631      	mov	r1, r6
2000a46c:	4620      	mov	r0, r4
2000a46e:	b003      	add	sp, #12
2000a470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a474:	f1c6 0020 	rsb	r0, r6, #32
2000a478:	40b3      	lsls	r3, r6
2000a47a:	fa32 f700 	lsrs.w	r7, r2, r0
2000a47e:	fa21 fb00 	lsr.w	fp, r1, r0
2000a482:	431f      	orrs	r7, r3
2000a484:	fa14 f206 	lsls.w	r2, r4, r6
2000a488:	fa28 f100 	lsr.w	r1, r8, r0
2000a48c:	4658      	mov	r0, fp
2000a48e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000a492:	4311      	orrs	r1, r2
2000a494:	9100      	str	r1, [sp, #0]
2000a496:	4651      	mov	r1, sl
2000a498:	b2bb      	uxth	r3, r7
2000a49a:	9301      	str	r3, [sp, #4]
2000a49c:	f7fe ff84 	bl	200093a8 <__aeabi_uidiv>
2000a4a0:	4651      	mov	r1, sl
2000a4a2:	40b5      	lsls	r5, r6
2000a4a4:	4681      	mov	r9, r0
2000a4a6:	4658      	mov	r0, fp
2000a4a8:	f7ff f8ac 	bl	20009604 <__aeabi_uidivmod>
2000a4ac:	9c01      	ldr	r4, [sp, #4]
2000a4ae:	9800      	ldr	r0, [sp, #0]
2000a4b0:	fb04 f309 	mul.w	r3, r4, r9
2000a4b4:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a4b8:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a4bc:	455b      	cmp	r3, fp
2000a4be:	d905      	bls.n	2000a4cc <__udivdi3+0x1cc>
2000a4c0:	eb1b 0b07 	adds.w	fp, fp, r7
2000a4c4:	f109 39ff 	add.w	r9, r9, #4294967295
2000a4c8:	f0c0 808e 	bcc.w	2000a5e8 <__udivdi3+0x2e8>
2000a4cc:	ebc3 0b0b 	rsb	fp, r3, fp
2000a4d0:	4651      	mov	r1, sl
2000a4d2:	4658      	mov	r0, fp
2000a4d4:	f7fe ff68 	bl	200093a8 <__aeabi_uidiv>
2000a4d8:	4651      	mov	r1, sl
2000a4da:	4604      	mov	r4, r0
2000a4dc:	4658      	mov	r0, fp
2000a4de:	f7ff f891 	bl	20009604 <__aeabi_uidivmod>
2000a4e2:	9801      	ldr	r0, [sp, #4]
2000a4e4:	9a00      	ldr	r2, [sp, #0]
2000a4e6:	fb00 f304 	mul.w	r3, r0, r4
2000a4ea:	fa1f fc82 	uxth.w	ip, r2
2000a4ee:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a4f2:	4293      	cmp	r3, r2
2000a4f4:	d906      	bls.n	2000a504 <__udivdi3+0x204>
2000a4f6:	3c01      	subs	r4, #1
2000a4f8:	19d2      	adds	r2, r2, r7
2000a4fa:	d203      	bcs.n	2000a504 <__udivdi3+0x204>
2000a4fc:	4293      	cmp	r3, r2
2000a4fe:	d901      	bls.n	2000a504 <__udivdi3+0x204>
2000a500:	19d2      	adds	r2, r2, r7
2000a502:	3c01      	subs	r4, #1
2000a504:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a508:	b2a8      	uxth	r0, r5
2000a50a:	1ad2      	subs	r2, r2, r3
2000a50c:	0c2d      	lsrs	r5, r5, #16
2000a50e:	fa1f fc84 	uxth.w	ip, r4
2000a512:	0c23      	lsrs	r3, r4, #16
2000a514:	fb00 f70c 	mul.w	r7, r0, ip
2000a518:	fb00 fe03 	mul.w	lr, r0, r3
2000a51c:	fb05 e10c 	mla	r1, r5, ip, lr
2000a520:	fb05 f503 	mul.w	r5, r5, r3
2000a524:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a528:	458e      	cmp	lr, r1
2000a52a:	bf88      	it	hi
2000a52c:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a530:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a534:	42aa      	cmp	r2, r5
2000a536:	d310      	bcc.n	2000a55a <__udivdi3+0x25a>
2000a538:	b2bf      	uxth	r7, r7
2000a53a:	fa08 f606 	lsl.w	r6, r8, r6
2000a53e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a542:	bf14      	ite	ne
2000a544:	f04f 0e00 	movne.w	lr, #0
2000a548:	f04f 0e01 	moveq.w	lr, #1
2000a54c:	4296      	cmp	r6, r2
2000a54e:	bf2c      	ite	cs
2000a550:	2600      	movcs	r6, #0
2000a552:	f00e 0601 	andcc.w	r6, lr, #1
2000a556:	2e00      	cmp	r6, #0
2000a558:	d087      	beq.n	2000a46a <__udivdi3+0x16a>
2000a55a:	3c01      	subs	r4, #1
2000a55c:	2600      	movs	r6, #0
2000a55e:	e784      	b.n	2000a46a <__udivdi3+0x16a>
2000a560:	40b5      	lsls	r5, r6
2000a562:	f1c6 0120 	rsb	r1, r6, #32
2000a566:	fa24 f901 	lsr.w	r9, r4, r1
2000a56a:	fa28 f201 	lsr.w	r2, r8, r1
2000a56e:	0c2f      	lsrs	r7, r5, #16
2000a570:	40b4      	lsls	r4, r6
2000a572:	4639      	mov	r1, r7
2000a574:	4648      	mov	r0, r9
2000a576:	4322      	orrs	r2, r4
2000a578:	9200      	str	r2, [sp, #0]
2000a57a:	f7fe ff15 	bl	200093a8 <__aeabi_uidiv>
2000a57e:	4639      	mov	r1, r7
2000a580:	fa1f fa85 	uxth.w	sl, r5
2000a584:	4683      	mov	fp, r0
2000a586:	4648      	mov	r0, r9
2000a588:	f7ff f83c 	bl	20009604 <__aeabi_uidivmod>
2000a58c:	9b00      	ldr	r3, [sp, #0]
2000a58e:	0c1a      	lsrs	r2, r3, #16
2000a590:	fb0a f30b 	mul.w	r3, sl, fp
2000a594:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a598:	42a3      	cmp	r3, r4
2000a59a:	d903      	bls.n	2000a5a4 <__udivdi3+0x2a4>
2000a59c:	1964      	adds	r4, r4, r5
2000a59e:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a5a2:	d327      	bcc.n	2000a5f4 <__udivdi3+0x2f4>
2000a5a4:	1ae4      	subs	r4, r4, r3
2000a5a6:	4639      	mov	r1, r7
2000a5a8:	4620      	mov	r0, r4
2000a5aa:	f7fe fefd 	bl	200093a8 <__aeabi_uidiv>
2000a5ae:	4639      	mov	r1, r7
2000a5b0:	4681      	mov	r9, r0
2000a5b2:	4620      	mov	r0, r4
2000a5b4:	f7ff f826 	bl	20009604 <__aeabi_uidivmod>
2000a5b8:	9800      	ldr	r0, [sp, #0]
2000a5ba:	fb0a f309 	mul.w	r3, sl, r9
2000a5be:	fa1f fc80 	uxth.w	ip, r0
2000a5c2:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a5c6:	42a3      	cmp	r3, r4
2000a5c8:	d908      	bls.n	2000a5dc <__udivdi3+0x2dc>
2000a5ca:	1964      	adds	r4, r4, r5
2000a5cc:	f109 39ff 	add.w	r9, r9, #4294967295
2000a5d0:	d204      	bcs.n	2000a5dc <__udivdi3+0x2dc>
2000a5d2:	42a3      	cmp	r3, r4
2000a5d4:	bf84      	itt	hi
2000a5d6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a5da:	1964      	addhi	r4, r4, r5
2000a5dc:	fa08 f806 	lsl.w	r8, r8, r6
2000a5e0:	1ae4      	subs	r4, r4, r3
2000a5e2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a5e6:	e706      	b.n	2000a3f6 <__udivdi3+0xf6>
2000a5e8:	455b      	cmp	r3, fp
2000a5ea:	bf84      	itt	hi
2000a5ec:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a5f0:	44bb      	addhi	fp, r7
2000a5f2:	e76b      	b.n	2000a4cc <__udivdi3+0x1cc>
2000a5f4:	42a3      	cmp	r3, r4
2000a5f6:	bf84      	itt	hi
2000a5f8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a5fc:	1964      	addhi	r4, r4, r5
2000a5fe:	e7d1      	b.n	2000a5a4 <__udivdi3+0x2a4>

2000a600 <font>:
2000a600:	0000 0000 3e00 4f5b 3e5b 6b3e 6b4f 1c3e     .....>[O[>>kOk>.
2000a610:	7c3e 1c3e 3c18 3c7e 1c18 7d57 1c57 5e1c     >|>..<~<..W}W..^
2000a620:	5e7f 001c 3c18 0018 e7ff e7c3 00ff 2418     .^...<.........$
2000a630:	0018 e7ff e7db 30ff 3a48 0e06 2926 2979     .......0H:..&)y)
2000a640:	4026 057f 0705 7f40 2505 5a3f e73c 5a3c     &@....@..%?Z<.<Z
2000a650:	3e7f 1c1c 0808 1c1c 7f3e 2214 227f 5f14     .>......>.."."._
2000a660:	005f 5f5f 0906 017f 007f 8966 6a95 6060     _.__......f..j``
2000a670:	6060 9460 ffa2 94a2 0408 047e 1008 7e20     ```.......~... ~
2000a680:	1020 0808 1c2a 0808 2a1c 0808 101e 1010      ...*....*......
2000a690:	0c10 0c1e 0c1e 3830 383e 0630 3e0e 060e     ......08>80..>..
2000a6a0:	0000 0000 0000 5f00 0000 0700 0700 1400     ......._........
2000a6b0:	147f 147f 2a24 2a7f 2312 0813 6264 4936     ....$*.*.#..db6I
2000a6c0:	2056 0050 0708 0003 1c00 4122 0000 2241     V P......."A..A"
2000a6d0:	001c 1c2a 1c7f 082a 3e08 0808 8000 3070     ..*...*..>....p0
2000a6e0:	0800 0808 0808 0000 6060 2000 0810 0204     ........``. ....
2000a6f0:	513e 4549 003e 7f42 0040 4972 4949 2146     >QIE>.B.@.rIIIF!
2000a700:	4941 334d 1418 7f12 2710 4545 3945 4a3c     AIM3.....'EEE9<J
2000a710:	4949 4131 1121 0709 4936 4949 4636 4949     II1A!...6III6FII
2000a720:	1e29 0000 0014 0000 3440 0000 0800 2214     ).......@4....."
2000a730:	1441 1414 1414 4100 1422 0208 5901 0609     A......A"....Y..
2000a740:	413e 595d 7c4e 1112 7c12 497f 4949 3e36     >A]YN|...|.III6>
2000a750:	4141 2241 417f 4141 7f3e 4949 4149 097f     AAA".AAA>.IIIA..
2000a760:	0909 3e01 4141 7351 087f 0808 007f 7f41     ...>AAQs......A.
2000a770:	0041 4020 3f41 7f01 1408 4122 407f 4040     A. @A?...."A.@@@
2000a780:	7f40 1c02 7f02 047f 1008 3e7f 4141 3e41     @..........>AAA>
2000a790:	097f 0909 3e06 5141 5e21 097f 2919 2646     .....>AQ!^...)F&
2000a7a0:	4949 3249 0103 017f 3f03 4040 3f40 201f     III2.....?@@@?. 
2000a7b0:	2040 3f1f 3840 3f40 1463 1408 0363 7804     @ .?@8@?c...c..x
2000a7c0:	0304 5961 4d49 0043 417f 4141 0402 1008     ..aYIMC..AAA....
2000a7d0:	0020 4141 7f41 0204 0201 4004 4040 4040      .AAA......@@@@@
2000a7e0:	0300 0807 2000 5454 4078 287f 4444 3838     ..... TTx@.(DD88
2000a7f0:	4444 2844 4438 2844 387f 5454 1854 0800     DDD(8DD(.8TTT...
2000a800:	097e 1802 a4a4 789c 087f 0404 0078 7d44     ~......x....x.D}
2000a810:	0040 4020 3d40 7f00 2810 0044 4100 407f     @. @@=...(D..A.@
2000a820:	7c00 7804 7804 087c 0404 3878 4444 3844     .|.x.x|...x8DDD8
2000a830:	18fc 2424 1818 2424 fc18 087c 0404 4808     ..$$..$$..|....H
2000a840:	5454 2454 0404 443f 3c24 4040 7c20 201c     TTT$..?D$<@@ |. 
2000a850:	2040 3c1c 3040 3c40 2844 2810 4c44 9090     @ .<@0@<D(.(DL..
2000a860:	7c90 6444 4c54 0044 3608 0041 0000 0077     .|DdTLD..6A...w.
2000a870:	0000 3641 0008 0102 0402 3c02 2326 3c26     ..A6.......<&#&<
2000a880:	a11e 61a1 3a12 4040 7a20 5438 5554 2159     ...a.:@@ z8TTUY!
2000a890:	5555 4179 5422 7854 2142 5455 4078 5420     UUyA"TTxB!UTx@ T
2000a8a0:	7955 0c40 521e 1272 5539 5555 3959 5454     Uy@..Rr.9UUUY9TT
2000a8b0:	5954 5539 5454 0058 4500 417c 0200 7d45     TY9UTTX..E|A..E}
2000a8c0:	0042 4501 407c 127d 1211 f07d 2528 f028     B..E|@}...}.(%(.
2000a8d0:	547c 4555 2000 5454 547c 0a7c 7f09 3249     |TUE. TT|T|...I2
2000a8e0:	4949 3249 443a 4444 323a 484a 3048 413a     III2:DDD:2JHH0:A
2000a8f0:	2141 3a7a 4042 7820 9d00 a0a0 3d7d 4242     A!z:B@ x....}=BB
2000a900:	3d42 403d 4040 3c3d ff24 2424 7e48 4349     B==@@@=<$.$$H~IC
2000a910:	2b66 fc2f 2b2f 09ff f629 c020 7e88 0309     f+/./+..). ..~..
2000a920:	5420 7954 0041 4400 417d 4830 4a48 3832      TTyA..D}A0HHJ28
2000a930:	4040 7a22 7a00 0a0a 7d72 190d 7d31 2926     @@"z.z..r}..1}&)
2000a940:	2f29 2628 2929 2629 4830 404d 3820 0808     )/(&)))&0HM@ 8..
2000a950:	0808 0808 0808 2f38 c810 baac 102f 3428     ......8/..../.(4
2000a960:	00fa 7b00 0000 1408 142a 2222 2a14 0814     ...{....*."".*..
2000a970:	0055 0055 aa55 aa55 aa55 55ff 55ff 00ff     U.U.U.U.U..U.U..
2000a980:	0000 00ff 1010 ff10 1400 1414 00ff 1010     ................
2000a990:	00ff 10ff f010 f010 1414 fc14 1400 f714     ................
2000a9a0:	ff00 0000 00ff 14ff f414 fc04 1414 1017     ................
2000a9b0:	101f 1f10 1f10 1414 1f14 1000 1010 00f0     ................
2000a9c0:	0000 1f00 1010 1010 101f 1010 f010 0010     ................
2000a9d0:	0000 10ff 1010 1010 1010 1010 10ff 0000     ................
2000a9e0:	ff00 0014 ff00 ff00 0000 101f 0017 fc00     ................
2000a9f0:	f404 1414 1017 1417 f414 f404 0000 00ff     ................
2000aa00:	14f7 1414 1414 1414 00f7 14f7 1414 1417     ................
2000aa10:	1010 101f 141f 1414 14f4 1010 10f0 00f0     ................
2000aa20:	1f00 1f10 0000 1f00 0014 0000 14fc 0000     ................
2000aa30:	10f0 10f0 ff10 ff10 1414 ff14 1014 1010     ................
2000aa40:	001f 0000 f000 ff10 ffff ffff f0f0 f0f0     ................
2000aa50:	fff0 ffff 0000 0000 ff00 0fff 0f0f 0f0f     ................
2000aa60:	4438 3844 fc44 4a4a 344a 027e 0602 0206     8DD8D.JJJ4~.....
2000aa70:	027e 027e 5563 4149 3863 4444 043c 7e40     ~.~.cUIAc8DD<.@~
2000aa80:	1e20 0620 7e02 0202 a599 a5e7 1c99 492a      . ..~........*I
2000aa90:	1c2a 724c 7201 304c 4d4a 304d 4830 4878     *.Lr.rL0JMM00HxH
2000aaa0:	bc30 5a62 3d46 493e 4949 7e00 0101 7e01     0.bZF=>III.~...~
2000aab0:	2a2a 2a2a 442a 5f44 4444 5140 444a 4040     *****DD_DD@QJD@@
2000aac0:	4a44 4051 0000 01ff e003 ff80 0000 0808     DJQ@............
2000aad0:	6b6b 3608 3612 3624 0f06 0f09 0006 1800     kk.6.6$6........
2000aae0:	0018 0000 1010 3000 ff40 0101 1f00 0101     .......0@.......
2000aaf0:	001e 1d19 1217 3c00 3c3c 003c 0000 0000     .......<<<<.....
2000ab00:	4552 2044 5542 5454 4e4f 4820 5449 0d0a     RED BUTTON HIT..
2000ab10:	0000 0000 5247 4545 204e 5542 5454 4e4f     ....GREEN BUTTON
2000ab20:	4820 5449 0d0a 0000 494c 454e 4220 5455      HIT....LINE BUT
2000ab30:	4f54 204e 4948 0a54 000d 0000 364e 2034     TON HIT.....N64 
2000ab40:	5542 5454 4e4f 4820 5449 0d0a 0000 0000     BUTTON HIT......
2000ab50:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
2000ab60:	6c6f 696c 6973 6e6f 000a 0000               ollision....

2000ab6c <C.18.2576>:
2000ab6c:	0001 0000 0002 0000 0004 0000 0001 0000     ................

2000ab7c <_global_impure_ptr>:
2000ab7c:	ae10 2000 0043 0000                         ... C...

2000ab84 <blanks.3577>:
2000ab84:	2020 2020 2020 2020 2020 2020 2020 2020                     

2000ab94 <zeroes.3578>:
2000ab94:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000aba4:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
2000abb4:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
2000abc4:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
2000abd4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
2000abe4:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
2000abf4:	614e 004e                                   NaN.

2000abf8 <__sf_fake_stdin>:
	...

2000ac18 <__sf_fake_stdout>:
	...

2000ac38 <__sf_fake_stderr>:
	...

2000ac58 <charset>:
2000ac58:	ac90 2000                                   ... 

2000ac5c <lconv>:
2000ac5c:	ac8c 2000 abb4 2000 abb4 2000 abb4 2000     ... ... ... ... 
2000ac6c:	abb4 2000 abb4 2000 abb4 2000 abb4 2000     ... ... ... ... 
2000ac7c:	abb4 2000 abb4 2000 ffff ffff ffff ffff     ... ... ........
2000ac8c:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..
2000ac9c:	0000 0000                                   ....

2000aca0 <__mprec_tens>:
2000aca0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
2000acb0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
2000acc0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
2000acd0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
2000ace0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
2000acf0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
2000ad00:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
2000ad10:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
2000ad20:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
2000ad30:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
2000ad40:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
2000ad50:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
2000ad60:	9db4 79d9 7843 44ea                         ...yCx.D

2000ad68 <p05.2463>:
2000ad68:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

2000ad78 <__mprec_bigtens>:
2000ad78:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
2000ad88:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
2000ad98:	bf3c 7f73 4fdd 7515                         <.s..O.u

2000ada0 <__mprec_tinytens>:
2000ada0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
2000adb0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
2000adc0:	6f43 64ac 0628 0ac8                         Co.d(...

2000adc8 <_init>:
2000adc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000adca:	bf00      	nop
2000adcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000adce:	bc08      	pop	{r3}
2000add0:	469e      	mov	lr, r3
2000add2:	4770      	bx	lr

2000add4 <_fini>:
2000add4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000add6:	bf00      	nop
2000add8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000adda:	bc08      	pop	{r3}
2000addc:	469e      	mov	lr, r3
2000adde:	4770      	bx	lr

2000ade0 <__frame_dummy_init_array_entry>:
2000ade0:	0485 2000                                   ... 

2000ade4 <__do_global_dtors_aux_fini_array_entry>:
2000ade4:	0471 2000                                   q.. 
