Altera. 2012. Quartus II Handbook Version 12.1 Volume 3: Verification. http://www.altera.com/literature/hb/qts/qts&bsol;_qii5v3.pdf. (November 2012).
Sameh Asaad , Ralph Bellofatto , Bernard Brezzo , Chuck Haymes , Mohit Kapur , Benjamin Parker , Thomas Roewer , Proshanta Saha , Todd Takken , José Tierno, A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145720]
Balázs Dezs , Alpár Jüttner , Péter Kovács, LEMON - an Open Source C++ Graph Template Library, Electronic Notes in Theoretical Computer Science (ENTCS), v.264 n.5, p.23-45, July, 2011[doi>10.1016/j.entcs.2011.06.003]
Free Software Foundation. 2013. GCC 4.8 Release Series: Changes, New Features, and Fixes. http://gcc.gnu.org/gcc-4.8/changes.html. (February 2013).
Paul Graham , Brent Nelson , Brad Hutchings, Instrumenting Bitstreams for Debugging FPGA Circuits, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.41-50, April 29-May 02, 2001[doi>10.1109/FCCM.2001.26]
Eddie Hung , Fatemeh Eslami , Steven J. E. Wilton, Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices, Proceedings of the 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, p.45-52, April 28-30, 2013[doi>10.1109/FCCM.2013.40]
Eddie Hung , Steven J.  E. Wilton, Speculative Debug Insertion for FPGAs, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.524-531, September 05-07, 2011[doi>10.1109/FPL.2011.103]
Eddie Hung , Steven J.E. Wilton, Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 11-13, 2013, Monterey, California, USA[doi>10.1145/2435264.2435272]
Eddie Hung and Steven J. E. Wilton. 2012. Incremental trace-buffer insertion for FPGA debug. IEEE Trans. VLSI Syst. To appear. http://ieeexplore.ieee.org/xpls/abs&bsol;_all.jsp&quest;arnumber=6510525.
Yousef S. Iskander , Cameron D. Patterson , Stephen D. Craven, Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.518-523, September 05-07, 2011[doi>10.1109/FPL.2011.102]
Ho Fai Ko , Nicola Nicolici, Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.2, p.285-297, February 2009[doi>10.1109/TCAD.2008.2009158]
Xiao Liu and Qiang Xu. 2012. On signal selection for visibility enhancement in trace-based post-silicon validation. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 31, 8 (August 2012), 1263--1274.
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
Yehdhih Ould Mohammed Moctar , Nithin George , Hadi Parandeh-Afshar , Paolo Ienne , Guy G.F. Lemieux , Philip Brisk, Reducing the cost of floating-point mantissa alignment and normalization in FPGAs, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145738]
B. Quinton and S. Wilton. 2005. Post-silicon debug using programmable logic cores. In Proceedings of the IEEE International Conference on Field Programmable Technology. 241--247.
Jonathan Rose , Jason Luu , Chi Wai Yu , Opal Densmore , Jeffrey Goeders , Andrew Somerville , Kenneth B. Kent , Peter Jamieson , Jason Anderson, The VTR project: architecture and CAD for FPGAs from verilog to routing, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145708]
Synopsys. 2010. Identify: Simulator-like Visibility into Hardware Debug. http://www.synopsys.com/Tools/Implementation/FPGAImplementation/CapsuleModule/identify&bsol;_ds.pdf. (August 2010).
Steve Teig. 2012. Programmable logic devices in 2032&quest; In Proceedings of the FPGA2012 Pre-Conference Workshop. http://tcfpga.org/fpga2012/SteveTeig.pdf. (February 2012).
Tektronix. 2012. Certus Debug Suite. http://www.tek.com/sites/tek.com/files/media/media/resources/Certus&bsol;_Debug&bsol;_Suite&bsol;_Datasheet&bsol;_54W-28030-1&bsol;_4.pdf. (July 2012).
Timothy Wheeler , Paul Graham , Brent E. Nelson , Brad Hutchings, Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification, Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, p.483-492, August 27-29, 2001
Steven J. E. Wilton, SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.171-178, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275137]
Mike Wirthlin, Brent Nelson, Brad Hutchings, Peter Athanas, and Shawn Bohner. 2008. FPGA design productivity: Existing limitations and root causes. http://www.chrec.org/ftsw/FDP&bsol;_Session1&bsol;_Posted.pdf. (June 2008).
Xilinx. 2011. Virtex-6 FPGA Memory Resources: User Guide (UG363 v1.6). http://www.xilinx.com/support/documentation/user&bsol;_guides/ug363.pdf. (April 2011).
Xilinx. 2012. ChipScope Pro Software and Cores, User Guide UG029 (v14.3). http://www.xilinx.com/support/documentation/sw&bsol;_manuals/xilinx14&bsol;_4/chipscope&bsol;_pro&bsol;_sw&bsol;_cores&bsol;_ug029.pdf. (October 2012).
