Running kIntWordWidth: 8, kVectorSize: 8, kNumVectorLanes: 8
Dest: Difference observed in compute Act and expected value 0.114%
Data transfer cycles: 606
Compute cycles: 14
*** TEST PASSED ***
Running kIntWordWidth: 8, kVectorSize: 8, kNumVectorLanes: 16
Dest: Difference observed in compute Act and expected value 0.113%
Data transfer cycles: 1051
Compute cycles: 14
*** TEST PASSED ***
Running kIntWordWidth: 8, kVectorSize: 16, kNumVectorLanes: 8
Dest: Difference observed in compute Act and expected value 0.111%
Data transfer cycles: 832
Compute cycles: 14
*** TEST PASSED ***
Running kIntWordWidth: 8, kVectorSize: 16, kNumVectorLanes: 16
Dest: Difference observed in compute Act and expected value 0.112%
Data transfer cycles: 1441
Compute cycles: 14
*** TEST PASSED ***
Running kIntWordWidth: 16, kVectorSize: 8, kNumVectorLanes: 8
Dest: Difference observed in compute Act and expected value 0.110%
Data transfer cycles: 832
Compute cycles: 16
*** TEST PASSED ***
Running kIntWordWidth: 16, kVectorSize: 8, kNumVectorLanes: 16
Dest: Difference observed in compute Act and expected value 0.110%
Data transfer cycles: 1441
Compute cycles: 16
*** TEST PASSED ***
Running kIntWordWidth: 16, kVectorSize: 16, kNumVectorLanes: 8
Dest: Difference observed in compute Act and expected value 0.110%
Data transfer cycles: 1272
Compute cycles: 17
*** TEST PASSED ***
Running kIntWordWidth: 16, kVectorSize: 16, kNumVectorLanes: 16
Dest: Difference observed in compute Act and expected value 0.082%
Data transfer cycles: 2201
Compute cycles: 17
*** TEST PASSED ***

Summary Table:
Width      Vec Size   Lanes      Status     Data Cycles     Comp Cycles     Diff %    
------------------------------------------------------------------------------------------
8          8          8          PASSED     606             14              0.114%    
8          8          16         PASSED     1051            14              0.113%    
8          16         8          PASSED     832             14              0.111%    
8          16         16         PASSED     1441            14              0.112%    
16         8          8          PASSED     832             16              0.110%    
16         8          16         PASSED     1441            16              0.110%    
16         16         8          PASSED     1272            17              0.110%    
16         16         16         PASSED     2201            17              0.082%    

Makefile:1: *** Recursive variable 'CL_DIR' references itself (eventually).  Stop.
cp /home/ubuntu/cs217-lab-1/design_top/design/concat_PECore/kIntWordWidth_8_kVectorSize_16_kNumVectorLanes_16/concat_PECore.v /home/ubuntu/cs217-lab-1/design_top/design/concat_PECore.v 
cd /home/ubuntu/cs217-lab-1/design_top/design/ && sed -i '\|// synopsys translate|d' concat_PECore.v 
cd /home/ubuntu/cs217-lab-1/design_top/build/scripts && ./aws_build_dcp_from_cl.py -c design_top
==================================================
Running CL builds
==================================================
cl               : design_top      
mode             : small_shell     
flow             : BuildAll        
aws_clk_gen      : None            
clock_recipe_a   : A1              
clock_recipe_b   : B2              
clock_recipe_c   : C0              
clock_recipe_hbm : H2              
place_direct     : SSI_SpreadLogic_high
phy_opt_direct   : AggressiveExplore
route_direct     : AggressiveExplore
build_tag        : None            
==================================================

AWS FPGA: 2026-01-16 03:31:23 - Build starts


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:31:24 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source build_all.tcl
# proc print {message} {
#     set prefix "\nAWS FPGA: ([clock format [clock seconds] -format %T]): "
#     append output $prefix $message "\n"
#     puts $output
# }
# proc check_timing_path { {verbose 1} } {
# 
#   set setupPaths [get_timing_paths -max_paths 1 -slack_lesser_than 0 -setup]
#   set holdPaths  [get_timing_paths -max_paths 1 -slack_lesser_than 0 -hold]
# 
#   if {$verbose>0} {
#     print "Checking the negative slack path of the existing design"
#   }
# 
#   if {[llength $setupPaths] == 0 && [llength $holdPaths] == 0} {
#     if {$verbose>0} {
#       print "SUCCESS: Design has no negative slack path"
#     }
#     return 0
#   } else {
#     if {$verbose>0} {
#       print "CRITICAL WARNING: Found $setupPaths negative setup slack paths and $holdPaths negative hold slack hold paths"
#     }
#     return 1
#   }
# }
# proc create_dir {name path {verbose 0}} {
# 
#     # Better to use absolute path
#     set cur [pwd]
#     # Check if the $path exists
#     if {![file isdirectory $path]} {
#         error "$path doesn't exist"
#     }
#     cd $path
#     set path_abs [pwd]
# 
#     cd $cur
#     # Check and create the directory if not exists
#     if {![file isdirectory $path_abs/$name]} {
#         file mkdir $path_abs/$name
#         if {$verbose>0} {
#             print "Creating new folder $path_abs/$name"
#         }
#     } elseif {$verbose>0} {
#         print "Found existing folder $path_abs/$name. Folder creation skipped"
#     }
#     return $path_abs/$name
# }
# proc display_proj {} {
#     global VIVADO_TOOL_VERSION
#     global CL
#     global SHELL_MODE
#     global BUILD_FLOW
#     global PLACE_DIRECT
#     global PHY_OPT_DIRECT
#     global ROUTE_DIRECT
#     global TAG
#     global clock_recipe_a
#     global clock_recipe_b
#     global clock_recipe_c
#     global clock_recipe_hbm
# 
# 
#     set rpt "
#     ==================================================
#     Running CL builds w/ updated build tag
#     ==================================================
#     vivado_tool      : $VIVADO_TOOL_VERSION
#     cl               : $CL
#     mode             : $SHELL_MODE
#     clock_recipe_a   : $clock_recipe_a
#     clock_recipe_b   : $clock_recipe_b
#     clock_recipe_c   : $clock_recipe_c
#     clock_recipe_hbm : $clock_recipe_hbm
#     flow             : $BUILD_FLOW
#     place_direct     : $PLACE_DIRECT
#     phy_opt_direct   : $PHY_OPT_DIRECT
#     route_direct     : $ROUTE_DIRECT
#     build_tag        : $TAG
#     ==================================================
#     "
#     puts "$rpt"
# }
# set PLACE_DIRECT     [lindex $argv 0]
# set PHY_OPT_DIRECT   [lindex $argv 1]
# set ROUTE_DIRECT     [lindex $argv 2]
# set clock_recipe_a   [lindex $argv 3]
# set clock_recipe_b   [lindex $argv 4]
# set clock_recipe_c   [lindex $argv 5]
# set clock_recipe_hbm [lindex $argv 6]
# set DEVICE_TYPE "xcvu47p-fsvh2892-2-e"
# if { [info exists ::env(BUILD_FLOW)] } {
#   set BUILD_FLOW $::env(BUILD_FLOW)
# } else {
#   set BUILD_FLOW "BuildAll"
# }
# if { [info exists ::env(CL)] } {
#   set CL $::env(CL)
# } else {
#   set CL "cl_dram_hbm_dma"
# }
# if { [info exists ::env(SHELL_MODE)] } {
#   set SHELL_MODE $::env(SHELL_MODE)
# } else {
#   set SHELL_MODE "xdma_shell"
# }
# if { [info exists ::env(BUILD_TAG)] } {
#   set TAG $::env(BUILD_TAG)
# } else {
#   set TAG "00_00_0000-999999"
# }
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#     set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
# } else {
#     print "ERROR: HDK_SHELL_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#     set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
# } else {
#     print "ERROR: HDK_SHELL_DESIGN_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_COMMON_DIR)] } {
#     set HDK_COMMON_DIR $::env(HDK_COMMON_DIR)
# } else {
#     print "ERROR: HDK_COMMON_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_IP_SRC_DIR)] } {
#     set HDK_IP_SRC_DIR $::env(HDK_IP_SRC_DIR)
# } else {
#     print "ERROR: HDK_IP_SRC_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_BD_SRC_DIR)] } {
#     set HDK_BD_SRC_DIR $::env(HDK_BD_SRC_DIR)
# } else {
#     print "ERROR: HDK_BD_SRC_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_BD_GEN_DIR)] } {
#     set HDK_BD_GEN_DIR $::env(HDK_BD_GEN_DIR)
# } else {
#     print "ERROR: HDK_BD_GEN_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(CL_DIR)] } {
#     set CL_DIR $::env(CL_DIR)
# } else {
#     print "ERROR: CL_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(VIVADO_TOOL_VERSION)] } {
#     set VIVADO_TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# } else {
#     print "ERROR: VIVADO_TOOL_VERSION not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# display_proj

    ==================================================
    Running CL builds w/ updated build tag
    ==================================================
    vivado_tool      : 2024.1
    cl               : design_top
    mode             : small_shell
    clock_recipe_a   : A1
    clock_recipe_b   : B2
    clock_recipe_c   : C0
    clock_recipe_hbm : H2
    flow             : BuildAll
    place_direct     : SSI_SpreadLogic_high
    phy_opt_direct   : AggressiveExplore
    route_direct     : AggressiveExplore
    build_tag        : 2026_01_16-033123
    ==================================================
    
# set scripts_dir [pwd]
# set build_dir [file dirname $scripts_dir]
# create_dir "reports"              $build_dir
# create_dir "checkpoints"          $build_dir
# create_dir "src_post_encryption"  $build_dir
# set design_dir       "${CL_DIR}/design"
# set constraints_dir  "${build_dir}/constraints"
# set reports_dir      "${build_dir}/reports"
# set checkpoints_dir  "${build_dir}/checkpoints"
# set reports_dir      "${build_dir}/reports"
# set src_post_enc_dir "${build_dir}/src_post_encryption"
# cd $scripts_dir
# print "Generating clock contraints for CL source clocks"

AWS FPGA: (03:31:27): Generating clock contraints for CL source clocks

# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         #NOT SUPPORTED# set clk_main_a0_period        8
##         #NOT SUPPORTED# set clk_main_a0_half_period   4
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         #NOT SUPPORTED# set clk_main_a0_period        64
##         #NOT SUPPORTED# set clk_main_a0_half_period   32
##         set clk_main_a0_period         4
##         set clk_main_a0_half_period    2
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## switch $clock_recipe_hbm {
##     "H0" {
##         set clk_hbm_axi_period       4
##         set clk_hbm_axi_half_period  2
##     }
##     "H1" {
##         set clk_hbm_axi_period       8
##         set clk_hbm_axi_half_period  4
##     }
##     "H2" {
##         set clk_hbm_axi_period       2.222
##         set clk_hbm_axi_half_period  1.111
##     }
##     "H3" {
##         set clk_hbm_axi_period       3.333
##         set clk_hbm_axi_half_period  1.667
##     }
##     "H4" {
##         set clk_hbm_axi_period       2.5
##         set clk_hbm_axi_half_period  1.25
##     }
##     default {
##         puts "$clock_recipe_hbm is NOT a valid clock_recipe_hbm."
##     }
## }
## set pin_clk_extra_a1 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## set pin_clk_extra_a2 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT1}\]"
## set pin_clk_extra_a3 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT2}\]"
## set pin_clk_extra_b0 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## set pin_clk_extra_b1 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT1}\]"
## set pin_clk_extra_c0 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## set pin_clk_extra_c1 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT1}\]"
## set pin_clk_hbm_axi  "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_HBM_EN_I.CLK_MMCM_HBM_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## if { [file exists $CL_DIR/build/constraints/generated_cl_clocks_aws.xdc] } {
##     puts "Deleting old CL clocks constraints file since it will be replaced.";
##     file delete -force $CL_DIR/build/constraints/generated_cl_clocks_aws.xdc
## }
## set clocks_file [open "$CL_DIR/build/constraints/generated_cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "###############################################################################                          "
## puts $clocks_file "# OOC Source Clocks                                                                                      "
## puts $clocks_file "###############################################################################                          "
## puts $clocks_file "#CL HBM reference clock @100MHz                                                                          "
## puts $clocks_file "create_clock -period 10.000 -name clk_hbm_ref  -waveform {0.000 5.000} \[get_ports clk_hbm_ref\]       \n"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## close $clocks_file
# print "Encrypting CL source code"

AWS FPGA: (03:31:27): Encrypting CL source code

# source encrypt.tcl
## if {[llength [glob -nocomplain -dir ${src_post_enc_dir} *]] != 0} {
##   eval file delete -force [glob ${src_post_enc_dir}/*]
## }
## foreach f [glob -directory ${HDK_SHELL_DESIGN_DIR}/interfaces *.inc] {
##   file copy -force $f ${src_post_enc_dir}/
## }
## foreach f [glob -directory ${design_dir} *.{v,sv,vh,svh,inc}] {
##   file copy -force $f ${src_post_enc_dir}/
## }
## exec chmod +w {*}[glob ${src_post_enc_dir}/*]
## encrypt -k ${HDK_SHELL_DIR}/build/scripts/vivado_keyfile.txt -lang verilog [glob -nocomplain -- ${src_post_enc_dir}/*.{v,sv,vh,inc}]
## encrypt -k ${HDK_SHELL_DIR}/build/scripts/vivado_vhdl_keyfile.txt -lang vhdl -quiet [ glob -nocomplain -- ${src_post_enc_dir}/*.vhd? ]
# switch $BUILD_FLOW {
#   "SynthCL" {
#     source ${scripts_dir}/synth_${CL}.tcl
#   }
# 
#   "ImplCL" {
#     source ${scripts_dir}/build_level_1_cl.tcl
#   }
# 
#   default {
#     source ${scripts_dir}/synth_${CL}.tcl
#     source ${scripts_dir}/build_level_1_cl.tcl
#   }
# }
## source ${HDK_SHELL_DIR}/build/scripts/synth_cl_header.tcl
### print "Creating in-memory synthesis project"

AWS FPGA: (03:31:27): Creating in-memory synthesis project

### set_param sta.enableAutoGenClkNamePersistence 0
### create_project -in_memory -part $DEVICE_TYPE -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.258 ; gain = 36.836 ; free physical = 250827 ; free virtual = 264272
### set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
### print "Reading common AWS components"

AWS FPGA: (03:31:33): Reading common AWS components

### read_verilog -sv [ list \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/interfaces.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/aws_clk_gen.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/aws_clk_regs.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/axil_to_cfg_cnv.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/axis_flop_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/lib_pipe.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/bram_1w1r.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/bram_2rw.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/xpm_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/flop_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/flop_fifo_in.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/cdc_async_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/cdc_sync.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/ft_fifo_p.v \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/ft_fifo.v \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/ram_fifo_ft.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/rr_arb.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/sync.v \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/flop_ccf.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/ccf_ctl.v \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/mgt_acc_axl.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/mgt_gen_axl.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/sh_ddr.sv \
###   ${HDK_SHELL_DESIGN_DIR}/interfaces/cl_ports.vh
### ]
### print "Reading AWS Constraints"

AWS FPGA: (03:31:33): Reading AWS Constraints

### read_xdc ${HDK_SHELL_DIR}/build/constraints/cl_pins.xdc
### read_xdc ${CL_DIR}/build/constraints/generated_cl_clocks_aws.xdc
### read_xdc -ref ${CL} ${HDK_SHELL_DIR}/build/constraints/cl_ddr_timing_aws.xdc
### set_property USED_IN {synthesis implementation OUT_OF_CONTEXT} [get_files generated_cl_clocks_aws.xdc]
### set_property PROCESSING_ORDER EARLY [get_files generated_cl_clocks_aws.xdc]
### set_property USED_IN {synthesis implementation} [get_files cl_ddr_timing_aws.xdc]
### set_property PROCESSING_ORDER LATE   [get_files cl_ddr_timing_aws.xdc]
## print "Reading encrypted user source codes"

AWS FPGA: (03:31:33): Reading encrypted user source codes

## read_verilog -sv [glob ${src_post_enc_dir}/*.?v]
## print "Reading CL IP blocks"

AWS FPGA: (03:31:33): Reading CL IP blocks

## read_ip ${HDK_SHELL_DESIGN_DIR}/../../ip/cl_ip/cl_ip.srcs/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.srcs/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
## read_ip ${HDK_IP_SRC_DIR}/axi_register_slice_light/axi_register_slice_light.xci
WARNING: [Vivado 12-13650] The IP file '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.srcs/sources_1/ip/axi_register_slice_light/axi_register_slice_light.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
## print "Reading user constraints"

AWS FPGA: (03:31:35): Reading user constraints

## read_xdc [ list \
##   ${constraints_dir}/cl_synth_user.xdc \
##   ${constraints_dir}/cl_timing_user.xdc
## ]
## set_property PROCESSING_ORDER LATE [get_files cl_synth_user.xdc]
## set_property PROCESSING_ORDER LATE [get_files cl_timing_user.xdc]
## print "Starting synthesizing customer design ${CL}"

AWS FPGA: (03:31:35): Starting synthesizing customer design design_top

## update_compile_order -fileset sources_1
## synth_design -mode out_of_context \
##              -top ${CL} \
##              -verilog_define XSDB_SLV_DIS \
##              -part ${DEVICE_TYPE} \
##              -keep_equivalent_registers
Command: synth_design -mode out_of_context -top design_top -verilog_define XSDB_SLV_DIS -part xcvu47p-fsvh2892-2-e -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Device 21-403] Loading part xcvu47p-fsvh2892-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10027
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.312 ; gain = 397.711 ; free physical = 248633 ; free virtual = 262213
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'NUM_LOC' becomes localparam in 'ram_fifo_ft' with formal parameter declaration list [/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv:43]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'PECore' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:64680]
INFO: [Synth 8-6157] synthesizing module 'PECore_mgc_mulacc_pipe' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1292]
	Parameter width_a bound to: 8 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 8 - type: integer 
	Parameter signd_b bound to: 0 - type: integer 
	Parameter width_c bound to: 31 - type: integer 
	Parameter signd_c bound to: 1 - type: integer 
	Parameter width_d bound to: 0 - type: integer 
	Parameter signd_d bound to: 1 - type: integer 
	Parameter width_z bound to: 31 - type: integer 
	Parameter add_d bound to: 1 - type: integer 
	Parameter is_square bound to: 0 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 0 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_mgc_mulacc_pipe' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1292]
INFO: [Synth 8-6157] synthesizing module 'PECore_mgc_mul4acc_pipe' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1465]
	Parameter width_a0 bound to: 8 - type: integer 
	Parameter signd_a0 bound to: 0 - type: integer 
	Parameter width_a1 bound to: 8 - type: integer 
	Parameter signd_a1 bound to: 0 - type: integer 
	Parameter width_b0 bound to: 8 - type: integer 
	Parameter signd_b0 bound to: 0 - type: integer 
	Parameter width_b1 bound to: 8 - type: integer 
	Parameter signd_b1 bound to: 0 - type: integer 
	Parameter width_c0 bound to: 8 - type: integer 
	Parameter signd_c0 bound to: 0 - type: integer 
	Parameter width_c1 bound to: 8 - type: integer 
	Parameter signd_c1 bound to: 0 - type: integer 
	Parameter width_d0 bound to: 0 - type: integer 
	Parameter signd_d0 bound to: 0 - type: integer 
	Parameter width_d1 bound to: 0 - type: integer 
	Parameter signd_d1 bound to: 0 - type: integer 
	Parameter width_e bound to: 31 - type: integer 
	Parameter signd_e bound to: 1 - type: integer 
	Parameter width_z bound to: 31 - type: integer 
	Parameter add_a bound to: 1 - type: integer 
	Parameter add_b bound to: 1 - type: integer 
	Parameter add_c bound to: 1 - type: integer 
	Parameter min_fb_size bound to: 0 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 0 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_mgc_mul4acc_pipe' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1465]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1718]
	Parameter addr_width bound to: 12 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
	Parameter depth bound to: 4096 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1718]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2445]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2445]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2406]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2406]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2367]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2328]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2328]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2289]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2289]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2250]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2250]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2211]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2211]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2172]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2172]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2133]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2094]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2094]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2055]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2016]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2016]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1977]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1977]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1938]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1938]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1899]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1899]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1860]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1860]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3559]
INFO: [Synth 8-6157] synthesizing module 'PECore_mgc_mul_pipe' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:975]
	Parameter width_a bound to: 8 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 31 - type: integer 
	Parameter signd_b bound to: 1 - type: integer 
	Parameter width_z bound to: 39 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 1 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_mgc_mul_pipe' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:975]
INFO: [Synth 8-6157] synthesizing module 'PECore_mgc_muladd1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1132]
	Parameter width_a bound to: 8 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 8 - type: integer 
	Parameter signd_b bound to: 0 - type: integer 
	Parameter width_c bound to: 8 - type: integer 
	Parameter signd_c bound to: 0 - type: integer 
	Parameter width_cst bound to: 1 - type: integer 
	Parameter signd_cst bound to: 0 - type: integer 
	Parameter width_d bound to: 0 - type: integer 
	Parameter signd_d bound to: 1 - type: integer 
	Parameter width_z bound to: 12 - type: integer 
	Parameter add_axb bound to: 1 - type: integer 
	Parameter add_c bound to: 1 - type: integer 
	Parameter add_d bound to: 1 - type: integer 
	Parameter use_const bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_mgc_muladd1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1132]
INFO: [Synth 8-6157] synthesizing module 'PECore_mgc_shift_l_v5' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1241]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_mgc_shift_l_v5' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1241]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_rva_in_PopNB_mioi' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3480]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:168]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:85]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
	Parameter rscid bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized2' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
	Parameter rscid bound to: 6 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized2' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:21]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:54]
	Parameter rscid bound to: 161 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:54]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:85]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:168]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3190]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3190]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3066]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3066]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_rva_in_PopNB_mioi' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3480]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_input_port_PopNB_mioi' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3408]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:363]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:289]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:225]
	Parameter rscid bound to: 7 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:225]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:225]
	Parameter rscid bound to: 9 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:225]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:225]
	Parameter rscid bound to: 11 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:225]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:258]
	Parameter rscid bound to: 160 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:258]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:289]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:363]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3040]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3040]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2922]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2922]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_input_port_PopNB_mioi' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3408]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_act_port_Push_mioi' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3344]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:559]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:477]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:417]
	Parameter rscid bound to: 13 - type: integer 
	Parameter width bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:417]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:417]
	Parameter rscid bound to: 159 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:417]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:450]
	Parameter rscid bound to: 163 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:450]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:477]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:559]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2893]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2893]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2859]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2859]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_act_port_Push_mioi' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3344]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_start_PopNB_mioi' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3279]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:738]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:675]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:611]
	Parameter rscid bound to: 15 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:611]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:611]
	Parameter rscid bound to: 17 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:611]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:644]
	Parameter rscid bound to: 158 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:644]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:675]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:738]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2834]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2834]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2763]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2763]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_start_PopNB_mioi' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3279]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_rva_out_Push_mioi' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3215]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:931]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:849]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:789]
	Parameter rscid bound to: 18 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:789]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:789]
	Parameter rscid bound to: 157 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:789]
INFO: [Synth 8-6157] synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:822]
	Parameter rscid bound to: 162 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:822]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:849]
INFO: [Synth 8-6155] done synthesizing module 'PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:931]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2734]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2734]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_rva_out_Push_mioi' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3215]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_wait_dp' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2569]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_wait_dp' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2569]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_staller' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2536]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_staller' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2536]
INFO: [Synth 8-6157] synthesizing module 'PECore_PECore_PECoreRun_PECoreRun_fsm' [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun_PECoreRun_fsm' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'PECore_PECore_PECoreRun' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:3559]
INFO: [Synth 8-6155] done synthesizing module 'PECore' (0#1) [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:64680]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/synth/axi_register_slice_light.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (0#1) [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/synth/axi_register_slice_light.v:53]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78605]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78605]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78226]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78226]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (0#1) [/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'axb_reg' and it is trimmed from '18' to '12' bits. [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1212]
WARNING: [Synth 8-3848] Net cl_sh_pcim_bready in module/entity design_top does not have driver. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/interfaces/cl_ports.vh:86]
WARNING: [Synth 8-3917] design design_top has port cl_sh_flr_done driven by constant 1
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[31] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[30] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[29] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[28] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[27] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[26] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[25] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[24] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[23] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[22] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[21] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[20] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[19] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[18] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[17] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[16] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[15] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[14] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[13] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[12] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[11] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[10] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[9] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[8] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[7] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[6] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[5] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[4] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[3] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[2] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[1] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[0] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[31] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[30] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[29] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[28] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[27] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[26] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[25] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[24] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[23] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[22] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[21] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[20] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[19] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[18] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[17] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[16] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[15] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[14] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[13] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[12] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[11] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[10] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[9] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[8] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[7] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[6] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[5] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[4] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[3] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[2] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[1] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[0] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[31] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[30] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[29] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[28] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[27] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[26] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[25] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[24] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[23] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[22] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[21] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[20] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[19] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[18] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[17] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[16] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[15] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[14] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[13] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[12] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[11] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[10] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[9] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[8] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[7] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[6] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[5] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[4] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[3] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[2] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[1] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[0] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_id0[31] driven by constant 1
WARNING: [Synth 8-3917] design design_top has port cl_sh_id0[30] driven by constant 1
WARNING: [Synth 8-3917] design design_top has port cl_sh_id0[29] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_awready in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_wready in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[15] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[14] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[13] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[12] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[11] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[10] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[9] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[8] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[7] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[6] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[5] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[4] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[3] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[2] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[1] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[0] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bresp[1] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bresp[0] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bvalid in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_arready in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[15] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[14] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[13] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[12] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[11] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[10] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[9] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[8] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[7] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[6] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[5] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[4] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[3] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[2] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[1] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[0] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[511] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[510] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[509] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[508] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[507] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[506] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[505] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[504] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[503] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[502] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[501] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[500] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[499] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[498] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[497] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[496] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[495] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[494] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[493] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[492] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[491] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[490] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[489] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[488] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[487] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[486] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[485] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[484] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[483] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[482] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[481] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[480] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[479] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[478] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[477] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[476] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[475] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[474] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[473] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[472] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[471] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[470] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[469] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[468] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[467] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[466] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[465] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[464] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[463] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[462] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[461] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[460] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[459] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[458] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[457] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[456] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[455] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[454] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[453] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[452] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[451] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[450] in module sh_ddr is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3636.477 ; gain = 898.875 ; free physical = 248109 ; free virtual = 261698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3636.477 ; gain = 898.875 ; free physical = 248109 ; free virtual = 261699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3636.477 ; gain = 898.875 ; free physical = 248109 ; free virtual = 261699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3636.477 ; gain = 0.000 ; free physical = 248108 ; free virtual = 261697
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/generated_cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/generated_cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_late.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells -hierarchical -filter { NAME =~ *ram_reg*}] -filter {REF_PIN_NAME == CLK}'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_timing_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_timing_user.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4057.449 ; gain = 0.000 ; free physical = 247821 ; free virtual = 261454
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances

---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 4077.375 ; gain = 1339.773 ; free physical = 241206 ; free virtual = 254849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input   31 Bit       Adders := 16    
	   2 Input   16 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              512 Bit    Registers := 2     
	              169 Bit    Registers := 2     
	              128 Bit    Registers := 296   
	              120 Bit    Registers := 1     
	               42 Bit    Registers := 3     
	               39 Bit    Registers := 16    
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 304   
	               28 Bit    Registers := 16    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 22    
	                9 Bit    Registers := 261   
	                8 Bit    Registers := 659   
	                7 Bit    Registers := 36    
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 2576  
+---Multipliers : 
	               9x31  Multipliers := 16    
+---RAMs : 
	             512K Bit	(4096 X 128 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  169 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 273   
	   2 Input  120 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 592   
	   2 Input   28 Bit        Muxes := 32    
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 18    
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 563   
	   2 Input    7 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 1030  
	   3 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reg_pe_manager_base_weight_sva_dfm_3_1_1_enexo_16_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reg_pe_manager_base_weight_sva_dfm_3_1_enexo_17_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reg_rva_out_reg_data_35_32_sva_dfm_6_enexo_1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reg_rva_out_reg_data_39_36_sva_dfm_6_enexo_1_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_7/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_7/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_7/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_7/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_7/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_7/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_7/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_7/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_7/res.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_7/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_12/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_12/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_12/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_12/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_12/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_12/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_12/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_12/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_12/res.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_12/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_2/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_2/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_2/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_2/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_2/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_2/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_2/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_2/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_2/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_4/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_4/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_4/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_4/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_4/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_4/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_4/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_4/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_4/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_6/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_6/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_6/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_6/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_6/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_6/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_6/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_6/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_6/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_8/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_8/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_8/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_8/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_8/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_8/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_8/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_8/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_8/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_10/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_10/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_10/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_10/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_10/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_10/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_10/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_10/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_10/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_14/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_14/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_14/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_14/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_14/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_14/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_14/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_14/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_14/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_13/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_13/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_13/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_13/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_13/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_13/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_13/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_13/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_13/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_11/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_11/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_11/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_11/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_11/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_11/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_11/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_11/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_11/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_9/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_9/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_9/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_9/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_9/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_9/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_9/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_9/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_9/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_5/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_5/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_5/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_5/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_5/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_5/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_5/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_5/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_5/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_3/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_3/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_3/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_3/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_3/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_3/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_3/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_3/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_3/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_1/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_1/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_1/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_1/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_1/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_1/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_1/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_1/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_1/res.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_4/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_6/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_8/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_10/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_14/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_13/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_11/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_9/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PECore_RunScale_if_for_8_mul_1_cmp_5/POS_EDGE1.B2.a_reg_reg[0][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ubuntu/cs217-lab-1/design_top/build/src_post_encryption/concat_PECore.v:1088]
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp_15/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_15/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_15/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp_15/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_15/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_15/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_15/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp_15/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp_15/res.
DSP Report: Generating DSP PECore_RunScale_if_for_8_mul_1_cmp/res, operation Mode is: A2*B2.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp/res.
DSP Report: register PECore_RunScale_if_for_8_mul_1_cmp/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp/res.
DSP Report: operator PECore_RunScale_if_for_8_mul_1_cmp/res is absorbed into DSP PECore_RunScale_if_for_8_mul_1_cmp/res.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 4093.387 ; gain = 1355.785 ; free physical = 237918 ; free virtual = 251572
---------------------------------------------------------------------------------
 Sort Area is PECore_PECore_PECoreRun__GB10 PECore_RunScale_if_for_8_mul_1_cmp/res_2 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_1/res_c : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_10/res_5 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_11/res_8 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB8 PECore_RunScale_if_for_8_mul_1_cmp_12/res_0 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_13/res_7 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_14/res_6 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB10 PECore_RunScale_if_for_8_mul_1_cmp_15/res_0 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_2/res_0 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_3/res_b : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_4/res_2 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_5/res_a : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_6/res_3 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB6 PECore_RunScale_if_for_8_mul_1_cmp_7/res_0 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_8/res_4 : 0 0 : 1956 1956 : Used 1 time 0
 Sort Area is PECore_PECore_PECoreRun__GB9 PECore_RunScale_if_for_8_mul_1_cmp_9/res_9 : 0 0 : 1956 1956 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_pecorei_11/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a0_a1_a1_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a0_a0_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a0_a0_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a0_a1_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a0_a1_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a1_a0_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a1_a0_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a1_a1_a0_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|u_pecorei_11/weight_mem_banks_bank_a1_a1_a1_a1_a_rsc_comp | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
+----------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PECore_PECore_PECoreRun__GB6  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB8  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB10 | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB10 | A2*B2       | 27     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 4117.152 ; gain = 1379.551 ; free physical = 237849 ; free virtual = 251520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a1_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a0_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a0_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a1_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a1_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a0_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a0_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a1_a0_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a1_a1_a_rsc_comp /mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 4446.777 ; gain = 1709.176 ; free physical = 237562 ; free virtual = 251159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a0_a1_a1_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a0_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a0_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a1_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a0_a1_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a0_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a0_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a1_a0_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|u_pecorei_11/\u_pecore/weight_mem_banks_bank_a1_a1_a1_a1_a_rsc_comp  | mem_reg    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
+---------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pecorei_11/u_pecore/weight_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:03:01 . Memory (MB): peak = 4458.703 ; gain = 1721.102 ; free physical = 235655 ; free virtual = 249243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin SH_DDR/SYNC_STAT_RST/pipe_reg[0][0]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin SH_DDR/sh_ddr_stat_rd_q_reg:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin SH_DDR/sh_ddr_stat_wr_q_reg:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin SH_DDR/SYNC_RST/pipe_reg[0][0]:D to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:04 ; elapsed = 00:03:14 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235619 ; free virtual = 249206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:03:15 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235619 ; free virtual = 249206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:28 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235614 ; free virtual = 249202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:18 ; elapsed = 00:03:28 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235614 ; free virtual = 249202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:03:32 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235613 ; free virtual = 249201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:22 ; elapsed = 00:03:32 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235613 ; free virtual = 249201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PECore_PECore_PECoreRun__GB10 | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB8  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB10 | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB6  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PECore_PECore_PECoreRun__GB9  | A'*B'       | 26     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  3155|
|2     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|10    |LUT1            |   283|
|11    |LUT2            | 12283|
|12    |LUT3            |  9704|
|13    |LUT4            | 13376|
|14    |LUT5            |  9277|
|15    |LUT6            | 39387|
|16    |MUXF7           |  7414|
|17    |MUXF8           |  3356|
|18    |RAMB18E2        |    16|
|19    |RAMB36E2        |   224|
|20    |FDCE            | 49702|
|21    |FDPE            |   802|
|22    |FDRE            |  7916|
|23    |IBUFDS          |     1|
|24    |IOBUFDS         |    18|
|25    |IOBUFE3         |    72|
|26    |OBUF            |    35|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:03:33 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 235613 ; free virtual = 249201
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4308 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:17 . Memory (MB): peak = 4498.547 ; gain = 1328.051 ; free physical = 247687 ; free virtual = 261275
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:03:36 . Memory (MB): peak = 4498.547 ; gain = 1760.945 ; free physical = 247702 ; free virtual = 261264
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4498.547 ; gain = 0.000 ; free physical = 247700 ; free virtual = 261262
INFO: [Netlist 29-17] Analyzing 14032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/generated_cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/generated_cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc:205]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc:223]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_late.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:31]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:41]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells -hierarchical -filter { NAME =~ *ram_reg*}] -filter {REF_PIN_NAME == CLK}'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins -of_objects [get_cells -hierarchical -filter { NAME =~ *ram_reg*}] -filter {REF_PIN_NAME == CLK}]'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins -hierarchical -filter NAME=~*SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.250 ; gain = 318.367 ; free physical = 247487 ; free virtual = 261050
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins -hierarchical -filter NAME=~*SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]]'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_timing_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/cl_timing_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 15 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4837.250 ; gain = 0.000 ; free physical = 247485 ; free virtual = 261048
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances

Synth Design complete | Checksum: 8b3781c3
INFO: [Common 17-83] Releasing license: Synthesis
427 Infos, 226 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:24 ; elapsed = 00:04:25 . Memory (MB): peak = 4837.250 ; gain = 3429.141 ; free physical = 247484 ; free virtual = 261048
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16029.817; main = 4169.657; forked = 12506.158
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21357.199; main = 4837.254; forked = 16858.648
## print "Connecting debug network"

AWS FPGA: (03:36:03): Connecting debug network

## source ${HDK_SHELL_DIR}/build/scripts/synth_cl_footer.tcl
### print "Writing post-synth design checkpoint"

AWS FPGA: (03:36:03): Writing post-synth design checkpoint

### write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247471 ; free virtual = 261035
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247471 ; free virtual = 261035
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247469 ; free virtual = 261035
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247469 ; free virtual = 261035
Wrote Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247466 ; free virtual = 261037
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247466 ; free virtual = 261038
Write ShapeDB Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247444 ; free virtual = 261035
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4869.266 ; gain = 32.016 ; free physical = 247428 ; free virtual = 261016
### source ${HDK_SHELL_DIR}/build/scripts/check_ddr_bram.tcl
#### print "Checking if MiG BRAM is initialized"

AWS FPGA: (03:36:16): Checking if MiG BRAM is initialized

WARNING: [Vivado 12-180] No cells matched '*'.
#### set ram_inst [get_cells -hierarchical -filter \
####   {NAME=~*mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}
#### ]
#### if {$ram_inst != ""} {
####   set bram_value_0 "256'h0000000000000000000000000000000000000000000000000000000000000000"
####   set bram_init_value [get_property INIT_2C $ram_inst]
#### 
####   if {$bram_init_value == $bram_value_0} {
####       print "CRITICAL WARNING: MiG BRAM is not populated with ELF file. This results in Calibration Failure!!"
####   } else {
####       print "MiG BRAM is initialized. INIT_2C = $bram_init_value"
####   }
#### 
#### } else {
####   print "Skip DDR calibration check"
#### }

AWS FPGA: (03:36:16): Skip DDR calibration check

### close_project
### set_param sta.enableAutoGenClkNamePersistence 1
## set AWS_DCP_DIR "${HDK_SHELL_DIR}/build/checkpoints/from_aws/"
## print "Start linking customer design ${CL}"

AWS FPGA: (03:36:17): Start linking customer design design_top

## add_files ${AWS_DCP_DIR}/cl_bb_routed.${SHELL_MODE}.dcp
## add_files ${checkpoints_dir}/${CL}.${TAG}.post_synth.dcp
## set_property SCOPED_TO_CELLS {WRAPPER/CL} \
##              [get_files ${checkpoints_dir}/${CL}.${TAG}.post_synth.dcp]
## link_design -mode default \
##             -reconfig_partitions {WRAPPER/CL} \
##             -top top
Command: link_design -mode default -reconfig_partitions WRAPPER/CL -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xcvu47p-fsvh2892-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth.dcp' for cell 'WRAPPER/CL'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247432 ; free virtual = 261012
INFO: [Netlist 29-17] Analyzing 14197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'WRAPPER/IO_SHIM/rst_dimm_en' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'WRAPPER/IO_SHIM/rst_dimm_en' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/spi_cs_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'WRAPPER/IO_SHIM/spi_miso' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'WRAPPER/IO_SHIM/spi_miso' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'WRAPPER/IO_SHIM/spi_miso_ts' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'WRAPPER/IO_SHIM/spi_miso_ts' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/spi_mosi' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/spi_sck' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/uc_pcie_perst_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/vr_alert_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_board.xdc]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_board.xdc]
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_DIMM_DP' already exists, overwriting the previous clock with the same name. [/proj/chiron/zhcz/F2/2024_1/f2/design/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/par/cl_ddr4.xdc:7]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_early.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth/design_top_early.xdc] for cell 'WRAPPER/CL'
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth/design_top_early.xdc] for cell 'WRAPPER/CL'
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/floorplan/small_shell/level_1_fp_cl.xdc:18]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/floorplan/small_shell/level_1_fp_cl.xdc:18]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth/design_top.xdc] for cell 'WRAPPER/CL'
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth/design_top.xdc] for cell 'WRAPPER/CL'
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_late.xdc]
INFO: [Vivado 12-24630] Instance: 'WRAPPER/CL' is a DFX HD.RECONFIGURABLE module.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
INFO: [Timing 38-2] Deriving generated clocks [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
INFO: [Common 17-14] Message 'Vivado 12-627' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_late.xdc]
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
Read PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
Read Physdb Files: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
Restored from archive | CPU: 0.700000 secs | Memory: 16.967392 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261012
WARNING: [Constraints 18-4434] Global Clock Buffer 'SL/UC_PCIE4_BRIDGE/inst/pcie4_ip_i/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y120'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/BUFG_CLK_125' is LOCed to site 'BUFGCE_X0Y122'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/BUFG_CLK_HBM_EXT' is LOCed to site 'BUFGCE_X0Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/BUFG_CLK_HBM_INT' is LOCed to site 'BUFGCE_X0Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/PLL_CLK_CORE/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y56'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/PLL_CLK_CORE/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/RL_CLKS/BUFG_CLK_A_EXT' is LOCed to site 'BUFGCE_X0Y135'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/RL_CLKS/BUFG_CLK_A_INT' is LOCed to site 'BUFGCE_X0Y136'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/RL/HOST_PCIE4C/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth/design_top_late.xdc] for cell 'WRAPPER/CL'
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_synth/design_top_late.xdc] for cell 'WRAPPER/CL'
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y207 had a top level port PCIE_RP_PERSTN on sitetype net OUTBUF_O which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y207 had a top level port PCIE_RP_PERSTN on sitetype net PULL_PAD which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y207 had a top level port PCIE_RP_PERSTN on sitetype net IO which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y181 had a top level port PCIE_EP_PERSTN on sitetype net OUTBUF_O which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y181 had a top level port PCIE_EP_PERSTN on sitetype net PULL_PAD which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y181 had a top level port PCIE_EP_PERSTN on sitetype net IO which was overwritten!
Read PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
Read Physdb Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
Restored from archive | CPU: 0.050000 secs | Memory: 0.004349 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances

14 Infos, 121 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 4869.266 ; gain = 0.000 ; free physical = 247431 ; free virtual = 261013
## print "Writing post-link design checkpoint"

AWS FPGA: (03:37:38): Writing post-link design checkpoint

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_link.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247385 ; free virtual = 261012
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247364 ; free virtual = 261012
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247363 ; free virtual = 261012
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247356 ; free virtual = 261011
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247355 ; free virtual = 261011
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247353 ; free virtual = 261011
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4877.270 ; gain = 0.000 ; free physical = 247353 ; free virtual = 261011
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4893.277 ; gain = 24.012 ; free physical = 247384 ; free virtual = 260997
## source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
### proc proc_set_mmcm {mmcm_cell clkfbout_mult_f divclk_divide clkout0_divide_f {clkout1_divide 1} {clkout2_divide 1}} {
###     set cell_name [get_cells -quiet $mmcm_cell]
###     if {$cell_name != ""} {
###         set_property CLKFBOUT_MULT_F  $clkfbout_mult_f  $cell_name
###         set_property DIVCLK_DIVIDE    $divclk_divide    $cell_name
###         set_property CLKOUT0_DIVIDE_F $clkout0_divide_f $cell_name
###         set_property CLKOUT1_DIVIDE   $clkout1_divide   $cell_name
###         set_property CLKOUT2_DIVIDE   $clkout2_divide   $cell_name
###     } else {
###         puts "\nCRITICAL WARNING: $mmcm_cell cell not found. Clock recipe for this MMCM not applied.\n"
###     }
### }
### set RL_A0_MMCM "WRAPPER/IO_SHIM/RL_CLKS/MMCM_CLK_MAIN_A/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_A_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_B_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_C_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_H_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_HBM_EN_I.CLK_MMCM_HBM_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### if {[string compare $clock_recipe_a "A1"] == 0} {
###     #
###     # clk_main_a0
###     #
###     set CLKFBOUT_MULT_F  9.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     proc_set_mmcm $RL_A0_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F
### 
###     #
###     # clk_extra_a1, clk_extra_a2, clk_extra_a3
###     #
###     set CLKFBOUT_MULT_F  15
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 12
###     set CLKOUT1_DIVIDE   4
###     set CLKOUT2_DIVIDE   3
###     proc_set_mmcm $GRP_A_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE $CLKOUT2_DIVIDE
### 
### } elseif {[string compare $clock_recipe_a "A2"] == 0} {
###     #
###     # clk_main_a0
###     #
###     #NOT SUPPORTED# set CLKFBOUT_MULT_F  63.625
###     #NOT SUPPORTED# set DIVCLK_DIVIDE    8
###     #NOT SUPPORTED# set CLKOUT0_DIVIDE_F 63.625
###     set CLKFBOUT_MULT_F  9.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     proc_set_mmcm $RL_A0_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F
### 
###     #
###     # clk_extra_a1, clk_extra_a2, clk_extra_a3
###     #
###     set CLKFBOUT_MULT_F  12.500
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 80
###     set CLKOUT1_DIVIDE   10
###     set CLKOUT2_DIVIDE   20
###     proc_set_mmcm $GRP_A_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE $CLKOUT2_DIVIDE
### 
### } else { #A0
###     #
###     # clk_main_a0
###     #
###     #NOT SUPPORTED# set CLKFBOUT_MULT_F  9.625
###     #NOT SUPPORTED# set DIVCLK_DIVIDE    1
###     #NOT SUPPORTED# set CLKOUT0_DIVIDE_F 9.625
###     set CLKFBOUT_MULT_F  9.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     proc_set_mmcm $RL_A0_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F
### 
###     #
###     # clk_extra_a1, clk_extra_a2, clk_extra_a3
###     #
###     set CLKFBOUT_MULT_F  15
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 24
###     set CLKOUT1_DIVIDE   8
###     set CLKOUT2_DIVIDE   6
###     proc_set_mmcm $GRP_A_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE $CLKOUT2_DIVIDE
### }

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### if {[string compare $clock_recipe_b "B1"] == 0} {
###     set CLKFBOUT_MULT_F  11.875
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 9.5
###     set CLKOUT1_DIVIDE   19
### } elseif {[string compare $clock_recipe_b "B2"] == 0} {
###     set CLKFBOUT_MULT_F  11.250
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 2.5
###     set CLKOUT1_DIVIDE   5
### } elseif {[string compare $clock_recipe_b "B3"] == 0} {
###     set CLKFBOUT_MULT_F  11.875
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     set CLKOUT1_DIVIDE   19
### } elseif {[string compare $clock_recipe_b "B4"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
###     set CLKOUT1_DIVIDE   16
### } elseif {[string compare $clock_recipe_b "B5"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 3
###     set CLKOUT1_DIVIDE   12
### } else { #B0
###     set CLKFBOUT_MULT_F  12.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 5
###     set CLKOUT1_DIVIDE   10
### }
### proc_set_mmcm $GRP_B_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### if {[string compare $clock_recipe_c "C1"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 8
###     set CLKOUT1_DIVIDE   6
### } elseif {[string compare $clock_recipe_c "C2"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 16
###     set CLKOUT1_DIVIDE   12
### } elseif {[string compare $clock_recipe_c "C3"] == 0} {
###     set CLKFBOUT_MULT_F  8
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
###     set CLKOUT1_DIVIDE   3
### } else { #C0
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
###     set CLKOUT1_DIVIDE   3
### }
### proc_set_mmcm $GRP_C_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### if {[string compare $clock_recipe_hbm "H1"] == 0} {
###     set CLKFBOUT_MULT_F  11.875
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 9.5
### } elseif {[string compare $clock_recipe_hbm "H2"] == 0} {
###     set CLKFBOUT_MULT_F  11.250
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 2.5
### } elseif {[string compare $clock_recipe_hbm "H3"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
### } elseif {[string compare $clock_recipe_hbm "H4"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 3
### } else { #H0
###     set CLKFBOUT_MULT_F  12.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 5
### }
### proc_set_mmcm $GRP_H_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_HBM_EN_I.CLK_MMCM_HBM_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### puts "INFO: aws_clock_properties.tcl successfully applied clock recipes to MMCMs"
INFO: aws_clock_properties.tcl successfully applied clock recipes to MMCMs
## read_xdc ${HDK_SHELL_DIR}/build/constraints/${SHELL_MODE}_level_1_fp_cl.xdc
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/small_shell_level_1_fp_cl.xdc]
CRITICAL WARNING: [Vivado 12-795] Pblock 'pblock_CL' already exists. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/small_shell_level_1_fp_cl.xdc:28]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/small_shell_level_1_fp_cl.xdc]
read_xdc: Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 4893.277 ; gain = 0.000 ; free physical = 247385 ; free virtual = 260998
## read_xdc ${constraints_dir}/${SHELL_MODE}_cl_pnr_user.xdc
Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/small_shell_cl_pnr_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-1/design_top/build/constraints/small_shell_cl_pnr_user.xdc]
## source ${HDK_SHELL_DIR}/build/scripts/ddr_io_train.tcl
WARNING: [Vivado 12-180] No cells matched 'WRAPPER/CL/SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0'.
### set DDR_CELL [get_cells WRAPPER/CL/SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0]
### if {$DDR_CELL != ""} {
###     set_property MIG_FLOORPLAN_MODE FULL [get_cells WRAPPER/CL/SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0]
### } else {
###     print "Skipped ddr_io_train.tcl. No DDR Core in the design"
### }

AWS FPGA: (03:39:23): Skipped ddr_io_train.tcl. No DDR Core in the design

## print "Start optimizing customer design ${CL}"

AWS FPGA: (03:39:23): Start optimizing customer design design_top

## opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4917.125 ; gain = 23.848 ; free physical = 247358 ; free virtual = 260981

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18e8698e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4917.125 ; gain = 0.000 ; free physical = 247358 ; free virtual = 260981

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18e8698e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5041.953 ; gain = 0.000 ; free physical = 247204 ; free virtual = 260828

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18e8698e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5041.953 ; gain = 0.000 ; free physical = 247204 ; free virtual = 260828
Phase 1 Initialization | Checksum: 18e8698e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5041.953 ; gain = 0.000 ; free physical = 247204 ; free virtual = 260828

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18e8698e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5041.953 ; gain = 0.000 ; free physical = 247204 ; free virtual = 260828

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18e8698e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Phase 2 Timer Update And Timing Data Collection | Checksum: 18e8698e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 72 inverters resulting in an inversion of 279 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 50510 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d2516cb6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Retarget | Checksum: 1d2516cb6
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Retarget, 2226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1be3b548a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Constant propagation | Checksum: 1be3b548a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Constant propagation, 5331 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 159bb6dc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Sweep | Checksum: 159bb6dc8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Sweep, 80152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 159bb6dc8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
BUFG optimization | Checksum: 159bb6dc8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 159bb6dc8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Shift Register Optimization | Checksum: 159bb6dc8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 159bb6dc8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Post Processing Netlist | Checksum: 159bb6dc8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3581 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 129681b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5089.953 ; gain = 0.000 ; free physical = 247163 ; free virtual = 260787
Phase 9.2 Verifying Netlist Connectivity | Checksum: 129681b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Phase 9 Finalization | Checksum: 129681b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              84  |                                           2226  |
|  Constant propagation         |               0  |              20  |                                           5331  |
|  Sweep                        |               0  |              54  |                                          80152  |
|  BUFG optimization            |               0  |               0  |                                             28  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           3581  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 129681b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5089.953 ; gain = 48.000 ; free physical = 247163 ; free virtual = 260787

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 240 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 129681b55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5345.953 ; gain = 256.000 ; free physical = 246958 ; free virtual = 260585

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 129681b55

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5345.953 ; gain = 0.000 ; free physical = 246958 ; free virtual = 260585

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5345.953 ; gain = 0.000 ; free physical = 246958 ; free virtual = 260585
Ending Netlist Obfuscation Task | Checksum: 129681b55

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5345.953 ; gain = 0.000 ; free physical = 246958 ; free virtual = 260585
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 5345.953 ; gain = 452.676 ; free physical = 246958 ; free virtual = 260585
## print "Writing post-opt design checkpoint and report"

AWS FPGA: (03:39:53): Writing post-opt design checkpoint and report

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246927 ; free virtual = 260587
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246910 ; free virtual = 260588
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246910 ; free virtual = 260589
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246909 ; free virtual = 260590
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246908 ; free virtual = 260590
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246906 ; free virtual = 260590
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 5353.957 ; gain = 0.000 ; free physical = 246906 ; free virtual = 260590
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5369.965 ; gain = 24.012 ; free physical = 246937 ; free virtual = 260587
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file ${reports_dir}/${CL}.${TAG}.post_opt_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 5614.500 ; gain = 244.535 ; free physical = 246477 ; free virtual = 260261
## print "Start placing customer design ${CL}"

AWS FPGA: (03:40:36): Start placing customer design design_top

## place_design -directive $PLACE_DIRECT -no_bufg_opt
Command: place_design -directive SSI_SpreadLogic_high -no_bufg_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'SSI_SpreadLogic_high' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5661.359 ; gain = 0.000 ; free physical = 246459 ; free virtual = 260244
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4c30aa9

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5661.359 ; gain = 0.000 ; free physical = 246459 ; free virtual = 260244
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5661.359 ; gain = 0.000 ; free physical = 246459 ; free virtual = 260244
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEM_X112Y480 CLEL_R_X112Y480 CLEL_R_X113Y480 CLEM_X114Y480 CLEM_X115Y480 CLEL_R_X115Y480 CLEM_X117Y480 CLEL_R_X118Y480 CLEM_X119Y480 CLEM_X120Y480 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
INFO: [Constraints 18-12184] Site SLICE_X176Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X220Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X139Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X228Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X229Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X145Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X230Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X231Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X232Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X147Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X176Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X182Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X183Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X194Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X195Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X214Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X215Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X225Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X226Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y119 of Pblock pblock_CL
INFO: [Common 17-14] Message 'Constraints 18-12184' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c11ef5e5

Time (s): cpu = 00:01:51 ; elapsed = 00:01:48 . Memory (MB): peak = 5682.328 ; gain = 20.969 ; free physical = 246882 ; free virtual = 260674

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d7d5accc

Time (s): cpu = 00:02:44 ; elapsed = 00:02:13 . Memory (MB): peak = 6374.473 ; gain = 713.113 ; free physical = 246181 ; free virtual = 259976

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d7d5accc

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 6374.473 ; gain = 713.113 ; free physical = 246181 ; free virtual = 259976
Phase 1 Placer Initialization | Checksum: d7d5accc

Time (s): cpu = 00:02:46 ; elapsed = 00:02:15 . Memory (MB): peak = 6374.473 ; gain = 713.113 ; free physical = 246181 ; free virtual = 259976

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: f0d99afb

Time (s): cpu = 00:04:07 ; elapsed = 00:02:53 . Memory (MB): peak = 6454.512 ; gain = 793.152 ; free physical = 246140 ; free virtual = 259936

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 106eb92e5

Time (s): cpu = 00:04:16 ; elapsed = 00:03:03 . Memory (MB): peak = 6543.090 ; gain = 881.730 ; free physical = 246050 ; free virtual = 259846

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 106eb92e5

Time (s): cpu = 00:04:45 ; elapsed = 00:03:10 . Memory (MB): peak = 6920.090 ; gain = 1258.730 ; free physical = 245241 ; free virtual = 259465

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: e84e177a

Time (s): cpu = 00:04:54 ; elapsed = 00:03:13 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245241 ; free virtual = 259465

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: e84e177a

Time (s): cpu = 00:04:54 ; elapsed = 00:03:13 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245241 ; free virtual = 259465
Phase 2.1.1 Partition Driven Placement | Checksum: e84e177a

Time (s): cpu = 00:04:54 ; elapsed = 00:03:14 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245241 ; free virtual = 259465
Phase 2.1 Floorplanning | Checksum: 19d9cd272

Time (s): cpu = 00:04:54 ; elapsed = 00:03:14 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245241 ; free virtual = 259465

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6952.105 ; gain = 0.000 ; free physical = 245240 ; free virtual = 259465

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 19d9cd272

Time (s): cpu = 00:04:56 ; elapsed = 00:03:15 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245240 ; free virtual = 259465

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 14074f8d6

Time (s): cpu = 00:04:57 ; elapsed = 00:03:16 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245240 ; free virtual = 259465

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1a7ed70ca

Time (s): cpu = 00:04:57 ; elapsed = 00:03:16 . Memory (MB): peak = 6952.105 ; gain = 1290.746 ; free physical = 245240 ; free virtual = 259465

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2224e30b2

Time (s): cpu = 00:11:09 ; elapsed = 00:05:38 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244648 ; free virtual = 258874

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 498 LUTNM shape to break, 2825 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 352, two critical 146, total 498, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1829 nets or LUTs. Breaked 498 LUTs, combined 1331 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 45 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 35 nets.  Re-placed 201 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 201 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.69 . Memory (MB): peak = 7702.301 ; gain = 0.000 ; free physical = 244648 ; free virtual = 258875
INFO: [Physopt 32-1408] Pass 1. Identified 5 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunMac_PECore_RunMac_if_and_svs_st_8. Replicated 38 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_return_sva_1. Replicated 61 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/p_0_in2654_in. Replicated 60 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_write_req_valid_lpi_1_dfm_1_1. Replicated 61 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/p_0_in3169_in. Replicated 56 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 276 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 276 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 7702.301 ; gain = 0.000 ; free physical = 244648 ; free virtual = 258875
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_12/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_5/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_10/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_11/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_15/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_6/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_7/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp/res. 26 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 8 nets or cells. Created 208 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7702.301 ; gain = 0.000 ; free physical = 244648 ; free virtual = 258875
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7702.301 ; gain = 0.000 ; free physical = 244648 ; free virtual = 258875

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          498  |           1331  |                  1829  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    35  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |          276  |              0  |                     5  |           0  |           1  |  00:00:35  |
|  DSP Register                                     |          208  |              0  |                     8  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          982  |           1331  |                  1877  |           0  |          10  |  00:00:41  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 13ede26d8

Time (s): cpu = 00:12:03 ; elapsed = 00:06:25 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244648 ; free virtual = 258874
Phase 2.5 Global Placement Core | Checksum: 12f412edb

Time (s): cpu = 00:13:18 ; elapsed = 00:06:49 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244645 ; free virtual = 258872
Phase 2 Global Placement | Checksum: 12f412edb

Time (s): cpu = 00:13:18 ; elapsed = 00:06:49 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244645 ; free virtual = 258872

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106094978

Time (s): cpu = 00:14:00 ; elapsed = 00:07:02 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244652 ; free virtual = 258878

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e08e5e40

Time (s): cpu = 00:14:14 ; elapsed = 00:07:08 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244652 ; free virtual = 258878

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2052e2c36

Time (s): cpu = 00:15:37 ; elapsed = 00:07:42 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244636 ; free virtual = 258863

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2122674c1

Time (s): cpu = 00:16:05 ; elapsed = 00:08:10 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244636 ; free virtual = 258863
Phase 3.3.2 Slice Area Swap | Checksum: 1efda055b

Time (s): cpu = 00:16:10 ; elapsed = 00:08:14 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244636 ; free virtual = 258863
Phase 3.3 Small Shape DP | Checksum: 182dab35a

Time (s): cpu = 00:16:37 ; elapsed = 00:08:22 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244636 ; free virtual = 258863

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2264a1555

Time (s): cpu = 00:16:43 ; elapsed = 00:08:29 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244636 ; free virtual = 258863

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2264a1555

Time (s): cpu = 00:16:45 ; elapsed = 00:08:31 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244636 ; free virtual = 258863

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d8e8dec7

Time (s): cpu = 00:18:13 ; elapsed = 00:09:05 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244633 ; free virtual = 258860
Phase 3 Detail Placement | Checksum: 1d8e8dec7

Time (s): cpu = 00:18:14 ; elapsed = 00:09:06 . Memory (MB): peak = 7702.301 ; gain = 2040.941 ; free physical = 244633 ; free virtual = 258860

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.1 BUFG Replication | Checksum: 1301cdd18

Time (s): cpu = 00:20:03 ; elapsed = 00:09:46 . Memory (MB): peak = 7759.504 ; gain = 2098.145 ; free physical = 244545 ; free virtual = 258773

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.193. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1304e7b7c

Time (s): cpu = 00:22:55 ; elapsed = 00:12:38 . Memory (MB): peak = 7759.504 ; gain = 2098.145 ; free physical = 244545 ; free virtual = 258773

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.193. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1304e7b7c

Time (s): cpu = 00:22:57 ; elapsed = 00:12:40 . Memory (MB): peak = 7759.504 ; gain = 2098.145 ; free physical = 244545 ; free virtual = 258773

Time (s): cpu = 00:22:57 ; elapsed = 00:12:40 . Memory (MB): peak = 7759.504 ; gain = 2098.145 ; free physical = 244545 ; free virtual = 258773
Phase 4.1 Post Commit Optimization | Checksum: 1304e7b7c

Time (s): cpu = 00:22:57 ; elapsed = 00:12:41 . Memory (MB): peak = 7759.504 ; gain = 2098.145 ; free physical = 244545 ; free virtual = 258773
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244545 ; free virtual = 258772

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ce44d82d

Time (s): cpu = 00:24:03 ; elapsed = 00:13:15 . Memory (MB): peak = 7791.520 ; gain = 2130.160 ; free physical = 244545 ; free virtual = 258772

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                8x8|                4x4|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                8x8|                4x4|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ce44d82d

Time (s): cpu = 00:24:04 ; elapsed = 00:13:17 . Memory (MB): peak = 7791.520 ; gain = 2130.160 ; free physical = 244545 ; free virtual = 258772
Phase 4.3 Placer Reporting | Checksum: 1ce44d82d

Time (s): cpu = 00:24:05 ; elapsed = 00:13:17 . Memory (MB): peak = 7791.520 ; gain = 2130.160 ; free physical = 244545 ; free virtual = 258772

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244545 ; free virtual = 258772

Time (s): cpu = 00:24:05 ; elapsed = 00:13:17 . Memory (MB): peak = 7791.520 ; gain = 2130.160 ; free physical = 244545 ; free virtual = 258772
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27dc19050

Time (s): cpu = 00:24:06 ; elapsed = 00:13:18 . Memory (MB): peak = 7791.520 ; gain = 2130.160 ; free physical = 244545 ; free virtual = 258772
Ending Placer Task | Checksum: 2496694f2

Time (s): cpu = 00:24:07 ; elapsed = 00:13:19 . Memory (MB): peak = 7791.520 ; gain = 2130.160 ; free physical = 244545 ; free virtual = 258772
154 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:24:27 ; elapsed = 00:13:29 . Memory (MB): peak = 7791.520 ; gain = 2177.020 ; free physical = 244545 ; free virtual = 258772
## print "Writing post-place design checkpoint and report"

AWS FPGA: (03:54:04): Writing post-place design checkpoint and report

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244487 ; free virtual = 258771
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244370 ; free virtual = 258781
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244369 ; free virtual = 258781
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244366 ; free virtual = 258781
Wrote Netlist Cache: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244338 ; free virtual = 258780
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244335 ; free virtual = 258780
Write Physdb Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244335 ; free virtual = 258780
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244526 ; free virtual = 258797
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file $reports_dir/${CL}.${TAG}.post_place_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244512 ; free virtual = 258783
## print "Start physical-optimizing customer design ${CL}"

AWS FPGA: (03:54:34): Start physical-optimizing customer design design_top

## phys_opt_design -directive $PHY_OPT_DIRECT
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 8.20s |  WALL: 2.01s
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244512 ; free virtual = 258783

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-2.942 |
Phase 1 Physical Synthesis Initialization | Checksum: 1677f081b

Time (s): cpu = 00:02:04 ; elapsed = 00:01:56 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244499 ; free virtual = 258770
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.

Phase 2 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin WRAPPER/IO_SHIM/CDC_ASYNC_RST_HBM_N/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin WRAPPER/IO_SHIM/CDC_ASYNC_RST_CORE_N/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 SLR Crossing Optimization | Checksum: 1677f081b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:58 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244499 ; free virtual = 258770
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-2.942 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a0_a1_a1_a_rsci_cgo_ir_cse_reg[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_stage_0_5_reg_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/nvhls_leading_ones_31U_Arbiter_16U_Roundrobin_UnrolledMask_nvhls_nvhls_t_5U_nvuint_t_1_idx_0_8_lpi_1_dfm_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/p_0_in4076_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/WEA[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a1_a0_a0_a_rsci_cgo_ir_cse_reg[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_read_arbxbar_arbiters_next_14_11_sva_i_3_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/p_0_in2476_in. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a1_a1_a1_a_rsci_cgo_ir_cse_reg[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a0_a0_a1_a_rsci_cgo_ir_cse_reg[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp_inst/rva_out_Push_mioi_bcwt_reg_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[95]_i_124_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_return_sva_1_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/nvhls_leading_ones_31U_Arbiter_16U_Roundrobin_UnrolledMask_nvhls_nvhls_t_5U_nvuint_t_1_idx_1_5_lpi_1_dfm_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_read_addrs_sva_1_1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_return_sva_1_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[95]_i_125_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/state_var_reg_rep__14_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[31]_i_124_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[31]_i_125_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/p_5007_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[127]_i_127_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_rva_in_reg_addr_sva_1_11_4_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a1_a1_a0_a1_a_rsci_cgo_ir_cse_reg[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[15]_i_123_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[79]_i_122_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/and_dcpl_461. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[63]_i_124_n_0. Replicated 5 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/p_5167_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/nvhls_leading_ones_31U_Arbiter_16U_Roundrobin_UnrolledMask_nvhls_nvhls_t_5U_nvuint_t_1_idx_1_8_lpi_1_dfm_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/nvhls_leading_ones_31U_Arbiter_16U_Roundrobin_UnrolledMask_nvhls_nvhls_t_5U_nvuint_t_1_idx_1_10_lpi_1_dfm_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[119]_i_57_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[63]_i_125_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a0_a1_a0_a_rsci_cgo_ir_cse_reg[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_8_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[15]_i_122_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/nvhls_leading_ones_31U_Arbiter_16U_Roundrobin_UnrolledMask_nvhls_nvhls_t_5U_nvuint_t_1_idx_2_8_lpi_1_dfm_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_15_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[111]_i_123_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_read_arbxbar_xbar_1_requests_conc_15_itm_1_14_i_2_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[111]_i_122_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[79]_i_123_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a1_a0_a1_a_rsci_cgo_ir_cse_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[127]_i_128_n_0. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 40 nets. Created 111 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 111 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-2.692 |
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.92 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244495 ; free virtual = 258766
Phase 3 Fanout Optimization | Checksum: 1a05cc482

Time (s): cpu = 00:03:30 ; elapsed = 00:02:39 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244495 ; free virtual = 258766

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][2]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_186__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_186__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_176__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_176__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_193__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_193__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_15__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_15__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_5__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_5__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_37__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_37__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_3__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_3__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_6__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_6__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_4__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_4__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_14__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_14__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_178__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_178__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_209__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_209__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_170__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_170__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_14__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_14__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_40__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_40__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_7__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_7__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_12__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_12__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_208__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_208__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_12__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_12__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[28].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][28]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_38__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_38__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_39__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_39__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_35__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_35__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[27].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][27]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_200__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_200__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_207__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_207__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_199__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_199__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_206__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_206__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[25].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][25]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[26].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][26]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_182__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_182__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_203__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_203__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_13__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_13__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_41__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_41__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_9__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_9__61
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][1].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_173__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_173__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_181__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_181__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[24].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][24]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_189__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_189__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_38__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_38__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_44__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_44__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_188__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_188__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][4].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][4]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_13__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_13__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_10__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_10__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_171__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_171__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_179__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_179__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_39__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_39__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_194__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_194__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_45__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_45__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][24]_i_8__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][24]_i_8__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][24]_i_7__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][24]_i_7__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_42__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_42__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_36__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_36__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_174__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_174__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_169__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_169__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_177__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_177__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_184__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_184__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_191__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_191__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_15__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_15__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_168__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_168__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg[0][3]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_159__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_159__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_165__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_165__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_244__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_244__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__64_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__64
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_95__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_95__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_38__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_38__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_18__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_18__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_275__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_275__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_185__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_185__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_192__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_192__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_197__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_197__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][0]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_8__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_8__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_157__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_157__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_204__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_204__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_35__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_35__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_23__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_23__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_29__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_29__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_195__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_195__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_19__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_19__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_36__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_36__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_12__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_12__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_149__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_149__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_156__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_156__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_183__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_183__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][1].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_83__64_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_83__64
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_91__58_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_91__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_14__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_14__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_41__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_41__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000006[0]_i_9_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000006[0]_i_9
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_151__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_151__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[0]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[0]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[0]_i_2_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[0]_i_2
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_10_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_10
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_14_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_14
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[2]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_158__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_158__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1_reg[7]_0[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006_reg[0]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][1].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__12_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__20_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__20
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_71__58_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_71__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[23].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][23]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_73__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_73__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_89__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_89__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_81__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_81__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_96__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_96__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_37__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_37__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_172__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_172__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_180__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_180__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__20_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__20
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][3].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg[0][3]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][5].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc1_reg[0][5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_147__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_147__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_155__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_155__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_240__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_240__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_77__67_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_77__67
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[21].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][21]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[28].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][28]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_249__51_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_249__51
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[2]_i_4_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[2]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return1_out[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[2]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[2]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[7]_0[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_42__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_42__61
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg[0][5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg[0][4]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_170__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_170__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_188__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_188__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_243__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_243__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_40__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_40__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_10__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_10__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[27].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][27]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4]_i_11_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4]_i_11
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4]_i_10_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4]_i_10
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_1_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_27_out[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_6[6]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_14_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_14
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return2_out[6].  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1[6]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4]_i_3
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_4_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_13__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_13__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3].  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013_reg[4]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1_reg[7]_0[6].  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1_reg[6]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_211__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_211__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__12
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_256__12_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_256__12
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/z[30].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[4]_i_21_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[4]_i_21
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[4]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[4]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[4]_i_6_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[4]_i_6
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[3]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[3]_i_2_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[3]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[3]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[3]_i_5
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_164__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_164__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_94__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_94__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004_reg[4]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1_reg_n_0_[3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1_reg[3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_194__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_194__12
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_251__12_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_251__12
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_38__12_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_38__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_187__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_187__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_18__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_18__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][1].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.cc0_reg[0][1]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_74__46_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_74__46
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_82__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_82__40
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_91__40_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_91__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_14__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_14__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_41__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_41__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_196__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_196__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[7]_i_9_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[7]_i_9
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3]_i_14_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3]_i_14
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_7_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[7]_i_10_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[7]_i_10
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3]_i_7
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_11_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_11
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_5_mux_47_itm_1[7]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_5_mux_47_itm_1[7]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_2_15_sva_dfm_1[7]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_2_15_sva_dfm_1[7]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000_reg[1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002_reg[3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_5_mux_47_itm_1_reg[7]_0[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_5_mux_47_itm_1_reg[7]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_38__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_38__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_193__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_193__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_250__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_250__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_44__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_44__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[6]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[6]_i_7
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[6]_i_8_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[6]_i_8
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[7]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[7]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_27_out[7].  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_6[7]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return1_out[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1[6]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return2_out[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1[7]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[7]_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[7]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[6]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[6]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[7]_0[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[6]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1_reg[7]_0[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1_reg[7]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[22].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][22]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][5].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.cc1_reg[0][5]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_151__35_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_151__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_158__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_158__35
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_69__45_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_69__45
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_15__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_15__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_5__45_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_5__45
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][8]_i_37__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][8]_i_37__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[25].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][25]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__40
INFO: [Physopt 32-661] Optimized 66 nets.  Re-placed 66 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 66 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 66 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.172 | TNS=-1.576 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244484 ; free virtual = 258755
Phase 4 Single Cell Placement Optimization | Checksum: 10c269b6a

Time (s): cpu = 00:04:29 ; elapsed = 00:03:02 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244484 ; free virtual = 258755

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_199__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_199__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_200__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_200__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_173__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_173__51/O
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][2]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_256__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_256__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][4]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_171__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_171__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_186__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_186__51/O
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][4].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][4]/Q
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][0].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][0]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_184__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_184__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_39__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_39__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_172__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_172__51/O
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_255__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_255__51/O
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_119_112_sva_dfm_6[3]_i_6_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_119_112_sva_dfm_6[3]_i_6/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.cc1_reg[0][5]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_150__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_150__30/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_23__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_23__30/O
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_39_32000002[0]_i_2_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_39_32000002[0]_i_2/O
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.172 | TNS=-1.542 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244480 ; free virtual = 258752
Phase 5 Multi Cell Placement Optimization | Checksum: f43c6e79

Time (s): cpu = 00:04:51 ; elapsed = 00:03:12 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244480 ; free virtual = 258752

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_63_56_sva_1[7]_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244480 ; free virtual = 258752
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244481 ; free virtual = 258752
Phase 6 Rewire | Checksum: f43c6e79

Time (s): cpu = 00:04:51 ; elapsed = 00:03:12 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244481 ; free virtual = 258752

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51_n_0. Net driver WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51 was replaced.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_199__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_200__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][1] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_173__51_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][4]. Replicated 2 times.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_171__51_n_0 was not replicated.
INFO: [Physopt 32-601] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_186__51_n_0. Net driver WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_186__51 was replaced.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_184__51_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_39__51_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_172__51_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5]. Replicated 2 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][5]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_150__30_n_0. Net driver WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_150__30 was replaced.
INFO: [Physopt 32-601] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_23__30_n_0. Net driver WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_23__30 was replaced.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_39_32000002[0]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_185__51_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.bb0_reg_n_0_[0][1] was not replicated.
INFO: [Physopt 32-601] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_112__19_n_0. Net driver WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_112__19 was replaced.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][5]. Replicated 1 times.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_23__69_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.bb1_reg_n_0_[0][5]. Replicated 1 times.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_111__19_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2] was not replicated.
INFO: [Physopt 32-232] Optimized 14 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.408 |
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244479 ; free virtual = 258751
Phase 7 Critical Cell Optimization | Checksum: 2272a246e

Time (s): cpu = 00:05:08 ; elapsed = 00:03:22 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244479 ; free virtual = 258751

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/state_var_reg_rep__14_0_repN_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_return_sva_1_repN_61. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[95]_i_125_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/while_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_rva_in_reg_addr_sva_1_11_4_reg_n_0_[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_read_addrs_sva_1_1[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/reg_weight_mem_banks_bank_a0_a0_a0_a1_a_rsci_cgo_ir_cse_reg[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_read_addrs_sva_1_1[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[63]_i_124_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[127]_i_127_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[127]_i_128_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 21 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 21 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.408 |
Netlist sorting complete. Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.85 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244478 ; free virtual = 258750
Phase 8 Fanout Optimization | Checksum: 17c331f9f

Time (s): cpu = 00:05:34 ; elapsed = 00:03:36 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244478 ; free virtual = 258750

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg[0][2]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_170__69_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_170__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__69
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_256__69_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_256__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_14__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_14__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__85_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__85
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_35__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_35__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_17_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_17
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_5_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[0]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__30
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_255__30_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_255__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][2]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_11_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_11
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_3_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__48
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_166__48_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_166__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__64_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__64
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_96__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_96__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_38__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_38__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013_reg[3]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_9_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_8_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_9
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_14_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_14
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_7
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_2_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000013[3]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[0]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__85_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__85
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_170__30_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_170__30
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_88__86_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_88__86
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__70_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__70
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__86_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__86
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_95__70_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_95__70
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__70_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__70
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__86_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__86
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_37__70_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_37__70
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_7__86_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_7__86
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[4]_i_1_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[4]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_111_out[4].  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_103_96_sva_dfm_6[4]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[4]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[4]_i_1
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[4]_i_2_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[4]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[4]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[4]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_83__64_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_83__64
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_90__58_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_90__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_14__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_14__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_41__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_41__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[4]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[1]_i_8_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[1]_i_8
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[1]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[1]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[1]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[1]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004_reg[1]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][5].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][5]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][3].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg[0][3]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_14_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_14
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[5]_i_13_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[5]_i_13
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_86__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_86__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[5]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[5]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[5]_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[5]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_161__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_161__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_93__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_93__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000_reg[1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004_reg[5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_12__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_12__69
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_26_out[3].  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_6[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_73__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_73__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_79_72_sva_1[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_79_72_sva_1[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return1_out[3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_79_72_sva_1[3]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_79_72_sva_1[3]_i_2
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_79_72_sva_1[3]_i_7_n_0.  Re-placed instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_79_72_sva_1[3]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_81__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_81__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[7]_0[3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[3]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][3].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc0_reg[0][3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]
INFO: [Physopt 32-663] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2].  Re-placed instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][2]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_73__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_73__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_188__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_188__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_81__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_81__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_97__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_97__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_5__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_5__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_14__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_14__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_40__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_40__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_41__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_41__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__20_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__20
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_179__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_179__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_203__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_203__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[4]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[4]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_2_sva_dfm_1[7]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_2_sva_dfm_1[7]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_2_sva_dfm_1[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_2_sva_dfm_1_reg[7]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_47_40000001[2]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_47_40000001[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_173__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_173__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[2]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[2]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_47_40000001[2]_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_47_40000001[2]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_181__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_181__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_203__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_203__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_39__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_39__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[7]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[7]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX_s_1_2_2_return5037_in.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_1_sva_dfm_1[7]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_read_arbxbar_xbar_1_for_3_16_for_7_or_tmp.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_7_lpi_1_dfm_1_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[5]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[5]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[5]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[5]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_7_lpi_1_dfm_1_i_11_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_7_lpi_1_dfm_1_i_11
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_38__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_38__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_44__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_44__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5]_repN_1.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]_replica_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_176__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_176__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_194__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_194__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_15__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_15__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_37__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_37__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_35__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_35__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_82__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_82__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_275__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_275__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__20_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__20
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_210__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_210__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__86_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__86
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1_reg[0]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1_reg[4]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_8_sva_dfm_1_reg[6]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_90__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_90__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_191__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_191__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__69_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_3_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__69
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_71_64_sva_dfm_4_1[7]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[6]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[6]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_111_104_sva_dfm_6[6]_i_10_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_111_104_sva_dfm_6[6]_i_10
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002_reg[6]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_71_64_sva_dfm_4_1_reg[7]_0[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_71_64_sva_dfm_4_1_reg[7]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_202__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_202__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_154__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_154__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_10__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_10__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_152__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_152__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_70__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_70__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_3__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_3__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_39__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_39__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1_reg[7]_0[5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1_reg[5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_15__70_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_12_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_15__70
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc1_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_147__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_147__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_157__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_157__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_77__67_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_77__67
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_96__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_96__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_24__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_24__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_157__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_157__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_12__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_12__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_30__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_30__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_182__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_182__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_203__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_203__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_6__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_6__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/p_4911_in.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/weight_port_read_out_data_2_10_sva_dfm_1[7]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/reg_crossbar_spec_PE_Weight_WordType_16U_16U_1_for_3_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8000002_reg_0[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/weight_port_read_out_data_2_3_sva_dfm_1[7]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[2]_i_8_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[2]_i_8
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_2_15_sva_dfm_1[7]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_2_15_sva_dfm_1[7]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return1_out[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_3_lpi_1_dfm_1_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_3_lpi_1_dfm_1_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_3_lpi_1_dfm_1_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_land_3_lpi_1_dfm_1_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[2]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[2]_i_3
INFO: [Physopt 32-661] Optimized 80 nets.  Re-placed 80 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 80 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.016 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743
Phase 9 Single Cell Placement Optimization | Checksum: 22b4b7b4b

Time (s): cpu = 00:06:34 ; elapsed = 00:03:59 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5]_repN_1.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]_replica_1/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_27_out[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_6[2]_i_1/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.bb0_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.bb0_reg[0][2]/Q
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.015 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244472 ; free virtual = 258743
Phase 10 Multi Cell Placement Optimization | Checksum: 219bd34fd

Time (s): cpu = 00:06:38 ; elapsed = 00:04:01 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244472 ; free virtual = 258743

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244472 ; free virtual = 258743
Phase 11 Rewire | Checksum: 219bd34fd

Time (s): cpu = 00:06:38 ; elapsed = 00:04:02 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244472 ; free virtual = 258743

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]. Replicated 1 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/in_pipe_prod[0].pos.bb0_reg_n_0_[0][2] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_5_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_17_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_55_48000002[2]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][5] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_24__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_73__61_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_89__61_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_202__12_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[7]_i_9_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[5]_i_9_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_5_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[5]_i_9_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_27_out[2] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[2]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][3] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][4] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_14_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000010[2]_i_22_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_111_out[3] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_186__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_38__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][1] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.014 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743
Phase 12 Critical Cell Optimization | Checksum: 14eefc5b5

Time (s): cpu = 00:06:42 ; elapsed = 00:04:04 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 13 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin WRAPPER/IO_SHIM/CDC_ASYNC_RST_HBM_N/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin WRAPPER/IO_SHIM/CDC_ASYNC_RST_CORE_N/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 SLR Crossing Optimization | Checksum: 14eefc5b5

Time (s): cpu = 00:06:43 ; elapsed = 00:04:05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/state_var_reg_rep__14_0_repN_4. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.014 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743
Phase 14 Fanout Optimization | Checksum: 1496062d4

Time (s): cpu = 00:06:46 ; elapsed = 00:04:06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5]_repN_1.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]_replica_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_176__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_176__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_194__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_194__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_15__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_15__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_5__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_5__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_37__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_37__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]_repN.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]_replica
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__20_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__20
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_3__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_3__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__20_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__20
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][8]_i_22__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][8]_i_22__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_135__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_135__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_14__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_14__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_5__45_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_5__45
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][8]_i_28__45_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][8]_i_28__45
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[1]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[1]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_55_48000002[2]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_55_48000002[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000_reg[1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_55_48000002[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_55_48000002_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_6__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_6__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_128__35_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][0]_i_128__35
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_24__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_24__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[0]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[0]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[0]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1[0]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_155__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_155__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_14__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_30__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_30__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_5__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_35__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_35__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1_reg_n_0_[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_4_sva_dfm_1_reg[0]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.cc0_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_73__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_73__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_89__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_89__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_81__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_81__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_14__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_14__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_41__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][8]_i_41__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[7]_i_9_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[7]_i_9
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[2]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return2_out[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000005[5]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000005[5]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_5_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1]_i_5
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[2]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[2]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_7_15_sva_dfm_1[7]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_7_15_sva_dfm_1[7]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_7_15_sva_dfm_1[7]_i_9_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_7_15_sva_dfm_1[7]_i_9
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000_reg[1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_7_15_sva_dfm_1_reg[7]_0[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_7_15_sva_dfm_1_reg[7]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000005[5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000005_reg[5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1_reg[7]_0[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_95_88_sva_dfm_4_1_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_4__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_4__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_150__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_186__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_186__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_4_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000010[2]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_4_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000010[2]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_7_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_95_88_sva_1[3]_i_7
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_157__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_157__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_193__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_193__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_44__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_44__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_4_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000010[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_4_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000010_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_176__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_206__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_206__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_15__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_5__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_37__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_6__45_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz[0][16]_i_6__45
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_147__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__64_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_77__64
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_36__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_36__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_38__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_38__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_202__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_202__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_14__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_14__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_209__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_111_out[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_103_96_sva_dfm_6[6]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_161__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_161__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_83__64_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_83__64
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_14__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_14__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_41__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_41__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_187__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_187__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_89__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_89__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_96__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_96__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_111_out[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_103_96_sva_dfm_6[0]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[7]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[7]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[0].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[0]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001_reg[7]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__40_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_6__40
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg[0][2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_26_out[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_6[4]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_87__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_87__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return1_out[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1[2]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/MUX1HOT_v_8_3_2_return1_out[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1[4]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[5]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[5]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[2]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_10_15_sva_dfm_1[2]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_162__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_162__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_94__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_94__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006[5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_10_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000006_reg[5]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[7]_0[2].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[2]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[7]_0[4].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_87_80_sva_dfm_4_1_reg[4]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_149__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_149__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[7]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[7]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[7]_i_8_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[7]_i_8
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_156__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_156__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002[7].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000002_reg[7]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_208__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_147__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_147__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_77__67_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_77__67
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_96__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_96__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_93__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_93__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][3].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg[0][3]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_255__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_255__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_170__30_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_170__30
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_191__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_191__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_26__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_26__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_53__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_53__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_22__19_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_22__19
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_113__19_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_113__19
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_34__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_34__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_60__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_60__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_10__19_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_10__19
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_14__19_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_14__19
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_7__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][16]_i_7__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_14__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_14__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_28__29_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][8]_i_28__29
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/z[29].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][29]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_151__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_151__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_23__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_23__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_158__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_158__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_29__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_29__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_6__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_7__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_7__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_5_PECore_RunMac_if_for_1_acc_6_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_11_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[1]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_11_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[1]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000006[6]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000006[6]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_167__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_167__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_192__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_192__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_97__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_97__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_12__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][8]_i_12__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_11_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_11_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000_reg[1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000006[6].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_9_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000006_reg[6]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][1].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.aa1_reg[0][1]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_12__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][16]_i_12__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_181__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_181__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[4]_i_3_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000000[4]_i_3
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_151__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_151__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_158__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_158__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_88__58_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_88__58
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_154__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_154__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_95__48_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_95__48
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]_repN.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]_replica
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_178__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_178__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_208__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_208__51
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_91__61_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_91__61
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_199__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_199__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_206__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_206__12
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/z[30].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_11_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz_reg[0][30]
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_1_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_1
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_2_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_2
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_4_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1[5]_i_4
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1_reg[7]_0[5].  Did not re-place instance WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_0_0_sva_dfm_1_1_reg[5]
INFO: [Physopt 32-661] Optimized 64 nets.  Re-placed 64 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 64 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 64 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.014 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244469 ; free virtual = 258741
Phase 15 Single Cell Placement Optimization | Checksum: 1f9216ca7

Time (s): cpu = 00:07:44 ; elapsed = 00:04:29 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244469 ; free virtual = 258741

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][5]_repN_1.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][5]_replica_1/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_247__51/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]_repN.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]_replica/Q
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12/O
INFO: [Physopt 32-662] Processed net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12_n_0.  Did not re-place instance WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_247__12/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244469 ; free virtual = 258741
Phase 16 Multi Cell Placement Optimization | Checksum: 1ba05f2d8

Time (s): cpu = 00:07:47 ; elapsed = 00:04:31 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244469 ; free virtual = 258741

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244469 ; free virtual = 258741
Phase 17 Rewire | Checksum: 1ba05f2d8

Time (s): cpu = 00:07:47 ; elapsed = 00:04:31 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244469 ; free virtual = 258741

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_187__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/out_pipe[0].pos.zz[0][0]_i_201__12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_73__61_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_89__61_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_24__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][2] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][1] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc0_reg_n_0_[0][2] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_89__58_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][1] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_87__58_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_149__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.aa0_reg_n_0_[0][3] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][0]_i_151__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_202__51_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_2_PECore_RunMac_if_for_1_acc_5_cmp/out_pipe[0].pos.zz[0][16]_i_23__48_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2]_repN was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][0]_i_201__51_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[1]_i_4_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp/in_pipe_prod[0].pos.bb0_reg_n_0_[0][3] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[5]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_6_15_sva_dfm_1[5]_i_8_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_39_32000002[0]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_39_32000002[2]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_for_1_data_in_tmp_operator_for_16_slc_data_in_tmp_operator_for_slc_weight_mem_run_1_bank_read_out_data_128_127_0_data_in_tmp_operator_for_slc_data_in_tmp_operator_for_i_3_0_8_7_0_sdt_87_80_sva_1[6]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_27_out[6] was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_port_read_out_data_4_15_sva_dfm_1[6]_i_7_n_0 was not replicated.
INFO: [Physopt 32-571] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_7_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[1]_i_5_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244470 ; free virtual = 258741
Phase 18 Critical Cell Optimization | Checksum: 151abdd5e

Time (s): cpu = 00:07:50 ; elapsed = 00:04:33 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244470 ; free virtual = 258741

Phase 19 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 6 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_2/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_4/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_3/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_13/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_1/res. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_9/res. 26 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 156 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.014 |
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743
Phase 19 DSP Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:15 ; elapsed = 00:04:42 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:42 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:43 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:43 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:43 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:43 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:43 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:16 ; elapsed = 00:04:43 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244471 ; free virtual = 258743

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 33 nets.  Swapped 1594 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1594 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244475 ; free virtual = 258747
Phase 27 Critical Pin Optimization | Checksum: 19e46f191

Time (s): cpu = 00:08:20 ; elapsed = 00:04:47 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244475 ; free virtual = 258747

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1408] Pass 1. Identified 28 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp_inst/reg_PECore_RunMac_if_for_1_1_PECore_RunMac_if_for_1_acc_2_cmp_cgo_ir_cse_reg_65[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_DecodeAxiRead_case_4_switch_lp_equal_tmp_1_2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[47]_i_123_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[111]_i_123_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[95]_i_124_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[63]_i_125_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[79]_i_123_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[15]_i_123_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[31]_i_124_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[47]_i_122_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[31]_i_125_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/reg_rva_out_Push_mioi_iswt0_cse_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[127]_i_128_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[127]_i_127_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[63]_i_124_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[111]_i_122_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[15]_i_122_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/CEA2. Replicated 3 times.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[79]_i_122_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_PECoreRun_fsm_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_1[95]_i_125_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_PECoreRun_rva_out_Push_mioi_inst/rva_out_Push_mioi/Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core_inst/PECore_PushOutput_PECore_PushOutput_if_and_svs_st_9_reg[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258748
Phase 28 Very High Fanout Optimization | Checksum: 1c52722ec

Time (s): cpu = 00:09:53 ; elapsed = 00:05:18 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258748

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258748
Phase 29 Single Cell Placement Optimization | Checksum: 1c52722ec

Time (s): cpu = 00:09:53 ; elapsed = 00:05:18 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258748

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258748
Phase 30 Multi Cell Placement Optimization | Checksum: 1c52722ec

Time (s): cpu = 00:09:53 ; elapsed = 00:05:18 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258748

Phase 31 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin WRAPPER/IO_SHIM/CDC_ASYNC_RST_HBM_N/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin WRAPPER/IO_SHIM/CDC_ASYNC_RST_CORE_N/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 31 SLR Crossing Optimization | Checksum: 1c52722ec

Time (s): cpu = 00:09:54 ; elapsed = 00:05:19 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
Phase 32 Critical Path Optimization | Checksum: 1c52722ec

Time (s): cpu = 00:09:56 ; elapsed = 00:05:20 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1c52722ec

Time (s): cpu = 00:09:56 ; elapsed = 00:05:20 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.249  |          134  |              0  |                    48  |           0  |           3  |  00:00:54  |
|  Single Cell Placement   |          0.028  |          1.509  |            0  |              0  |                   210  |           0  |           3  |  00:01:10  |
|  Multi Cell Placement    |          0.000  |          0.035  |            0  |              0  |                     8  |           0  |           3  |  00:00:13  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Critical Cell           |          0.149  |          1.136  |           12  |              0  |                    15  |           0  |           3  |  00:00:12  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:03  |
|  DSP Register            |          0.000  |          0.000  |          156  |              0  |                     6  |           0  |           2  |  00:00:09  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.011  |          0.014  |            0  |              0  |                    33  |           0  |           1  |  00:00:04  |
|  Very High Fanout        |          0.000  |          0.000  |           20  |              0  |                     6  |           0  |           1  |  00:00:30  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.188  |          2.943  |          322  |              0  |                   326  |           0  |          30  |  00:03:16  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
Ending Physical Synthesis Task | Checksum: 283e99eb7

Time (s): cpu = 00:10:05 ; elapsed = 00:05:27 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
INFO: [Common 17-83] Releasing license: Implementation
954 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:10:13 ; elapsed = 00:05:29 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244477 ; free virtual = 258749
## print "Writing post-phy_opt design checkpoint and report"

AWS FPGA: (04:00:03): Writing post-phy_opt design checkpoint and report

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_phys_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.2 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244439 ; free virtual = 258757
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244311 ; free virtual = 258763
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244310 ; free virtual = 258763
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244308 ; free virtual = 258763
Wrote Netlist Cache: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244279 ; free virtual = 258762
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244277 ; free virtual = 258762
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244277 ; free virtual = 258762
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_phys_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244447 ; free virtual = 258763
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file $reports_dir/${CL}.${TAG}.post_phy_opt_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
## print "Start routing customer design ${CL}"

AWS FPGA: (04:00:20): Start routing customer design design_top

## route_design -directive $ROUTE_DIRECT -tns_cleanup
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fc7aa8d4 ConstDB: 0 ShapeSum: 79a519a1 RouteDB: b6bb7eb3
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244429 ; free virtual = 258753
INFO: [Route 35-375] Restored and blocked 360 bleed over nodes.
Post Restoration Checksum: NetGraph: ddd01c53 | NumContArr: 7ef481c1 | Constraints: b76130a2 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d6cec953

Time (s): cpu = 00:01:21 ; elapsed = 00:00:21 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244429 ; free virtual = 258755

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d6cec953

Time (s): cpu = 00:01:26 ; elapsed = 00:00:22 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244429 ; free virtual = 258755

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d6cec953

Time (s): cpu = 00:01:31 ; elapsed = 00:00:23 . Memory (MB): peak = 7791.520 ; gain = 0.000 ; free physical = 244429 ; free virtual = 258755

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b16855eb

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 8071.488 ; gain = 279.969 ; free physical = 244118 ; free virtual = 258445

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18c1f5dab

Time (s): cpu = 00:02:26 ; elapsed = 00:00:39 . Memory (MB): peak = 8071.488 ; gain = 279.969 ; free physical = 244118 ; free virtual = 258445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=-0.065 | THS=-2.617 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 112352
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 93503
  Number of Partially Routed Nets     = 18849
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ec214179

Time (s): cpu = 00:03:45 ; elapsed = 00:01:00 . Memory (MB): peak = 8235.863 ; gain = 444.344 ; free physical = 243954 ; free virtual = 258281

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ec214179

Time (s): cpu = 00:03:50 ; elapsed = 00:01:01 . Memory (MB): peak = 8235.863 ; gain = 444.344 ; free physical = 243954 ; free virtual = 258281

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 32bf08c4d

Time (s): cpu = 00:09:06 ; elapsed = 00:05:09 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241328 ; free virtual = 255656
Phase 4 Initial Routing | Checksum: 1d536b06e

Time (s): cpu = 00:09:14 ; elapsed = 00:05:11 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241328 ; free virtual = 255656

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      0.73|   32x32|      1.17|   32x32|      0.63|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.11|     4x4|      0.42|     8x8|      0.14|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.36|   16x16|      0.43|   16x16|      0.56|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.11|     4x4|      0.13|     8x8|      0.23|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X55Y332->INT_X70Y379 (CLEM_X55Y332->CLEL_R_X70Y379)
	INT_X64Y352->INT_X79Y367 (CLEM_X64Y352->CLEL_R_X79Y367)
	INT_X64Y351->INT_X79Y366 (CLEM_X64Y351->CLEL_R_X79Y366)
	INT_X64Y350->INT_X79Y365 (CLEM_X64Y350->CLEL_R_X79Y365)
	INT_X64Y349->INT_X79Y364 (CLEM_X64Y349->CLEL_R_X79Y364)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X53Y308->INT_X84Y371 (CLEM_X53Y308->CLEL_R_X84Y371)
	INT_X52Y336->INT_X83Y367 (CLEL_L_X52Y336->CLEL_R_X83Y367)
	INT_X52Y335->INT_X83Y366 (CLEL_L_X52Y335->CLEL_R_X83Y366)
	INT_X52Y334->INT_X83Y365 (CLEL_L_X52Y334->CLEL_R_X83Y365)
	INT_X52Y333->INT_X83Y364 (CLEL_L_X52Y333->CLEL_R_X83Y364)
EAST
	INT_X72Y333->INT_X79Y348 (CLEM_X72Y333->CLEL_R_X79Y348)
	INT_X72Y336->INT_X79Y343 (CLEM_X72Y336->CLEL_R_X79Y343)
	INT_X72Y335->INT_X79Y342 (CLEM_X72Y335->CLEL_R_X79Y342)
	INT_X72Y333->INT_X79Y340 (CLEM_X72Y333->CLEL_R_X79Y340)
	INT_X72Y340->INT_X79Y347 (CLEM_X72Y340->CLEL_R_X79Y347)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X56Y343->INT_X71Y374 (BRAM_X56Y340->CLEL_R_X71Y374)
	INT_X56Y352->INT_X71Y367 (BRAM_X56Y350->CLEL_R_X71Y367)
	INT_X56Y351->INT_X71Y366 (BRAM_X56Y350->CLEL_R_X71Y366)
	INT_X56Y350->INT_X71Y365 (BRAM_X56Y350->CLEL_R_X71Y365)
	INT_X56Y349->INT_X71Y364 (BRAM_X56Y345->CLEL_R_X71Y364)
EAST
	INT_X65Y336->INT_X72Y375 (URAM_URAM_FT_X64Y330->DSP_X72Y375)
	INT_X64Y367->INT_X71Y374 (CLEM_X64Y367->CLEL_R_X71Y374)
	INT_X64Y359->INT_X71Y366 (CLEM_X64Y359->CLEL_R_X71Y366)
	INT_X64Y358->INT_X71Y365 (CLEM_X64Y358->CLEL_R_X71Y365)
	INT_X64Y372->INT_X71Y379 (CLEM_X64Y372->CLEL_R_X71Y379)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================================================================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                                                                            |
+====================+===================+================================================================================================================================================================================================================================================================================================+
| clk_main_a0        | clk_main_a0       | WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000001_reg[1]/D |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 55331
 Number of Nodes with overlaps = 9619
 Number of Nodes with overlaps = 2509
 Number of Nodes with overlaps = 893
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.848 | TNS=-564.310| WHS=-0.023 | THS=-0.151 |

Phase 5.1 Global Iteration 0 | Checksum: 18884e6a9

Time (s): cpu = 00:20:45 ; elapsed = 00:10:19 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255651

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.561 | TNS=-540.204| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b5ec4a44

Time (s): cpu = 00:22:05 ; elapsed = 00:10:53 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255651

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.413 | TNS=-447.327| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1827bc51f

Time (s): cpu = 00:23:30 ; elapsed = 00:11:32 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255651

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.405 | TNS=-383.726| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 10982e83e

Time (s): cpu = 00:25:13 ; elapsed = 00:12:26 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255651

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 849
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.405 | TNS=-265.409| WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 166d8e792

Time (s): cpu = 00:26:43 ; elapsed = 00:13:09 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241325 ; free virtual = 255653
Phase 5 Rip-up And Reroute | Checksum: 166d8e792

Time (s): cpu = 00:26:48 ; elapsed = 00:13:10 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241325 ; free virtual = 255653

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-264.651| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1.1 Delay CleanUp | Checksum: 12128011d

Time (s): cpu = 00:28:35 ; elapsed = 00:13:36 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652
Phase 6.1 TNS Cleanup | Checksum: 12128011d

Time (s): cpu = 00:28:39 ; elapsed = 00:13:37 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 12128011d

Time (s): cpu = 00:28:44 ; elapsed = 00:13:38 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652
Phase 6 Delay and Skew Optimization | Checksum: 12128011d

Time (s): cpu = 00:28:49 ; elapsed = 00:13:39 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-166.991| WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ee19eb00

Time (s): cpu = 00:29:20 ; elapsed = 00:13:46 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652
Phase 7 Post Hold Fix | Checksum: 1ee19eb00

Time (s): cpu = 00:29:25 ; elapsed = 00:13:47 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1c0a759b1

Time (s): cpu = 00:30:10 ; elapsed = 00:13:57 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-166.991| WHS=0.010  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 1c0a759b1

Time (s): cpu = 00:30:15 ; elapsed = 00:13:58 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.8881 %
  Global Horizontal Routing Utilization  = 2.82662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X69Y372 -> INT_X69Y372
   INT_X69Y370 -> INT_X69Y370
   INT_X68Y369 -> INT_X68Y369
   INT_X68Y368 -> INT_X68Y368
   INT_X70Y367 -> INT_X70Y367
South Dir 1x1 Area, Max Cong = 85.782%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X69Y345 -> INT_X69Y345
East Dir 2x2 Area, Max Cong = 88.4615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X66Y346 -> INT_X67Y347
West Dir 1x1 Area, Max Cong = 90.3846%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X71Y393 -> INT_X71Y393
   INT_X72Y382 -> INT_X72Y382
   INT_X71Y371 -> INT_X71Y371
   INT_X73Y371 -> INT_X73Y371
   INT_X72Y366 -> INT_X72Y366

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.25 Sparse Ratio: 1.1875
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 9 Route finalize | Checksum: 1c0a759b1

Time (s): cpu = 00:30:23 ; elapsed = 00:14:00 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1c0a759b1

Time (s): cpu = 00:30:28 ; elapsed = 00:14:01 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1c0a759b1

Time (s): cpu = 00:30:44 ; elapsed = 00:14:09 . Memory (MB): peak = 10879.863 ; gain = 3088.344 ; free physical = 241324 ; free virtual = 255652

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10879.863 ; gain = 0.000 ; free physical = 241324 ; free virtual = 255652
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEM_X112Y480 CLEL_R_X112Y480 CLEL_R_X113Y480 CLEM_X114Y480 CLEM_X115Y480 CLEL_R_X115Y480 CLEM_X117Y480 CLEL_R_X118Y480 CLEM_X119Y480 CLEM_X120Y480 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
INFO: [Constraints 18-12184] Site SLICE_X176Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X220Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X139Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X228Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X229Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X145Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X230Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X231Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X232Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X147Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X176Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X182Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X183Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X194Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X195Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X214Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X215Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X225Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X226Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y119 of Pblock pblock_CL
INFO: [Common 17-14] Message 'Constraints 18-12184' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.389. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10911.879 ; gain = 0.000 ; free physical = 240839 ; free virtual = 255134
Ending IncrPlace Task | Checksum: 241cec464

Time (s): cpu = 00:19:39 ; elapsed = 00:19:19 . Memory (MB): peak = 10911.879 ; gain = 32.016 ; free physical = 240839 ; free virtual = 255134
Phase 12 Incr Placement Change | Checksum: 241cec464

Time (s): cpu = 00:50:25 ; elapsed = 00:33:31 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240839 ; free virtual = 255134

Phase 13 Build RT Design
Checksum: PlaceDB: 85404344 ConstDB: 0 ShapeSum: e092860a RouteDB: dbfbfb16
INFO: [Route 35-375] Restored and blocked 360 bleed over nodes.
Post Restoration Checksum: NetGraph: ebaf7d3e | NumContArr: 965ae18 | Constraints: ceb31e83 | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 286714476

Time (s): cpu = 00:51:50 ; elapsed = 00:33:54 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240834 ; free virtual = 255128

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 286714476

Time (s): cpu = 00:51:55 ; elapsed = 00:33:55 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240834 ; free virtual = 255128

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2895bbbc0

Time (s): cpu = 00:52:01 ; elapsed = 00:33:57 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240834 ; free virtual = 255128

Phase 14.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 14.3 Global Clock Net Routing | Checksum: 25b430236

Time (s): cpu = 00:52:17 ; elapsed = 00:34:01 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240832 ; free virtual = 255127

Phase 14.4 Update Timing
Phase 14.4 Update Timing | Checksum: 2609217b3

Time (s): cpu = 00:53:04 ; elapsed = 00:34:13 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240829 ; free virtual = 255124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.359 | TNS=-134.569| WHS=-0.059 | THS=-2.425 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 2.88087 %
  Global Horizontal Routing Utilization  = 2.82329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 685
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 189
  Number of Partially Routed Nets     = 496
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 236d44321

Time (s): cpu = 00:54:23 ; elapsed = 00:34:34 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240827 ; free virtual = 255122

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 236d44321

Time (s): cpu = 00:54:28 ; elapsed = 00:34:35 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240827 ; free virtual = 255122

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 1c1889328

Time (s): cpu = 00:54:46 ; elapsed = 00:34:41 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240826 ; free virtual = 255120
Phase 16 Initial Routing | Checksum: 128b17160

Time (s): cpu = 00:54:54 ; elapsed = 00:34:42 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240825 ; free virtual = 255119

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|   16x16|      0.44|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     4x4|      0.06|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.01|     4x4|      0.11|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     4x4|      0.04|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X56Y342->INT_X71Y373 (BRAM_X56Y340->CLEL_R_X71Y373)
	INT_X64Y360->INT_X71Y367 (CLEM_X64Y360->CLEL_R_X71Y367)
	INT_X64Y359->INT_X71Y366 (CLEM_X64Y359->CLEL_R_X71Y366)
	INT_X64Y358->INT_X71Y365 (CLEM_X64Y358->CLEL_R_X71Y365)
	INT_X64Y365->INT_X71Y372 (CLEM_X64Y365->CLEL_R_X71Y372)
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================================================================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                                                                            |
+====================+===================+================================================================================================================================================================================================================================================================================================+
| clk_main_a0        | clk_main_a0       | WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/weight_mem_run_3_for_5_mux_239_itm_1_reg[0]/D                                                                                                                                                                                                        |
| clk_main_a0        | clk_main_a0       | WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000001_reg[1]/D |
| clk_main_a0        | clk_main_a0       | WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_15_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000003_reg[7]/D |
| clk_main_a0        | clk_main_a0       | WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/PECore_RunScale_if_for_8_mul_1_cmp_2/POS_EDGE1.B2.b_reg_reg[0][29]/D                                                                                                                                                                                 |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 2134
 Number of Nodes with overlaps = 821
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

Phase 17.1 Global Iteration 0 | Checksum: 12d2c3173

Time (s): cpu = 00:58:56 ; elapsed = 00:36:25 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240815 ; free virtual = 255110

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.255 | TNS=-120.151| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 113e4acda

Time (s): cpu = 00:59:23 ; elapsed = 00:36:35 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240814 ; free virtual = 255108

Phase 17.3 Additional Iteration for Hold
Phase 17.3 Additional Iteration for Hold | Checksum: f8ba1528

Time (s): cpu = 00:59:29 ; elapsed = 00:36:36 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240814 ; free virtual = 255108
Phase 17 Rip-up And Reroute | Checksum: f8ba1528

Time (s): cpu = 00:59:34 ; elapsed = 00:36:37 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255108

Phase 18 Delay and Skew Optimization

Phase 18.1 TNS Cleanup

Phase 18.1.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

Phase 18.1.1 Delay CleanUp | Checksum: 17f1bcce7

Time (s): cpu = 01:00:25 ; elapsed = 00:36:49 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106
Phase 18.1 TNS Cleanup | Checksum: 17f1bcce7

Time (s): cpu = 01:00:30 ; elapsed = 00:36:50 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 17f1bcce7

Time (s): cpu = 01:00:35 ; elapsed = 00:36:51 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106
Phase 18 Delay and Skew Optimization | Checksum: 17f1bcce7

Time (s): cpu = 01:00:39 ; elapsed = 00:36:52 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 100012ac4

Time (s): cpu = 01:01:10 ; elapsed = 00:36:59 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240812 ; free virtual = 255107
Phase 19 Post Hold Fix | Checksum: 100012ac4

Time (s): cpu = 01:01:15 ; elapsed = 00:37:00 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240812 ; free virtual = 255107

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 132507791

Time (s): cpu = 01:02:00 ; elapsed = 00:37:10 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.254 | TNS=-121.765| WHS=0.010  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 132507791

Time (s): cpu = 01:02:05 ; elapsed = 00:37:11 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.90154 %
  Global Horizontal Routing Utilization  = 2.83806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X72Y371 -> INT_X72Y371
   INT_X69Y370 -> INT_X69Y370
   INT_X68Y369 -> INT_X68Y369
   INT_X68Y368 -> INT_X68Y368
   INT_X69Y368 -> INT_X69Y368
South Dir 1x1 Area, Max Cong = 85.782%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X70Y351 -> INT_X70Y351
East Dir 2x2 Area, Max Cong = 85.5769%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X66Y346 -> INT_X67Y347
West Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X72Y382 -> INT_X72Y382
   INT_X72Y381 -> INT_X72Y381
   INT_X73Y371 -> INT_X73Y371
   INT_X72Y366 -> INT_X72Y366
   INT_X70Y361 -> INT_X70Y361

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.714286 Sparse Ratio: 0.8125
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.428571 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 21 Route finalize | Checksum: 132507791

Time (s): cpu = 01:02:13 ; elapsed = 00:37:13 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 132507791

Time (s): cpu = 01:02:18 ; elapsed = 00:37:14 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240811 ; free virtual = 255106

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 132507791

Time (s): cpu = 01:02:34 ; elapsed = 00:37:22 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240809 ; free virtual = 255104
INFO: [Route 72-16] Aggressive Explore Summary
+======+========+=====+=======+=====+========+==============+===================+
| Pass |  WNS   | TNS |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+======+========+=====+=======+=====+========+==============+===================+
|  1   | -0.404 |  -  | 0.010 |  -  |  Pass  |   00:13:47   |                   |
|  2   | -0.254 |  -  | 0.010 |  -  |  Pass  |   00:03:27   |         x         |
+------+--------+-----+-------+-----+--------+--------------+-------------------+


Phase 24 Leaf Clock Prog Delay Opt

Phase 24.1 Optimize Skews

Phase 24.1.1 Leaf ClockOpt Init
Phase 24.1.1 Leaf ClockOpt Init | Checksum: 130f1d1d1

Time (s): cpu = 01:03:55 ; elapsed = 00:37:41 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240809 ; free virtual = 255104
Phase 24.1 Optimize Skews | Checksum: 23546f025

Time (s): cpu = 01:04:22 ; elapsed = 00:38:04 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240814 ; free virtual = 255110

Phase 24.2 Post SkewOpt Delay Cleanup

Phase 24.2.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-16.147| WHS=-0.014 | THS=-0.037 |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-16.147| WHS=-0.014 | THS=-0.037 |

 Number of Nodes with overlaps = 0
Phase 24.2.1 Delay CleanUp | Checksum: 2603eb13d

Time (s): cpu = 01:05:05 ; elapsed = 00:38:14 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255109
Phase 24.2 Post SkewOpt Delay Cleanup | Checksum: 2603eb13d

Time (s): cpu = 01:05:10 ; elapsed = 00:38:15 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255109

Phase 24.3 Post SkewOpt Hold Fix

Phase 24.3.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-16.147| WHS=-0.014 | THS=-0.037 |

Phase 24.3.1 Hold Fix Iter | Checksum: 1c95d7aed

Time (s): cpu = 01:05:41 ; elapsed = 00:38:22 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240812 ; free virtual = 255108
Phase 24.3 Post SkewOpt Hold Fix | Checksum: 24f68cc21

Time (s): cpu = 01:05:47 ; elapsed = 00:38:23 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240812 ; free virtual = 255108
Phase 24 Leaf Clock Prog Delay Opt | Checksum: 27b70a6b8

Time (s): cpu = 01:06:20 ; elapsed = 00:38:31 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255108

Phase 25 Depositing Routes
Phase 25 Depositing Routes | Checksum: 27b70a6b8

Time (s): cpu = 01:06:35 ; elapsed = 00:38:39 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255109

Phase 26 Resolve XTalk
Phase 26 Resolve XTalk | Checksum: 27b70a6b8

Time (s): cpu = 01:06:40 ; elapsed = 00:38:40 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255109

Phase 27 Post Process Routing
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.03|   16x16|      1.34|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     4x4|      0.17|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.02|     4x4|      0.33|     2x2|      0.03|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.01|     4x4|      0.13|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|


Phase 27 Post Process Routing | Checksum: 27b70a6b8

Time (s): cpu = 01:06:46 ; elapsed = 00:38:41 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255109

Phase 28 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.076 | TNS=-16.147| WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 28 Post Router Timing | Checksum: 27b70a6b8

Time (s): cpu = 01:06:51 ; elapsed = 00:38:42 . Memory (MB): peak = 10911.879 ; gain = 3120.359 ; free physical = 240813 ; free virtual = 255109
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 7.06546e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 29 Physical Synthesis in Router

Phase 29.1 Physical Synthesis Initialization
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.075 | TNS=-10.217 | WHS=0.007 | THS=0.000 |
Phase 29.1 Physical Synthesis Initialization | Checksum: 27b70a6b8

Time (s): cpu = 01:08:57 ; elapsed = 00:39:41 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109

Phase 29.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.075 | TNS=-10.217 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.068. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_116_sva_dfm_2[44].
INFO: [Physopt 32-952] Improved path group WNS = -0.066. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/rva_out_reg_data_71_64_sva_dfm_4_1_reg[7]_0[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/ProductSum_for_acc_13_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.065. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_read_1_read_data_lpi_1_dfm_1_5_reg[127]_0[112].
INFO: [Physopt 32-952] Improved path group WNS = -0.064. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_16_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_000012[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.064. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_115_sva_dfm_2[44].
INFO: [Physopt 32-952] Improved path group WNS = -0.059. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_1_data_in_tmp_operator_2_for_16_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000001[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.058. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_7_PECore_RunMac_if_for_1_acc_5_cmp/in_pipe_prod[0].pos.cc1_reg_n_0_[0][6].
INFO: [Physopt 32-952] Improved path group WNS = -0.058. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_3_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000000[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.058. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_6_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000004[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_4_cmp/z[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg_n_0_[0][2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_main_a0. Processed net: WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz[0][24]_i_7__57_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.020. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_102_sva_dfm_2[50].
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_230_sva_dfm_2[52].
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_105_sva_dfm_2[49].
INFO: [Physopt 32-952] Improved path group WNS = -0.015. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_194_sva_dfm_2[51].
INFO: [Physopt 32-952] Improved path group WNS = -0.015. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_225_sva_dfm_2[66].
INFO: [Physopt 32-952] Improved path group WNS = -0.014. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_118_sva_dfm_2[56].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_103_sva_dfm_2[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_119_sva_dfm_2[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/accum_vector_data_12_sva_9[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_119_sva_dfm_2[126].
INFO: [Physopt 32-952] Improved path group WNS = -0.012. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_122_sva_dfm_2[73].
INFO: [Physopt 32-952] Improved path group WNS = -0.012. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_107_sva_dfm_2[79].
INFO: [Physopt 32-952] Improved path group WNS = -0.012. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/crossbar_spec_PE_Weight_WordType_16U_16U_1_for_4_data_in_tmp_operator_2_for_15_slc_data_in_tmp_operator_2_for_slc_weight_mem_run_3_bank_read_out_data_128_127_0_data_in_tmp_operator_2_for_slc_data_in_tmp_operator_2_for_i_3_0_8_7_0000005[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.012. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_103_sva_dfm_2[105].
INFO: [Physopt 32-952] Improved path group WNS = -0.010. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_120_sva_dfm_2[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.010. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_124_sva_dfm_2[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.010. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_117_sva_dfm_2[126].
INFO: [Physopt 32-952] Improved path group WNS = -0.010. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_115_sva_dfm_2[49].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/accum_vector_data_12_sva_9[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_204_sva_dfm_2[49].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_113_sva_dfm_2[87].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_228_sva_dfm_2[124].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/accum_vector_data_3_sva_6[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/accum_vector_data_3_sva_8[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/input_mem_banks_bank_a_105_sva_dfm_2[50].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: WRAPPER/CL/u_pecore/PECore_PECoreRun_inst/accum_vector_data_13_sva_4[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: WRAPPER/RL_SHIM/PIPE_RST_OUT_N/rst_main_a0_n_to_cl.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.058 | TNS=-8.680 | WHS=0.003 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240813 ; free virtual = 255109
Phase 29.2 Critical Path Optimization | Checksum: 290e524f3

Time (s): cpu = 01:09:38 ; elapsed = 00:40:02 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240813 ; free virtual = 255109
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.058 | TNS=-8.680 | WHS=0.003 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240813 ; free virtual = 255109
Phase 29 Physical Synthesis in Router | Checksum: 290e524f3

Time (s): cpu = 01:09:46 ; elapsed = 00:40:06 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109

Phase 30 Route finalize
Phase 30 Route finalize | Checksum: 290e524f3

Time (s): cpu = 01:09:50 ; elapsed = 00:40:06 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 2406.67 secs

Phase 31 Post-Route Event Processing
INFO: [Constraints 18-12546] INFO: Running DFX DRC before completing route_design
INFO: [Constraints 18-12545] INFO: DFX DRC finished with 0 Errors
Phase 31 Post-Route Event Processing | Checksum: 11e41eb1a

Time (s): cpu = 01:10:18 ; elapsed = 00:40:28 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11e41eb1a

Time (s): cpu = 01:10:20 ; elapsed = 00:40:30 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
202 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:10:54 ; elapsed = 00:40:46 . Memory (MB): peak = 10913.953 ; gain = 3122.434 ; free physical = 240813 ; free virtual = 255109
## print "Writing post-route design checkpoint and report"

AWS FPGA: (04:41:07): Writing post-route design checkpoint and report

WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 1 -slack_lesser_than 0 -hold'.

AWS FPGA: (04:41:11): Checking the negative slack path of the existing design


AWS FPGA: (04:41:11): CRITICAL WARNING: Found {WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_4_cmp/in_pipe_prod[0].pos.aa1_reg[0][2]/C --> WRAPPER/CL/u_pecore/PECore_RunMac_if_for_1_6_PECore_RunMac_if_for_1_acc_4_cmp/out_pipe[0].pos.zz_reg[0][29]/D} negative setup slack paths and  negative hold slack hold paths

## set failPath [check_timing_path]
## if {$failPath>0} {
##     write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_route.VIOLATED.dcp
## } else {
##     write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_route.dcp
## }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.19 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240787 ; free virtual = 255129
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240657 ; free virtual = 255134
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240657 ; free virtual = 255134
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240639 ; free virtual = 255148
Wrote Netlist Cache: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.22 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240610 ; free virtual = 255148
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240608 ; free virtual = 255148
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240608 ; free virtual = 255148
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-1/design_top/build/checkpoints/design_top.2026_01_16-033123.post_route.VIOLATED.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 10913.953 ; gain = 0.000 ; free physical = 240789 ; free virtual = 255141
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file ${reports_dir}/${CL}.${TAG}.post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
## write_debug_probes -no_partial_ltxfile -force ${checkpoints_dir}/${TAG}.debug_probes.ltx
## print "Finished building design checkpoints for customer design ${CL}"

AWS FPGA: (04:41:23): Finished building design checkpoints for customer design design_top

## close_design
INFO: [Common 17-206] Exiting Vivado at Fri Jan 16 04:41:26 2026...
WARNING: 
Detected a post-route DCP with timing failure for AFI creation. Design functionalities are NOT guranteed.



AWS FPGA: 2026-01-16 04:41:29 - Build completes


AWS FPGA: Build Time = 1:10:05.594301. 

