Time resolution is 1 ps
Note: End of simulation
Time: 5400 ns  Iteration: 0  Process: /clock_tb/test_process  File: /home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/setting_mode_tb.vhd
