// Seed: 960928147
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2
    , id_5,
    input tri1 id_3
);
  tri1  id_6 = {1 - 1{1}};
  uwire id_7 = 1;
  wire  id_8;
  assign id_2 = 1 ? 1 : id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2
);
  generate
    for (id_4 = 1; id_4; id_0 = 1 == 1) begin
      wor id_5;
      assign id_5 = id_5;
      assign id_0 = id_5(1, id_4);
    end
  endgenerate
  module_0(
      id_1, id_1, id_0, id_1
  );
endmodule
