Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 10 11:55:57 2021
| Host         : pc-b042-24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 79 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.914        0.000                      0                  153        0.046        0.000                      0                  153        3.000        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         74.914        0.000                      0                  153        0.222        0.000                      0                  153       41.167        0.000                       0                    81  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       74.925        0.000                      0                  153        0.222        0.000                      0                  153       41.167        0.000                       0                    81  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         74.914        0.000                      0                  153        0.046        0.000                      0                  153  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       74.914        0.000                      0                  153        0.046        0.000                      0                  153  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       74.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.914ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.226ns (39.279%)  route 4.987ns (60.721%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.314 r  audio_interf/FSMD/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.314    audio_interf/FSMD/count_reg[28]_i_1_n_6
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[29]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 74.914    

Slack (MET) :             74.922ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 3.218ns (39.220%)  route 4.987ns (60.780%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 r  audio_interf/FSMD/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.306    audio_interf/FSMD/count_reg[28]_i_1_n_4
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[31]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                 74.922    

Slack (MET) :             74.998ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 3.142ns (38.652%)  route 4.987ns (61.348%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.230 r  audio_interf/FSMD/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.230    audio_interf/FSMD/count_reg[28]_i_1_n_5
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[30]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 74.998    

Slack (MET) :             75.018ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 3.122ns (38.500%)  route 4.987ns (61.500%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.210 r  audio_interf/FSMD/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.210    audio_interf/FSMD/count_reg[28]_i_1_n_7
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[28]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 75.018    

Slack (MET) :             75.032ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 3.109ns (38.402%)  route 4.987ns (61.598%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.197 r  audio_interf/FSMD/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    audio_interf/FSMD/count_reg[24]_i_1_n_6
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[25]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 75.032    

Slack (MET) :             75.040ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.101ns (38.341%)  route 4.987ns (61.659%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.189 r  audio_interf/FSMD/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.189    audio_interf/FSMD/count_reg[24]_i_1_n_4
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[27]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 75.040    

Slack (MET) :             75.116ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 3.025ns (37.756%)  route 4.987ns (62.244%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.113 r  audio_interf/FSMD/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.113    audio_interf/FSMD/count_reg[24]_i_1_n_5
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[26]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 75.116    

Slack (MET) :             75.136ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.005ns (37.600%)  route 4.987ns (62.400%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.093 r  audio_interf/FSMD/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.093    audio_interf/FSMD/count_reg[24]_i_1_n_7
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[24]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 75.136    

Slack (MET) :             75.149ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 2.992ns (37.498%)  route 4.987ns (62.502%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.080 r  audio_interf/FSMD/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.080    audio_interf/FSMD/count_reg[20]_i_1_n_6
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                 75.149    

Slack (MET) :             75.157ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 2.984ns (37.436%)  route 4.987ns (62.564%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.072 r  audio_interf/FSMD/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.072    audio_interf/FSMD/count_reg[20]_i_1_n_4
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[23]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 75.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.929%)  route 0.172ns (48.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=4, routed)           0.172    -0.286    audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X30Y104        LUT4 (Prop_lut4_I1_O)        0.045    -0.241 r  audio_interf/FSMD/sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    audio_interf/FSMD/p_0_in[5]
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.120    -0.463    audio_interf/FSMD/sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.979%)  route 0.164ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.271    audio_interf/U_pwm/D[1]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.066    -0.496    audio_interf/U_pwm/current_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.287%)  route 0.176ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.260    audio_interf/U_pwm/D[5]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.072    -0.490    audio_interf/U_pwm/current_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.455    audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/sample_reg[7]/Q
                         net (fo=1, routed)           0.179    -0.279    audio_interf/U_pwm/D[7]
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.072    -0.514    audio_interf/U_pwm/current_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.451ns (70.763%)  route 0.186ns (29.237%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.044 r  audio_interf/FSMD/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.044    audio_interf/FSMD/count_reg[16]_i_1_n_7
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.194    audio_interf/FSMD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.190%)  route 0.170ns (47.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.288    audio_interf/FSMD/data_1_reg__0[7]
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.243 r  audio_interf/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    audio_interf/FSMD/p_0_in[7]
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X33Y105        FDCE (Hold_fdce_C_D)         0.092    -0.491    audio_interf/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.220 r  audio_interf/enable_generator/r_reg_3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    audio_interf/enable_generator/r_reg_3[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.471    audio_interf/enable_generator/r_reg_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.464ns (71.348%)  route 0.186ns (28.652%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.057 r  audio_interf/FSMD/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.057    audio_interf/FSMD/count_reg[16]_i_1_n_5
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.194    audio_interf/FSMD/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.166%)  route 0.208ns (52.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X32Y106        FDCE                                         r  audio_interf/FSMD/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_2_reg[3]/Q
                         net (fo=6, routed)           0.208    -0.250    audio_interf/FSMD/data_2_reg__0[3]
    SLICE_X30Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  audio_interf/FSMD/sample[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_interf/FSMD/p_0_in[3]
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X30Y105        FDCE (Hold_fdce_C_D)         0.121    -0.462    audio_interf/FSMD/sample_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y98     audio_interf/FSMD/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y98     audio_interf/FSMD/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y100    audio_interf/FSMD/count_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y100    audio_interf/FSMD/count_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y96     audio_interf/FSMD/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y101    audio_interf/FSMD/count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       74.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.925ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.226ns (39.279%)  route 4.987ns (60.721%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.314 r  audio_interf/FSMD/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.314    audio_interf/FSMD/count_reg[28]_i_1_n_6
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.166    82.130    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.239    audio_interf/FSMD/count_reg[29]
  -------------------------------------------------------------------
                         required time                         82.239    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 74.925    

Slack (MET) :             74.933ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 3.218ns (39.220%)  route 4.987ns (60.780%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 r  audio_interf/FSMD/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.306    audio_interf/FSMD/count_reg[28]_i_1_n_4
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.166    82.130    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.239    audio_interf/FSMD/count_reg[31]
  -------------------------------------------------------------------
                         required time                         82.239    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                 74.933    

Slack (MET) :             75.009ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 3.142ns (38.652%)  route 4.987ns (61.348%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.230 r  audio_interf/FSMD/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.230    audio_interf/FSMD/count_reg[28]_i_1_n_5
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.166    82.130    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.239    audio_interf/FSMD/count_reg[30]
  -------------------------------------------------------------------
                         required time                         82.239    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 75.009    

Slack (MET) :             75.029ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 3.122ns (38.500%)  route 4.987ns (61.500%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.210 r  audio_interf/FSMD/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.210    audio_interf/FSMD/count_reg[28]_i_1_n_7
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.166    82.130    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.239    audio_interf/FSMD/count_reg[28]
  -------------------------------------------------------------------
                         required time                         82.239    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 75.029    

Slack (MET) :             75.043ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 3.109ns (38.402%)  route 4.987ns (61.598%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.197 r  audio_interf/FSMD/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    audio_interf/FSMD/count_reg[24]_i_1_n_6
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.166    82.131    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.240    audio_interf/FSMD/count_reg[25]
  -------------------------------------------------------------------
                         required time                         82.240    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 75.043    

Slack (MET) :             75.051ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.101ns (38.341%)  route 4.987ns (61.659%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.189 r  audio_interf/FSMD/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.189    audio_interf/FSMD/count_reg[24]_i_1_n_4
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.166    82.131    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.240    audio_interf/FSMD/count_reg[27]
  -------------------------------------------------------------------
                         required time                         82.240    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 75.051    

Slack (MET) :             75.127ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 3.025ns (37.756%)  route 4.987ns (62.244%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.113 r  audio_interf/FSMD/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.113    audio_interf/FSMD/count_reg[24]_i_1_n_5
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.166    82.131    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.240    audio_interf/FSMD/count_reg[26]
  -------------------------------------------------------------------
                         required time                         82.240    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 75.127    

Slack (MET) :             75.147ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.005ns (37.600%)  route 4.987ns (62.400%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.093 r  audio_interf/FSMD/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.093    audio_interf/FSMD/count_reg[24]_i_1_n_7
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.166    82.131    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.240    audio_interf/FSMD/count_reg[24]
  -------------------------------------------------------------------
                         required time                         82.240    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 75.147    

Slack (MET) :             75.160ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 2.992ns (37.498%)  route 4.987ns (62.502%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.080 r  audio_interf/FSMD/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.080    audio_interf/FSMD/count_reg[20]_i_1_n_6
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.166    82.131    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.240    audio_interf/FSMD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         82.240    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                 75.160    

Slack (MET) :             75.168ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 2.984ns (37.436%)  route 4.987ns (62.564%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.072 r  audio_interf/FSMD/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.072    audio_interf/FSMD/count_reg[20]_i_1_n_4
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.166    82.131    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.240    audio_interf/FSMD/count_reg[23]
  -------------------------------------------------------------------
                         required time                         82.240    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 75.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.929%)  route 0.172ns (48.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=4, routed)           0.172    -0.286    audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X30Y104        LUT4 (Prop_lut4_I1_O)        0.045    -0.241 r  audio_interf/FSMD/sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    audio_interf/FSMD/p_0_in[5]
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.120    -0.463    audio_interf/FSMD/sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.979%)  route 0.164ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.271    audio_interf/U_pwm/D[1]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.066    -0.496    audio_interf/U_pwm/current_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.287%)  route 0.176ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.260    audio_interf/U_pwm/D[5]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.072    -0.490    audio_interf/U_pwm/current_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.455    audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/sample_reg[7]/Q
                         net (fo=1, routed)           0.179    -0.279    audio_interf/U_pwm/D[7]
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.072    -0.514    audio_interf/U_pwm/current_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.451ns (70.763%)  route 0.186ns (29.237%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.044 r  audio_interf/FSMD/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.044    audio_interf/FSMD/count_reg[16]_i_1_n_7
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.194    audio_interf/FSMD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.190%)  route 0.170ns (47.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.288    audio_interf/FSMD/data_1_reg__0[7]
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.243 r  audio_interf/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    audio_interf/FSMD/p_0_in[7]
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X33Y105        FDCE (Hold_fdce_C_D)         0.092    -0.491    audio_interf/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.220 r  audio_interf/enable_generator/r_reg_3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    audio_interf/enable_generator/r_reg_3[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.471    audio_interf/enable_generator/r_reg_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.464ns (71.348%)  route 0.186ns (28.652%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.057 r  audio_interf/FSMD/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.057    audio_interf/FSMD/count_reg[16]_i_1_n_5
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.194    audio_interf/FSMD/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.166%)  route 0.208ns (52.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X32Y106        FDCE                                         r  audio_interf/FSMD/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_2_reg[3]/Q
                         net (fo=6, routed)           0.208    -0.250    audio_interf/FSMD/data_2_reg__0[3]
    SLICE_X30Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  audio_interf/FSMD/sample[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_interf/FSMD/p_0_in[3]
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X30Y105        FDCE (Hold_fdce_C_D)         0.121    -0.462    audio_interf/FSMD/sample_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y98     audio_interf/FSMD/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y98     audio_interf/FSMD/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y99     audio_interf/FSMD/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y100    audio_interf/FSMD/count_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X34Y100    audio_interf/FSMD/count_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y96     audio_interf/FSMD/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y98     audio_interf/FSMD/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y99     audio_interf/FSMD/count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y100    audio_interf/FSMD/count_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X34Y101    audio_interf/FSMD/count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       74.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.914ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.226ns (39.279%)  route 4.987ns (60.721%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.314 r  audio_interf/FSMD/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.314    audio_interf/FSMD/count_reg[28]_i_1_n_6
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[29]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 74.914    

Slack (MET) :             74.922ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 3.218ns (39.220%)  route 4.987ns (60.780%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 r  audio_interf/FSMD/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.306    audio_interf/FSMD/count_reg[28]_i_1_n_4
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[31]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                 74.922    

Slack (MET) :             74.998ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 3.142ns (38.652%)  route 4.987ns (61.348%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.230 r  audio_interf/FSMD/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.230    audio_interf/FSMD/count_reg[28]_i_1_n_5
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[30]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 74.998    

Slack (MET) :             75.018ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 3.122ns (38.500%)  route 4.987ns (61.500%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.210 r  audio_interf/FSMD/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.210    audio_interf/FSMD/count_reg[28]_i_1_n_7
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[28]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 75.018    

Slack (MET) :             75.032ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 3.109ns (38.402%)  route 4.987ns (61.598%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.197 r  audio_interf/FSMD/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    audio_interf/FSMD/count_reg[24]_i_1_n_6
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[25]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 75.032    

Slack (MET) :             75.040ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.101ns (38.341%)  route 4.987ns (61.659%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.189 r  audio_interf/FSMD/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.189    audio_interf/FSMD/count_reg[24]_i_1_n_4
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[27]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 75.040    

Slack (MET) :             75.116ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 3.025ns (37.756%)  route 4.987ns (62.244%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.113 r  audio_interf/FSMD/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.113    audio_interf/FSMD/count_reg[24]_i_1_n_5
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[26]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 75.116    

Slack (MET) :             75.136ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.005ns (37.600%)  route 4.987ns (62.400%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.093 r  audio_interf/FSMD/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.093    audio_interf/FSMD/count_reg[24]_i_1_n_7
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[24]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 75.136    

Slack (MET) :             75.149ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 2.992ns (37.498%)  route 4.987ns (62.502%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.080 r  audio_interf/FSMD/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.080    audio_interf/FSMD/count_reg[20]_i_1_n_6
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                 75.149    

Slack (MET) :             75.157ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 2.984ns (37.436%)  route 4.987ns (62.564%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.072 r  audio_interf/FSMD/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.072    audio_interf/FSMD/count_reg[20]_i_1_n_4
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[23]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 75.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.929%)  route 0.172ns (48.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=4, routed)           0.172    -0.286    audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X30Y104        LUT4 (Prop_lut4_I1_O)        0.045    -0.241 r  audio_interf/FSMD/sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    audio_interf/FSMD/p_0_in[5]
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.120    -0.287    audio_interf/FSMD/sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.979%)  route 0.164ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.271    audio_interf/U_pwm/D[1]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.066    -0.320    audio_interf/U_pwm/current_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.287%)  route 0.176ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.260    audio_interf/U_pwm/D[5]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.072    -0.314    audio_interf/U_pwm/current_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.279    audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/sample_reg[7]/Q
                         net (fo=1, routed)           0.179    -0.279    audio_interf/U_pwm/D[7]
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.072    -0.338    audio_interf/U_pwm/current_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.451ns (70.763%)  route 0.186ns (29.237%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.044 r  audio_interf/FSMD/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.044    audio_interf/FSMD/count_reg[16]_i_1_n_7
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.176    -0.152    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.018    audio_interf/FSMD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.190%)  route 0.170ns (47.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.288    audio_interf/FSMD/data_1_reg__0[7]
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.243 r  audio_interf/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    audio_interf/FSMD/p_0_in[7]
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X33Y105        FDCE (Hold_fdce_C_D)         0.092    -0.315    audio_interf/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.220 r  audio_interf/enable_generator/r_reg_3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    audio_interf/enable_generator/r_reg_3[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.295    audio_interf/enable_generator/r_reg_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.464ns (71.348%)  route 0.186ns (28.652%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.057 r  audio_interf/FSMD/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.057    audio_interf/FSMD/count_reg[16]_i_1_n_5
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.176    -0.152    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.018    audio_interf/FSMD/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.166%)  route 0.208ns (52.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X32Y106        FDCE                                         r  audio_interf/FSMD/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_2_reg[3]/Q
                         net (fo=6, routed)           0.208    -0.250    audio_interf/FSMD/data_2_reg__0[3]
    SLICE_X30Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  audio_interf/FSMD/sample[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_interf/FSMD/p_0_in[3]
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X30Y105        FDCE (Hold_fdce_C_D)         0.121    -0.286    audio_interf/FSMD/sample_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       74.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.914ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.226ns (39.279%)  route 4.987ns (60.721%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.314 r  audio_interf/FSMD/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.314    audio_interf/FSMD/count_reg[28]_i_1_n_6
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[29]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[29]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 74.914    

Slack (MET) :             74.922ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 3.218ns (39.220%)  route 4.987ns (60.780%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 r  audio_interf/FSMD/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.306    audio_interf/FSMD/count_reg[28]_i_1_n_4
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[31]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[31]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                 74.922    

Slack (MET) :             74.998ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 3.142ns (38.652%)  route 4.987ns (61.348%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.230 r  audio_interf/FSMD/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.230    audio_interf/FSMD/count_reg[28]_i_1_n_5
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[30]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[30]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 74.998    

Slack (MET) :             75.018ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 3.122ns (38.500%)  route 4.987ns (61.500%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  audio_interf/FSMD/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    audio_interf/FSMD/count_reg[24]_i_1_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.210 r  audio_interf/FSMD/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.210    audio_interf/FSMD/count_reg[28]_i_1_n_7
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503    81.815    audio_interf/FSMD/CLK
    SLICE_X34Y103        FDCE                                         r  audio_interf/FSMD/count_reg[28]/C
                         clock pessimism              0.480    82.296    
                         clock uncertainty           -0.176    82.119    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.109    82.228    audio_interf/FSMD/count_reg[28]
  -------------------------------------------------------------------
                         required time                         82.228    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 75.018    

Slack (MET) :             75.032ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 3.109ns (38.402%)  route 4.987ns (61.598%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.197 r  audio_interf/FSMD/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    audio_interf/FSMD/count_reg[24]_i_1_n_6
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[25]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[25]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 75.032    

Slack (MET) :             75.040ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 3.101ns (38.341%)  route 4.987ns (61.659%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.189 r  audio_interf/FSMD/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.189    audio_interf/FSMD/count_reg[24]_i_1_n_4
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[27]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[27]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 75.040    

Slack (MET) :             75.116ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 3.025ns (37.756%)  route 4.987ns (62.244%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.113 r  audio_interf/FSMD/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.113    audio_interf/FSMD/count_reg[24]_i_1_n_5
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[26]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[26]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 75.116    

Slack (MET) :             75.136ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.005ns (37.600%)  route 4.987ns (62.400%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  audio_interf/FSMD/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    audio_interf/FSMD/count_reg[20]_i_1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.093 r  audio_interf/FSMD/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.093    audio_interf/FSMD/count_reg[24]_i_1_n_7
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y102        FDCE                                         r  audio_interf/FSMD/count_reg[24]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[24]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 75.136    

Slack (MET) :             75.149ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 2.992ns (37.498%)  route 4.987ns (62.502%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.080 r  audio_interf/FSMD/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.080    audio_interf/FSMD/count_reg[20]_i_1_n_6
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[21]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                 75.149    

Slack (MET) :             75.157ns  (required time - arrival time)
  Source:                 audio_interf/FSMD/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 2.984ns (37.436%)  route 4.987ns (62.564%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.641    -0.899    audio_interf/FSMD/CLK
    SLICE_X34Y98         FDCE                                         r  audio_interf/FSMD/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  audio_interf/FSMD/count_reg[11]/Q
                         net (fo=14, routed)          1.336     0.955    audio_interf/FSMD/count_reg[11]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.124     1.079 r  audio_interf/FSMD/data_1[5]_i_36/O
                         net (fo=1, routed)           0.000     1.079    audio_interf/FSMD/data_1[5]_i_36_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.629 r  audio_interf/FSMD/data_1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.630    audio_interf/FSMD/data_1_reg[5]_i_19_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.744 r  audio_interf/FSMD/data_1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.744    audio_interf/FSMD/data_1_reg[5]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  audio_interf/FSMD/data_1_reg[5]_i_2/CO[3]
                         net (fo=5, routed)           1.496     3.355    audio_interf/FSMD/count_next312_in
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.124     3.479 r  audio_interf/FSMD/first_cycle_i_5/O
                         net (fo=49, routed)          2.153     5.632    audio_interf/FSMD/count_next1
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  audio_interf/FSMD/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.756    audio_interf/FSMD/count[0]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.289 r  audio_interf/FSMD/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.289    audio_interf/FSMD/count_reg[0]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.523 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.640    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  audio_interf/FSMD/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    audio_interf/FSMD/count_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.072 r  audio_interf/FSMD/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.072    audio_interf/FSMD/count_reg[20]_i_1_n_4
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          1.504    81.816    audio_interf/FSMD/CLK
    SLICE_X34Y101        FDCE                                         r  audio_interf/FSMD/count_reg[23]/C
                         clock pessimism              0.480    82.297    
                         clock uncertainty           -0.176    82.120    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.109    82.229    audio_interf/FSMD/count_reg[23]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 75.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.929%)  route 0.172ns (48.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=4, routed)           0.172    -0.286    audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X30Y104        LUT4 (Prop_lut4_I1_O)        0.045    -0.241 r  audio_interf/FSMD/sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    audio_interf/FSMD/p_0_in[5]
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.120    -0.287    audio_interf/FSMD/sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.979%)  route 0.164ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.271    audio_interf/U_pwm/D[1]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[1]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.066    -0.320    audio_interf/U_pwm/current_sample_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.287%)  route 0.176ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X30Y104        FDCE                                         r  audio_interf/FSMD/sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  audio_interf/FSMD/sample_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.260    audio_interf/U_pwm/D[5]
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X29Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[5]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X29Y105        FDCE (Hold_fdce_C_D)         0.072    -0.314    audio_interf/U_pwm/current_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.279    audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/sample_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/U_pwm/current_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/sample_reg[7]/Q
                         net (fo=1, routed)           0.179    -0.279    audio_interf/U_pwm/D[7]
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/U_pwm/CLK
    SLICE_X32Y105        FDCE                                         r  audio_interf/U_pwm/current_sample_reg[7]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.072    -0.338    audio_interf/U_pwm/current_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.451ns (70.763%)  route 0.186ns (29.237%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.044 r  audio_interf/FSMD/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.044    audio_interf/FSMD/count_reg[16]_i_1_n_7
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[16]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.176    -0.152    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.018    audio_interf/FSMD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.190%)  route 0.170ns (47.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X31Y103        FDCE                                         r  audio_interf/FSMD/data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_1_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.288    audio_interf/FSMD/data_1_reg__0[7]
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.243 r  audio_interf/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    audio_interf/FSMD/p_0_in[7]
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X33Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X33Y105        FDCE (Hold_fdce_C_D)         0.092    -0.315    audio_interf/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/enable_generator/r_reg_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.602    -0.562    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.220 r  audio_interf/enable_generator/r_reg_3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    audio_interf/enable_generator/r_reg_3[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.799    audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  audio_interf/enable_generator/r_reg_3_reg[0]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.295    audio_interf/enable_generator/r_reg_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.464ns (71.348%)  route 0.186ns (28.652%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.571    -0.593    audio_interf/FSMD/CLK
    SLICE_X34Y97         FDCE                                         r  audio_interf/FSMD/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  audio_interf/FSMD/count_reg[7]/Q
                         net (fo=17, routed)          0.186    -0.244    audio_interf/FSMD/count_reg[7]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  audio_interf/FSMD/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    audio_interf/FSMD/count[4]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.090 r  audio_interf/FSMD/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    audio_interf/FSMD/count_reg[4]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.050 r  audio_interf/FSMD/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.050    audio_interf/FSMD/count_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.010 r  audio_interf/FSMD/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.009    audio_interf/FSMD/count_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.057 r  audio_interf/FSMD/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.057    audio_interf/FSMD/count_reg[16]_i_1_n_5
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X34Y100        FDCE                                         r  audio_interf/FSMD/count_reg[18]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.176    -0.152    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.018    audio_interf/FSMD/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 audio_interf/FSMD/data_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio_interf/FSMD/sample_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.166%)  route 0.208ns (52.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565    -0.599    audio_interf/FSMD/CLK
    SLICE_X32Y106        FDCE                                         r  audio_interf/FSMD/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio_interf/FSMD/data_2_reg[3]/Q
                         net (fo=6, routed)           0.208    -0.250    audio_interf/FSMD/data_2_reg__0[3]
    SLICE_X30Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  audio_interf/FSMD/sample[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_interf/FSMD/p_0_in[3]
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=79, routed)          0.836    -0.837    audio_interf/FSMD/CLK
    SLICE_X30Y105        FDCE                                         r  audio_interf/FSMD/sample_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X30Y105        FDCE (Hold_fdce_C_D)         0.121    -0.286    audio_interf/FSMD/sample_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.081    





