// Seed: 2161911358
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    output tri id_8,
    input tri1 id_9,
    output wand id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply1 id_13
);
  wand id_15 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    output wand id_9,
    input supply1 id_10,
    input uwire id_11,
    output wor id_12,
    output wire id_13,
    output uwire id_14,
    input supply0 id_15,
    input wire id_16,
    input wand id_17,
    input tri0 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wor id_21,
    input tri0 id_22,
    inout tri id_23
);
  assign id_19 = 1;
  assign id_5  = id_20;
  assign id_8  = id_20;
  module_0(
      id_2, id_18, id_13, id_13, id_16, id_16, id_14, id_23, id_8, id_15, id_8, id_9, id_22, id_19
  );
  integer id_25;
  wire id_26;
  pmos (id_19);
endmodule
