# Reading C:/altera/modelsim/modelsim_ase/tcl/vsim/pref.tcl 
# do FirIPDa_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_4/E4_9/FirDA {D:/FilterVerilog/Chapter_4/E4_9/FirDA/fir_par.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module fir_par
# 
# Top level modules:
# 	fir_par
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_4/E4_9/FirDA/source {D:/FilterVerilog/Chapter_4/E4_9/FirDA/source/FirIPDa.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module FirIPDa
# 
# Top level modules:
# 	FirIPDa
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_4/E4_9/FirDA/simulation/modelsim {D:/FilterVerilog/Chapter_4/E4_9/FirDA/simulation/modelsim/FirIPDa.vt}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module FirIPDa_vlg_tst
# 
# Top level modules:
# 	FirIPDa_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  FirIPDa_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps FirIPDa_vlg_tst 
# Loading work.FirIPDa_vlg_tst
# Loading work.FirIPDa
# Loading work.fir_par
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading lpm_ver.lpm_decode
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2001 of file "E4_9_Bin_s.txt". (Current address [2001], address range [1:2000])    : D:/FilterVerilog/Chapter_4/E4_9/FirDA/simulation/modelsim/FirIPDa.vt(84)
#    Time: 0 ps  Iteration: 0  Instance: /FirIPDa_vlg_tst
# ** Note: $finish    : D:/FilterVerilog/Chapter_4/E4_9/FirDA/simulation/modelsim/FirIPDa.vt(66)
#    Time: 1262 ns  Iteration: 0  Instance: /FirIPDa_vlg_tst
# 1
# Break in Module FirIPDa_vlg_tst at D:/FilterVerilog/Chapter_4/E4_9/FirDA/simulation/modelsim/FirIPDa.vt line 66
# Simulation Breakpoint: 1
# Break in Module FirIPDa_vlg_tst at D:/FilterVerilog/Chapter_4/E4_9/FirDA/simulation/modelsim/FirIPDa.vt line 66
# MACRO ./FirIPDa_run_msim_rtl_verilog.do PAUSED at line 18
