Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Complete_Row.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Complete_Row.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Complete_Row"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Complete_Row
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\git\FPGA\Examination\door\door.v" into library work
Parsing module <Complete_Row>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Complete_Row>.
WARNING:HDLCompiler:413 - "F:\git\FPGA\Examination\door\door.v" Line 46: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Complete_Row>.
    Related source file is "F:\git\FPGA\Examination\door\door.v".
        BLOCKS_WIDE = 14
        BLOCKS_HIGH = 18
    Found 5-bit register for signal <Row>.
    Found 5-bit adder for signal <Row[4]_GND_1_o_add_5_OUT> created at line 46.
    Found 5x4-bit multiplier for signal <n0011> created at line 37.
    Found 490-bit shifter logical right for signal <n0012> created at line 37
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Combinational logic shifter(s).
Unit <Complete_Row> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 1
 5-bit register                                        : 1
# Logic shifters                                       : 1
 490-bit shifter logical right                         : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Complete_Row>.
The following registers are absorbed into counter <Row>: 1 register on signal <Row>.
Unit <Complete_Row> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Logic shifters                                       : 1
 490-bit shifter logical right                         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Complete_Row> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Complete_Row, actual ratio is 0.
FlipFlop Row_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Complete_Row.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      INV                         : 1
#      LUT2                        : 2
#      LUT4                        : 5
#      LUT5                        : 14
#      LUT6                        : 75
# FlipFlops/Latches                : 6
#      FD                          : 5
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 259
#      IBUF                        : 253
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  126800     0%  
 Number of Slice LUTs:                   97  out of  63400     0%  
    Number used as Logic:                97  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     98
   Number with an unused Flip Flop:      92  out of     98    93%  
   Number with an unused LUT:             1  out of     98     1%  
   Number of fully used LUT-FF pairs:     5  out of     98     5%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         260
 Number of bonded IOBs:                 260  out of    210   123% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.774ns (Maximum Frequency: 563.761MHz)
   Minimum input arrival time before clock: 1.443ns
   Maximum output required time after clock: 3.191ns
   Maximum combinational path delay: 3.952ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.774ns (frequency: 563.761MHz)
  Total number of paths / destination ports: 27 / 7
-------------------------------------------------------------------------
Delay:               1.774ns (Levels of Logic = 1)
  Source:            Row_3_1 (FF)
  Destination:       Row_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Row_3_1 to Row_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.688  Row_3_1 (Row_3_1)
     LUT6:I1->O            1   0.097   0.279  _n00231 (_n0023)
     FDRE:R                    0.349          Row_4
    ----------------------------------------
    Total                      1.774ns (0.807ns logic, 0.967ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.443ns (Levels of Logic = 2)
  Source:            Pause (PAD)
  Destination:       Row_4 (FF)
  Destination Clock: Clk rising

  Data Path: Pause to Row_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.716  Pause_IBUF (Pause_IBUF)
     LUT6:I0->O            1   0.097   0.279  _n00231 (_n0023)
     FDRE:R                    0.349          Row_4
    ----------------------------------------
    Total                      1.443ns (0.447ns logic, 0.996ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 43 / 6
-------------------------------------------------------------------------
Offset:              3.191ns (Levels of Logic = 5)
  Source:            Row_3 (FF)
  Destination:       Enabled (PAD)
  Source Clock:      Clk rising

  Data Path: Row_3 to Enabled
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.361   0.402  Row_3 (Row_3)
     LUT5:I4->O            1   0.097   0.693  Enabled56 (Enabled56)
     LUT6:I0->O            1   0.097   0.556  Enabled60 (Enabled59)
     LUT6:I2->O            1   0.097   0.511  Enabled73 (Enabled72)
     LUT6:I3->O            1   0.097   0.279  Enabled95 (Enabled_OBUF)
     OBUF:I->O                 0.000          Enabled_OBUF (Enabled)
    ----------------------------------------
    Total                      3.191ns (0.749ns logic, 2.442ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 434 / 1
-------------------------------------------------------------------------
Delay:               3.952ns (Levels of Logic = 7)
  Source:            Game<88> (PAD)
  Destination:       Enabled (PAD)

  Data Path: Game<88> to Enabled
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  Game_88_IBUF (Game_88_IBUF)
     LUT6:I0->O            1   0.097   0.693  Enabled89 (Enabled88)
     LUT6:I0->O            1   0.097   0.683  Enabled93_SW0 (N8)
     LUT6:I1->O            1   0.097   0.556  Enabled93 (Enabled92)
     LUT6:I2->O            1   0.097   0.556  Enabled94 (Enabled93)
     LUT6:I2->O            1   0.097   0.279  Enabled95 (Enabled_OBUF)
     OBUF:I->O                 0.000          Enabled_OBUF (Enabled)
    ----------------------------------------
    Total                      3.952ns (0.486ns logic, 3.466ns route)
                                       (12.3% logic, 87.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.774|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.14 secs
 
--> 

Total memory usage is 447496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

