Loading plugins phase: Elapsed time ==> 0s.336ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -d CY8C5468LTI-LP026 -s C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.789ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.246ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dc801_54xx_fw.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -dcpsoc3 dc801_54xx_fw.v -verilog
======================================================================

======================================================================
Compiling:  dc801_54xx_fw.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -dcpsoc3 dc801_54xx_fw.v -verilog
======================================================================

======================================================================
Compiling:  dc801_54xx_fw.v
Program  :   vlogfe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -dcpsoc3 -verilog dc801_54xx_fw.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 29 20:39:16 2015


======================================================================
Compiling:  dc801_54xx_fw.v
Program  :   vpp
Options  :    -yv2 -q10 dc801_54xx_fw.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 29 20:39:16 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_70\GraphicLCDIntf_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\lib\StripLight_Library\StripLightLib.cylib\B_WS2811_v1_2\B_WS2811_v1_2.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'dc801_54xx_fw.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\lib\StripLight_Library\StripLightLib.cylib\B_WS2811_v1_2\B_WS2811_v1_2.v (line 161, col 50):  Note: Substituting module 'add_vv_vv' for '+'.
Note:  Using config. rule 'BLE_6MHz_In' to set csattribute 'clock_driver' on 'BLE_6MHz_In'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  dc801_54xx_fw.v
Program  :   tovif
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -dcpsoc3 -verilog dc801_54xx_fw.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 29 20:39:18 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\codegentemp\dc801_54xx_fw.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\codegentemp\dc801_54xx_fw.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_70\GraphicLCDIntf_v1_70.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\lib\StripLight_Library\StripLightLib.cylib\B_WS2811_v1_2\B_WS2811_v1_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  dc801_54xx_fw.v
Program  :   topld
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -dcpsoc3 -verilog dc801_54xx_fw.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 29 20:39:20 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\codegentemp\dc801_54xx_fw.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\codegentemp\dc801_54xx_fw.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_70\GraphicLCDIntf_v1_70.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\lib\StripLight_Library\StripLightLib.cylib\B_WS2811_v1_2\B_WS2811_v1_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\CSD:IdacCH0:viDAC8\' to set csattribute 'placement_force' on '\CSD:IdacCH0:viDAC8\'.
Note:  Using config. rule 'BLE_6MHz_In' to set csattribute 'clock_driver' on 'BLE_6MHz_In'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_MuxSel:control_bus_7\
	\UART_MuxSel:control_bus_6\
	\UART_MuxSel:control_bus_5\
	\UART_MuxSel:control_bus_4\
	\UART_MuxSel:control_bus_3\
	\UART_MuxSel:control_bus_2\
	\CSD:CompCH0:Net_9\
	\CSD:IdacCH0:Net_194\
	\CSD:MeasureCH0:cmp_in_inv\
	\CSD:ShieldSignal\
	\CSD:Net_1358\
	\CSD:ClockGen:ch1en\
	\CSD:Net_374\
	\CSD:Net_458\
	Net_952
	Net_950
	\USBUART:dma_nrq_0\
	\USBUART:Net_1800\
	\USBUART:dma_nrq_3\
	\USBUART:Net_1803\
	\USBUART:Net_1801\
	\USBUART:dma_nrq_1\
	\USBUART:dma_nrq_4\
	\USBUART:Net_1804\
	\USBUART:dma_nrq_5\
	\USBUART:Net_1805\
	\USBUART:dma_nrq_6\
	\USBUART:Net_1806\
	\USBUART:dma_nrq_7\
	\USBUART:Net_1807\
	\USBUART:dma_nrq_2\
	\USBUART:Net_1802\
	\I2C:udb_clk\
	Net_223
	\I2C:Net_973\
	Net_224
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_229
	\I2C:Net_975\
	Net_228
	Net_227
	\AVR_SPI:BSPIM:mosi_after_ld\
	\AVR_SPI:BSPIM:so_send\
	\AVR_SPI:BSPIM:mosi_fin\
	\AVR_SPI:BSPIM:mosi_cpha_0\
	\AVR_SPI:BSPIM:mosi_cpha_1\
	\AVR_SPI:BSPIM:pre_mosi\
	\AVR_SPI:BSPIM:dpcounter_zero\
	\AVR_SPI:BSPIM:control_7\
	\AVR_SPI:BSPIM:control_6\
	\AVR_SPI:BSPIM:control_5\
	\AVR_SPI:BSPIM:control_4\
	\AVR_SPI:BSPIM:control_3\
	\AVR_SPI:BSPIM:control_2\
	\AVR_SPI:BSPIM:control_1\
	\AVR_SPI:BSPIM:control_0\
	\AVR_SPI:Net_294\
	\SD_SPI:BSPIM:mosi_after_ld\
	\SD_SPI:BSPIM:so_send\
	\SD_SPI:BSPIM:mosi_cpha_1\
	\SD_SPI:BSPIM:pre_mosi\
	\SD_SPI:BSPIM:dpcounter_zero\
	\SD_SPI:BSPIM:control_7\
	\SD_SPI:BSPIM:control_6\
	\SD_SPI:BSPIM:control_5\
	\SD_SPI:BSPIM:control_4\
	\SD_SPI:BSPIM:control_3\
	\SD_SPI:BSPIM:control_2\
	\SD_SPI:BSPIM:control_1\
	\SD_SPI:BSPIM:control_0\
	\SD_SPI:Net_294\
	\PSoC_UART:BUART:reset_sr\
	\PSoC_UART:BUART:rx_bitclk_pre16x\
	\PSoC_UART:BUART:rx_count7_bit8_wire\
	Net_553
	\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xeq\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xlt\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xlte\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xgt\
	\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xgte\
	\PSoC_UART:BUART:sRX:MODULE_3:lt\
	\PSoC_UART:BUART:sRX:MODULE_3:eq\
	\PSoC_UART:BUART:sRX:MODULE_3:gt\
	\PSoC_UART:BUART:sRX:MODULE_3:gte\
	\PSoC_UART:BUART:sRX:MODULE_3:lte\
	\ESP_UART:BUART:reset_sr\
	\ESP_UART:BUART:rx_bitclk_pre16x\
	\ESP_UART:BUART:rx_count7_bit8_wire\
	Net_830
	\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\ESP_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\ESP_UART:BUART:sRX:MODULE_5:lt\
	\ESP_UART:BUART:sRX:MODULE_5:eq\
	\ESP_UART:BUART:sRX:MODULE_5:gt\
	\ESP_UART:BUART:sRX:MODULE_5:gte\
	\ESP_UART:BUART:sRX:MODULE_5:lte\
	\XBee_UART:BUART:reset_sr\
	\XBee_UART:BUART:rx_bitclk_pre16x\
	\XBee_UART:BUART:rx_count7_bit8_wire\
	Net_544
	\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\XBee_UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\XBee_UART:BUART:sRX:MODULE_7:lt\
	\XBee_UART:BUART:sRX:MODULE_7:eq\
	\XBee_UART:BUART:sRX:MODULE_7:gt\
	\XBee_UART:BUART:sRX:MODULE_7:gte\
	\XBee_UART:BUART:sRX:MODULE_7:lte\
	\demux_2:tmp__demux_2_3_reg\
	Net_837
	\WS2812:B_WS2811:npwmTC\
	\WS2812:B_WS2811:restart\
	\WS2812:Net_119\
	\WS2812:B_WS2811:MODULE_1:g2:a0:b_2\
	\WS2812:B_WS2811:MODULE_1:g2:a0:b_1\
	\WS2812:B_WS2811:MODULE_1:g2:a0:b_0\
	\WS2812:demux_1:tmp__demux_1_1_reg\
	\WS2812:demux_1:tmp__demux_1_2_reg\
	\WS2812:demux_1:tmp__demux_1_3_reg\
	\WS2812:demux_1:tmp__demux_1_4_reg\
	\WS2812:demux_1:tmp__demux_1_5_reg\
	\WS2812:demux_1:tmp__demux_1_6_reg\
	\WS2812:demux_1:tmp__demux_1_7_reg\
	\WS2812:demux_1:tmp__demux_1_8_reg\
	\WS2812:demux_1:tmp__demux_1_9_reg\
	\WS2812:demux_1:tmp__demux_1_10_reg\
	\WS2812:demux_1:tmp__demux_1_11_reg\
	\WS2812:demux_1:tmp__demux_1_12_reg\
	\WS2812:demux_1:tmp__demux_1_13_reg\
	\WS2812:demux_1:tmp__demux_1_14_reg\
	\WS2812:demux_1:tmp__demux_1_15_reg\
	Net_1060
	Net_1061
	Net_1062
	Net_1063
	Net_1064
	Net_1065
	Net_1066
	Net_1067
	Net_1068
	Net_1069
	Net_1070
	Net_1071
	Net_1072
	Net_1073
	Net_1074
	\WS2812:Net_154\
	\WS2812:Net_155\
	\WS2812:Net_156\
	\WS2812:Net_157\


Deleted 183 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_MuxSel:rst\ to \UART_MuxSel:clk\
Aliasing zero to \UART_MuxSel:clk\
Aliasing one to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__AVR_MOSI_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__AVR_CLK_net_0 to tmpOE__AVR_MISO_net_0
Aliasing \CSD:CompCH0:clock\ to \UART_MuxSel:clk\
Aliasing \CSD:IdacCH0:Net_125\ to \UART_MuxSel:clk\
Aliasing \CSD:IdacCH0:Net_195\ to \UART_MuxSel:clk\
Aliasing \CSD:tmpOE__CmodCH0_net_0\ to tmpOE__AVR_MISO_net_0
Aliasing \CSD:tmpOE__PortCH0_net_0\ to \UART_MuxSel:clk\
Aliasing \CSD:Net_375\ to \UART_MuxSel:clk\
Aliasing \CSD:Net_373\ to tmpOE__AVR_MISO_net_0
Aliasing \CSD:Net_371\ to tmpOE__AVR_MISO_net_0
Aliasing \CSD:ClockGen:cs_addr_2\ to \UART_MuxSel:clk\
Aliasing \CSD:ClockGen:prs_cs_addr_2\ to \CSD:ClockGen:cs_addr_0\
Aliasing \CSD:ClockGen:prs_cs_addr_1\ to \UART_MuxSel:clk\
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__AVR_MISO_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__WS2812_Data_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__LCD_nRD_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__LCD_nWR_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__LCD_RS_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__LCD_nCS_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__LCD_RST_net_0 to tmpOE__AVR_MISO_net_0
Aliasing \I2C:Net_969\ to tmpOE__AVR_MISO_net_0
Aliasing \I2C:Net_968\ to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__I2C_SCL_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__I2C_SDA_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__AVR_CS_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__XBee_GPIO_net_0 to tmpOE__AVR_MISO_net_0
Aliasing \AVR_SPI:BSPIM:pol_supprt\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:tx_status_3\ to \AVR_SPI:BSPIM:load_rx_data\
Aliasing \AVR_SPI:BSPIM:tx_status_6\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:tx_status_5\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:rx_status_3\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:rx_status_2\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:rx_status_1\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:rx_status_0\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:Net_289\ to \UART_MuxSel:clk\
Aliasing tmpOE__RTC_32KHz_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__SD_MISO_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__SD_MOSI_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__SD_CLK_net_0 to tmpOE__AVR_MISO_net_0
Aliasing \SD_SPI:BSPIM:pol_supprt\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:tx_status_3\ to \SD_SPI:BSPIM:load_rx_data\
Aliasing \SD_SPI:BSPIM:tx_status_6\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:tx_status_5\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:rx_status_3\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:rx_status_2\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:rx_status_1\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:rx_status_0\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:Net_289\ to \UART_MuxSel:clk\
Aliasing tmpOE__SD_CS_net_0 to tmpOE__AVR_MISO_net_0
Aliasing Net_556 to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:tx_hd_send_break\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:HalfDuplexSend\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:FinalParityType_1\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:FinalParityType_0\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:FinalAddrMode_2\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:FinalAddrMode_1\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:FinalAddrMode_0\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:tx_ctrl_mark\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:tx_status_6\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:tx_status_5\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:tx_status_4\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:rx_status_1\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_6\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_5\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_4\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_6\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_5\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_4\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_3\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_2\ to tmpOE__AVR_MISO_net_0
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_1\ to tmpOE__AVR_MISO_net_0
Aliasing \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_0\ to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__UART_RX_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__UART_TX_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__ESP_RST_net_0 to tmpOE__AVR_MISO_net_0
Aliasing Net_827 to \UART_MuxSel:clk\
Aliasing tmpOE__ESP_TX_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__ESP_RX_net_0 to tmpOE__AVR_MISO_net_0
Aliasing \ESP_UART:BUART:tx_hd_send_break\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:HalfDuplexSend\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:FinalParityType_1\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:FinalParityType_0\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:FinalAddrMode_2\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:FinalAddrMode_1\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:FinalAddrMode_0\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:tx_ctrl_mark\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:tx_status_6\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:tx_status_5\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:tx_status_4\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:rx_status_1\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__AVR_MISO_net_0
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__AVR_MISO_net_0
Aliasing \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__XBee_TX_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__XBee_RX_net_0 to tmpOE__AVR_MISO_net_0
Aliasing Net_547 to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:tx_hd_send_break\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:HalfDuplexSend\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:FinalParityType_1\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:FinalParityType_0\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:FinalAddrMode_2\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:FinalAddrMode_1\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:FinalAddrMode_0\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:tx_ctrl_mark\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:tx_status_6\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:tx_status_5\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:tx_status_4\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:rx_status_1\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__AVR_MISO_net_0
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__AVR_MISO_net_0
Aliasing \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__BLE_IRQ_net_0 to tmpOE__AVR_MISO_net_0
Aliasing tmpOE__BLE_MHzClock_net_0 to tmpOE__AVR_MISO_net_0
Aliasing \GfxLCD:status_7\ to \UART_MuxSel:clk\
Aliasing \GfxLCD:status_6\ to \UART_MuxSel:clk\
Aliasing \GfxLCD:status_5\ to \UART_MuxSel:clk\
Aliasing \GfxLCD:status_4\ to \UART_MuxSel:clk\
Aliasing \GfxLCD:status_3\ to \UART_MuxSel:clk\
Aliasing \GfxLCD:status_2\ to \UART_MuxSel:clk\
Aliasing Net_86_1 to \GfxLCD:cmd\
Aliasing tmpOE__LCD_IO_net_6 to tmpOE__LCD_IO_net_7
Aliasing tmpOE__LCD_IO_net_5 to tmpOE__LCD_IO_net_7
Aliasing tmpOE__LCD_IO_net_4 to tmpOE__LCD_IO_net_7
Aliasing tmpOE__LCD_IO_net_3 to tmpOE__LCD_IO_net_7
Aliasing tmpOE__LCD_IO_net_2 to tmpOE__LCD_IO_net_7
Aliasing tmpOE__LCD_IO_net_1 to tmpOE__LCD_IO_net_7
Aliasing tmpOE__LCD_IO_net_0 to tmpOE__LCD_IO_net_7
Aliasing \WS2812:Net_7\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:status_5\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:status_4\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:status_3\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:status_2\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:dataOut\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:xferCmpt\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:xferCmpt\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:bitCount_2\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:bitCount_2\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:state_1\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:state_1\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:state_0\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:state_0\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:bitCount_1\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:bitCount_1\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:bitCount_0\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:bitCount_0\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:dpAddr_1\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:dpAddr_1\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:dpAddr_0\\R\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:dpAddr_0\\S\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:pwmCntl\\R\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:pwmCntl\\S\ to \WS2812:B_WS2811:dataOut\\R\
Aliasing \WS2812:B_WS2811:dshifter:cs_addr_2\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:pwm8:cs_addr_2\ to \UART_MuxSel:clk\
Aliasing \WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\ to tmpOE__AVR_MISO_net_0
Aliasing \WS2812:StringSel:clk\ to \UART_MuxSel:clk\
Aliasing \WS2812:StringSel:rst\ to \UART_MuxSel:clk\
Aliasing \CSD:ClockGen:tmp_ppulse_dly\\D\ to \CSD:ClockGen:prescaler\
Aliasing \AVR_SPI:BSPIM:so_send_reg\\D\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:mosi_pre_reg\\D\ to \UART_MuxSel:clk\
Aliasing \AVR_SPI:BSPIM:dpcounter_one_reg\\D\ to \AVR_SPI:BSPIM:load_rx_data\
Aliasing \SD_SPI:BSPIM:so_send_reg\\D\ to \UART_MuxSel:clk\
Aliasing \SD_SPI:BSPIM:dpcounter_one_reg\\D\ to \SD_SPI:BSPIM:load_rx_data\
Aliasing Net_554D to \UART_MuxSel:clk\
Aliasing \PSoC_UART:BUART:rx_break_status\\D\ to \UART_MuxSel:clk\
Aliasing Net_831D to \UART_MuxSel:clk\
Aliasing \ESP_UART:BUART:rx_break_status\\D\ to \UART_MuxSel:clk\
Aliasing Net_545D to \UART_MuxSel:clk\
Aliasing \XBee_UART:BUART:rx_break_status\\D\ to \UART_MuxSel:clk\
Removing Lhs of wire \UART_MuxSel:rst\[1] = \UART_MuxSel:clk\[0]
Removing Rhs of wire UART_Mux_1[14] = \UART_MuxSel:control_out_1\[15]
Removing Rhs of wire UART_Mux_1[14] = \UART_MuxSel:control_1\[25]
Removing Rhs of wire UART_Mux_0[16] = \UART_MuxSel:control_out_0\[17]
Removing Rhs of wire UART_Mux_0[16] = \UART_MuxSel:control_0\[26]
Removing Rhs of wire Net_538[28] = \XBee_UART:BUART:rx_interrupt_out\[1318]
Removing Rhs of wire zero[31] = \UART_MuxSel:clk\[0]
Removing Lhs of wire one[35] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__AVR_MOSI_net_0[38] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire Net_251[39] = \AVR_SPI:BSPIM:mosi_reg\[550]
Removing Lhs of wire tmpOE__AVR_CLK_net_0[45] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \CSD:CompCH0:clock\[58] = zero[31]
Removing Rhs of wire \CSD:Cmp_CH0\[60] = \CSD:CompCH0:Net_1\[59]
Removing Lhs of wire \CSD:IdacCH0:Net_125\[63] = zero[31]
Removing Lhs of wire \CSD:IdacCH0:Net_158\[64] = zero[31]
Removing Rhs of wire \CSD:IdacCH0:Net_123\[65] = \CSD:IdacCH0:Net_157\[68]
Removing Lhs of wire \CSD:IdacCH0:Net_195\[71] = zero[31]
Removing Lhs of wire \CSD:tmpOE__CmodCH0_net_0\[74] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \CSD:tmpOE__PortCH0_net_0\[81] = zero[31]
Removing Rhs of wire \CSD:PreChargeClk\[86] = \CSD:ClockGen:tmp_pclk\[337]
Removing Lhs of wire \CSD:Net_375\[91] = zero[31]
Removing Rhs of wire \CSD:clk\[93] = \CSD:Net_1644\[346]
Removing Lhs of wire \CSD:Net_373\[94] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire \CSD:DigitalClk\[97] = \CSD:ClockGen:tmp_dpulse\[204]
Removing Rhs of wire \CSD:mrst\[174] = \CSD:ClockGen:cstate_1\[331]
Removing Lhs of wire \CSD:MeasureCH0:load_enable\[180] = \CSD:MeasureCH0:wndState_0\[177]
Removing Rhs of wire \CSD:Net_1603\[184] = \CSD:MeasureCH0:wndState_3\[173]
Removing Lhs of wire \CSD:Net_371\[186] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire \CSD:ClockGen:inter_reset\[203] = \CSD:ClockGen:cstate_0\[332]
Removing Lhs of wire \CSD:ClockGen:cs_addr_2\[206] = zero[31]
Removing Rhs of wire \CSD:ClockGen:cs_addr_1\[207] = \CSD:ClockGen:z0\[211]
Removing Lhs of wire \CSD:ClockGen:cs_addr_0\[208] = \CSD:ClockGen:inter_reset\[203]
Removing Lhs of wire \CSD:ClockGen:prs_cs_addr_2\[242] = \CSD:ClockGen:inter_reset\[203]
Removing Lhs of wire \CSD:ClockGen:prs_cs_addr_1\[243] = zero[31]
Removing Lhs of wire \CSD:ClockGen:prs_cs_addr_0\[244] = \CSD:ClockGen:clock_detect_reg\[191]
Removing Lhs of wire \CSD:ClockGen:tmp_ppulse\[328] = \CSD:ClockGen:tmp_ppulse_reg\[325]
Removing Lhs of wire \CSD:ClockGen:mesen\[333] = \CSD:ClockGen:control_1\[200]
Removing Lhs of wire \CSD:ClockGen:syncen\[334] = \CSD:ClockGen:control_0\[201]
Removing Lhs of wire \CSD:ClockGen:prescaler\[335] = \CSD:ClockGen:tmp_ppulse_reg\[325]
Removing Lhs of wire \CSD:ClockGen:bitstream\[336] = \CSD:ClockGen:cmsb_reg\[319]
Removing Lhs of wire \CSD:ClockGen:work_en\[339] = \CSD:ClockGen:cstate_2\[330]
Removing Lhs of wire \CSD:ClockGen:ch0en\[340] = \CSD:ClockGen:control_2\[199]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[410] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[417] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__WS2812_Data_net_0[443] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire Net_929[444] = \WS2812:demux_1:tmp__demux_1_0_reg\[1795]
Removing Lhs of wire tmpOE__LCD_nRD_net_0[450] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__LCD_nWR_net_0[457] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__LCD_RS_net_0[464] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__LCD_nCS_net_0[471] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__LCD_RST_net_0[478] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire \I2C:sda_x_wire\[483] = \I2C:Net_643_1\[484]
Removing Rhs of wire \I2C:Net_697\[486] = \I2C:Net_643_2\[492]
Removing Rhs of wire \I2C:Net_1109_0\[489] = \I2C:scl_yfb\[502]
Removing Rhs of wire \I2C:Net_1109_1\[490] = \I2C:sda_yfb\[503]
Removing Lhs of wire \I2C:scl_x_wire\[493] = \I2C:Net_643_0\[491]
Removing Lhs of wire \I2C:Net_969\[494] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \I2C:Net_968\[495] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[505] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[508] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__I2C_SCL_net_0[516] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__I2C_SDA_net_0[521] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__AVR_CS_net_0[526] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__XBee_GPIO_net_0[532] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire \AVR_SPI:Net_276\[537] = \AVR_SPI:Net_288\[538]
Removing Rhs of wire \AVR_SPI:BSPIM:load_rx_data\[542] = \AVR_SPI:BSPIM:dpcounter_one\[543]
Removing Lhs of wire \AVR_SPI:BSPIM:pol_supprt\[544] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:miso_to_dp\[545] = \AVR_SPI:Net_244\[546]
Removing Lhs of wire \AVR_SPI:Net_244\[546] = Net_250[32]
Removing Rhs of wire \AVR_SPI:BSPIM:tx_status_1\[572] = \AVR_SPI:BSPIM:dpMOSI_fifo_empty\[573]
Removing Rhs of wire \AVR_SPI:BSPIM:tx_status_2\[574] = \AVR_SPI:BSPIM:dpMOSI_fifo_not_full\[575]
Removing Lhs of wire \AVR_SPI:BSPIM:tx_status_3\[576] = \AVR_SPI:BSPIM:load_rx_data\[542]
Removing Rhs of wire \AVR_SPI:BSPIM:rx_status_4\[578] = \AVR_SPI:BSPIM:dpMISO_fifo_full\[579]
Removing Rhs of wire \AVR_SPI:BSPIM:rx_status_5\[580] = \AVR_SPI:BSPIM:dpMISO_fifo_not_empty\[581]
Removing Lhs of wire \AVR_SPI:BSPIM:tx_status_6\[583] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:tx_status_5\[584] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:rx_status_3\[585] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:rx_status_2\[586] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:rx_status_1\[587] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:rx_status_0\[588] = zero[31]
Removing Lhs of wire \AVR_SPI:Net_273\[598] = zero[31]
Removing Lhs of wire \AVR_SPI:Net_289\[637] = zero[31]
Removing Lhs of wire tmpOE__RTC_32KHz_net_0[639] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__SD_MISO_net_0[645] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[651] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire Net_23[652] = \SD_SPI:BSPIM:mosi_fin\[676]
Removing Rhs of wire Net_23[652] = \SD_SPI:BSPIM:mosi_cpha_0\[677]
Removing Lhs of wire tmpOE__SD_CLK_net_0[658] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \SD_SPI:Net_276\[664] = Net_573[665]
Removing Rhs of wire \SD_SPI:BSPIM:load_rx_data\[668] = \SD_SPI:BSPIM:dpcounter_one\[669]
Removing Lhs of wire \SD_SPI:BSPIM:pol_supprt\[670] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:miso_to_dp\[671] = \SD_SPI:Net_244\[672]
Removing Lhs of wire \SD_SPI:Net_244\[672] = Net_19[646]
Removing Rhs of wire \SD_SPI:BSPIM:tx_status_1\[698] = \SD_SPI:BSPIM:dpMOSI_fifo_empty\[699]
Removing Rhs of wire \SD_SPI:BSPIM:tx_status_2\[700] = \SD_SPI:BSPIM:dpMOSI_fifo_not_full\[701]
Removing Lhs of wire \SD_SPI:BSPIM:tx_status_3\[702] = \SD_SPI:BSPIM:load_rx_data\[668]
Removing Rhs of wire \SD_SPI:BSPIM:rx_status_4\[704] = \SD_SPI:BSPIM:dpMISO_fifo_full\[705]
Removing Rhs of wire \SD_SPI:BSPIM:rx_status_5\[706] = \SD_SPI:BSPIM:dpMISO_fifo_not_empty\[707]
Removing Lhs of wire \SD_SPI:BSPIM:tx_status_6\[709] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:tx_status_5\[710] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_3\[711] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_2\[712] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_1\[713] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_0\[714] = zero[31]
Removing Lhs of wire \SD_SPI:Net_273\[724] = zero[31]
Removing Lhs of wire \SD_SPI:Net_289\[763] = zero[31]
Removing Lhs of wire tmpOE__SD_CS_net_0[765] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \PSoC_UART:Net_61\[772] = \PSoC_UART:Net_9\[771]
Removing Lhs of wire Net_556[776] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:tx_hd_send_break\[777] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:HalfDuplexSend\[778] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:FinalParityType_1\[779] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:FinalParityType_0\[780] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:FinalAddrMode_2\[781] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:FinalAddrMode_1\[782] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:FinalAddrMode_0\[783] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:tx_ctrl_mark\[784] = zero[31]
Removing Rhs of wire Net_713[789] = \PSoC_UART:BUART:tx_interrupt_out\[790]
Removing Rhs of wire Net_542[791] = \PSoC_UART:BUART:rx_interrupt_out\[792]
Removing Rhs of wire \PSoC_UART:BUART:tx_bitclk_enable_pre\[796] = \PSoC_UART:BUART:tx_bitclk_dp\[832]
Removing Lhs of wire \PSoC_UART:BUART:tx_counter_tc\[842] = \PSoC_UART:BUART:tx_counter_dp\[833]
Removing Lhs of wire \PSoC_UART:BUART:tx_status_6\[843] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:tx_status_5\[844] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:tx_status_4\[845] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:tx_status_1\[847] = \PSoC_UART:BUART:tx_fifo_empty\[810]
Removing Lhs of wire \PSoC_UART:BUART:tx_status_3\[849] = \PSoC_UART:BUART:tx_fifo_notfull\[809]
Removing Lhs of wire \PSoC_UART:BUART:rx_postpoll\[863] = Net_477[912]
Removing Rhs of wire Net_477[912] = \demux_2:tmp__demux_2_0_reg\[1536]
Removing Lhs of wire \PSoC_UART:BUART:rx_status_1\[915] = zero[31]
Removing Rhs of wire \PSoC_UART:BUART:rx_status_2\[916] = \PSoC_UART:BUART:rx_parity_error_status\[917]
Removing Rhs of wire \PSoC_UART:BUART:rx_status_3\[918] = \PSoC_UART:BUART:rx_stop_bit_error\[919]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[929] = \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\[978]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[933] = \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xneq\[1000]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_6\[934] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_5\[935] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_4\[936] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_3\[937] = MODIN2_6[938]
Removing Rhs of wire MODIN2_6[938] = \PSoC_UART:BUART:rx_count_6\[904]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_2\[939] = MODIN2_5[940]
Removing Rhs of wire MODIN2_5[940] = \PSoC_UART:BUART:rx_count_5\[905]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_1\[941] = MODIN2_4[942]
Removing Rhs of wire MODIN2_4[942] = \PSoC_UART:BUART:rx_count_4\[906]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newa_0\[943] = MODIN2_3[944]
Removing Rhs of wire MODIN2_3[944] = \PSoC_UART:BUART:rx_count_3\[907]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_6\[945] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_5\[946] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_4\[947] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_3\[948] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_2\[949] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_1\[950] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:newb_0\[951] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_6\[952] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_5\[953] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_4\[954] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_3\[955] = MODIN2_6[938]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_2\[956] = MODIN2_5[940]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_1\[957] = MODIN2_4[942]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:dataa_0\[958] = MODIN2_3[944]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_6\[959] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_5\[960] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_4\[961] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_3\[962] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_2\[963] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_1\[964] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_2:g2:a0:datab_0\[965] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:newa_0\[980] = Net_477[912]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:newb_0\[981] = \PSoC_UART:BUART:rx_parity_bit\[932]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:dataa_0\[982] = Net_477[912]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:datab_0\[983] = \PSoC_UART:BUART:rx_parity_bit\[932]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\[984] = Net_477[912]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\[985] = \PSoC_UART:BUART:rx_parity_bit\[932]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\[987] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\[988] = \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[986]
Removing Lhs of wire \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\[989] = \PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[986]
Removing Lhs of wire tmpOE__UART_RX_net_0[1011] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__UART_TX_net_0[1017] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire Net_470[1018] = \mux_2:tmp__mux_2_reg\[1547]
Removing Rhs of wire Net_537[1024] = \XBee_UART:BUART:tx_interrupt_out\[1317]
Removing Lhs of wire tmpOE__ESP_RST_net_0[1026] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire Net_827[1031] = zero[31]
Removing Lhs of wire tmpOE__ESP_TX_net_0[1033] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire Net_828[1034] = \mux_3:tmp__mux_3_reg\[1568]
Removing Lhs of wire tmpOE__ESP_RX_net_0[1040] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \ESP_UART:Net_61\[1047] = \ESP_UART:Net_9\[1046]
Removing Lhs of wire \ESP_UART:BUART:tx_hd_send_break\[1051] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:HalfDuplexSend\[1052] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:FinalParityType_1\[1053] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:FinalParityType_0\[1054] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:FinalAddrMode_2\[1055] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:FinalAddrMode_1\[1056] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:FinalAddrMode_0\[1057] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:tx_ctrl_mark\[1058] = zero[31]
Removing Rhs of wire Net_749[1063] = \ESP_UART:BUART:tx_interrupt_out\[1064]
Removing Rhs of wire Net_748[1065] = \ESP_UART:BUART:rx_interrupt_out\[1066]
Removing Rhs of wire \ESP_UART:BUART:tx_bitclk_enable_pre\[1070] = \ESP_UART:BUART:tx_bitclk_dp\[1106]
Removing Lhs of wire \ESP_UART:BUART:tx_counter_tc\[1116] = \ESP_UART:BUART:tx_counter_dp\[1107]
Removing Lhs of wire \ESP_UART:BUART:tx_status_6\[1117] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:tx_status_5\[1118] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:tx_status_4\[1119] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:tx_status_1\[1121] = \ESP_UART:BUART:tx_fifo_empty\[1084]
Removing Lhs of wire \ESP_UART:BUART:tx_status_3\[1123] = \ESP_UART:BUART:tx_fifo_notfull\[1083]
Removing Lhs of wire \ESP_UART:BUART:rx_postpoll\[1137] = Net_722[1186]
Removing Rhs of wire Net_722[1186] = \demux_3:tmp__demux_3_0_reg\[1566]
Removing Lhs of wire \ESP_UART:BUART:rx_status_1\[1189] = zero[31]
Removing Rhs of wire \ESP_UART:BUART:rx_status_2\[1190] = \ESP_UART:BUART:rx_parity_error_status\[1191]
Removing Rhs of wire \ESP_UART:BUART:rx_status_3\[1192] = \ESP_UART:BUART:rx_stop_bit_error\[1193]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1203] = \ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[1252]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1207] = \ESP_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[1274]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[1208] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[1209] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[1210] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[1211] = MODIN3_6[1212]
Removing Rhs of wire MODIN3_6[1212] = \ESP_UART:BUART:rx_count_6\[1178]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[1213] = MODIN3_5[1214]
Removing Rhs of wire MODIN3_5[1214] = \ESP_UART:BUART:rx_count_5\[1179]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[1215] = MODIN3_4[1216]
Removing Rhs of wire MODIN3_4[1216] = \ESP_UART:BUART:rx_count_4\[1180]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[1217] = MODIN3_3[1218]
Removing Rhs of wire MODIN3_3[1218] = \ESP_UART:BUART:rx_count_3\[1181]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[1219] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[1220] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[1221] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[1222] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[1223] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[1224] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[1225] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1226] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1227] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1228] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1229] = MODIN3_6[1212]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1230] = MODIN3_5[1214]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1231] = MODIN3_4[1216]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1232] = MODIN3_3[1218]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[1233] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[1234] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[1235] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[1236] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[1237] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[1238] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[1239] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[1254] = Net_722[1186]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[1255] = \ESP_UART:BUART:rx_parity_bit\[1206]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1256] = Net_722[1186]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[1257] = \ESP_UART:BUART:rx_parity_bit\[1206]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1258] = Net_722[1186]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1259] = \ESP_UART:BUART:rx_parity_bit\[1206]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1261] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1262] = \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1260]
Removing Lhs of wire \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1263] = \ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1260]
Removing Lhs of wire tmpOE__XBee_TX_net_0[1286] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire Net_445[1287] = \mux_1:tmp__mux_1_reg\[1543]
Removing Lhs of wire tmpOE__XBee_RX_net_0[1293] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \XBee_UART:Net_61\[1300] = \XBee_UART:Net_9\[1299]
Removing Lhs of wire Net_547[1304] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:tx_hd_send_break\[1305] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:HalfDuplexSend\[1306] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:FinalParityType_1\[1307] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:FinalParityType_0\[1308] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:FinalAddrMode_2\[1309] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:FinalAddrMode_1\[1310] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:FinalAddrMode_0\[1311] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:tx_ctrl_mark\[1312] = zero[31]
Removing Rhs of wire \XBee_UART:BUART:tx_bitclk_enable_pre\[1322] = \XBee_UART:BUART:tx_bitclk_dp\[1358]
Removing Lhs of wire \XBee_UART:BUART:tx_counter_tc\[1368] = \XBee_UART:BUART:tx_counter_dp\[1359]
Removing Lhs of wire \XBee_UART:BUART:tx_status_6\[1369] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:tx_status_5\[1370] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:tx_status_4\[1371] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:tx_status_1\[1373] = \XBee_UART:BUART:tx_fifo_empty\[1336]
Removing Lhs of wire \XBee_UART:BUART:tx_status_3\[1375] = \XBee_UART:BUART:tx_fifo_notfull\[1335]
Removing Lhs of wire \XBee_UART:BUART:rx_postpoll\[1389] = Net_388[1438]
Removing Rhs of wire Net_388[1438] = \demux_1:tmp__demux_1_0_reg\[1544]
Removing Lhs of wire \XBee_UART:BUART:rx_status_1\[1441] = zero[31]
Removing Rhs of wire \XBee_UART:BUART:rx_status_2\[1442] = \XBee_UART:BUART:rx_parity_error_status\[1443]
Removing Rhs of wire \XBee_UART:BUART:rx_status_3\[1444] = \XBee_UART:BUART:rx_stop_bit_error\[1445]
Removing Lhs of wire \XBee_UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1455] = \XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1504]
Removing Lhs of wire \XBee_UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1459] = \XBee_UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1526]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1460] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1461] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1462] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1463] = \XBee_UART:BUART:sRX:MODIN4_6\[1464]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN4_6\[1464] = \XBee_UART:BUART:rx_count_6\[1430]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1465] = \XBee_UART:BUART:sRX:MODIN4_5\[1466]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN4_5\[1466] = \XBee_UART:BUART:rx_count_5\[1431]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1467] = \XBee_UART:BUART:sRX:MODIN4_4\[1468]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN4_4\[1468] = \XBee_UART:BUART:rx_count_4\[1432]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1469] = \XBee_UART:BUART:sRX:MODIN4_3\[1470]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN4_3\[1470] = \XBee_UART:BUART:rx_count_3\[1433]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1471] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1472] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1473] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1474] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1475] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1476] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1477] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1478] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1479] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1480] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1481] = \XBee_UART:BUART:rx_count_6\[1430]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1482] = \XBee_UART:BUART:rx_count_5\[1431]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1483] = \XBee_UART:BUART:rx_count_4\[1432]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1484] = \XBee_UART:BUART:rx_count_3\[1433]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1485] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1486] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1487] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1488] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1489] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1490] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1491] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1506] = Net_388[1438]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1507] = \XBee_UART:BUART:rx_parity_bit\[1458]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1508] = Net_388[1438]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1509] = \XBee_UART:BUART:rx_parity_bit\[1458]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1510] = Net_388[1438]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1511] = \XBee_UART:BUART:rx_parity_bit\[1458]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1513] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1514] = \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1512]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1515] = \XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1512]
Removing Rhs of wire XBee_RX_Mux[1540] = \demux_2:tmp__demux_2_1_reg\[1537]
Removing Rhs of wire ESP_RX_Mux[1541] = \demux_2:tmp__demux_2_2_reg\[1538]
Removing Rhs of wire XBee_TX_Mux[1546] = \demux_1:tmp__demux_1_1_reg\[1545]
Removing Rhs of wire ESP_TX_Mux[1548] = \demux_3:tmp__demux_3_1_reg\[1567]
Removing Lhs of wire tmpOE__BLE_IRQ_net_0[1554] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire tmpOE__BLE_MHzClock_net_0[1561] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire \GfxLCD:cmd\[1571] = \GfxLCD:data_lsb_1\[1572]
Removing Lhs of wire \GfxLCD:status_0\[1583] = \GfxLCD:full\[1580]
Removing Rhs of wire \GfxLCD:status_1\[1584] = \GfxLCD:data_valid\[1585]
Removing Lhs of wire \GfxLCD:status_7\[1586] = zero[31]
Removing Lhs of wire \GfxLCD:status_6\[1587] = zero[31]
Removing Lhs of wire \GfxLCD:status_5\[1588] = zero[31]
Removing Lhs of wire \GfxLCD:status_4\[1589] = zero[31]
Removing Lhs of wire \GfxLCD:status_3\[1590] = zero[31]
Removing Lhs of wire \GfxLCD:status_2\[1591] = zero[31]
Removing Rhs of wire Net_86_7[1612] = \GfxLCD:data_lsb_7\[1613]
Removing Rhs of wire Net_86_6[1614] = \GfxLCD:data_lsb_6\[1615]
Removing Rhs of wire Net_86_5[1616] = \GfxLCD:data_lsb_5\[1617]
Removing Rhs of wire Net_86_4[1618] = \GfxLCD:data_lsb_4\[1619]
Removing Rhs of wire Net_86_3[1620] = \GfxLCD:data_lsb_3\[1621]
Removing Rhs of wire Net_86_2[1622] = \GfxLCD:data_lsb_2\[1623]
Removing Rhs of wire Net_86_1[1624] = \GfxLCD:cmd\[1571]
Removing Rhs of wire Net_86_0[1625] = \GfxLCD:data_lsb_0\[1610]
Removing Lhs of wire tmpOE__LCD_IO_net_7[1628] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_6[1629] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_5[1630] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_4[1631] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_3[1632] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_2[1633] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_1[1634] = Net_127[1611]
Removing Lhs of wire tmpOE__LCD_IO_net_0[1635] = Net_127[1611]
Removing Lhs of wire \WS2812:Net_7\[1647] = zero[31]
Removing Rhs of wire \WS2812:Net_64\[1654] = \WS2812:B_WS2811:dataOut\[1655]
Removing Rhs of wire \WS2812:B_WS2811:status_7\[1667] = \WS2812:B_WS2811:enable\[1675]
Removing Lhs of wire \WS2812:B_WS2811:status_7\[1667] = \WS2812:B_WS2811:control_0\[1664]
Removing Rhs of wire \WS2812:B_WS2811:status_6\[1668] = \WS2812:B_WS2811:xferCmpt\[1683]
Removing Lhs of wire \WS2812:B_WS2811:status_5\[1669] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:status_4\[1670] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:status_3\[1671] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:status_2\[1672] = zero[31]
Removing Rhs of wire \WS2812:B_WS2811:status_1\[1673] = \WS2812:B_WS2811:fifoNotFull\[1682]
Removing Rhs of wire \WS2812:B_WS2811:status_0\[1674] = \WS2812:B_WS2811:fifoEmpty\[1681]
Removing Lhs of wire \WS2812:B_WS2811:fifo_irq_en\[1678] = \WS2812:B_WS2811:control_3\[1661]
Removing Lhs of wire \WS2812:B_WS2811:xfrCmpt_irq_en\[1679] = \WS2812:B_WS2811:control_4\[1660]
Removing Lhs of wire \WS2812:B_WS2811:next_row\[1680] = \WS2812:B_WS2811:control_5\[1659]
Removing Lhs of wire \WS2812:B_WS2811:add_vv_vv_MODGEN_1_2\[1688] = \WS2812:B_WS2811:MODULE_1:g2:a0:s_2\[1788]
Removing Lhs of wire \WS2812:B_WS2811:add_vv_vv_MODGEN_1_1\[1690] = \WS2812:B_WS2811:MODULE_1:g2:a0:s_1\[1789]
Removing Lhs of wire \WS2812:B_WS2811:add_vv_vv_MODGEN_1_0\[1692] = \WS2812:B_WS2811:MODULE_1:g2:a0:s_0\[1790]
Removing Lhs of wire \WS2812:B_WS2811:dataOut\\R\[1697] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:dataOut\\S\[1698] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:xferCmpt\\R\[1699] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:xferCmpt\\S\[1700] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:bitCount_2\\R\[1701] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:bitCount_2\\S\[1702] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:state_1\\R\[1703] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:state_1\\S\[1704] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:state_0\\R\[1705] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:state_0\\S\[1706] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:bitCount_1\\R\[1707] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:bitCount_1\\S\[1708] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:bitCount_0\\R\[1709] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:bitCount_0\\S\[1710] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:dpAddr_1\\R\[1711] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:dpAddr_1\\S\[1712] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:dpAddr_0\\R\[1713] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:dpAddr_0\\S\[1714] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:pwmCntl\\R\[1715] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:pwmCntl\\S\[1716] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:dshifter:cs_addr_2\[1718] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:pwm8:cs_addr_2\[1749] = zero[31]
Removing Lhs of wire \WS2812:B_WS2811:MODULE_1:g2:a0:a_2\[1779] = \WS2812:B_WS2811:MODIN1_2\[1780]
Removing Lhs of wire \WS2812:B_WS2811:MODIN1_2\[1780] = \WS2812:B_WS2811:bitCount_2\[1685]
Removing Lhs of wire \WS2812:B_WS2811:MODULE_1:g2:a0:a_1\[1781] = \WS2812:B_WS2811:MODIN1_1\[1782]
Removing Lhs of wire \WS2812:B_WS2811:MODIN1_1\[1782] = \WS2812:B_WS2811:bitCount_1\[1689]
Removing Lhs of wire \WS2812:B_WS2811:MODULE_1:g2:a0:a_0\[1783] = \WS2812:B_WS2811:MODIN1_0\[1784]
Removing Lhs of wire \WS2812:B_WS2811:MODIN1_0\[1784] = \WS2812:B_WS2811:bitCount_0\[1691]
Removing Lhs of wire \WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_0\[1793] = tmpOE__AVR_MISO_net_0[30]
Removing Lhs of wire \WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\[1794] = tmpOE__AVR_MISO_net_0[30]
Removing Rhs of wire \WS2812:saddr_3\[1796] = \WS2812:StringSel:control_out_3\[1837]
Removing Rhs of wire \WS2812:saddr_3\[1796] = \WS2812:StringSel:control_3\[1851]
Removing Rhs of wire \WS2812:saddr_2\[1797] = \WS2812:StringSel:control_out_2\[1836]
Removing Rhs of wire \WS2812:saddr_2\[1797] = \WS2812:StringSel:control_2\[1852]
Removing Rhs of wire \WS2812:saddr_1\[1798] = \WS2812:StringSel:control_out_1\[1835]
Removing Rhs of wire \WS2812:saddr_1\[1798] = \WS2812:StringSel:control_1\[1853]
Removing Rhs of wire \WS2812:saddr_0\[1799] = \WS2812:StringSel:control_out_0\[1834]
Removing Rhs of wire \WS2812:saddr_0\[1799] = \WS2812:StringSel:control_0\[1854]
Removing Lhs of wire \WS2812:StringSel:clk\[1832] = zero[31]
Removing Lhs of wire \WS2812:StringSel:rst\[1833] = zero[31]
Removing Lhs of wire \CSD:ClockGen:clock_detect_reg\\D\[1861] = \CSD:ClockGen:clock_detect\[329]
Removing Lhs of wire \CSD:ClockGen:tmp_ppulse_reg\\D\[1862] = \CSD:ClockGen:tmp_ppulse_udb\[326]
Removing Lhs of wire \CSD:ClockGen:tmp_ppulse_dly\\D\[1863] = \CSD:ClockGen:tmp_ppulse_reg\[325]
Removing Lhs of wire \AVR_SPI:BSPIM:so_send_reg\\D\[1871] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:mosi_pre_reg\\D\[1877] = zero[31]
Removing Lhs of wire \AVR_SPI:BSPIM:dpcounter_one_reg\\D\[1879] = \AVR_SPI:BSPIM:load_rx_data\[542]
Removing Lhs of wire \AVR_SPI:BSPIM:mosi_from_dp_reg\\D\[1880] = \AVR_SPI:BSPIM:mosi_from_dp\[556]
Removing Lhs of wire \SD_SPI:BSPIM:so_send_reg\\D\[1884] = zero[31]
Removing Lhs of wire \SD_SPI:BSPIM:mosi_reg\\D\[1891] = \SD_SPI:BSPIM:mosi_pre_reg\[691]
Removing Lhs of wire \SD_SPI:BSPIM:dpcounter_one_reg\\D\[1893] = \SD_SPI:BSPIM:load_rx_data\[668]
Removing Lhs of wire \SD_SPI:BSPIM:mosi_from_dp_reg\\D\[1894] = \SD_SPI:BSPIM:mosi_from_dp\[681]
Removing Lhs of wire \PSoC_UART:BUART:reset_reg\\D\[1897] = zero[31]
Removing Lhs of wire Net_554D[1902] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:rx_bitclk\\D\[1912] = \PSoC_UART:BUART:rx_bitclk_pre\[898]
Removing Lhs of wire \PSoC_UART:BUART:rx_parity_error_pre\\D\[1919] = \PSoC_UART:BUART:rx_parity_error_pre\[927]
Removing Lhs of wire \PSoC_UART:BUART:rx_break_status\\D\[1920] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:reset_reg\\D\[1924] = zero[31]
Removing Lhs of wire Net_831D[1929] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:rx_bitclk\\D\[1939] = \ESP_UART:BUART:rx_bitclk_pre\[1172]
Removing Lhs of wire \ESP_UART:BUART:rx_parity_error_pre\\D\[1946] = \ESP_UART:BUART:rx_parity_error_pre\[1201]
Removing Lhs of wire \ESP_UART:BUART:rx_break_status\\D\[1947] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:reset_reg\\D\[1951] = zero[31]
Removing Lhs of wire Net_545D[1956] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:rx_bitclk\\D\[1966] = \XBee_UART:BUART:rx_bitclk_pre\[1424]
Removing Lhs of wire \XBee_UART:BUART:rx_parity_error_pre\\D\[1973] = \XBee_UART:BUART:rx_parity_error_pre\[1453]
Removing Lhs of wire \XBee_UART:BUART:rx_break_status\\D\[1974] = zero[31]

------------------------------------------------------
Aliased 0 equations, 431 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__AVR_MISO_net_0' (cost = 0):
tmpOE__AVR_MISO_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\CSD:Ioff_CH0\' (cost = 0):
\CSD:Ioff_CH0\ <= (not \CSD:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\CSD:MeasureCH0:int\' (cost = 5):
\CSD:MeasureCH0:int\ <= ((\CSD:MeasureCH0:zw0\ and \CSD:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CSD:Net_1350\' (cost = 2):
\CSD:Net_1350\ <= ((\CSD:ClockGen:control_2\ and \CSD:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\AVR_SPI:BSPIM:load_rx_data\' (cost = 1):
\AVR_SPI:BSPIM:load_rx_data\ <= ((not \AVR_SPI:BSPIM:count_4\ and not \AVR_SPI:BSPIM:count_3\ and not \AVR_SPI:BSPIM:count_2\ and not \AVR_SPI:BSPIM:count_1\ and \AVR_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\SD_SPI:BSPIM:load_rx_data\' (cost = 1):
\SD_SPI:BSPIM:load_rx_data\ <= ((not \SD_SPI:BSPIM:count_4\ and not \SD_SPI:BSPIM:count_3\ and not \SD_SPI:BSPIM:count_2\ and not \SD_SPI:BSPIM:count_1\ and \SD_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_468' (cost = 0):
Net_468 <= (not \PSoC_UART:BUART:txn\);

Note:  Expanding virtual equation for '\PSoC_UART:BUART:rx_addressmatch\' (cost = 0):
\PSoC_UART:BUART:rx_addressmatch\ <= (\PSoC_UART:BUART:rx_addressmatch2\
	OR \PSoC_UART:BUART:rx_addressmatch1\);

Note:  Virtual signal Net_477 with ( cost: 120 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_477 <= ((not UART_Mux_1 and not UART_Mux_0 and Net_486));

Note:  Expanding virtual equation for '\PSoC_UART:BUART:rx_bitclk_pre\' (cost = 0):
\PSoC_UART:BUART:rx_bitclk_pre\ <= ((not \PSoC_UART:BUART:rx_count_2\ and not \PSoC_UART:BUART:rx_count_1\ and not \PSoC_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_6\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_6\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_5\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_5\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_4\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_4\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_3\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_3\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_3\ <= (MODIN2_6);

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_2\' (cost = 1):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_2\ <= ((not MODIN2_6 and not MODIN2_5));

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_2\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_2\ <= (MODIN2_6);

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_1\' (cost = 2):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_1\ <= ((not MODIN2_6 and not MODIN2_4)
	OR (not MODIN2_6 and not MODIN2_5));

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_1\' (cost = 0):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:gta_1\ <= (MODIN2_6);

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\' (cost = 8):
\PSoC_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\ <= ((not MODIN2_6 and not MODIN2_4)
	OR (not MODIN2_6 and not MODIN2_5));

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_477 and not \PSoC_UART:BUART:rx_parity_bit\)
	OR (Net_477 and \PSoC_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not Net_477 and not \PSoC_UART:BUART:rx_parity_bit\)
	OR (Net_477 and \PSoC_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'XBee_TX_Mux' (cost = 1):
XBee_TX_Mux <= ((UART_Mux_0 and Net_422));

Note:  Expanding virtual equation for 'ESP_TX_Mux' (cost = 1):
ESP_TX_Mux <= ((UART_Mux_1 and Net_737));

Note:  Expanding virtual equation for 'Net_739' (cost = 0):
Net_739 <= (not \ESP_UART:BUART:txn\);

Note:  Expanding virtual equation for 'ESP_RX_Mux' (cost = 1):
ESP_RX_Mux <= ((not UART_Mux_0 and UART_Mux_1 and Net_486));

Note:  Expanding virtual equation for '\ESP_UART:BUART:rx_addressmatch\' (cost = 0):
\ESP_UART:BUART:rx_addressmatch\ <= (\ESP_UART:BUART:rx_addressmatch2\
	OR \ESP_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for 'Net_722' (cost = 88):
Net_722 <= ((not UART_Mux_1 and Net_737));

Note:  Expanding virtual equation for '\ESP_UART:BUART:rx_bitclk_pre\' (cost = 0):
\ESP_UART:BUART:rx_bitclk_pre\ <= ((not \ESP_UART:BUART:rx_count_2\ and not \ESP_UART:BUART:rx_count_1\ and not \ESP_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\ESP_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 3):
\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_737 and not \ESP_UART:BUART:rx_parity_bit\)
	OR (not \ESP_UART:BUART:rx_parity_bit\ and UART_Mux_1)
	OR (not UART_Mux_1 and Net_737 and \ESP_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 3):
\ESP_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_737 and not \ESP_UART:BUART:rx_parity_bit\)
	OR (not \ESP_UART:BUART:rx_parity_bit\ and UART_Mux_1)
	OR (not UART_Mux_1 and Net_737 and \ESP_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'Net_443' (cost = 0):
Net_443 <= (not \XBee_UART:BUART:txn\);

Note:  Expanding virtual equation for 'XBee_RX_Mux' (cost = 1):
XBee_RX_Mux <= ((not UART_Mux_1 and UART_Mux_0 and Net_486));

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_addressmatch\' (cost = 0):
\XBee_UART:BUART:rx_addressmatch\ <= (\XBee_UART:BUART:rx_addressmatch2\
	OR \XBee_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for 'Net_388' (cost = 88):
Net_388 <= ((not UART_Mux_0 and Net_422));

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_bitclk_pre\' (cost = 0):
\XBee_UART:BUART:rx_bitclk_pre\ <= ((not \XBee_UART:BUART:rx_count_2\ and not \XBee_UART:BUART:rx_count_1\ and not \XBee_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\XBee_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\XBee_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_4\)
	OR (not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\XBee_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\XBee_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_4\)
	OR (not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 3):
\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_422 and not \XBee_UART:BUART:rx_parity_bit\)
	OR (not \XBee_UART:BUART:rx_parity_bit\ and UART_Mux_0)
	OR (not UART_Mux_0 and Net_422 and \XBee_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 3):
\XBee_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_422 and not \XBee_UART:BUART:rx_parity_bit\)
	OR (not \XBee_UART:BUART:rx_parity_bit\ and UART_Mux_0)
	OR (not UART_Mux_0 and Net_422 and \XBee_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GfxLCD:cmd_ready\' (cost = 0):
\GfxLCD:cmd_ready\ <= (not \GfxLCD:cmd_empty\);

Note:  Expanding virtual equation for '\GfxLCD:data_ready\' (cost = 0):
\GfxLCD:data_ready\ <= (not \GfxLCD:data_empty\);

Note:  Expanding virtual equation for '\WS2812:B_WS2811:zeroBit\' (cost = 0):
\WS2812:B_WS2811:zeroBit\ <= (not \WS2812:B_WS2811:zeroCmp\);

Note:  Expanding virtual equation for '\WS2812:B_WS2811:oneBit\' (cost = 0):
\WS2812:B_WS2811:oneBit\ <= (not \WS2812:B_WS2811:oneCmp\);

Note:  Expanding virtual equation for '\WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\' (cost = 0):
\WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\ <= (\WS2812:B_WS2811:bitCount_0\);

Note:  Expanding virtual equation for '\WS2812:B_WS2811:MODULE_1:g2:a0:s_0\' (cost = 0):
\WS2812:B_WS2811:MODULE_1:g2:a0:s_0\ <= (not \WS2812:B_WS2811:bitCount_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CSD:MeasureCH0:win_enable\' (cost = 8):
\CSD:MeasureCH0:win_enable\ <= ((not \CSD:MeasureCH0:zw0\ and \CSD:MeasureCH0:wndState_2\)
	OR (not \CSD:MeasureCH0:zw1\ and \CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CSD:MeasureCH0:cnt_enable\' (cost = 6):
\CSD:MeasureCH0:cnt_enable\ <= ((not \CSD:MeasureCH0:cmp_in_reg\ and not \CSD:MeasureCH0:zw0\ and \CSD:MeasureCH0:wndState_2\)
	OR (not \CSD:MeasureCH0:cmp_in_reg\ and not \CSD:MeasureCH0:zw1\ and \CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\' (cost = 3):
\WS2812:B_WS2811:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\ <= ((\WS2812:B_WS2811:bitCount_1\ and \WS2812:B_WS2811:bitCount_0\));

Note:  Expanding virtual equation for '\WS2812:B_WS2811:MODULE_1:g2:a0:s_1\' (cost = 8):
\WS2812:B_WS2811:MODULE_1:g2:a0:s_1\ <= ((not \WS2812:B_WS2811:bitCount_0\ and \WS2812:B_WS2811:bitCount_1\)
	OR (not \WS2812:B_WS2811:bitCount_1\ and \WS2812:B_WS2811:bitCount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\WS2812:B_WS2811:MODULE_1:g2:a0:s_2\' (cost = 48):
\WS2812:B_WS2811:MODULE_1:g2:a0:s_2\ <= ((not \WS2812:B_WS2811:bitCount_1\ and \WS2812:B_WS2811:bitCount_2\)
	OR (not \WS2812:B_WS2811:bitCount_0\ and \WS2812:B_WS2811:bitCount_2\)
	OR (not \WS2812:B_WS2811:bitCount_2\ and \WS2812:B_WS2811:bitCount_1\ and \WS2812:B_WS2811:bitCount_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 78 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PSoC_UART:BUART:rx_status_0\ to zero
Aliasing \PSoC_UART:BUART:rx_status_6\ to zero
Aliasing \ESP_UART:BUART:rx_status_0\ to zero
Aliasing \ESP_UART:BUART:rx_status_6\ to zero
Aliasing \XBee_UART:BUART:rx_status_0\ to zero
Aliasing \XBee_UART:BUART:rx_status_6\ to zero
Aliasing \PSoC_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \PSoC_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \PSoC_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \ESP_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \ESP_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \ESP_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \XBee_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \CSD:IdacCH0:Net_123\[65] = \CSD:MeasureCH0:cmp_in_reg\[100]
Removing Rhs of wire \PSoC_UART:BUART:rx_bitclk_enable\[862] = \PSoC_UART:BUART:rx_bitclk\[910]
Removing Lhs of wire \PSoC_UART:BUART:rx_status_0\[913] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:rx_status_6\[922] = zero[31]
Removing Rhs of wire \ESP_UART:BUART:rx_bitclk_enable\[1136] = \ESP_UART:BUART:rx_bitclk\[1184]
Removing Lhs of wire \ESP_UART:BUART:rx_status_0\[1187] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:rx_status_6\[1196] = zero[31]
Removing Rhs of wire \XBee_UART:BUART:rx_bitclk_enable\[1388] = \XBee_UART:BUART:rx_bitclk\[1436]
Removing Lhs of wire \XBee_UART:BUART:rx_status_0\[1439] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:rx_status_6\[1448] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:tx_ctrl_mark_last\\D\[1904] = \PSoC_UART:BUART:tx_ctrl_mark_last\[853]
Removing Lhs of wire \PSoC_UART:BUART:rx_markspace_status\\D\[1914] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:rx_parity_error_status\\D\[1915] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:rx_addr_match_status\\D\[1917] = zero[31]
Removing Lhs of wire \PSoC_UART:BUART:rx_markspace_pre\\D\[1918] = \PSoC_UART:BUART:rx_markspace_pre\[926]
Removing Lhs of wire \ESP_UART:BUART:tx_ctrl_mark_last\\D\[1931] = \ESP_UART:BUART:tx_ctrl_mark_last\[1127]
Removing Lhs of wire \ESP_UART:BUART:rx_markspace_status\\D\[1941] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:rx_parity_error_status\\D\[1942] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:rx_addr_match_status\\D\[1944] = zero[31]
Removing Lhs of wire \ESP_UART:BUART:rx_markspace_pre\\D\[1945] = \ESP_UART:BUART:rx_markspace_pre\[1200]
Removing Lhs of wire \ESP_UART:BUART:rx_parity_bit\\D\[1950] = \ESP_UART:BUART:rx_parity_bit\[1206]
Removing Lhs of wire \XBee_UART:BUART:tx_ctrl_mark_last\\D\[1958] = \XBee_UART:BUART:tx_ctrl_mark_last\[1379]
Removing Lhs of wire \XBee_UART:BUART:rx_markspace_status\\D\[1968] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:rx_parity_error_status\\D\[1969] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:rx_addr_match_status\\D\[1971] = zero[31]
Removing Lhs of wire \XBee_UART:BUART:rx_markspace_pre\\D\[1972] = \XBee_UART:BUART:rx_markspace_pre\[1452]
Removing Lhs of wire \XBee_UART:BUART:rx_parity_bit\\D\[1977] = \XBee_UART:BUART:rx_parity_bit\[1458]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\PSoC_UART:BUART:sRX:MODULE_3:g1:a0:xneq\ <= ((not \PSoC_UART:BUART:rx_parity_bit\ and Net_477)
	OR (not Net_477 and \PSoC_UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\ESP_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not UART_Mux_1 and not \ESP_UART:BUART:rx_parity_bit\ and Net_737)
	OR (not Net_737 and \ESP_UART:BUART:rx_parity_bit\)
	OR (UART_Mux_1 and \ESP_UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\XBee_UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not UART_Mux_0 and not \XBee_UART:BUART:rx_parity_bit\ and Net_422)
	OR (not Net_422 and \XBee_UART:BUART:rx_parity_bit\)
	OR (UART_Mux_0 and \XBee_UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -dcpsoc3 dc801_54xx_fw.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.921ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Tuesday, 29 September 2015 20:39:21
Options: -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_54xx_fw.cydsn\dc801_54xx_fw.cyprj -d CY8C5468LTI-LP026 dc801_54xx_fw.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \AVR_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \AVR_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SD_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \PSoC_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_554 from registered to combinatorial
    Converted constant MacroCell: \PSoC_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PSoC_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PSoC_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PSoC_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ESP_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_831 from registered to combinatorial
    Converted constant MacroCell: \ESP_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \ESP_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \ESP_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \ESP_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_545 from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock CSD_Clock_tmp to clock BUS_CLK because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_SPI_Clock'. Fanout=1, Signal=Net_573
    Digital Clock 1: Automatic-assigning  clock 'WS2812_Clock'. Fanout=12, Signal=\WS2812:Net_18\
    Digital Clock 2: Automatic-assigning  clock 'GfxLCD_Clock'. Fanout=2, Signal=Net_804
    Analog  Clock 0: Automatic-assigning  clock 'CSD_IntClock'. Fanout=5, Signal=\CSD:clk\
    Digital Clock 3: Automatic-assigning  clock 'AVR_SPI_IntClock'. Fanout=1, Signal=\AVR_SPI:Net_276\
    Digital Clock 4: Automatic-assigning  clock 'XBee_UART_IntClock'. Fanout=1, Signal=\XBee_UART:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'PSoC_UART_IntClock'. Fanout=1, Signal=\PSoC_UART:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'ESP_UART_IntClock'. Fanout=1, Signal=\ESP_UART:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'MainTask_Clock'. Fanout=1, Signal=Net_593
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CSD:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \CSD:clk_local__SYNC\:synccell.out
    UDB Clk/Enable \CSD:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a routed clock that is asynchronous
        EnableIn: \CSD:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC\:synccell.out
    UDB Clk/Enable \CSD:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \CSD:clk_local__SYNC_1\:synccell.out
    UDB Clk/Enable \CSD:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \CSD:clk_local__SYNC_2\:synccell.out
    UDB Clk/Enable \CSD:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a routed clock that is asynchronous
        EnableIn: \CSD:ClockGen:clock_detect_reg\:macrocell.q was determined to be asynchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \CSD:ClockGen:ClkPrs_TDM__AND_OUT__SYNC\:synccell.out
    UDB Clk/Enable \AVR_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: AVR_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: AVR_SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SD_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_SPI_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_SPI_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PSoC_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PSoC_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PSoC_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ESP_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ESP_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ESP_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \XBee_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GfxLCD:ClkSync\: with output requested to be synchronous
        ClockIn: GfxLCD_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: GfxLCD_Clock, EnableOut: Constant 1
    UDB Clk/Enable \GfxLCD:StsClkEn\: with output requested to be synchronous
        ClockIn: GfxLCD_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \GfxLCD:status_1\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: GfxLCD_Clock, EnableOut: \GfxLCD:status_1\:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee_UART:BUART:rx_parity_bit\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee_UART:BUART:rx_address_detected\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee_UART:BUART:rx_parity_error_pre\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee_UART:BUART:rx_markspace_pre\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee_UART:BUART:rx_state_1\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_state_1\ (fanout=8)

    Removing \XBee_UART:BUART:tx_parity_bit\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee_UART:BUART:tx_mark\, Duplicate of \XBee_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:tx_mark\ (fanout=0)

    Removing \ESP_UART:BUART:rx_parity_bit\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \ESP_UART:BUART:rx_address_detected\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \ESP_UART:BUART:rx_parity_error_pre\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \ESP_UART:BUART:rx_markspace_pre\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \ESP_UART:BUART:rx_state_1\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:rx_state_1\ (fanout=8)

    Removing \ESP_UART:BUART:tx_parity_bit\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \ESP_UART:BUART:tx_mark\, Duplicate of \ESP_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:tx_mark\ (fanout=0)

    Removing \PSoC_UART:BUART:rx_parity_bit\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \PSoC_UART:BUART:rx_address_detected\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \PSoC_UART:BUART:rx_parity_error_pre\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PSoC_UART:BUART:rx_markspace_pre\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \PSoC_UART:BUART:rx_state_1\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:rx_state_1\ (fanout=8)

    Removing \PSoC_UART:BUART:tx_parity_bit\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \PSoC_UART:BUART:tx_mark\, Duplicate of \PSoC_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSoC_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = AVR_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AVR_MISO(0)__PA ,
            fb => Net_250 ,
            pad => AVR_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AVR_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AVR_MOSI(0)__PA ,
            input => Net_251 ,
            pad => AVR_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AVR_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AVR_CLK(0)__PA ,
            input => Net_252 ,
            pad => AVR_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CSD:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:CmodCH0(0)\__PA ,
            analog_term => \CSD:Net_1917\ ,
            pad => \CSD:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(0)\__PA ,
            pad => \CSD:PortCH0(0)_PAD\ ,
            analog_term => \CSD:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(1)\__PA ,
            pad => \CSD:PortCH0(1)_PAD\ ,
            analog_term => \CSD:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(2)\
        Attributes:
            Alias: Button2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(2)\__PA ,
            pad => \CSD:PortCH0(2)_PAD\ ,
            analog_term => \CSD:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(3)\
        Attributes:
            Alias: Button3__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(3)\__PA ,
            pad => \CSD:PortCH0(3)_PAD\ ,
            analog_term => \CSD:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = WS2812_Data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WS2812_Data(0)__PA ,
            input => Net_929 ,
            pad => WS2812_Data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_nRD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_nRD(0)__PA ,
            input => Net_131 ,
            pad => LCD_nRD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_nWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_nWR(0)__PA ,
            input => Net_130 ,
            pad => LCD_nWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RS(0)__PA ,
            input => Net_132 ,
            pad => LCD_RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_nCS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_nCS(0)__PA ,
            input => Net_129 ,
            pad => LCD_nCS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RST(0)__PA ,
            pad => LCD_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => I2C_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => I2C_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AVR_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AVR_CS(0)__PA ,
            pad => AVR_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_GPIO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_GPIO(0)__PA ,
            pad => XBee_GPIO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_32KHz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_32KHz(0)__PA ,
            pad => RTC_32KHz(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_19 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            input => Net_23 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_CLK(0)__PA ,
            input => Net_70 ,
            pad => SD_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_RX(0)__PA ,
            fb => Net_486 ,
            pad => UART_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_TX(0)__PA ,
            input => Net_470 ,
            pad => UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ESP_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ESP_RST(0)__PA ,
            pad => ESP_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ESP_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ESP_TX(0)__PA ,
            input => Net_828 ,
            pad => ESP_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ESP_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ESP_RX(0)__PA ,
            fb => Net_737 ,
            pad => ESP_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_TX(0)__PA ,
            input => Net_445 ,
            pad => XBee_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_RX(0)__PA ,
            fb => Net_422 ,
            pad => XBee_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLE_IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLE_IRQ(0)__PA ,
            pad => BLE_IRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLE_MHzClock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLE_MHzClock(0)__PA ,
            fb => BLE_6MHz_In ,
            pad => BLE_MHzClock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(0)__PA ,
            oe => Net_127 ,
            input => Net_86_0 ,
            fb => Net_133_0 ,
            pad => LCD_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(1)__PA ,
            oe => Net_127 ,
            input => Net_86_1 ,
            fb => Net_133_1 ,
            pad => LCD_IO(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(2)__PA ,
            oe => Net_127 ,
            input => Net_86_2 ,
            fb => Net_133_2 ,
            pad => LCD_IO(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(3)__PA ,
            oe => Net_127 ,
            input => Net_86_3 ,
            fb => Net_133_3 ,
            pad => LCD_IO(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(4)__PA ,
            oe => Net_127 ,
            input => Net_86_4 ,
            fb => Net_133_4 ,
            pad => LCD_IO(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(5)__PA ,
            oe => Net_127 ,
            input => Net_86_5 ,
            fb => Net_133_5 ,
            pad => LCD_IO(5)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(6)__PA ,
            oe => Net_127 ,
            input => Net_86_6 ,
            fb => Net_133_6 ,
            pad => LCD_IO(6)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_IO(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_IO(7)__PA ,
            oe => Net_127 ,
            input => Net_86_7 ,
            fb => Net_133_7 ,
            pad => LCD_IO(7)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SD_SPI:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_4\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_3\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_2\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_1\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              !\SD_SPI:BSPIM:count_0\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_pre_reg\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:mosi_pre_reg\
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * 
              \SD_SPI:BSPIM:mosi_from_dp\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:MeasureCH0:zw1\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:MeasureCH0:zw0\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CSD:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:ClockGen:control_4\ * \CSD:ClockGen:tmp_ppulse_reg\
            + \CSD:ClockGen:control_4\ * \CSD:ClockGen:cmsb_reg\
        );
        Output = \CSD:PreChargeClk\ (fanout=1)

    MacroCell: Name=\AVR_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\
        );
        Output = \AVR_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\AVR_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
        );
        Output = \AVR_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\AVR_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\
        );
        Output = \AVR_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\AVR_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\ * \AVR_SPI:BSPIM:rx_status_4\
        );
        Output = \AVR_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\
        );
        Output = \SD_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_23, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !Net_572 * \SD_SPI:BSPIM:mosi_hs_reg\
            + \SD_SPI:BSPIM:state_1\ * !Net_572 * \SD_SPI:BSPIM:mosi_hs_reg\
            + !\SD_SPI:BSPIM:state_0\ * !Net_572 * \SD_SPI:BSPIM:mosi_hs_reg\
        );
        Output = Net_23 (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:rx_status_4\
        );
        Output = \SD_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\
            + !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_state_2\
        );
        Output = \PSoC_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_fifo_empty\ * \PSoC_UART:BUART:tx_state_2\
        );
        Output = \PSoC_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_fifo_notfull\
        );
        Output = \PSoC_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\
        );
        Output = \PSoC_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSoC_UART:BUART:rx_load_fifo\ * \PSoC_UART:BUART:rx_fifofull\
        );
        Output = \PSoC_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSoC_UART:BUART:rx_fifonotempty\ * 
              \PSoC_UART:BUART:rx_state_stop1_reg\
        );
        Output = \PSoC_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\
            + !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_state_2\
        );
        Output = \ESP_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_fifo_empty\ * \ESP_UART:BUART:tx_state_2\
        );
        Output = \ESP_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:tx_fifo_notfull\
        );
        Output = \ESP_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\
        );
        Output = \ESP_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP_UART:BUART:rx_load_fifo\ * \ESP_UART:BUART:rx_fifofull\
        );
        Output = \ESP_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP_UART:BUART:rx_fifonotempty\ * 
              \ESP_UART:BUART:rx_state_stop1_reg\
        );
        Output = \ESP_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\
            + !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_state_2\
        );
        Output = \XBee_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_fifo_empty\ * \XBee_UART:BUART:tx_state_2\
        );
        Output = \XBee_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:tx_fifo_notfull\
        );
        Output = \XBee_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_load_fifo\ * \XBee_UART:BUART:rx_fifofull\
        );
        Output = \XBee_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_fifonotempty\ * 
              \XBee_UART:BUART:rx_state_stop1_reg\
        );
        Output = \XBee_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_477, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * !UART_Mux_0 * Net_486_SYNCOUT
        );
        Output = Net_477 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_445, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !UART_Mux_1 * UART_Mux_0 * Net_486_SYNCOUT
            + !UART_Mux_0 * !\XBee_UART:BUART:txn\
        );
        Output = Net_445 (fanout=1)

    MacroCell: Name=Net_388, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_0 * Net_422_SYNCOUT
        );
        Output = Net_388 (fanout=1)

    MacroCell: Name=Net_470, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !UART_Mux_1 * !UART_Mux_0 * !\PSoC_UART:BUART:txn\
            + !UART_Mux_1 * UART_Mux_0 * Net_422_SYNCOUT
            + UART_Mux_1 * !UART_Mux_0 * Net_737_SYNCOUT
        );
        Output = Net_470 (fanout=1)

    MacroCell: Name=Net_722, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * Net_737_SYNCOUT
        );
        Output = Net_722 (fanout=1)

    MacroCell: Name=Net_828, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !UART_Mux_1 * !\ESP_UART:BUART:txn\
            + UART_Mux_1 * !UART_Mux_0 * Net_486_SYNCOUT
        );
        Output = Net_828 (fanout=1)

    MacroCell: Name=\GfxLCD:full\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \GfxLCD:cmd_not_full\ * \GfxLCD:data_not_full\
        );
        Output = \GfxLCD:full\ (fanout=1)

    MacroCell: Name=\GfxLCD:status_1\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GfxLCD:state_3\ * \GfxLCD:state_2\ * \GfxLCD:state_1\ * 
              !\GfxLCD:state_0\ * \GfxLCD:z0_detect\
        );
        Output = \GfxLCD:status_1\ (fanout=2)

    MacroCell: Name=Net_1059, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:control_4\ * \WS2812:B_WS2811:control_0\ * 
              \WS2812:B_WS2811:status_6\
            + \WS2812:B_WS2811:control_3\ * \WS2812:B_WS2811:control_0\ * 
              \WS2812:B_WS2811:status_0\
        );
        Output = Net_1059 (fanout=1)

    MacroCell: Name=Net_929, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812:Net_64\ * !\WS2812:saddr_3\ * !\WS2812:saddr_2\ * 
              !\WS2812:saddr_1\ * !\WS2812:saddr_0\
        );
        Output = Net_929 (fanout=1)

    MacroCell: Name=Net_252, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_252 * \AVR_SPI:BSPIM:state_1\ * \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
        );
        Output = Net_252 (fanout=2)

    MacroCell: Name=\CSD:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 2 pterms
        (
              \CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              \CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:Net_1603\ (fanout=5)

    MacroCell: Name=\CSD:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 1 pterm
        (
              \CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CSD:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 4 pterms
        (
              !\CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw0\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * \CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CSD:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CSD:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\ * !\CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CSD:ClockGen:clock_detect_reg\ (fanout=3)

    MacroCell: Name=\CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        !(
              !\CSD:ClockGen:ppulse_equal\ * !\CSD:ClockGen:ppulse_less\
        );
        Output = \CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CSD:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * \CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * \CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CSD:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:inter_reset\ * 
              !\CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * !\CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:mrst\ (fanout=7)

    MacroCell: Name=\CSD:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=Net_131, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_0\
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=Net_130, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\ * 
              !\GfxLCD:state_0\
        );
        Output = Net_130 (fanout=1)

    MacroCell: Name=Net_132, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_132 * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * Net_86_0
            + Net_132 * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * !Net_86_0
        );
        Output = Net_132 (fanout=2)

    MacroCell: Name=Net_129, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_0\
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=Net_251, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_251 * !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * \AVR_SPI:BSPIM:count_1\ * 
              !\AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:ld_ident\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + \AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:mosi_from_dp\
            + !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_251 (fanout=2)

    MacroCell: Name=\AVR_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              \AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              !\AVR_SPI:BSPIM:ld_ident\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              \AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:tx_status_1\
        );
        Output = \AVR_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\AVR_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              \AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:tx_status_1\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_0\
            + \AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * \AVR_SPI:BSPIM:count_1\ * 
              !\AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:ld_ident\
        );
        Output = \AVR_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\AVR_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\
            + !\AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:tx_status_1\
        );
        Output = \AVR_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_259, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * !Net_259
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !Net_259
            + \AVR_SPI:BSPIM:state_1\ * \AVR_SPI:BSPIM:state_0\ * !Net_259
        );
        Output = Net_259 (fanout=1)

    MacroCell: Name=\AVR_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              !\AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              \AVR_SPI:BSPIM:load_cond\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:load_cond\
            + \AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              !\AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              \AVR_SPI:BSPIM:load_cond\
            + \AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              !\AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              \AVR_SPI:BSPIM:load_cond\
        );
        Output = \AVR_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\AVR_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:ld_ident\
            + \AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:ld_ident\
            + \AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * \AVR_SPI:BSPIM:count_1\ * 
              !\AVR_SPI:BSPIM:count_0\ * \AVR_SPI:BSPIM:ld_ident\
        );
        Output = \AVR_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\AVR_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:cnt_enable\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:cnt_enable\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:cnt_enable\
            + \AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:cnt_enable\
        );
        Output = \AVR_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_70, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_70 * \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\
        );
        Output = Net_70 (fanout=2)

    MacroCell: Name=\SD_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              \SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:tx_status_1\
        );
        Output = \SD_SPI:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD_SPI:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              \SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * \SD_SPI:BSPIM:count_2\ * 
              \SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:tx_status_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:tx_status_1\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_572, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\ * !Net_572
            + \SD_SPI:BSPIM:state_1\ * !Net_572
        );
        Output = Net_572 (fanout=2)

    MacroCell: Name=\SD_SPI:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp_reg\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\
            + !\SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:mosi_hs_reg\
            + !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_hs_reg\
        );
        Output = \SD_SPI:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD_SPI:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD_SPI:BSPIM:mosi_pre_reg_split\ * 
              !\SD_SPI:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD_SPI:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
        );
        Output = \SD_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPI:BSPIM:mosi_from_dp\
        );
        Output = \SD_SPI:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * \SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:cnt_enable\
        );
        Output = \SD_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\PSoC_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSoC_UART:BUART:txn\ * \PSoC_UART:BUART:tx_state_1\ * 
              !\PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:txn\ * \PSoC_UART:BUART:tx_state_2\
            + !\PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_shift_out\ * !\PSoC_UART:BUART:tx_state_2\
            + !\PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_state_2\ * !\PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_shift_out\ * !\PSoC_UART:BUART:tx_state_2\ * 
              !\PSoC_UART:BUART:tx_counter_dp\ * \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\PSoC_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_counter_dp\ * \PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:tx_state_0\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\PSoC_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              !\PSoC_UART:BUART:tx_fifo_empty\
            + !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_fifo_empty\ * 
              !\PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_fifo_empty\ * \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_0\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\PSoC_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_state_2\ * \PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_counter_dp\ * \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\PSoC_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_state_2\
            + !\PSoC_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \PSoC_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\PSoC_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\PSoC_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              !\PSoC_UART:BUART:rx_state_3\ * \PSoC_UART:BUART:rx_state_2\ * 
              !Net_477
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PSoC_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\ * !\PSoC_UART:BUART:rx_state_2\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PSoC_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\ * \PSoC_UART:BUART:rx_state_2\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PSoC_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_2\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !Net_477 * 
              \PSoC_UART:BUART:rx_last\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PSoC_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:rx_count_2\ * !\PSoC_UART:BUART:rx_count_1\ * 
              !\PSoC_UART:BUART:rx_count_0\
        );
        Output = \PSoC_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PSoC_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * \PSoC_UART:BUART:rx_state_3\ * 
              \PSoC_UART:BUART:rx_state_2\
        );
        Output = \PSoC_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\CSD:ClockGen:ClkPrs_TDM__AND\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:clock_detect_reg\ * \CSD:clk_local\
        );
        Output = \CSD:ClockGen:ClkPrs_TDM__AND_OUT\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\ * \PSoC_UART:BUART:rx_state_2\ * 
              !Net_477
        );
        Output = \PSoC_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PSoC_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * !UART_Mux_0 * Net_486_SYNCOUT
        );
        Output = \PSoC_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ESP_UART:BUART:txn\ * \ESP_UART:BUART:tx_state_1\ * 
              !\ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:txn\ * \ESP_UART:BUART:tx_state_2\
            + !\ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_shift_out\ * !\ESP_UART:BUART:tx_state_2\
            + !\ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_state_2\ * !\ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_shift_out\ * !\ESP_UART:BUART:tx_state_2\ * 
              !\ESP_UART:BUART:tx_counter_dp\ * \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\ESP_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_counter_dp\ * \ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:tx_state_0\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\ESP_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              !\ESP_UART:BUART:tx_fifo_empty\
            + !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_fifo_empty\ * !\ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_fifo_empty\ * \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_0\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\ESP_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_state_2\ * \ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_counter_dp\ * \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\ESP_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_state_2\
            + !\ESP_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \ESP_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\ESP_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\ESP_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              UART_Mux_1 * !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * 
              !\ESP_UART:BUART:rx_state_3\ * \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * 
              !\ESP_UART:BUART:rx_state_3\ * \ESP_UART:BUART:rx_state_2\ * 
              !Net_737_SYNCOUT
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\ESP_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\ESP_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\ESP_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              UART_Mux_1 * !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * \ESP_UART:BUART:rx_last\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * \ESP_UART:BUART:rx_last\ * 
              !Net_737_SYNCOUT
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\ESP_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:rx_count_2\ * !\ESP_UART:BUART:rx_count_1\ * 
              !\ESP_UART:BUART:rx_count_0\
        );
        Output = \ESP_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\ESP_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\
        );
        Output = \ESP_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:ClkSync2__AND\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:DigitalClk\ * \CSD:clk_local\
        );
        Output = \CSD:MeasureCH0:ClkSync2__AND_OUT\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              UART_Mux_1 * !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\ * !Net_737_SYNCOUT
        );
        Output = \ESP_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\ESP_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * Net_737_SYNCOUT
        );
        Output = \ESP_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee_UART:BUART:txn\ * \XBee_UART:BUART:tx_state_1\ * 
              !\XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:txn\ * \XBee_UART:BUART:tx_state_2\
            + !\XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_shift_out\ * !\XBee_UART:BUART:tx_state_2\
            + !\XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_state_2\ * !\XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_shift_out\ * !\XBee_UART:BUART:tx_state_2\ * 
              !\XBee_UART:BUART:tx_counter_dp\ * \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_counter_dp\ * \XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:tx_state_0\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              !\XBee_UART:BUART:tx_fifo_empty\
            + !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_fifo_empty\ * 
              !\XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_fifo_empty\ * \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_0\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_state_2\ * \XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_counter_dp\ * \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_state_2\
            + !\XBee_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              UART_Mux_0 * !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !Net_422_SYNCOUT
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              UART_Mux_0 * !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * \XBee_UART:BUART:rx_last\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * \XBee_UART:BUART:rx_last\ * 
              !Net_422_SYNCOUT
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !\XBee_UART:BUART:rx_count_0\
        );
        Output = \XBee_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * \XBee_UART:BUART:rx_state_3\ * 
              \XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:mosi_pre_reg\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:mosi_from_dp\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              UART_Mux_0 * !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !Net_422_SYNCOUT
        );
        Output = \XBee_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_0 * Net_422_SYNCOUT
        );
        Output = \XBee_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\GfxLCD:state_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \GfxLCD:data_empty\ * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * !Net_86_1
            + !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_0\
        );
        Output = \GfxLCD:state_3\ (fanout=10)

    MacroCell: Name=\GfxLCD:state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \GfxLCD:state_3\ * \GfxLCD:state_2\
            + \GfxLCD:state_3\ * !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * 
              Net_86_1
            + \GfxLCD:state_2\ * \GfxLCD:state_1\ * \GfxLCD:state_0\ * 
              \GfxLCD:z1_detect\
        );
        Output = \GfxLCD:state_2\ (fanout=11)

    MacroCell: Name=\GfxLCD:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GfxLCD:data_empty\ * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * !Net_86_1
            + !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * !\GfxLCD:state_0\ * 
              !\GfxLCD:z0_detect\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * \GfxLCD:state_0\ * 
              !\GfxLCD:z1_detect\
        );
        Output = \GfxLCD:state_1\ (fanout=10)

    MacroCell: Name=\GfxLCD:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\GfxLCD:cmd_empty\ * !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_0\
            + !\GfxLCD:cmd_empty\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\ * 
              \GfxLCD:state_0\
            + !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_1\ * 
              \GfxLCD:state_0\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * !\GfxLCD:state_0\ * 
              \GfxLCD:z0_detect\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * \GfxLCD:state_0\ * 
              !\GfxLCD:z1_detect\
        );
        Output = \GfxLCD:state_0\ (fanout=10)

    MacroCell: Name=Net_127, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
        );
        Output = Net_127 (fanout=8)

    MacroCell: Name=\WS2812:Net_64\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WS2812:B_WS2811:zeroCmp\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * !\WS2812:B_WS2811:shiftOut\
            + !\WS2812:B_WS2811:oneCmp\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:shiftOut\
            + !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:Net_64\ (fanout=1)

    MacroCell: Name=\WS2812:B_WS2811:status_6\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:B_WS2811:status_6\ (fanout=2)

    MacroCell: Name=\WS2812:B_WS2811:bitCount_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:bitCount_1\ * 
              \WS2812:B_WS2811:bitCount_0\
            + \WS2812:B_WS2811:bitCount_2\ * !\WS2812:B_WS2811:state_1\
        );
        Output = \WS2812:B_WS2811:bitCount_2\ (fanout=4)

    MacroCell: Name=\WS2812:B_WS2811:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:control_0\ * 
              !\WS2812:B_WS2811:status_0\ * \WS2812:B_WS2811:bitCount_2\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:bitCount_1\ * 
              \WS2812:B_WS2811:bitCount_0\
            + \WS2812:B_WS2811:control_5\ * \WS2812:B_WS2811:state_1\ * 
              \WS2812:B_WS2811:state_0\
            + !\WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:B_WS2811:state_1\ (fanout=10)

    MacroCell: Name=\WS2812:B_WS2811:state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:bitCount_2\ * 
              \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\ * 
              \WS2812:B_WS2811:bitCount_1\ * \WS2812:B_WS2811:bitCount_0\
            + !\WS2812:B_WS2811:control_5\ * \WS2812:B_WS2811:state_1\ * 
              \WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:control_0\ * !\WS2812:B_WS2811:status_0\ * 
              !\WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:B_WS2811:state_0\ (fanout=10)

    MacroCell: Name=\WS2812:B_WS2811:bitCount_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:bitCount_0\
            + !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:bitCount_1\
        );
        Output = \WS2812:B_WS2811:bitCount_1\ (fanout=5)

    MacroCell: Name=\WS2812:B_WS2811:bitCount_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\
            + !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:bitCount_0\
        );
        Output = \WS2812:B_WS2811:bitCount_0\ (fanout=6)

    MacroCell: Name=\WS2812:B_WS2811:dpAddr_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * !\WS2812:B_WS2811:bitCount_2\ * 
              \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * !\WS2812:B_WS2811:bitCount_1\
            + \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * !\WS2812:B_WS2811:bitCount_0\
            + \WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\ * 
              \WS2812:B_WS2811:dpAddr_1\
        );
        Output = \WS2812:B_WS2811:dpAddr_1\ (fanout=2)

    MacroCell: Name=\WS2812:B_WS2811:dpAddr_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:dpAddr_0\
        );
        Output = \WS2812:B_WS2811:dpAddr_0\ (fanout=2)

    MacroCell: Name=\WS2812:B_WS2811:pwmCntl\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \WS2812:B_WS2811:control_0\ * !\WS2812:B_WS2811:status_0\ * 
              !\WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:pwmCntl\
        );
        Output = \WS2812:B_WS2811:pwmCntl\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CSD:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \CSD:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CSD:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CSD:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CSD:MeasureCH0:zw0\ ,
            z1_comb => \CSD:MeasureCH0:zw1\ ,
            clk_en => \CSD:clk_local__SYNC_OUT\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)

    datapathcell: Name =\CSD:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \CSD:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CSD:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CSD:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CSD:MeasureCH0:zc0\ ,
            z1_comb => \CSD:MeasureCH0:zc1\ ,
            clk_en => \CSD:clk_local__SYNC_OUT\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)

    datapathcell: Name =\CSD:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \CSD:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CSD:ClockGen:inter_reset\ ,
            z0_comb => \CSD:ClockGen:cs_addr_1\ ,
            ce1_comb => \CSD:ClockGen:ppulse_equal\ ,
            cl1_comb => \CSD:ClockGen:ppulse_less\ ,
            clk_en => \CSD:clk_local__SYNC_OUT_1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)

    datapathcell: Name =\CSD:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CSD:ClockGen:clock_detect_reg\ ,
            chain_out => \CSD:ClockGen:sC16:PRSdp:carry\ ,
            clk_en => \CSD:clk_local__SYNC_OUT_1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Next in chain : \CSD:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CSD:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CSD:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CSD:ClockGen:cmsb_reg\ ,
            chain_in => \CSD:ClockGen:sC16:PRSdp:carry\ ,
            clk_en => \CSD:clk_local__SYNC_OUT_1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Previous in chain : \CSD:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\AVR_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \AVR_SPI:Net_276\ ,
            cs_addr_2 => \AVR_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \AVR_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \AVR_SPI:BSPIM:state_0\ ,
            route_si => Net_250 ,
            f1_load => \AVR_SPI:BSPIM:load_rx_data\ ,
            so_comb => \AVR_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \AVR_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \AVR_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \AVR_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \AVR_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_573 ,
            cs_addr_2 => \SD_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SD_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SD_SPI:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SD_SPI:BSPIM:load_rx_data\ ,
            so_comb => \SD_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSoC_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PSoC_UART:Net_9\ ,
            cs_addr_2 => \PSoC_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \PSoC_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \PSoC_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PSoC_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PSoC_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PSoC_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSoC_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PSoC_UART:Net_9\ ,
            cs_addr_0 => \PSoC_UART:BUART:counter_load_not\ ,
            ce0_reg => \PSoC_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \PSoC_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSoC_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PSoC_UART:Net_9\ ,
            cs_addr_2 => \PSoC_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \PSoC_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \PSoC_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_477 ,
            f0_load => \PSoC_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PSoC_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PSoC_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESP_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \ESP_UART:Net_9\ ,
            cs_addr_2 => \ESP_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \ESP_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \ESP_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \ESP_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \ESP_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \ESP_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESP_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \ESP_UART:Net_9\ ,
            cs_addr_0 => \ESP_UART:BUART:counter_load_not\ ,
            ce0_reg => \ESP_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \ESP_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESP_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \ESP_UART:Net_9\ ,
            cs_addr_2 => \ESP_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \ESP_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \ESP_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_722 ,
            f0_load => \ESP_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \ESP_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \ESP_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            cs_addr_2 => \XBee_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            cs_addr_0 => \XBee_UART:BUART:counter_load_not\ ,
            ce0_reg => \XBee_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            cs_addr_2 => \XBee_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_388 ,
            f0_load => \XBee_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GfxLCD:GraphLcd8:Lsb\
        PORT MAP (
            clock => Net_804 ,
            cs_addr_2 => \GfxLCD:state_2\ ,
            cs_addr_1 => \GfxLCD:state_1\ ,
            cs_addr_0 => \GfxLCD:state_0\ ,
            z0_comb => \GfxLCD:z0_detect\ ,
            z1_comb => \GfxLCD:z1_detect\ ,
            f0_bus_stat_comb => \GfxLCD:cmd_not_full\ ,
            f0_blk_stat_comb => \GfxLCD:cmd_empty\ ,
            f1_bus_stat_comb => \GfxLCD:data_not_full\ ,
            f1_blk_stat_comb => \GfxLCD:data_empty\ ,
            p_out_7 => Net_86_7 ,
            p_out_6 => Net_86_6 ,
            p_out_5 => Net_86_5 ,
            p_out_4 => Net_86_4 ,
            p_out_3 => Net_86_3 ,
            p_out_2 => Net_86_2 ,
            p_out_1 => Net_86_1 ,
            p_out_0 => Net_86_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000001"
            d1_init = "00000010"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\WS2812:B_WS2811:dshifter:u0\
        PORT MAP (
            clock => \WS2812:Net_18\ ,
            cs_addr_1 => \WS2812:B_WS2811:dpAddr_1\ ,
            cs_addr_0 => \WS2812:B_WS2811:dpAddr_0\ ,
            so_comb => \WS2812:B_WS2811:shiftOut\ ,
            f0_bus_stat_comb => \WS2812:B_WS2811:status_1\ ,
            f0_blk_stat_comb => \WS2812:B_WS2811:status_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\WS2812:B_WS2811:pwm8:u0\
        PORT MAP (
            clock => \WS2812:Net_18\ ,
            cs_addr_1 => \WS2812:B_WS2811:pwmCntl\ ,
            cs_addr_0 => \WS2812:B_WS2811:pwmTC\ ,
            cl0_comb => \WS2812:B_WS2811:zeroCmp\ ,
            z0_comb => \WS2812:B_WS2811:pwmTC\ ,
            cl1_comb => \WS2812:B_WS2811:oneCmp\ );
        Properties:
        {
            a0_init = "00011000"
            a1_init = "00011000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
            d0_init = "00010100"
            d1_init = "00001100"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\GfxLCD:StsReg\
        PORT MAP (
            clock => Net_804 ,
            status_1 => \GfxLCD:status_1\ ,
            status_0 => \GfxLCD:full\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000010"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\GfxLCD:LsbReg\
        PORT MAP (
            clock => Net_804 ,
            status_7 => Net_133_7 ,
            status_6 => Net_133_6 ,
            status_5 => Net_133_5 ,
            status_4 => Net_133_4 ,
            status_3 => Net_133_3 ,
            status_2 => Net_133_2 ,
            status_1 => Net_133_1 ,
            status_0 => Net_133_0 ,
            clk_en => \GfxLCD:status_1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\GfxLCD:status_1\)

    statuscell: Name =\WS2812:B_WS2811:StatusReg\
        PORT MAP (
            status_7 => \WS2812:B_WS2811:control_0\ ,
            status_6 => \WS2812:B_WS2811:status_6\ ,
            status_1 => \WS2812:B_WS2811:status_1\ ,
            status_0 => \WS2812:B_WS2811:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\AVR_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \AVR_SPI:Net_276\ ,
            status_4 => \AVR_SPI:BSPIM:tx_status_4\ ,
            status_3 => \AVR_SPI:BSPIM:load_rx_data\ ,
            status_2 => \AVR_SPI:BSPIM:tx_status_2\ ,
            status_1 => \AVR_SPI:BSPIM:tx_status_1\ ,
            status_0 => \AVR_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\AVR_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \AVR_SPI:Net_276\ ,
            status_6 => \AVR_SPI:BSPIM:rx_status_6\ ,
            status_5 => \AVR_SPI:BSPIM:rx_status_5\ ,
            status_4 => \AVR_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_573 ,
            status_4 => \SD_SPI:BSPIM:tx_status_4\ ,
            status_3 => \SD_SPI:BSPIM:load_rx_data\ ,
            status_2 => \SD_SPI:BSPIM:tx_status_2\ ,
            status_1 => \SD_SPI:BSPIM:tx_status_1\ ,
            status_0 => \SD_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_573 ,
            status_6 => \SD_SPI:BSPIM:rx_status_6\ ,
            status_5 => \SD_SPI:BSPIM:rx_status_5\ ,
            status_4 => \SD_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSoC_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PSoC_UART:Net_9\ ,
            status_3 => \PSoC_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \PSoC_UART:BUART:tx_status_2\ ,
            status_1 => \PSoC_UART:BUART:tx_fifo_empty\ ,
            status_0 => \PSoC_UART:BUART:tx_status_0\ ,
            interrupt => Net_713 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSoC_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PSoC_UART:Net_9\ ,
            status_5 => \PSoC_UART:BUART:rx_status_5\ ,
            status_4 => \PSoC_UART:BUART:rx_status_4\ ,
            status_3 => \PSoC_UART:BUART:rx_status_3\ ,
            interrupt => Net_542 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ESP_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \ESP_UART:Net_9\ ,
            status_3 => \ESP_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \ESP_UART:BUART:tx_status_2\ ,
            status_1 => \ESP_UART:BUART:tx_fifo_empty\ ,
            status_0 => \ESP_UART:BUART:tx_status_0\ ,
            interrupt => Net_749 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ESP_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \ESP_UART:Net_9\ ,
            status_5 => \ESP_UART:BUART:rx_status_5\ ,
            status_4 => \ESP_UART:BUART:rx_status_4\ ,
            status_3 => \ESP_UART:BUART:rx_status_3\ ,
            interrupt => Net_748 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            status_3 => \XBee_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee_UART:BUART:tx_status_2\ ,
            status_1 => \XBee_UART:BUART:tx_fifo_empty\ ,
            status_0 => \XBee_UART:BUART:tx_status_0\ ,
            interrupt => Net_537 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            status_5 => \XBee_UART:BUART:rx_status_5\ ,
            status_4 => \XBee_UART:BUART:rx_status_4\ ,
            status_3 => \XBee_UART:BUART:rx_status_3\ ,
            interrupt => Net_538 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\CSD:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \CSD:Cmp_CH0\ ,
            out => \CSD:IdacCH0:Net_123\ ,
            clk_en => \CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC_OUT\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC_OUT\)

    synccell: Name =\CSD:ClockGen:ClkPrs_TDM__AND_OUT__SYNC\
        PORT MAP (
            in => \CSD:ClockGen:ClkPrs_TDM__AND_OUT\ ,
            out => \CSD:ClockGen:ClkPrs_TDM__AND_OUT__SYNC_OUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CSD:clk_local__SYNC_2\
        PORT MAP (
            in => \CSD:clk_local\ ,
            out => \CSD:clk_local__SYNC_OUT_2\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CSD:clk_local__SYNC_1\
        PORT MAP (
            in => \CSD:clk_local\ ,
            out => \CSD:clk_local__SYNC_OUT_1\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC\
        PORT MAP (
            in => \CSD:MeasureCH0:ClkSync2__AND_OUT\ ,
            out => \CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC_OUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CSD:clk_local__SYNC\
        PORT MAP (
            in => \CSD:clk_local\ ,
            out => \CSD:clk_local__SYNC_OUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =XBee_RX(0)_SYNC
        PORT MAP (
            in => Net_422 ,
            out => Net_422_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ESP_RX(0)_SYNC
        PORT MAP (
            in => Net_737 ,
            out => Net_737_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =UART_RX(0)_SYNC
        PORT MAP (
            in => Net_486 ,
            out => Net_486_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2C_SDA(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_1\ ,
            out => \I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2C_SCL(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_0\ ,
            out => \I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UART_MuxSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \UART_MuxSel:control_7\ ,
            control_6 => \UART_MuxSel:control_6\ ,
            control_5 => \UART_MuxSel:control_5\ ,
            control_4 => \UART_MuxSel:control_4\ ,
            control_3 => \UART_MuxSel:control_3\ ,
            control_2 => \UART_MuxSel:control_2\ ,
            control_1 => UART_Mux_1 ,
            control_0 => UART_Mux_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CSD:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \CSD:ClockGen:control_7\ ,
            control_6 => \CSD:ClockGen:control_6\ ,
            control_5 => \CSD:ClockGen:control_5\ ,
            control_4 => \CSD:ClockGen:control_4\ ,
            control_3 => \CSD:ClockGen:control_3\ ,
            control_2 => \CSD:ClockGen:control_2\ ,
            control_1 => \CSD:ClockGen:control_1\ ,
            control_0 => \CSD:ClockGen:control_0\ ,
            clk_en => \CSD:clk_local__SYNC_OUT_2\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_2\)

    controlcell: Name =\WS2812:B_WS2811:ctrl\
        PORT MAP (
            control_7 => \WS2812:B_WS2811:control_7\ ,
            control_6 => \WS2812:B_WS2811:control_6\ ,
            control_5 => \WS2812:B_WS2811:control_5\ ,
            control_4 => \WS2812:B_WS2811:control_4\ ,
            control_3 => \WS2812:B_WS2811:control_3\ ,
            control_2 => \WS2812:B_WS2811:control_2\ ,
            control_1 => \WS2812:B_WS2811:control_1\ ,
            control_0 => \WS2812:B_WS2811:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\WS2812:StringSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \WS2812:StringSel:control_7\ ,
            control_6 => \WS2812:StringSel:control_6\ ,
            control_5 => \WS2812:StringSel:control_5\ ,
            control_4 => \WS2812:StringSel:control_4\ ,
            control_3 => \WS2812:saddr_3\ ,
            control_2 => \WS2812:saddr_2\ ,
            control_1 => \WS2812:saddr_1\ ,
            control_0 => \WS2812:saddr_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CSD:ClockGen:ScanSpeed\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            reset => \CSD:ClockGen:inter_reset\ ,
            tc => \CSD:DigitalClk\ ,
            clk_en => \CSD:clk_local__SYNC_OUT_1\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)

    count7cell: Name =\AVR_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \AVR_SPI:Net_276\ ,
            enable => \AVR_SPI:BSPIM:cnt_enable\ ,
            count_6 => \AVR_SPI:BSPIM:count_6\ ,
            count_5 => \AVR_SPI:BSPIM:count_5\ ,
            count_4 => \AVR_SPI:BSPIM:count_4\ ,
            count_3 => \AVR_SPI:BSPIM:count_3\ ,
            count_2 => \AVR_SPI:BSPIM:count_2\ ,
            count_1 => \AVR_SPI:BSPIM:count_1\ ,
            count_0 => \AVR_SPI:BSPIM:count_0\ ,
            tc => \AVR_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_573 ,
            enable => \SD_SPI:BSPIM:cnt_enable\ ,
            count_6 => \SD_SPI:BSPIM:count_6\ ,
            count_5 => \SD_SPI:BSPIM:count_5\ ,
            count_4 => \SD_SPI:BSPIM:count_4\ ,
            count_3 => \SD_SPI:BSPIM:count_3\ ,
            count_2 => \SD_SPI:BSPIM:count_2\ ,
            count_1 => \SD_SPI:BSPIM:count_1\ ,
            count_0 => \SD_SPI:BSPIM:count_0\ ,
            tc => \SD_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PSoC_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PSoC_UART:Net_9\ ,
            load => \PSoC_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN2_6 ,
            count_5 => MODIN2_5 ,
            count_4 => MODIN2_4 ,
            count_3 => MODIN2_3 ,
            count_2 => \PSoC_UART:BUART:rx_count_2\ ,
            count_1 => \PSoC_UART:BUART:rx_count_1\ ,
            count_0 => \PSoC_UART:BUART:rx_count_0\ ,
            tc => \PSoC_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ESP_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \ESP_UART:Net_9\ ,
            load => \ESP_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN3_6 ,
            count_5 => MODIN3_5 ,
            count_4 => MODIN3_4 ,
            count_3 => MODIN3_3 ,
            count_2 => \ESP_UART:BUART:rx_count_2\ ,
            count_1 => \ESP_UART:BUART:rx_count_1\ ,
            count_0 => \ESP_UART:BUART:rx_count_0\ ,
            tc => \ESP_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\XBee_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            load => \XBee_UART:BUART:rx_counter_load\ ,
            count_6 => \XBee_UART:BUART:rx_count_6\ ,
            count_5 => \XBee_UART:BUART:rx_count_5\ ,
            count_4 => \XBee_UART:BUART:rx_count_4\ ,
            count_3 => \XBee_UART:BUART:rx_count_3\ ,
            count_2 => \XBee_UART:BUART:rx_count_2\ ,
            count_1 => \XBee_UART:BUART:rx_count_1\ ,
            count_0 => \XBee_UART:BUART:rx_count_0\ ,
            tc => \XBee_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =XBee_UART_RX_int
        PORT MAP (
            interrupt => Net_538 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CSD:IsrCH0\
        PORT MAP (
            interrupt => \CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_825 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =XBee_UART_TX_int
        PORT MAP (
            interrupt => Net_537 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PSoC_UART_TX_int
        PORT MAP (
            interrupt => Net_713 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PSoC_UART_RX_int
        PORT MAP (
            interrupt => Net_542 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =MainTask_int
        PORT MAP (
            interrupt => Net_593_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ESP_UART_RX_int
        PORT MAP (
            interrupt => Net_748 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ESP_UART_TX_int
        PORT MAP (
            interrupt => Net_749 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\WS2812:isr\
        PORT MAP (
            interrupt => Net_1059 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    1 :    1 :    2 : 50.00 %
Interrupts                    :   18 :   14 :   32 : 56.25 %
IO                            :   44 :    4 :   48 : 91.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  139 :   53 :  192 : 72.40 %
  Unique P-terms              :  273 :  111 :  384 : 71.09 %
  Total P-terms               :  321 :      :      :        
  Datapath Cells              :   19 :    5 :   24 : 79.17 %
  Status Cells                :   21 :    3 :   24 : 87.50 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x11)          :    3 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    6 :      :      :        
    Datapath Parallel Out     :    1 :      :      :        
Opamp                         :    0 :    2 :    2 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.378ms
Tech mapping phase: Elapsed time ==> 0s.500ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : AVR_CLK(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : AVR_CS(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : AVR_MISO(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : AVR_MOSI(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BLE_IRQ(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : BLE_MHzClock(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : ESP_RST(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ESP_RX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ESP_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I2C_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I2C_SDA(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LCD_IO(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LCD_IO(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LCD_IO(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LCD_IO(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LCD_IO(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LCD_IO(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LCD_IO(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LCD_IO(7) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : LCD_RS(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LCD_RST(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LCD_nCS(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LCD_nRD(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : LCD_nWR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : RTC_32KHz(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : SD_CLK(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SD_CS(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SD_MISO(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : SD_MOSI(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : UART_RX(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : UART_TX(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : WS2812_Data(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : XBee_GPIO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : XBee_RX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : XBee_TX(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \CSD:CmodCH0(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \CSD:IdacCH0:viDAC8\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CSD:PortCH0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \CSD:PortCH0(1)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \CSD:PortCH0(2)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \CSD:PortCH0(3)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CSD:BufCH0\
Comparator[3]@[FFB(Comparator,3)] : \CSD:CompCH0:ctComp\
Vref[3]@[FFB(Vref,3)] : \CSD:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : AVR_CLK(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : AVR_CS(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : AVR_MISO(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : AVR_MOSI(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BLE_IRQ(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : BLE_MHzClock(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : ESP_RST(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ESP_RX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ESP_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I2C_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I2C_SDA(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LCD_IO(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LCD_IO(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LCD_IO(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LCD_IO(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LCD_IO(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LCD_IO(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LCD_IO(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LCD_IO(7) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : LCD_RS(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LCD_RST(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LCD_nCS(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LCD_nRD(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : LCD_nWR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : RTC_32KHz(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : SD_CLK(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SD_CS(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SD_MISO(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : SD_MOSI(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : UART_RX(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : UART_TX(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : WS2812_Data(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : XBee_GPIO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : XBee_RX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : XBee_TX(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \CSD:CmodCH0(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \CSD:IdacCH0:viDAC8\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CSD:PortCH0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \CSD:PortCH0(1)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \CSD:PortCH0(2)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \CSD:PortCH0(3)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CSD:BufCH0\
Comparator[0]@[FFB(Comparator,0)] : \CSD:CompCH0:ctComp\
Vref[3]@[FFB(Vref,3)] : \CSD:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 7s.541ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CSD:Net_2072\ {
    amuxbusl
  }
  Net: \CSD:Net_1410_0\ {
    p0_5
  }
  Net: \CSD:Net_1410_1\ {
    p0_6
  }
  Net: \CSD:Net_1410_2\ {
    p0_7
  }
  Net: \CSD:Net_1410_3\ {
    p15_5
  }
  Net: \CSD:Net_1917\ {
    p15_4
    agl0_x_p15_4
    agl0
    agl0_x_capsense_0_vin
    capsense_0_vin
  }
  Net: \CSD:Net_282\ {
    comp_0_vplus
  }
  Net: \CSD:Net_1425\ {
    vidac_2_iout
  }
  Net: Net_951 {
    common_vref_1024
    capsense_0_vref_1024
    capsense_0_vref_x_capsense_0_vref_1024
    capsense_0_vref
    comp_02_vref_1024
    comp_0_vminus_x_comp_02_vref_1024
    comp_0_vminus
  }
  Net: \CSD:IdacCH0:Net_124\ {
  }
  Net: AmuxNet::\CSD:AMuxCH0\ {
    amuxbusl
    amuxbusl_x_comp_0_vplus
    amuxbusl_x_vidac_2_iout
    amuxbusl_x_p15_5
    amuxbusl_x_p0_5
    amuxbusl_x_p0_6
    amuxbusl_x_p0_7
    amuxbusl_x_p15_4
    comp_0_vplus
    vidac_2_iout
    p15_5
    p0_5
    p0_6
    p0_7
    p15_4
  }
}
Map of item to net {
  p15_4                                            -> \CSD:Net_1917\
  agl0_x_p15_4                                     -> \CSD:Net_1917\
  agl0                                             -> \CSD:Net_1917\
  agl0_x_capsense_0_vin                            -> \CSD:Net_1917\
  capsense_0_vin                                   -> \CSD:Net_1917\
  common_vref_1024                                 -> Net_951
  capsense_0_vref_1024                             -> Net_951
  capsense_0_vref_x_capsense_0_vref_1024           -> Net_951
  capsense_0_vref                                  -> Net_951
  comp_02_vref_1024                                -> Net_951
  comp_0_vminus_x_comp_02_vref_1024                -> Net_951
  comp_0_vminus                                    -> Net_951
  amuxbusl                                         -> \CSD:Net_2072\
  p0_5                                             -> \CSD:Net_1410_0\
  p0_6                                             -> \CSD:Net_1410_1\
  p0_7                                             -> \CSD:Net_1410_2\
  p15_5                                            -> \CSD:Net_1410_3\
  comp_0_vplus                                     -> \CSD:Net_282\
  vidac_2_iout                                     -> \CSD:Net_1425\
  amuxbusl_x_comp_0_vplus                          -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_vidac_2_iout                          -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p15_5                                 -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_5                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_6                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_7                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p15_4                                 -> AmuxNet::\CSD:AMuxCH0\
}
Mux Info {
  Mux: \CSD:AMuxCH0\ {
     Mouth: \CSD:Net_2072\
     Guts:  AmuxNet::\CSD:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CSD:Net_1410_0\
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
      }
    }
    Arm: 1 {
      Net:   \CSD:Net_1410_1\
      Outer: amuxbusl_x_p0_6
      Inner: __open__
      Path {
        p0_6
        amuxbusl_x_p0_6
        amuxbusl
      }
    }
    Arm: 2 {
      Net:   \CSD:Net_1410_2\
      Outer: amuxbusl_x_p0_7
      Inner: __open__
      Path {
        p0_7
        amuxbusl_x_p0_7
        amuxbusl
      }
    }
    Arm: 3 {
      Net:   \CSD:Net_1410_3\
      Outer: amuxbusl_x_p15_5
      Inner: __open__
      Path {
        p15_5
        amuxbusl_x_p15_5
        amuxbusl
      }
    }
    Arm: 4 {
      Net:   \CSD:Net_1917\
      Outer: amuxbusl_x_p15_4
      Inner: __open__
      Path {
        p15_4
        amuxbusl_x_p15_4
        amuxbusl
      }
    }
    Arm: 5 {
      Net:   \CSD:Net_282\
      Outer: amuxbusl_x_comp_0_vplus
      Inner: __open__
      Path {
        comp_0_vplus
        amuxbusl_x_comp_0_vplus
        amuxbusl
      }
    }
    Arm: 6 {
      Net:   \CSD:Net_1425\
      Outer: amuxbusl_x_vidac_2_iout
      Inner: __open__
      Path {
        vidac_2_iout
        amuxbusl_x_vidac_2_iout
        amuxbusl
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.674ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 7.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.69
                   Pterms :            6.13
               Macrocells :            2.90
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1736, final cost is 1736 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.67 :       5.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSoC_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              !\PSoC_UART:BUART:tx_fifo_empty\
            + !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_fifo_empty\ * 
              !\PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_fifo_empty\ * \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_0\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSoC_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_fifo_notfull\
        );
        Output = \PSoC_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSoC_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\
            + !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_state_2\
        );
        Output = \PSoC_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSoC_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_fifo_empty\ * \PSoC_UART:BUART:tx_state_2\
        );
        Output = \PSoC_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PSoC_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_state_2\ * \PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_counter_dp\ * \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSoC_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_bitclk_enable_pre\ * 
              \PSoC_UART:BUART:tx_state_2\
            + \PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_counter_dp\ * \PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:tx_state_0\ * !\PSoC_UART:BUART:tx_state_2\ * 
              \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PSoC_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              \PSoC_UART:BUART:tx_state_2\
            + !\PSoC_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \PSoC_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PSoC_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PSoC_UART:Net_9\ ,
        cs_addr_2 => \PSoC_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \PSoC_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \PSoC_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PSoC_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PSoC_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PSoC_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PSoC_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PSoC_UART:Net_9\ ,
        status_3 => \PSoC_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \PSoC_UART:BUART:tx_status_2\ ,
        status_1 => \PSoC_UART:BUART:tx_fifo_empty\ ,
        status_0 => \PSoC_UART:BUART:tx_status_0\ ,
        interrupt => Net_713 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_4\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_3\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_2\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              \SD_SPI:BSPIM:count_1\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\ * 
              !\SD_SPI:BSPIM:count_0\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_pre_reg\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:mosi_pre_reg\
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * 
              \SD_SPI:BSPIM:mosi_from_dp\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:mosi_pre_reg\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:mosi_from_dp\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD_SPI:BSPIM:mosi_pre_reg_split\ * 
              !\SD_SPI:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD_SPI:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSoC_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PSoC_UART:Net_9\ ,
        cs_addr_0 => \PSoC_UART:BUART:counter_load_not\ ,
        ce0_reg => \PSoC_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \PSoC_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SD_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_573 ,
        enable => \SD_SPI:BSPIM:cnt_enable\ ,
        count_6 => \SD_SPI:BSPIM:count_6\ ,
        count_5 => \SD_SPI:BSPIM:count_5\ ,
        count_4 => \SD_SPI:BSPIM:count_4\ ,
        count_3 => \SD_SPI:BSPIM:count_3\ ,
        count_2 => \SD_SPI:BSPIM:count_2\ ,
        count_1 => \SD_SPI:BSPIM:count_1\ ,
        count_0 => \SD_SPI:BSPIM:count_0\ ,
        tc => \SD_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:rx_status_4\
        );
        Output = \SD_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\
        );
        Output = \SD_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_SPI:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              \SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * \SD_SPI:BSPIM:count_2\ * 
              \SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:tx_status_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:cnt_enable\
        );
        Output = \SD_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_70, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_70 * \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\
        );
        Output = Net_70 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SD_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_573 ,
        cs_addr_2 => \SD_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SD_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SD_SPI:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SD_SPI:BSPIM:load_rx_data\ ,
        so_comb => \SD_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SD_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_573 ,
        status_4 => \SD_SPI:BSPIM:tx_status_4\ ,
        status_3 => \SD_SPI:BSPIM:load_rx_data\ ,
        status_2 => \SD_SPI:BSPIM:tx_status_2\ ,
        status_1 => \SD_SPI:BSPIM:tx_status_1\ ,
        status_0 => \SD_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_572, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\ * !Net_572
            + \SD_SPI:BSPIM:state_1\ * !Net_572
        );
        Output = Net_572 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_23, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !Net_572 * \SD_SPI:BSPIM:mosi_hs_reg\
            + \SD_SPI:BSPIM:state_1\ * !Net_572 * \SD_SPI:BSPIM:mosi_hs_reg\
            + !\SD_SPI:BSPIM:state_0\ * !Net_572 * \SD_SPI:BSPIM:mosi_hs_reg\
        );
        Output = Net_23 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp_reg\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_from_dp\
            + !\SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:mosi_hs_reg\
            + !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:mosi_hs_reg\
        );
        Output = \SD_SPI:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GfxLCD:full\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \GfxLCD:cmd_not_full\ * \GfxLCD:data_not_full\
        );
        Output = \GfxLCD:full\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_SPI:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPI:BSPIM:mosi_from_dp\
        );
        Output = \SD_SPI:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SD_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_573 ,
        status_6 => \SD_SPI:BSPIM:rx_status_6\ ,
        status_5 => \SD_SPI:BSPIM:rx_status_5\ ,
        status_4 => \SD_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GfxLCD:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GfxLCD:data_empty\ * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * !Net_86_1
            + !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * !\GfxLCD:state_0\ * 
              !\GfxLCD:z0_detect\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * \GfxLCD:state_0\ * 
              !\GfxLCD:z1_detect\
        );
        Output = \GfxLCD:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GfxLCD:state_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \GfxLCD:data_empty\ * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * !Net_86_1
            + !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_0\
        );
        Output = \GfxLCD:state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_129, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_0\
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_127, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
        );
        Output = Net_127 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\GfxLCD:state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \GfxLCD:state_3\ * \GfxLCD:state_2\
            + \GfxLCD:state_3\ * !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * 
              Net_86_1
            + \GfxLCD:state_2\ * \GfxLCD:state_1\ * \GfxLCD:state_0\ * 
              \GfxLCD:z1_detect\
        );
        Output = \GfxLCD:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_130, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\ * 
              !\GfxLCD:state_0\
        );
        Output = Net_130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_131, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_0\
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_132, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_132 * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * Net_86_0
            + Net_132 * \GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_1\ * !\GfxLCD:state_0\ * !Net_86_0
        );
        Output = Net_132 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\GfxLCD:GraphLcd8:Lsb\
    PORT MAP (
        clock => Net_804 ,
        cs_addr_2 => \GfxLCD:state_2\ ,
        cs_addr_1 => \GfxLCD:state_1\ ,
        cs_addr_0 => \GfxLCD:state_0\ ,
        z0_comb => \GfxLCD:z0_detect\ ,
        z1_comb => \GfxLCD:z1_detect\ ,
        f0_bus_stat_comb => \GfxLCD:cmd_not_full\ ,
        f0_blk_stat_comb => \GfxLCD:cmd_empty\ ,
        f1_bus_stat_comb => \GfxLCD:data_not_full\ ,
        f1_blk_stat_comb => \GfxLCD:data_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000001"
        d1_init = "00000010"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\GfxLCD:LsbReg\
    PORT MAP (
        clock => Net_804 ,
        status_7 => Net_133_7 ,
        status_6 => Net_133_6 ,
        status_5 => Net_133_5 ,
        status_4 => Net_133_4 ,
        status_3 => Net_133_3 ,
        status_2 => Net_133_2 ,
        status_1 => Net_133_1 ,
        status_0 => Net_133_0 ,
        clk_en => \GfxLCD:status_1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\GfxLCD:status_1\)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\WS2812:Net_64\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\WS2812:B_WS2811:zeroCmp\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * !\WS2812:B_WS2811:shiftOut\
            + !\WS2812:B_WS2811:oneCmp\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:shiftOut\
            + !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:Net_64\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WS2812:B_WS2811:dpAddr_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:dpAddr_0\
        );
        Output = \WS2812:B_WS2811:dpAddr_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WS2812:B_WS2811:status_6\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:B_WS2811:status_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\WS2812:B_WS2811:pwmCntl\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \WS2812:B_WS2811:control_0\ * !\WS2812:B_WS2811:status_0\ * 
              !\WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:pwmCntl\
        );
        Output = \WS2812:B_WS2811:pwmCntl\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_929, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812:Net_64\ * !\WS2812:saddr_3\ * !\WS2812:saddr_2\ * 
              !\WS2812:saddr_1\ * !\WS2812:saddr_0\
        );
        Output = Net_929 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\WS2812:B_WS2811:pwm8:u0\
    PORT MAP (
        clock => \WS2812:Net_18\ ,
        cs_addr_1 => \WS2812:B_WS2811:pwmCntl\ ,
        cs_addr_0 => \WS2812:B_WS2811:pwmTC\ ,
        cl0_comb => \WS2812:B_WS2811:zeroCmp\ ,
        z0_comb => \WS2812:B_WS2811:pwmTC\ ,
        cl1_comb => \WS2812:B_WS2811:oneCmp\ );
    Properties:
    {
        a0_init = "00011000"
        a1_init = "00011000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
        d0_init = "00010100"
        d1_init = "00001100"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\WS2812:StringSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \WS2812:StringSel:control_7\ ,
        control_6 => \WS2812:StringSel:control_6\ ,
        control_5 => \WS2812:StringSel:control_5\ ,
        control_4 => \WS2812:StringSel:control_4\ ,
        control_3 => \WS2812:saddr_3\ ,
        control_2 => \WS2812:saddr_2\ ,
        control_1 => \WS2812:saddr_1\ ,
        control_0 => \WS2812:saddr_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\CSD:clk_local__SYNC_2\
    PORT MAP (
        in => \CSD:clk_local\ ,
        out => \CSD:clk_local__SYNC_OUT_2\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =I2C_SDA(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_1\ ,
        out => \I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =I2C_SCL(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_0\ ,
        out => \I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PSoC_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSoC_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSoC_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSoC_UART:BUART:txn\ * \PSoC_UART:BUART:tx_state_1\ * 
              !\PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:txn\ * \PSoC_UART:BUART:tx_state_2\
            + !\PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_shift_out\ * !\PSoC_UART:BUART:tx_state_2\
            + !\PSoC_UART:BUART:tx_state_1\ * \PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_state_2\ * !\PSoC_UART:BUART:tx_bitclk\
            + \PSoC_UART:BUART:tx_state_1\ * !\PSoC_UART:BUART:tx_state_0\ * 
              !\PSoC_UART:BUART:tx_shift_out\ * !\PSoC_UART:BUART:tx_state_2\ * 
              !\PSoC_UART:BUART:tx_counter_dp\ * \PSoC_UART:BUART:tx_bitclk\
        );
        Output = \PSoC_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        !(
              !\CSD:ClockGen:ppulse_equal\ * !\CSD:ClockGen:ppulse_less\
        );
        Output = \CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \CSD:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CSD:ClockGen:inter_reset\ ,
        z0_comb => \CSD:ClockGen:cs_addr_1\ ,
        ce1_comb => \CSD:ClockGen:ppulse_equal\ ,
        cl1_comb => \CSD:ClockGen:ppulse_less\ ,
        clk_en => \CSD:clk_local__SYNC_OUT_1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)

synccell: Name =\CSD:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \CSD:Cmp_CH0\ ,
        out => \CSD:IdacCH0:Net_123\ ,
        clk_en => \CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC_OUT\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC_OUT\)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              \SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:tx_status_1\
        );
        Output = \SD_SPI:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:tx_status_1\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * \SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
        );
        Output = \SD_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:tx_fifo_notfull\
        );
        Output = \XBee_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\CSD:clk_local__SYNC_1\
    PORT MAP (
        in => \CSD:clk_local\ ,
        out => \CSD:clk_local__SYNC_OUT_1\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\CSD:ClockGen:ClkPrs_TDM__AND_OUT__SYNC\
    PORT MAP (
        in => \CSD:ClockGen:ClkPrs_TDM__AND_OUT\ ,
        out => \CSD:ClockGen:ClkPrs_TDM__AND_OUT__SYNC_OUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC\
    PORT MAP (
        in => \CSD:MeasureCH0:ClkSync2__AND_OUT\ ,
        out => \CSD:MeasureCH0:ClkSync2__AND_OUT__SYNC_OUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_445, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !UART_Mux_1 * UART_Mux_0 * Net_486_SYNCOUT
            + !UART_Mux_0 * !\XBee_UART:BUART:txn\
        );
        Output = Net_445 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_828, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !UART_Mux_1 * !\ESP_UART:BUART:txn\
            + UART_Mux_1 * !UART_Mux_0 * Net_486_SYNCOUT
        );
        Output = Net_828 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_state_2\ * \XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_counter_dp\ * \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_state_2\
            + !\XBee_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\
            + !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_state_2\
        );
        Output = \XBee_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        cs_addr_0 => \XBee_UART:BUART:counter_load_not\ ,
        ce0_reg => \XBee_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBee_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PSoC_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PSoC_UART:Net_9\ ,
        status_5 => \PSoC_UART:BUART:rx_status_5\ ,
        status_4 => \PSoC_UART:BUART:rx_status_4\ ,
        status_3 => \PSoC_UART:BUART:rx_status_3\ ,
        interrupt => Net_542 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee_UART:BUART:txn\ * \XBee_UART:BUART:tx_state_1\ * 
              !\XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:txn\ * \XBee_UART:BUART:tx_state_2\
            + !\XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_shift_out\ * !\XBee_UART:BUART:tx_state_2\
            + !\XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_state_2\ * !\XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_shift_out\ * !\XBee_UART:BUART:tx_state_2\ * 
              !\XBee_UART:BUART:tx_counter_dp\ * \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_counter_dp\ * \XBee_UART:BUART:tx_bitclk\
            + \XBee_UART:BUART:tx_state_0\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              !\XBee_UART:BUART:tx_fifo_empty\
            + !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              !\XBee_UART:BUART:tx_fifo_empty\ * 
              !\XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_1\ * \XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_fifo_empty\ * \XBee_UART:BUART:tx_state_2\
            + \XBee_UART:BUART:tx_state_0\ * !\XBee_UART:BUART:tx_state_2\ * 
              \XBee_UART:BUART:tx_bitclk\
        );
        Output = \XBee_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:tx_state_1\ * !\XBee_UART:BUART:tx_state_0\ * 
              \XBee_UART:BUART:tx_bitclk_enable_pre\ * 
              \XBee_UART:BUART:tx_fifo_empty\ * \XBee_UART:BUART:tx_state_2\
        );
        Output = \XBee_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:tx_fifo_notfull\
        );
        Output = \ESP_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1059, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:control_4\ * \WS2812:B_WS2811:control_0\ * 
              \WS2812:B_WS2811:status_6\
            + \WS2812:B_WS2811:control_3\ * \WS2812:B_WS2811:control_0\ * 
              \WS2812:B_WS2811:status_0\
        );
        Output = Net_1059 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        cs_addr_2 => \XBee_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \XBee_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \XBee_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBee_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBee_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBee_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBee_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        status_3 => \XBee_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \XBee_UART:BUART:tx_status_2\ ,
        status_1 => \XBee_UART:BUART:tx_fifo_empty\ ,
        status_0 => \XBee_UART:BUART:tx_status_0\ ,
        interrupt => Net_537 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\GfxLCD:state_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_804) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\GfxLCD:cmd_empty\ * !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * 
              !\GfxLCD:state_0\
            + !\GfxLCD:cmd_empty\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\ * 
              \GfxLCD:state_0\
            + !\GfxLCD:state_3\ * !\GfxLCD:state_2\ * \GfxLCD:state_1\
            + !\GfxLCD:state_3\ * \GfxLCD:state_2\ * !\GfxLCD:state_1\ * 
              \GfxLCD:state_0\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * !\GfxLCD:state_0\ * 
              \GfxLCD:z0_detect\
            + !\GfxLCD:state_3\ * \GfxLCD:state_1\ * \GfxLCD:state_0\ * 
              !\GfxLCD:z1_detect\
        );
        Output = \GfxLCD:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GfxLCD:status_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GfxLCD:state_3\ * \GfxLCD:state_2\ * \GfxLCD:state_1\ * 
              !\GfxLCD:state_0\ * \GfxLCD:z0_detect\
        );
        Output = \GfxLCD:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESP_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              !\ESP_UART:BUART:tx_fifo_empty\
            + !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_fifo_empty\ * !\ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_fifo_empty\ * \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_0\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_state_2\
            + !\ESP_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \ESP_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ESP_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_fifo_empty\ * \ESP_UART:BUART:tx_state_2\
        );
        Output = \ESP_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\GfxLCD:StsReg\
    PORT MAP (
        clock => Net_804 ,
        status_1 => \GfxLCD:status_1\ ,
        status_0 => \GfxLCD:full\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000010"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\WS2812:B_WS2811:dpAddr_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * !\WS2812:B_WS2811:bitCount_2\ * 
              \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * !\WS2812:B_WS2811:bitCount_1\
            + \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * !\WS2812:B_WS2811:bitCount_0\
            + \WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:state_0\ * 
              \WS2812:B_WS2811:dpAddr_1\
        );
        Output = \WS2812:B_WS2811:dpAddr_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WS2812:B_WS2811:bitCount_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:bitCount_0\
            + !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:bitCount_1\
        );
        Output = \WS2812:B_WS2811:bitCount_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WS2812:B_WS2811:bitCount_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\
            + !\WS2812:B_WS2811:state_1\ * \WS2812:B_WS2811:bitCount_0\
        );
        Output = \WS2812:B_WS2811:bitCount_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\WS2812:B_WS2811:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:control_0\ * 
              !\WS2812:B_WS2811:status_0\ * \WS2812:B_WS2811:bitCount_2\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:bitCount_1\ * 
              \WS2812:B_WS2811:bitCount_0\
            + \WS2812:B_WS2811:control_5\ * \WS2812:B_WS2811:state_1\ * 
              \WS2812:B_WS2811:state_0\
            + !\WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:B_WS2811:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WS2812:B_WS2811:state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:bitCount_2\ * 
              \WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\ * 
              \WS2812:B_WS2811:bitCount_1\ * \WS2812:B_WS2811:bitCount_0\
            + !\WS2812:B_WS2811:control_5\ * \WS2812:B_WS2811:state_1\ * 
              \WS2812:B_WS2811:state_0\
            + \WS2812:B_WS2811:control_0\ * !\WS2812:B_WS2811:status_0\ * 
              !\WS2812:B_WS2811:state_1\ * !\WS2812:B_WS2811:state_0\
        );
        Output = \WS2812:B_WS2811:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WS2812:B_WS2811:bitCount_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\WS2812:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812:B_WS2811:pwmTC\ * \WS2812:B_WS2811:state_1\ * 
              !\WS2812:B_WS2811:state_0\ * \WS2812:B_WS2811:bitCount_1\ * 
              \WS2812:B_WS2811:bitCount_0\
            + \WS2812:B_WS2811:bitCount_2\ * !\WS2812:B_WS2811:state_1\
        );
        Output = \WS2812:B_WS2811:bitCount_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\WS2812:B_WS2811:dshifter:u0\
    PORT MAP (
        clock => \WS2812:Net_18\ ,
        cs_addr_1 => \WS2812:B_WS2811:dpAddr_1\ ,
        cs_addr_0 => \WS2812:B_WS2811:dpAddr_0\ ,
        so_comb => \WS2812:B_WS2811:shiftOut\ ,
        f0_bus_stat_comb => \WS2812:B_WS2811:status_1\ ,
        f0_blk_stat_comb => \WS2812:B_WS2811:status_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\WS2812:B_WS2811:StatusReg\
    PORT MAP (
        status_7 => \WS2812:B_WS2811:control_0\ ,
        status_6 => \WS2812:B_WS2811:status_6\ ,
        status_1 => \WS2812:B_WS2811:status_1\ ,
        status_0 => \WS2812:B_WS2811:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\WS2812:B_WS2811:ctrl\
    PORT MAP (
        control_7 => \WS2812:B_WS2811:control_7\ ,
        control_6 => \WS2812:B_WS2811:control_6\ ,
        control_5 => \WS2812:B_WS2811:control_5\ ,
        control_4 => \WS2812:B_WS2811:control_4\ ,
        control_3 => \WS2812:B_WS2811:control_3\ ,
        control_2 => \WS2812:B_WS2811:control_2\ ,
        control_1 => \WS2812:B_WS2811:control_1\ ,
        control_0 => \WS2812:B_WS2811:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSoC_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:rx_count_2\ * !\PSoC_UART:BUART:rx_count_1\ * 
              !\PSoC_UART:BUART:rx_count_0\
        );
        Output = \PSoC_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CSD:Net_1603\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 2 pterms
        (
              \CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              \CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 4 pterms
        (
              !\CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw0\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * \CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CSD:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)
        Main Equation            : 1 pterm
        (
              \CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \CSD:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CSD:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CSD:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CSD:MeasureCH0:zc0\ ,
        z1_comb => \CSD:MeasureCH0:zc1\ ,
        clk_en => \CSD:clk_local__SYNC_OUT\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)

count7cell: Name =\PSoC_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PSoC_UART:Net_9\ ,
        load => \PSoC_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN2_6 ,
        count_5 => MODIN2_5 ,
        count_4 => MODIN2_4 ,
        count_3 => MODIN2_3 ,
        count_2 => \PSoC_UART:BUART:rx_count_2\ ,
        count_1 => \PSoC_UART:BUART:rx_count_1\ ,
        count_0 => \PSoC_UART:BUART:rx_count_0\ ,
        tc => \PSoC_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:MeasureCH0:zw1\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP_UART:BUART:rx_fifonotempty\ * 
              \ESP_UART:BUART:rx_state_stop1_reg\
        );
        Output = \ESP_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:MeasureCH0:zw0\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CSD:MeasureCH0:ClkSync2__AND\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:DigitalClk\ * \CSD:clk_local\
        );
        Output = \CSD:MeasureCH0:ClkSync2__AND_OUT\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:ClockGen:ClkPrs_TDM__AND\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:clock_detect_reg\ * \CSD:clk_local\
        );
        Output = \CSD:ClockGen:ClkPrs_TDM__AND_OUT\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSoC_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSoC_UART:BUART:rx_load_fifo\ * \PSoC_UART:BUART:rx_fifofull\
        );
        Output = \PSoC_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESP_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP_UART:BUART:rx_load_fifo\ * \ESP_UART:BUART:rx_fifofull\
        );
        Output = \ESP_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \CSD:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CSD:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CSD:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CSD:MeasureCH0:zw0\ ,
        z1_comb => \CSD:MeasureCH0:zw1\ ,
        clk_en => \CSD:clk_local__SYNC_OUT\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT\)

synccell: Name =ESP_RX(0)_SYNC
    PORT MAP (
        in => Net_737 ,
        out => Net_737_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =UART_RX(0)_SYNC
    PORT MAP (
        in => Net_486 ,
        out => Net_486_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =XBee_RX(0)_SYNC
    PORT MAP (
        in => Net_422 ,
        out => Net_422_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\CSD:clk_local__SYNC\
    PORT MAP (
        in => \CSD:clk_local\ ,
        out => \CSD:clk_local__SYNC_OUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_722, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * Net_737_SYNCOUT
        );
        Output = Net_722 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_470, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !UART_Mux_1 * !UART_Mux_0 * !\PSoC_UART:BUART:txn\
            + !UART_Mux_1 * UART_Mux_0 * Net_422_SYNCOUT
            + UART_Mux_1 * !UART_Mux_0 * Net_737_SYNCOUT
        );
        Output = Net_470 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSoC_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * !UART_Mux_0 * Net_486_SYNCOUT
        );
        Output = \PSoC_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_477, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * !UART_Mux_0 * Net_486_SYNCOUT
        );
        Output = Net_477 (fanout=4)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESP_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              UART_Mux_1 * !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * 
              !\ESP_UART:BUART:rx_state_3\ * \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * 
              !\ESP_UART:BUART:rx_state_3\ * \ESP_UART:BUART:rx_state_2\ * 
              !Net_737_SYNCOUT
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              UART_Mux_1 * !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\ * !Net_737_SYNCOUT
        );
        Output = \ESP_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESP_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_1 * Net_737_SYNCOUT
        );
        Output = \ESP_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ESP_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \ESP_UART:Net_9\ ,
        cs_addr_2 => \ESP_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \ESP_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \ESP_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_722 ,
        f0_load => \ESP_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \ESP_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \ESP_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ESP_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \ESP_UART:Net_9\ ,
        status_5 => \ESP_UART:BUART:rx_status_5\ ,
        status_4 => \ESP_UART:BUART:rx_status_4\ ,
        status_3 => \ESP_UART:BUART:rx_status_3\ ,
        interrupt => Net_748 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_MuxSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \UART_MuxSel:control_7\ ,
        control_6 => \UART_MuxSel:control_6\ ,
        control_5 => \UART_MuxSel:control_5\ ,
        control_4 => \UART_MuxSel:control_4\ ,
        control_3 => \UART_MuxSel:control_3\ ,
        control_2 => \UART_MuxSel:control_2\ ,
        control_1 => UART_Mux_1 ,
        control_0 => UART_Mux_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSoC_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_2\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !Net_477 * 
              \PSoC_UART:BUART:rx_last\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSoC_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              !\PSoC_UART:BUART:rx_state_3\ * \PSoC_UART:BUART:rx_state_2\ * 
              !Net_477
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSoC_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\ * \PSoC_UART:BUART:rx_state_2\ * 
              !Net_477
        );
        Output = \PSoC_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSoC_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\ * !\PSoC_UART:BUART:rx_state_2\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESP_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              UART_Mux_1 * !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * \ESP_UART:BUART:rx_last\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * \ESP_UART:BUART:rx_last\ * 
              !Net_737_SYNCOUT
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * 
              \ESP_UART:BUART:rx_bitclk_enable\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \ESP_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESP_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * \ESP_UART:BUART:rx_state_3\ * 
              \ESP_UART:BUART:rx_state_2\
        );
        Output = \ESP_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CSD:ClockGen:clock_detect_reg\ ,
        chain_out => \CSD:ClockGen:sC16:PRSdp:carry\ ,
        clk_en => \CSD:clk_local__SYNC_OUT_1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
    Next in chain : \CSD:ClockGen:sC16:PRSdp:u1\

count7cell: Name =\ESP_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \ESP_UART:Net_9\ ,
        load => \ESP_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN3_6 ,
        count_5 => MODIN3_5 ,
        count_4 => MODIN3_4 ,
        count_3 => MODIN3_3 ,
        count_2 => \ESP_UART:BUART:rx_count_2\ ,
        count_1 => \ESP_UART:BUART:rx_count_1\ ,
        count_0 => \ESP_UART:BUART:rx_count_0\ ,
        tc => \ESP_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PSoC_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * 
              \PSoC_UART:BUART:rx_bitclk_enable\ * 
              \PSoC_UART:BUART:rx_state_3\ * \PSoC_UART:BUART:rx_state_2\
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_5
            + !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              \PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\ * !MODIN2_6 * !MODIN2_4
        );
        Output = \PSoC_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PSoC_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSoC_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * \PSoC_UART:BUART:rx_state_3\ * 
              \PSoC_UART:BUART:rx_state_2\
        );
        Output = \PSoC_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSoC_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSoC_UART:BUART:rx_fifonotempty\ * 
              \PSoC_UART:BUART:rx_state_stop1_reg\
        );
        Output = \PSoC_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ESP_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP_UART:BUART:rx_state_0\ * !\ESP_UART:BUART:rx_state_3\ * 
              !\ESP_UART:BUART:rx_state_2\
        );
        Output = \ESP_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSoC_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSoC_UART:BUART:tx_ctrl_mark_last\ * 
              !\PSoC_UART:BUART:rx_state_0\ * !\PSoC_UART:BUART:rx_state_3\ * 
              !\PSoC_UART:BUART:rx_state_2\
        );
        Output = \PSoC_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSoC_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PSoC_UART:Net_9\ ,
        cs_addr_2 => \PSoC_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \PSoC_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \PSoC_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_477 ,
        f0_load => \PSoC_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PSoC_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PSoC_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ESP_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \ESP_UART:Net_9\ ,
        status_3 => \ESP_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \ESP_UART:BUART:tx_status_2\ ,
        status_1 => \ESP_UART:BUART:tx_fifo_empty\ ,
        status_0 => \ESP_UART:BUART:tx_status_0\ ,
        interrupt => Net_749 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESP_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_state_2\ * \ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_counter_dp\ * \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\
            + !\ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_state_2\
        );
        Output = \ESP_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              \ESP_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP_UART:BUART:tx_state_2\
            + \ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_counter_dp\ * \ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:tx_state_0\ * !\ESP_UART:BUART:tx_state_2\ * 
              \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ESP_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ESP_UART:BUART:txn\ * \ESP_UART:BUART:tx_state_1\ * 
              !\ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:txn\ * \ESP_UART:BUART:tx_state_2\
            + !\ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_shift_out\ * !\ESP_UART:BUART:tx_state_2\
            + !\ESP_UART:BUART:tx_state_1\ * \ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_state_2\ * !\ESP_UART:BUART:tx_bitclk\
            + \ESP_UART:BUART:tx_state_1\ * !\ESP_UART:BUART:tx_state_0\ * 
              !\ESP_UART:BUART:tx_shift_out\ * !\ESP_UART:BUART:tx_state_2\ * 
              !\ESP_UART:BUART:tx_counter_dp\ * \ESP_UART:BUART:tx_bitclk\
        );
        Output = \ESP_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESP_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \ESP_UART:Net_9\ ,
        cs_addr_2 => \ESP_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \ESP_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \ESP_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \ESP_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \ESP_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \ESP_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\AVR_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \AVR_SPI:Net_276\ ,
        status_4 => \AVR_SPI:BSPIM:tx_status_4\ ,
        status_3 => \AVR_SPI:BSPIM:load_rx_data\ ,
        status_2 => \AVR_SPI:BSPIM:tx_status_2\ ,
        status_1 => \AVR_SPI:BSPIM:tx_status_1\ ,
        status_0 => \AVR_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CSD:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * \CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * \CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:mrst\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:inter_reset\ * 
              !\CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * !\CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !\XBee_UART:BUART:rx_count_0\
        );
        Output = \XBee_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\XBee_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        load => \XBee_UART:BUART:rx_counter_load\ ,
        count_6 => \XBee_UART:BUART:rx_count_6\ ,
        count_5 => \XBee_UART:BUART:rx_count_5\ ,
        count_4 => \XBee_UART:BUART:rx_count_4\ ,
        count_3 => \XBee_UART:BUART:rx_count_3\ ,
        count_2 => \XBee_UART:BUART:rx_count_2\ ,
        count_1 => \XBee_UART:BUART:rx_count_1\ ,
        count_0 => \XBee_UART:BUART:rx_count_0\ ,
        tc => \XBee_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_fifonotempty\ * 
              \XBee_UART:BUART:rx_state_stop1_reg\
        );
        Output = \XBee_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_252, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_252 * \AVR_SPI:BSPIM:state_1\ * \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
        );
        Output = Net_252 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_0 * Net_422_SYNCOUT
        );
        Output = \XBee_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_load_fifo\ * \XBee_UART:BUART:rx_fifofull\
        );
        Output = \XBee_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_388, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !UART_Mux_0 * Net_422_SYNCOUT
        );
        Output = Net_388 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        cs_addr_2 => \XBee_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBee_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_388 ,
        f0_load => \XBee_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBee_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        status_5 => \XBee_UART:BUART:rx_status_5\ ,
        status_4 => \XBee_UART:BUART:rx_status_4\ ,
        status_3 => \XBee_UART:BUART:rx_status_3\ ,
        interrupt => Net_538 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CSD:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:ClockGen:control_4\ * \CSD:ClockGen:tmp_ppulse_reg\
            + \CSD:ClockGen:control_4\ * \CSD:ClockGen:cmsb_reg\
        );
        Output = \CSD:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\ * !\CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CSD:ClockGen:clock_detect_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AVR_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              !\AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              \AVR_SPI:BSPIM:load_cond\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:load_cond\
            + \AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              !\AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              \AVR_SPI:BSPIM:load_cond\
            + \AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              !\AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              \AVR_SPI:BSPIM:load_cond\
        );
        Output = \AVR_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AVR_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:ld_ident\
            + \AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:ld_ident\
            + \AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * \AVR_SPI:BSPIM:count_1\ * 
              !\AVR_SPI:BSPIM:count_0\ * \AVR_SPI:BSPIM:ld_ident\
        );
        Output = \AVR_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AVR_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\ * \AVR_SPI:BSPIM:rx_status_4\
        );
        Output = \AVR_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESP_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \ESP_UART:Net_9\ ,
        cs_addr_0 => \ESP_UART:BUART:counter_load_not\ ,
        ce0_reg => \ESP_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \ESP_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\AVR_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \AVR_SPI:Net_276\ ,
        status_6 => \AVR_SPI:BSPIM:rx_status_6\ ,
        status_5 => \AVR_SPI:BSPIM:rx_status_5\ ,
        status_4 => \AVR_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ESP_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP_UART:BUART:rx_count_2\ * !\ESP_UART:BUART:rx_count_1\ * 
              !\ESP_UART:BUART:rx_count_0\
        );
        Output = \ESP_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * \XBee_UART:BUART:rx_state_3\ * 
              \XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              UART_Mux_0 * !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !Net_422_SYNCOUT
        );
        Output = \XBee_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              UART_Mux_0 * !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !Net_422_SYNCOUT
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CSD:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CSD:ClockGen:cmsb_reg\ ,
        chain_in => \CSD:ClockGen:sC16:PRSdp:carry\ ,
        clk_en => \CSD:clk_local__SYNC_OUT_1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)
    Previous in chain : \CSD:ClockGen:sC16:PRSdp:u0\

controlcell: Name =\CSD:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \CSD:ClockGen:control_7\ ,
        control_6 => \CSD:ClockGen:control_6\ ,
        control_5 => \CSD:ClockGen:control_5\ ,
        control_4 => \CSD:ClockGen:control_4\ ,
        control_3 => \CSD:ClockGen:control_3\ ,
        control_2 => \CSD:ClockGen:control_2\ ,
        control_1 => \CSD:ClockGen:control_1\ ,
        control_0 => \CSD:ClockGen:control_0\ ,
        clk_en => \CSD:clk_local__SYNC_OUT_2\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_2\)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              UART_Mux_0 * !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * \XBee_UART:BUART:rx_last\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * \XBee_UART:BUART:rx_last\ * 
              !Net_422_SYNCOUT
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              \XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\ * !\XBee_UART:BUART:rx_count_6\ * 
              !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:tx_ctrl_mark_last\ * 
              !\XBee_UART:BUART:rx_state_0\ * !\XBee_UART:BUART:rx_state_3\ * 
              !\XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_259, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * !Net_259
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !Net_259
            + \AVR_SPI:BSPIM:state_1\ * \AVR_SPI:BSPIM:state_0\ * !Net_259
        );
        Output = Net_259 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AVR_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              \AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:tx_status_1\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_0\
            + \AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * \AVR_SPI:BSPIM:count_1\ * 
              !\AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:ld_ident\
        );
        Output = \AVR_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AVR_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:count_4\ * 
              !\AVR_SPI:BSPIM:count_3\ * !\AVR_SPI:BSPIM:count_2\ * 
              \AVR_SPI:BSPIM:count_1\ * !\AVR_SPI:BSPIM:count_0\ * 
              !\AVR_SPI:BSPIM:ld_ident\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              \AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:tx_status_1\
        );
        Output = \AVR_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\CSD:ClockGen:ScanSpeed\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        reset => \CSD:ClockGen:inter_reset\ ,
        tc => \CSD:DigitalClk\ ,
        clk_en => \CSD:clk_local__SYNC_OUT_1\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:clk_local__SYNC_OUT_1\)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AVR_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:cnt_enable\
            + !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:cnt_enable\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:cnt_enable\
            + \AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\ * \AVR_SPI:BSPIM:cnt_enable\
        );
        Output = \AVR_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AVR_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
        );
        Output = \AVR_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AVR_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\
            + !\AVR_SPI:BSPIM:state_1\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:tx_status_1\
        );
        Output = \AVR_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_251, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\AVR_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_251 * !\AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\
            + !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_0\ * 
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * \AVR_SPI:BSPIM:count_1\ * 
              !\AVR_SPI:BSPIM:count_0\ * !\AVR_SPI:BSPIM:ld_ident\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              \AVR_SPI:BSPIM:state_0\
            + \AVR_SPI:BSPIM:state_2\ * \AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\
            + \AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:mosi_from_dp\
            + !\AVR_SPI:BSPIM:state_0\ * !\AVR_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_251 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AVR_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\AVR_SPI:BSPIM:count_4\ * !\AVR_SPI:BSPIM:count_3\ * 
              !\AVR_SPI:BSPIM:count_2\ * !\AVR_SPI:BSPIM:count_1\ * 
              \AVR_SPI:BSPIM:count_0\
        );
        Output = \AVR_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AVR_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\AVR_SPI:BSPIM:state_2\ * !\AVR_SPI:BSPIM:state_1\ * 
              !\AVR_SPI:BSPIM:state_0\
        );
        Output = \AVR_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\AVR_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \AVR_SPI:Net_276\ ,
        cs_addr_2 => \AVR_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \AVR_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \AVR_SPI:BSPIM:state_0\ ,
        route_si => Net_250 ,
        f1_load => \AVR_SPI:BSPIM:load_rx_data\ ,
        so_comb => \AVR_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \AVR_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \AVR_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \AVR_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \AVR_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\AVR_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \AVR_SPI:Net_276\ ,
        enable => \AVR_SPI:BSPIM:cnt_enable\ ,
        count_6 => \AVR_SPI:BSPIM:count_6\ ,
        count_5 => \AVR_SPI:BSPIM:count_5\ ,
        count_4 => \AVR_SPI:BSPIM:count_4\ ,
        count_3 => \AVR_SPI:BSPIM:count_3\ ,
        count_2 => \AVR_SPI:BSPIM:count_2\ ,
        count_1 => \AVR_SPI:BSPIM:count_1\ ,
        count_0 => \AVR_SPI:BSPIM:count_0\ ,
        tc => \AVR_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ESP_UART_RX_int
        PORT MAP (
            interrupt => Net_748 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ESP_UART_TX_int
        PORT MAP (
            interrupt => Net_749 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =MainTask_int
        PORT MAP (
            interrupt => Net_593_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =PSoC_UART_RX_int
        PORT MAP (
            interrupt => Net_542 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =PSoC_UART_TX_int
        PORT MAP (
            interrupt => Net_713 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =XBee_UART_RX_int
        PORT MAP (
            interrupt => Net_538 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =XBee_UART_TX_int
        PORT MAP (
            interrupt => Net_537 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\CSD:IsrCH0\
        PORT MAP (
            interrupt => \CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\WS2812:isr\
        PORT MAP (
            interrupt => Net_1059 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_825 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = BLE_IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLE_IRQ(0)__PA ,
        pad => BLE_IRQ(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:PortCH0(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(0)\__PA ,
        pad => \CSD:PortCH0(0)_PAD\ ,
        analog_term => \CSD:Net_1410_0\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CSD:PortCH0(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(1)\__PA ,
        pad => \CSD:PortCH0(1)_PAD\ ,
        analog_term => \CSD:Net_1410_1\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CSD:PortCH0(2)\
    Attributes:
        Alias: Button2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(2)\__PA ,
        pad => \CSD:PortCH0(2)_PAD\ ,
        analog_term => \CSD:Net_1410_2\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = LCD_nWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_nWR(0)__PA ,
        input => Net_130 ,
        pad => LCD_nWR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LCD_RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RS(0)__PA ,
        input => Net_132 ,
        pad => LCD_RS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LCD_nCS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_nCS(0)__PA ,
        input => Net_129 ,
        pad => LCD_nCS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_nRD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_nRD(0)__PA ,
        input => Net_131 ,
        pad => LCD_nRD(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RST(0)__PA ,
        pad => LCD_RST(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_19 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LCD_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(0)__PA ,
        oe => Net_127 ,
        input => Net_86_0 ,
        fb => Net_133_0 ,
        pad => LCD_IO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LCD_IO(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(1)__PA ,
        oe => Net_127 ,
        input => Net_86_1 ,
        fb => Net_133_1 ,
        pad => LCD_IO(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LCD_IO(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(2)__PA ,
        oe => Net_127 ,
        input => Net_86_2 ,
        fb => Net_133_2 ,
        pad => LCD_IO(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LCD_IO(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(3)__PA ,
        oe => Net_127 ,
        input => Net_86_3 ,
        fb => Net_133_3 ,
        pad => LCD_IO(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LCD_IO(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(4)__PA ,
        oe => Net_127 ,
        input => Net_86_4 ,
        fb => Net_133_4 ,
        pad => LCD_IO(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_IO(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(5)__PA ,
        oe => Net_127 ,
        input => Net_86_5 ,
        fb => Net_133_5 ,
        pad => LCD_IO(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_IO(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(6)__PA ,
        oe => Net_127 ,
        input => Net_86_6 ,
        fb => Net_133_6 ,
        pad => LCD_IO(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LCD_IO(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_IO(7)__PA ,
        oe => Net_127 ,
        input => Net_86_7 ,
        fb => Net_133_7 ,
        pad => LCD_IO(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = AVR_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AVR_CS(0)__PA ,
        pad => AVR_CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AVR_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AVR_CLK(0)__PA ,
        input => Net_252 ,
        pad => AVR_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_TX(0)__PA ,
        input => Net_470 ,
        pad => UART_TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_RX(0)__PA ,
        fb => Net_486 ,
        pad => UART_RX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ESP_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ESP_RX(0)__PA ,
        fb => Net_737 ,
        pad => ESP_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ESP_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ESP_TX(0)__PA ,
        input => Net_828 ,
        pad => ESP_TX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = WS2812_Data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WS2812_Data(0)__PA ,
        input => Net_929 ,
        pad => WS2812_Data(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = ESP_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ESP_RST(0)__PA ,
        pad => ESP_RST(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = XBee_GPIO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_GPIO(0)__PA ,
        pad => XBee_GPIO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = XBee_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_TX(0)__PA ,
        input => Net_445 ,
        pad => XBee_TX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = XBee_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_RX(0)__PA ,
        fb => Net_422 ,
        pad => XBee_RX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = I2C_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => I2C_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I2C_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => I2C_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        input => Net_23 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SD_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_CLK(0)__PA ,
        input => Net_70 ,
        pad => SD_CLK(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__AVR_MISO_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__AVR_MISO_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = AVR_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AVR_MOSI(0)__PA ,
        input => Net_251 ,
        pad => AVR_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AVR_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AVR_MISO(0)__PA ,
        fb => Net_250 ,
        pad => AVR_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BLE_MHzClock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLE_MHzClock(0)__PA ,
        fb => BLE_6MHz_In ,
        pad => BLE_MHzClock(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RTC_32KHz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_32KHz(0)__PA ,
        pad => RTC_32KHz(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CSD:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:CmodCH0(0)\__PA ,
        analog_term => \CSD:Net_1917\ ,
        pad => \CSD:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:PortCH0(3)\
    Attributes:
        Alias: Button3__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(3)\__PA ,
        pad => \CSD:PortCH0(3)_PAD\ ,
        analog_term => \CSD:Net_1410_3\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: 
    CapSense Block @ F(CapSense,0): 
    capsensecell: Name =CapSense
        PORT MAP (
            lft => \CSD:PreChargeClk\ );
        Properties:
        {
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dsi_clkin_div => BLE_6MHz_In ,
            dclk_glb_0 => Net_573 ,
            dclk_0 => Net_573_local ,
            dclk_glb_1 => \WS2812:Net_18\ ,
            dclk_1 => \WS2812:Net_18_local\ ,
            dclk_glb_2 => Net_804 ,
            dclk_2 => Net_804_local ,
            aclk_glb_0 => \CSD:clk\ ,
            aclk_0 => \CSD:clk_local\ ,
            clk_a_dig_glb_0 => \CSD:clk_adig\ ,
            clk_a_dig_0 => \CSD:clk_adig_local\ ,
            dclk_glb_3 => \AVR_SPI:Net_276\ ,
            dclk_3 => \AVR_SPI:Net_276_local\ ,
            dclk_glb_4 => \XBee_UART:Net_9\ ,
            dclk_4 => \XBee_UART:Net_9_local\ ,
            dclk_glb_5 => \PSoC_UART:Net_9\ ,
            dclk_5 => \PSoC_UART:Net_9_local\ ,
            dclk_glb_6 => \ESP_UART:Net_9\ ,
            dclk_6 => \ESP_UART:Net_9_local\ ,
            dclk_glb_7 => Net_593 ,
            dclk_7 => Net_593_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\CSD:CompCH0:ctComp\
        PORT MAP (
            vplus => \CSD:Net_282\ ,
            vminus => Net_951 ,
            out => \CSD:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_825 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\CSD:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CSD:IdacCH0:Net_123\ ,
            vout => \CSD:IdacCH0:Net_124\ ,
            iout => \CSD:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            placement_force = "F(VIDAC,2)"
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: 
    CapSense Buffer @ F(CsAbuf,0): 
    csabufcell: Name =\CSD:BufCH0\
        PORT MAP (
            vchan => \CSD:Net_1917\ ,
            vref => Net_951 ,
            vout => \CSD:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\CSD:VrefRefCH0\
        PORT MAP (
            vout => Net_951 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CSD:AMuxCH0\
        PORT MAP (
            muxin_6 => \CSD:Net_1425\ ,
            muxin_5 => \CSD:Net_282\ ,
            muxin_4 => \CSD:Net_1917\ ,
            muxin_3 => \CSD:Net_1410_3\ ,
            muxin_2 => \CSD:Net_1410_2\ ,
            muxin_1 => \CSD:Net_1410_1\ ,
            muxin_0 => \CSD:Net_1410_0\ ,
            vout => \CSD:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000"
            muxin_width = 7
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |       BLE_IRQ(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(0)\ | Analog(\CSD:Net_1410_0\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(1)\ | Analog(\CSD:Net_1410_1\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(2)\ | Analog(\CSD:Net_1410_2\)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |       LCD_nWR(0) | In(Net_130)
     |   3 |     * |      NONE |         CMOS_OUT |        LCD_RS(0) | In(Net_132)
     |   4 |     * |      NONE |         CMOS_OUT |       LCD_nCS(0) | In(Net_129)
     |   5 |     * |      NONE |         CMOS_OUT |       LCD_nRD(0) | In(Net_131)
     |   6 |     * |      NONE |         CMOS_OUT |       LCD_RST(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       SD_MISO(0) | FB(Net_19)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        LCD_IO(0) | FB(Net_133_0), In(Net_86_0), OE(Net_127)
     |   1 |     * |      NONE |         CMOS_OUT |        LCD_IO(1) | FB(Net_133_1), In(Net_86_1), OE(Net_127)
     |   2 |     * |      NONE |         CMOS_OUT |        LCD_IO(2) | FB(Net_133_2), In(Net_86_2), OE(Net_127)
     |   3 |     * |      NONE |         CMOS_OUT |        LCD_IO(3) | FB(Net_133_3), In(Net_86_3), OE(Net_127)
     |   4 |     * |      NONE |         CMOS_OUT |        LCD_IO(4) | FB(Net_133_4), In(Net_86_4), OE(Net_127)
     |   5 |     * |      NONE |         CMOS_OUT |        LCD_IO(5) | FB(Net_133_5), In(Net_86_5), OE(Net_127)
     |   6 |     * |      NONE |         CMOS_OUT |        LCD_IO(6) | FB(Net_133_6), In(Net_86_6), OE(Net_127)
     |   7 |     * |      NONE |         CMOS_OUT |        LCD_IO(7) | FB(Net_133_7), In(Net_86_7), OE(Net_127)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        AVR_CS(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       AVR_CLK(0) | In(Net_252)
     |   2 |     * |      NONE |         CMOS_OUT |         SD_CS(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       UART_TX(0) | In(Net_470)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       UART_RX(0) | FB(Net_486)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        ESP_RX(0) | FB(Net_737)
     |   6 |     * |      NONE |         CMOS_OUT |        ESP_TX(0) | In(Net_828)
     |   7 |     * |      NONE |         CMOS_OUT |   WS2812_Data(0) | In(Net_929)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |       ESP_RST(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     XBee_GPIO(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       XBee_TX(0) | In(Net_445)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       XBee_RX(0) | FB(Net_422)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |       I2C_SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |       I2C_SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |       SD_MOSI(0) | In(Net_23)
     |   7 |     * |      NONE |         CMOS_OUT |        SD_CLK(0) | In(Net_70)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |      AVR_MOSI(0) | In(Net_251)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      AVR_MISO(0) | FB(Net_250)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  BLE_MHzClock(0) | FB(BLE_6MHz_In)
     |   3 |     * |      NONE |      RES_PULL_UP |     RTC_32KHz(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \CSD:CmodCH0(0)\ | Analog(\CSD:Net_1917\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(3)\ | Analog(\CSD:Net_1410_3\)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |  \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.012ms
Digital Placement phase: Elapsed time ==> 8s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 12s.666ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.353ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in dc801_54xx_fw_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.826ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 34s.345ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 34s.440ms
API generation phase: Elapsed time ==> 5s.727ms
Dependency generation phase: Elapsed time ==> 0s.040ms
Cleanup phase: Elapsed time ==> 0s.001ms
