{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683449948531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683449948540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 15:59:08 2023 " "Processing started: Sun May 07 15:59:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683449948540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683449948540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab23 -c lab23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab23 -c lab23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683449948540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683449949046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683449949046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab23.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab23 " "Found entity 1: lab23" {  } { { "lab23.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/lab23/lab23.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683449957174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683449957174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/lab23/reg8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683449957178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683449957178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/lab23/reg1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683449957182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683449957182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab23 " "Elaborating entity \"lab23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683449957215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit reg8bit:r1 " "Elaborating entity \"reg8bit\" for hierarchy \"reg8bit:r1\"" {  } { { "lab23.sv" "r1" { Text "C:/Users/FPT SHOP/Downloads/Lab2/lab23/lab23.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683449957240 ""}
{ "Error" "EVRFX_VERI_AOI_ILLEGAL_ACTUAL_SIZE" "z 1 8 8 reg8bit.sv(14) " "Verilog HDL Module Instantiation error at reg8bit.sv(14): illegal connection to port \"z\" in array of instances - the actual bit length (1) does not equal either the formal port width (8) or the product of the formal port width and the number of instances (8)" {  } { { "reg8bit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/lab23/reg8bit.sv" 14 0 0 } }  } 0 10252 "Verilog HDL Module Instantiation error at %5!s!: illegal connection to port \"%1!s!\" in array of instances - the actual bit length (%2!d!) does not equal either the formal port width (%3!d!) or the product of the formal port width and the number of instances (%4!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683449957242 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reg8bit:r1 " "Can't elaborate user hierarchy \"reg8bit:r1\"" {  } { { "lab23.sv" "r1" { Text "C:/Users/FPT SHOP/Downloads/Lab2/lab23/lab23.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683449957242 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683449957293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 07 15:59:17 2023 " "Processing ended: Sun May 07 15:59:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683449957293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683449957293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683449957293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683449957293 ""}
