# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0" \
"../../../../ece3829_lab3.srcs/sources_1/new/dac_sawtooth.v" \
"../../../../ece3829_lab3.srcs/sim_1/new/sawtooth_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
