
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.767875                       # Number of seconds simulated
sim_ticks                                767874998000                       # Number of ticks simulated
final_tick                               767874998000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133325                       # Simulator instruction rate (inst/s)
host_op_rate                                   143638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66282190                       # Simulator tick rate (ticks/s)
host_mem_usage                                 359880                       # Number of bytes of host memory used
host_seconds                                 11584.94                       # Real time elapsed on the host
sim_insts                                  1544563024                       # Number of instructions simulated
sim_ops                                    1664032416                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst             64832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         235361472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.l2cache.prefetcher     63663872                       # Number of bytes read from this memory
system.physmem.bytes_read::total            299090176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        64832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           64832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    104698048                       # Number of bytes written to this memory
system.physmem.bytes_written::total         104698048                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1013                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            3677523                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.l2cache.prefetcher       994748                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4673284                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1635907                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1635907                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                84430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            306510139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.l2cache.prefetcher     82909161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               389503730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           84430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              84430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         136347776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              136347776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         136347776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               84430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           306510139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.l2cache.prefetcher     82909161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              525851506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                       4673284                       # Number of read requests accepted
system.physmem.writeReqs                      1635907                       # Number of write requests accepted
system.physmem.readBursts                     4673284                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                    1635907                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                298596928                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                    493248                       # Total number of bytes read from write queue
system.physmem.bytesWritten                 104694592                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                 299090176                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys              104698048                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                     7707                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                      24                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0              300421                       # Per bank write bursts
system.physmem.perBankRdBursts::1              298937                       # Per bank write bursts
system.physmem.perBankRdBursts::2              284574                       # Per bank write bursts
system.physmem.perBankRdBursts::3              288248                       # Per bank write bursts
system.physmem.perBankRdBursts::4              288002                       # Per bank write bursts
system.physmem.perBankRdBursts::5              284734                       # Per bank write bursts
system.physmem.perBankRdBursts::6              280770                       # Per bank write bursts
system.physmem.perBankRdBursts::7              278050                       # Per bank write bursts
system.physmem.perBankRdBursts::8              293697                       # Per bank write bursts
system.physmem.perBankRdBursts::9              299275                       # Per bank write bursts
system.physmem.perBankRdBursts::10             291592                       # Per bank write bursts
system.physmem.perBankRdBursts::11             297756                       # Per bank write bursts
system.physmem.perBankRdBursts::12             299138                       # Per bank write bursts
system.physmem.perBankRdBursts::13             298570                       # Per bank write bursts
system.physmem.perBankRdBursts::14             293356                       # Per bank write bursts
system.physmem.perBankRdBursts::15             288457                       # Per bank write bursts
system.physmem.perBankWrBursts::0              103823                       # Per bank write bursts
system.physmem.perBankWrBursts::1              101786                       # Per bank write bursts
system.physmem.perBankWrBursts::2               99158                       # Per bank write bursts
system.physmem.perBankWrBursts::3               99952                       # Per bank write bursts
system.physmem.perBankWrBursts::4               99094                       # Per bank write bursts
system.physmem.perBankWrBursts::5               98779                       # Per bank write bursts
system.physmem.perBankWrBursts::6              102513                       # Per bank write bursts
system.physmem.perBankWrBursts::7              104359                       # Per bank write bursts
system.physmem.perBankWrBursts::8              105182                       # Per bank write bursts
system.physmem.perBankWrBursts::9              104512                       # Per bank write bursts
system.physmem.perBankWrBursts::10             101930                       # Per bank write bursts
system.physmem.perBankWrBursts::11             102694                       # Per bank write bursts
system.physmem.perBankWrBursts::12             102904                       # Per bank write bursts
system.physmem.perBankWrBursts::13             102694                       # Per bank write bursts
system.physmem.perBankWrBursts::14             104057                       # Per bank write bursts
system.physmem.perBankWrBursts::15             102416                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
system.physmem.totGap                    767874956500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                 4673284                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                1635907                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                   2762422                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                   1028983                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                    325435                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                    231330                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                    148884                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                     81578                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                     37725                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                     23665                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                     18045                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                      4249                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                     1720                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                      827                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                      441                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                      256                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                       13                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        4                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                    25664                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                    28320                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                    55851                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                    72944                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                    84862                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                    93771                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                   100110                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                   103625                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                   105539                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                   106400                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                   107311                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                   108333                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                   109501                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                   111075                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                   111603                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                   103835                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                   101089                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                   100454                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                     3174                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                     1324                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                      565                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                      255                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                      134                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                       64                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                       26                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                       15                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                        8                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                        7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                        5                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                        4                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples      4243203                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean       95.043673                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean      78.954417                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     102.715127                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127        3379213     79.64%     79.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255       666153     15.70%     95.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383        95338      2.25%     97.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511        35101      0.83%     98.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639        23158      0.55%     98.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767        12215      0.29%     99.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895         7169      0.17%     99.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         5140      0.12%     99.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151        19716      0.46%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total        4243203                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples         97801                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        47.704328                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev       99.639805                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-255           95408     97.55%     97.55% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::256-511          1143      1.17%     98.72% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::512-767           693      0.71%     99.43% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::768-1023          419      0.43%     99.86% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-1279          104      0.11%     99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1280-1535           21      0.02%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1536-1791            6      0.01%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1792-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2816-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total           97801                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples         97801                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        16.726342                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       16.683389                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev        1.248647                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16              68568     70.11%     70.11% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17               2029      2.07%     72.18% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18              18244     18.65%     90.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19               5739      5.87%     96.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20               1897      1.94%     98.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21                745      0.76%     99.41% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22                303      0.31%     99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23                146      0.15%     99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24                 72      0.07%     99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25                 32      0.03%     99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26                 13      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::27                  5      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28                  4      0.00%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::29                  3      0.00%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30                  1      0.00%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total           97801                       # Writes before turning the bus around for reads
system.physmem.totQLat                   128464947947                       # Total ticks spent queuing
system.physmem.totMemAccLat              215944516697                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                  23327885000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                       27534.63                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  46284.63                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                         388.86                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                         136.34                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                      389.50                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                      136.35                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           4.10                       # Data bus utilization in percentage
system.physmem.busUtilRead                       3.04                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      1.07                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.42                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        24.91                       # Average write queue length when enqueuing
system.physmem.readRowHits                    1710553                       # Number of row buffer hits during reads
system.physmem.writeRowHits                    347662                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   36.66                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  21.25                       # Row buffer hit rate for writes
system.physmem.avgGap                       121707.36                       # Average gap between requests
system.physmem.pageHitRate                      32.66                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                15942837960                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                 8698969125                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy               17968828800                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy               5245261920                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy            50153678640                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy           415022318100                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy            96668804250                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             609700698795                       # Total energy per rank (pJ)
system.physmem_0.averagePower              794.012990                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   158294269639                       # Time in different power states
system.physmem_0.memoryStateTime::REF     25640940000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT    583937331861                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                16135663320                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                 8804181375                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy               18422297400                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy               5354961840                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy            50153678640                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy           410145276690                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           100946910750                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             609962970015                       # Total energy per rank (pJ)
system.physmem_1.averagePower              794.354545                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   165441923935                       # Time in different power states
system.physmem_1.memoryStateTime::REF     25640940000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT    576789598565                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups               286279645                       # Number of BP lookups
system.cpu.branchPred.condPredicted         223407155                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          14631310                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            157715633                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               150347717                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.328354                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                16640366                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 63                       # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                       1535749997                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           13928863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2067540877                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   286279645                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          166988083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1507099451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                29287501                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          976                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 656956376                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   928                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1535673230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.442364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.228170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                453232887     29.51%     29.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                465446694     30.31%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                101428513      6.60%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                515565136     33.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1535673230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186410                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.346274                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 74702692                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             538196786                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 849939330                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              58191372                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               14643050                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             42203099                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   740                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             2037258767                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              52502216                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               14643050                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                139798596                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               457232788                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14060                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 837861639                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              86123097                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1976450357                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              26748217                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              45311443                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 127280                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1601349                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               25060230                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1985922281                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            9128467759                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2432961586                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               131                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1674898945                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                311023336                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 111484275                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            542573994                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           199309930                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          26884095                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         29108781                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1948029821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 211                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1857521274                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          13507542                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       283997616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    647442130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1535673230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.209581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.150633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           582693827     37.94%     37.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           326116884     21.24%     59.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           378188392     24.63%     83.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           219675077     14.30%     98.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28992875      1.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6175      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1535673230                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               166036820     40.98%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1982      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              191468502     47.25%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              47685170     11.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1138261186     61.28%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               800987      0.04%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              29      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             22      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            532140310     28.65%     89.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           186318740     10.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1857521274                       # Type of FU issued
system.cpu.iq.rate                           1.209521                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   405192474                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.218136                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5669415557                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        2232040499                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1805727122                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 237                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                228                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2262713615                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     133                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         17816594                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     84267660                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        66369                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        13310                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     24462885                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      4528039                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       4867222                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               14643050                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                25368203                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1322817                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1948030107                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             542573994                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            199309930                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                149                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 159427                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1161958                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          13310                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        7700527                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      8706121                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             16406648                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1827850066                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             516960251                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          29671208                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            75                       # number of nop insts executed
system.cpu.iew.exec_refs                    698714373                       # number of memory reference insts executed
system.cpu.iew.exec_branches                229541828                       # Number of branches executed
system.cpu.iew.exec_stores                  181754122                       # Number of stores executed
system.cpu.iew.exec_rate                     1.190200                       # Inst execution rate
system.cpu.iew.wb_sent                     1808757098                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1805727191                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1169214999                       # num instructions producing a value
system.cpu.iew.wb_consumers                1689608003                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.175795                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.692004                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       258092940                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          14630610                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1496181220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.112186                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.028021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    915888142     61.22%     61.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    250644385     16.75%     77.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    110066561      7.36%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     55290971      3.70%     89.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     29288855      1.96%     90.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     34073264      2.28%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     24725039      1.65%     94.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     18121984      1.21%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     58082019      3.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1496181220                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1544563042                       # Number of instructions committed
system.cpu.commit.committedOps             1664032434                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      633153379                       # Number of memory references committed
system.cpu.commit.loads                     458306334                       # Number of loads committed
system.cpu.commit.membars                          62                       # Number of memory barriers committed
system.cpu.commit.branches                  213462427                       # Number of branches committed
system.cpu.commit.fp_insts                         36                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1477900421                       # Number of committed integer instructions.
system.cpu.commit.function_calls             13665177                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1030178730     61.91%     61.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          700322      0.04%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       458306334     27.54%     89.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      174847045     10.51%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1664032434                       # Class of committed instruction
system.cpu.commit.bw_lim_events              58082019                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   3360223976                       # The number of ROB reads
system.cpu.rob.rob_writes                  3883747904                       # The number of ROB writes
system.cpu.timesIdled                             828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           76767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1544563024                       # Number of Instructions Simulated
system.cpu.committedOps                    1664032416                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.994294                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.994294                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.005739                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.005739                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2175836503                       # number of integer regfile reads
system.cpu.int_regfile_writes              1261593461                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        40                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       51                       # number of floating regfile writes
system.cpu.cc_regfile_reads                6965846001                       # number of cc regfile reads
system.cpu.cc_regfile_writes                551857157                       # number of cc regfile writes
system.cpu.misc_regfile_reads               675854889                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    124                       # number of misc regfile writes
system.cpu.dcache.tags.replacements          17003582                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.964809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           638071493                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17004094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.524580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          77932500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.964809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1335716396                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1335716396                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    469352988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       469352988                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    168718360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      168718360                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           57                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           61                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     638071348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        638071348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    638071348                       # number of overall hits
system.cpu.dcache.overall_hits::total       638071348                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17416992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17416992                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3867687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3867687                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     21284679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21284679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     21284681                       # number of overall misses
system.cpu.dcache.overall_misses::total      21284681                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 412160487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 412160487500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 148823410876                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 148823410876                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       196500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       196500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 560983898376                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 560983898376                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 560983898376                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 560983898376                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    486769980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486769980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    172586047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172586047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    659356027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    659356027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    659356029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    659356029                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035781                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022410                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.065574                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065574                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.032281                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032281                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.032281                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032281                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23664.274951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23664.274951                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38478.659435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38478.659435                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26356.230149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26356.230149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26356.227673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26356.227673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20486404                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3408907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            942205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           67188                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.743043                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    50.736843                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     17003582                       # number of writebacks
system.cpu.dcache.writebacks::total          17003582                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3150438                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3150438                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1130143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1130143                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      4280581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4280581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      4280581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4280581                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14266554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14266554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2737544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2737544                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17004098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17004098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17004099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17004099                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 331835130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 331835130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 115624975794                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 115624975794                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        68000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        68000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 447460105794                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 447460105794                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 447460173794                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 447460173794                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025789                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23259.655415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23259.655415                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42236.755206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42236.755206                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        68000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        68000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26314.839270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26314.839270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26314.841721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26314.841721                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               590                       # number of replacements
system.cpu.icache.tags.tagsinuse           444.554720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           656954786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1076                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          610552.775093                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   444.554720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.868271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1313913824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1313913824                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    656954786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       656954786                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     656954786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        656954786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    656954786                       # number of overall hits
system.cpu.icache.overall_hits::total       656954786                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1588                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1588                       # number of overall misses
system.cpu.icache.overall_misses::total          1588                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     98682987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98682987                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     98682987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98682987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     98682987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98682987                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    656956374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    656956374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    656956374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    656956374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    656956374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    656956374                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62142.938917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62142.938917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62142.938917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62142.938917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62142.938917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62142.938917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17933                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               194                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.438144                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    29.333333                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          590                       # number of writebacks
system.cpu.icache.writebacks::total               590                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          510                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          510                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          510                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          510                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          510                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          510                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1078                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1078                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1078                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1078                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1078                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     74485990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74485990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     74485990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74485990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     74485990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74485990                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69096.465677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69096.465677                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69096.465677                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69096.465677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69096.465677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69096.465677                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.prefetcher.num_hwpf_issued     11607933                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfIdentified     11636199                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfBufferHit        19107                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage      4655601                       # number of prefetches not generated due to page crossing
system.cpu.l2cache.tags.replacements          4705755                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        16099.742972                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           22830947                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          4721680                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.835344                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle      54104143500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 13103.742170                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data     2.284694                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher  2993.716107                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.799789                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.000139                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.182722                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.982650                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022          804                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024        15121                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1          610                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::3          192                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          461                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         2942                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         4257                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         5586                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1875                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.049072                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.922913                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses        552235013                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses       552235013                       # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks      4829213                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      4829213                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks     12153673                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total     12153673                       # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data      1758045                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total      1758045                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           63                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total           63                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data     11520714                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total     11520714                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst           63                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data     13278759                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total        13278822                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst           63                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data     13278759                       # number of overall hits
system.cpu.l2cache.overall_hits::total       13278822                       # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data            5                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       979533                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       979533                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         1015                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         1015                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data      2745802                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2745802                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst         1015                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data      3725335                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       3726350                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         1015                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data      3725335                       # number of overall misses
system.cpu.l2cache.overall_misses::total      3726350                       # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data       100500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       100500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  98972728500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  98972728500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     72952500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total     72952500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 234172325000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 234172325000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst     72952500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 333145053500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 333218006000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst     72952500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 333145053500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 333218006000                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks      4829213                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      4829213                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks     12153673                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total     12153673                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data      2737578                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total      2737578                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         1078                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total         1078                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data     14266516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total     14266516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst         1078                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data     17004094                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total     17005172                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst         1078                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data     17004094                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total     17005172                       # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.357810                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.357810                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.941558                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.941558                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.192465                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.192465                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.941558                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.219085                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.219130                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.941558                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.219085                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.219130                       # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data        20100                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total        20100                       # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101040.729103                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101040.729103                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 71874.384236                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 71874.384236                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85283.762267                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85283.762267                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71874.384236                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89426.871275                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 89422.090249                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71874.384236                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89426.871275                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 89422.090249                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs          879                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs   146.500000                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks      1635907                       # number of writebacks
system.cpu.l2cache.writebacks::total          1635907                       # number of writebacks
system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data         3910                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total         3910                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data        45136                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total        45136                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data        49046                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total        49047                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data        49046                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total        49047                       # number of overall MSHR hits
system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher      1143496                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      1143496                       # number of HardPFReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data            5                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       975623                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       975623                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         1014                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         1014                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      2700666                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      2700666                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         1014                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data      3676289                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      3677303                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         1014                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data      3676289                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher      1143496                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4820799                       # number of overall MSHR misses
system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher  72430896209                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total  72430896209                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data        70500                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        70500                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  92751563000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  92751563000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     66801500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     66801500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 215184233000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 215184233000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     66801500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 307935796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 308002597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     66801500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 307935796000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher  72430896209                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 380433493709                       # number of overall MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.356382                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.356382                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.940631                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.940631                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.189301                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189301                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.940631                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.216200                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.216246                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.940631                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.216200                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.283490                       # mshr miss rate for overall accesses
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 63341.626214                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 63341.626214                       # average HardPFReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data        14100                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        14100                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95069.061512                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95069.061512                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65879.191321                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65879.191321                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79678.210116                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79678.210116                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65879.191321                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 83762.673718                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 83757.742427                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65879.191321                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 83762.673718                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 63341.626214                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78915.029170                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests     34009349                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests     17004186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests        21286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops      2918754                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops      2899783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops        18971                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadResp      14267592                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6465120                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean     12174959                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      5771526                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      1434255                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFResp            9                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq      2737578                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp      2737578                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq         1078                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq     14266516                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         2744                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     51011789                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          51014533                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       106624                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side   2176491840                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total         2176598464                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                     8841697                       # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples     25846865                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.114483                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.320694                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           22906816     88.63%     88.63% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1            2921078     11.30%     99.93% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2              18971      0.07%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       25846865                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy    34008846525                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.4                       # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy        13536                       # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       1615497                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy   25506147987                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          3.3                       # Layer utilization (%)
system.membus.trans_dist::ReadResp            3697520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1635907                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3001520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq            975763                       # Transaction distribution
system.membus.trans_dist::ReadExResp           975763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3697521                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port     13983999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13983999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    403788160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               403788160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9310716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9310716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9310716                       # Request fanout histogram
system.membus.reqLayer0.occupancy         17657125833                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        25413031627                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
