# Copyright Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT

"""Stage-tagged type aliases for the LogicalScheduler pipeline.

These aliases name each intermediate representation produced by the scheduler
passes. They are pure documentation aids enforced by static type checkers
(pyright); at runtime all four schedule aliases resolve to the same Python
container types, so they impose zero overhead.

Stage progression
-----------------
    LogicalSchedule    — output of place_GRs():
        partitions with MFMA / LR / GR placements; .deps and .preOps empty.

    AnnotatedSchedule  — output of remove_cross_deps():
        same container; .deps and .preOps populated by dependency analysis.
        Cross-subIterK deps live in .preOps; .deps holds only same-slot refs.

    AugmentedSchedule  — output of remove_unnecessary_wait_lr_sync():
        same container; lr_inc / gr_inc preOps inserted, LR / GR chains
        grouped in tensor order, redundant wait_lr_sync removed.

    EmittedSchedule    — output of emit():
        [partition][subIterK][EmittedModule] with before-link chains.

These aliases are the foundation for follow-up refactoring tickets that will
split the pipeline into independently-testable passes.
"""

from __future__ import annotations
from typing import TYPE_CHECKING, List, TypeAlias

if TYPE_CHECKING:
    from ._types import EmittedModule, SubIterKSlot

LogicalSchedule:   TypeAlias = "List[List[SubIterKSlot]]"
AnnotatedSchedule: TypeAlias = "List[List[SubIterKSlot]]"
AugmentedSchedule: TypeAlias = "List[List[SubIterKSlot]]"
EmittedSchedule:   TypeAlias = "List[List[List[EmittedModule]]]"
