<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="designbd_uart_axi_uartlite_0_0_synth_1" LaunchDir="C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.runs/designbd_uart_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="designbd_uart_processing_system7_0_0_synth_1" LaunchDir="C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.runs/designbd_uart_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="designbd_uart_auto_pc_0_synth_1" LaunchDir="C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.runs/designbd_uart_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="designbd_uart_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.runs/designbd_uart_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="designbd_uart_axi_uartlite_0_0_synth_1"/>
		<Parent Id="designbd_uart_processing_system7_0_0_synth_1"/>
		<Parent Id="designbd_uart_auto_pc_0_synth_1"/>
		<Parent Id="designbd_uart_rst_ps7_0_50M_0_synth_1"/>
	</Run>
</Runs>

