verilog xil_defaultlib --include "D:/vivado_Xilinx_full/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Control_led.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Control_led.gen/sources_1/bd/design_1/ipshared/abef/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ipshared/e97c/hdl/MY_IP_LED_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/e97c/hdl/MY_IP_LED_v1_0.v" \
"../../../bd/design_1/ip/design_1_MY_IP_LED_0_0/sim/design_1_MY_IP_LED_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
