$date
	Tue Sep 23 15:37:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module led_blinker_tb $end
$var wire 1 ! o_led_drive $end
$var wire 1 " dbg_temp_o_led $end
$var wire 1 # dbg_t50 $end
$var wire 1 $ dbg_t100 $end
$var wire 1 % dbg_t10 $end
$var wire 1 & dbg_t1 $end
$var reg 1 ' i_clock $end
$var reg 1 ( i_enable $end
$var reg 1 ) i_switch_1 $end
$var reg 1 * i_switch_2 $end
$var integer 32 + i [31:0] $end
$scope module dut $end
$var wire 1 & dbg_t1 $end
$var wire 1 % dbg_t10 $end
$var wire 1 $ dbg_t100 $end
$var wire 1 # dbg_t50 $end
$var wire 1 " dbg_temp_o_led $end
$var wire 1 ' i_clock $end
$var wire 1 ( i_enable $end
$var wire 1 ) i_switch_1 $end
$var wire 1 * i_switch_2 $end
$var wire 1 ! o_led_drive $end
$var reg 25 , count [24:0] $end
$var reg 1 - t1 $end
$var reg 1 . t10 $end
$var reg 1 / t100 $end
$var reg 1 0 t50 $end
$var reg 1 1 temp_o_led $end
$upscope $end
$upscope $end
$enddefinitions $end
#20000000000000
$dumpvars
11
10
1/
1.
1-
b1 ,
b0 +
0*
0)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#40000000000000
0'
#60000000000000
b10 ,
1'
#80000000000000
0'
#100000000000000
b11 ,
1'
#120000000000000
0'
1*
b1 +
#140000000000000
b100 ,
1'
#160000000000000
0'
#180000000000000
b101 ,
1'
#200000000000000
0'
#220000000000000
b110 ,
1'
1)
0*
b10 +
#240000000000000
0'
#260000000000000
b111 ,
1'
#280000000000000
0'
#300000000000000
b1000 ,
1'
#320000000000000
0'
1*
b11 +
#340000000000000
b1001 ,
1'
#360000000000000
0'
#380000000000000
0$
0/
b1010 ,
1'
#400000000000000
0'
#420000000000000
b1011 ,
1$
1/
1'
b100 +
