// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/11/2019 13:24:37"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3 (
	clk,
	reset,
	aluControl,
	enaALU,
	enaMARM,
	enaMDR,
	enaPC,
	selMAR,
	selEAB1,
	selEAB2,
	ldPC,
	ldIR,
	ldMAR,
	ldMDR,
	selPC,
	selMDR,
	SR0,
	SR1,
	DR,
	regWE,
	memWE,
	Bus);
input 	clk;
input 	reset;
input 	[1:0] aluControl;
input 	enaALU;
input 	enaMARM;
input 	enaMDR;
input 	enaPC;
input 	selMAR;
input 	selEAB1;
input 	[1:0] selEAB2;
input 	ldPC;
input 	ldIR;
input 	ldMAR;
input 	ldMDR;
input 	[1:0] selPC;
input 	selMDR;
input 	[2:0] SR0;
input 	[2:0] SR1;
input 	[2:0] DR;
input 	regWE;
input 	memWE;
output 	[15:0] Bus;

// Design Ports Information
// Bus[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enaMARM	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enaPC	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enaALU	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR0[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR0[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR0[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluControl[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluControl[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selEAB1	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selMAR	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enaMDR	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldIR	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldPC	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldMDR	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selMDR	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWE	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selEAB2[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selEAB2[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selPC[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selPC[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memWE	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldMAR	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Bus[0]~output_o ;
wire \Bus[1]~output_o ;
wire \Bus[2]~output_o ;
wire \Bus[3]~output_o ;
wire \Bus[4]~output_o ;
wire \Bus[5]~output_o ;
wire \Bus[6]~output_o ;
wire \Bus[7]~output_o ;
wire \Bus[8]~output_o ;
wire \Bus[9]~output_o ;
wire \Bus[10]~output_o ;
wire \Bus[11]~output_o ;
wire \Bus[12]~output_o ;
wire \Bus[13]~output_o ;
wire \Bus[14]~output_o ;
wire \Bus[15]~output_o ;
wire \enaMARM~input_o ;
wire \enaPC~input_o ;
wire \tsb|Bus[3]~0_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ldIR~input_o ;
wire \ir|register|ff_0|Add0~0_combout ;
wire \reset~input_o ;
wire \ir|register|ff_0|Q~q ;
wire \DR[1]~input_o ;
wire \DR[2]~input_o ;
wire \DR[0]~input_o ;
wire \regWE~input_o ;
wire \reg_file|comb~7_combout ;
wire \reg_file|r6|ff_0|Add0~0_combout ;
wire \reg_file|r6|ff_0|Q~q ;
wire \reg_file|comb~4_combout ;
wire \reg_file|r2|ff_0|Add0~0_combout ;
wire \reg_file|r2|ff_0|Q~q ;
wire \SR0[1]~input_o ;
wire \SR0[2]~input_o ;
wire \reg_file|comb~6_combout ;
wire \reg_file|r0|ff_0|Add0~0_combout ;
wire \reg_file|r0|ff_0|Q~q ;
wire \reg_file|comb~5_combout ;
wire \reg_file|r4|ff_0|Add0~0_combout ;
wire \reg_file|r4|ff_0|Q~q ;
wire \reg_file|mux0|out[0]~2_combout ;
wire \reg_file|mux0|out[0]~3_combout ;
wire \selEAB1~input_o ;
wire \SR0[0]~input_o ;
wire \ldPC~input_o ;
wire \selPC[0]~input_o ;
wire \selPC[1]~input_o ;
wire \pc|PC_inc[0]~45_combout ;
wire \pc|PC[0]~24_combout ;
wire \pc|PC[0]~25_combout ;
wire \pc|PC[0]~26_combout ;
wire \pc|PC[0]~26clkctrl_outclk ;
wire \pc|pc_reg|ff_0|Add0~0_combout ;
wire \pc|pc_reg|ff_0|Q~q ;
wire \eab|adder_input_1[0]~0_combout ;
wire \reg_file|comb~0_combout ;
wire \reg_file|r5|ff_0|Add0~0_combout ;
wire \reg_file|r5|ff_0|Q~q ;
wire \reg_file|comb~3_combout ;
wire \reg_file|r7|ff_0|Add0~0_combout ;
wire \reg_file|r7|ff_0|Q~q ;
wire \reg_file|comb~1_combout ;
wire \reg_file|r3|ff_0|Add0~0_combout ;
wire \reg_file|r3|ff_0|Q~q ;
wire \reg_file|comb~2_combout ;
wire \reg_file|r1|ff_0|Add0~0_combout ;
wire \reg_file|r1|ff_0|Q~q ;
wire \reg_file|mux0|out[0]~0_combout ;
wire \reg_file|mux0|out[0]~1_combout ;
wire \eab|adder_input_1[0]~1_combout ;
wire \eab|eabOut[0]~0_combout ;
wire \aluControl[0]~input_o ;
wire \aluControl[1]~input_o ;
wire \tsb|Bus[0]~3_combout ;
wire \tsb|Bus[0]~4_combout ;
wire \tsb|Bus[0]~5_combout ;
wire \reg_file|mux0|out[0]~4_combout ;
wire \selMAR~input_o ;
wire \enaALU~input_o ;
wire \tsb|Bus[3]~1_combout ;
wire \ldMDR~input_o ;
wire \selMDR~input_o ;
wire \memory|MDR_reg|ff_5|Add0~5_combout ;
wire \ldMAR~input_o ;
wire \enaMDR~input_o ;
wire \tsb|Bus[15]~10_combout ;
wire \tsb|Bus[15]~10clkctrl_outclk ;
wire \tsb|Bus[9]~56_combout ;
wire \pc|pc_reg|ff_14|Add0~0_combout ;
wire \pc|pc_reg|ff_14|Q~q ;
wire \reg_file|r7|ff_14|Add0~0_combout ;
wire \reg_file|r7|ff_14|Q~q ;
wire \reg_file|r5|ff_14|Add0~0_combout ;
wire \reg_file|r5|ff_14|Q~q ;
wire \reg_file|r3|ff_14|Add0~0_combout ;
wire \reg_file|r3|ff_14|Q~q ;
wire \reg_file|r1|ff_14|Add0~0_combout ;
wire \reg_file|r1|ff_14|Q~q ;
wire \reg_file|mux0|out[14]~72_combout ;
wire \reg_file|mux0|out[14]~73_combout ;
wire \reg_file|r6|ff_14|Add0~0_combout ;
wire \reg_file|r6|ff_14|Q~q ;
wire \reg_file|r0|ff_14|Add0~0_combout ;
wire \reg_file|r0|ff_14|Q~q ;
wire \reg_file|r4|ff_14|Add0~0_combout ;
wire \reg_file|r4|ff_14|Q~q ;
wire \reg_file|mux0|out[14]~70_combout ;
wire \reg_file|r2|ff_14|Add0~0_combout ;
wire \reg_file|r2|ff_14|Q~q ;
wire \reg_file|mux0|out[14]~71_combout ;
wire \reg_file|mux0|out[14]~74_combout ;
wire \eab|adder_input_1[14]~15_combout ;
wire \selEAB2[0]~input_o ;
wire \ir|register|ff_8|Add0~0_combout ;
wire \ir|register|ff_8|Q~q ;
wire \selEAB2[1]~input_o ;
wire \pc|pc_reg|ff_10|Add0~0_combout ;
wire \pc|pc_reg|ff_10|Q~q ;
wire \reg_file|r6|ff_10|Add0~0_combout ;
wire \reg_file|r6|ff_10|Q~q ;
wire \reg_file|r2|ff_10|Add0~0_combout ;
wire \reg_file|r2|ff_10|Q~q ;
wire \reg_file|r0|ff_10|Add0~0_combout ;
wire \reg_file|r0|ff_10|Q~q ;
wire \reg_file|r4|ff_10|Add0~0_combout ;
wire \reg_file|r4|ff_10|Q~q ;
wire \reg_file|mux0|out[10]~50_combout ;
wire \reg_file|mux0|out[10]~51_combout ;
wire \reg_file|r7|ff_10|Add0~0_combout ;
wire \reg_file|r7|ff_10|Q~q ;
wire \reg_file|r3|ff_10|Add0~0_combout ;
wire \reg_file|r3|ff_10|Q~q ;
wire \reg_file|r1|ff_10|Add0~0_combout ;
wire \reg_file|r1|ff_10|Q~q ;
wire \reg_file|mux0|out[10]~52_combout ;
wire \reg_file|r5|ff_10|Add0~0_combout ;
wire \reg_file|r5|ff_10|Q~q ;
wire \reg_file|mux0|out[10]~53_combout ;
wire \reg_file|mux0|out[10]~54_combout ;
wire \eab|adder_input_1[10]~11_combout ;
wire \eab|mux_2_input[6]~1_combout ;
wire \eab|mux_2_input[6]~1clkctrl_outclk ;
wire \pc|pc_reg|ff_9|Add0~0_combout ;
wire \pc|pc_reg|ff_9|Q~q ;
wire \reg_file|r7|ff_9|Add0~0_combout ;
wire \reg_file|r7|ff_9|Q~q ;
wire \reg_file|r5|ff_9|Add0~0_combout ;
wire \reg_file|r5|ff_9|Q~q ;
wire \reg_file|r1|ff_9|Add0~0_combout ;
wire \reg_file|r1|ff_9|Q~q ;
wire \reg_file|r3|ff_9|Add0~0_combout ;
wire \reg_file|r3|ff_9|Q~q ;
wire \reg_file|mux0|out[9]~47_combout ;
wire \reg_file|mux0|out[9]~48_combout ;
wire \reg_file|r2|ff_9|Add0~0_combout ;
wire \reg_file|r2|ff_9|Q~q ;
wire \reg_file|r6|ff_9|Add0~0_combout ;
wire \reg_file|r6|ff_9|Q~q ;
wire \reg_file|r4|ff_9|Add0~0_combout ;
wire \reg_file|r4|ff_9|Q~q ;
wire \reg_file|r0|ff_9|Add0~0_combout ;
wire \reg_file|r0|ff_9|Q~q ;
wire \reg_file|mux0|out[9]~45_combout ;
wire \reg_file|mux0|out[9]~46_combout ;
wire \reg_file|mux0|out[9]~49_combout ;
wire \eab|adder_input_1[9]~10_combout ;
wire \eab|mux_2_input[10]~0_combout ;
wire \pc|pc_reg|ff_4|Add0~0_combout ;
wire \pc|pc_reg|ff_4|Q~q ;
wire \ir|register|ff_4|Add0~0_combout ;
wire \ir|register|ff_4|Q~q ;
wire \memory|MDR_reg|ff_4|Add0~5_combout ;
wire \pc|pc_reg|ff_13|Add0~0_combout ;
wire \pc|pc_reg|ff_13|Q~q ;
wire \eab|adder_input_2[10]~9 ;
wire \eab|adder_input_2[11]~11 ;
wire \eab|adder_input_2[12]~13 ;
wire \eab|adder_input_2[13]~14_combout ;
wire \reg_file|r7|ff_13|Add0~0_combout ;
wire \reg_file|r7|ff_13|Q~q ;
wire \reg_file|r5|ff_13|Add0~0_combout ;
wire \reg_file|r5|ff_13|Q~q ;
wire \reg_file|r1|ff_13|Add0~0_combout ;
wire \reg_file|r1|ff_13|Q~q ;
wire \reg_file|r3|ff_13|Add0~0_combout ;
wire \reg_file|r3|ff_13|Q~q ;
wire \reg_file|mux0|out[13]~67_combout ;
wire \reg_file|mux0|out[13]~68_combout ;
wire \reg_file|r2|ff_13|Add0~0_combout ;
wire \reg_file|r2|ff_13|Q~q ;
wire \reg_file|r6|ff_13|Add0~0_combout ;
wire \reg_file|r6|ff_13|Q~q ;
wire \reg_file|r4|ff_13|Add0~0_combout ;
wire \reg_file|r4|ff_13|Q~q ;
wire \reg_file|r0|ff_13|Add0~0_combout ;
wire \reg_file|r0|ff_13|Q~q ;
wire \reg_file|mux0|out[13]~65_combout ;
wire \reg_file|mux0|out[13]~66_combout ;
wire \reg_file|mux0|out[13]~69_combout ;
wire \eab|adder_input_1[13]~14_combout ;
wire \pc|pc_reg|ff_12|Add0~0_combout ;
wire \pc|pc_reg|ff_12|Q~q ;
wire \eab|adder_input_2[12]~12_combout ;
wire \pc|pc_reg|ff_11|Add0~0_combout ;
wire \pc|pc_reg|ff_11|Q~q ;
wire \memWE~input_o ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \memory|MAR_reg|ff_0|Add0~0_combout ;
wire \memory|MAR_reg|ff_0|Q~q ;
wire \ir|register|ff_1|Add0~0_combout ;
wire \ir|register|ff_1|Q~q ;
wire \ir|register|ff_2|Add0~0_combout ;
wire \ir|register|ff_2|Q~q ;
wire \reg_file|r2|ff_2|Add0~0_combout ;
wire \reg_file|r2|ff_2|Q~q ;
wire \reg_file|r0|ff_2|Add0~0_combout ;
wire \reg_file|r0|ff_2|Q~q ;
wire \reg_file|r4|ff_2|Add0~0_combout ;
wire \reg_file|r4|ff_2|Q~q ;
wire \reg_file|mux0|out[2]~12_combout ;
wire \reg_file|r6|ff_2|Add0~0_combout ;
wire \reg_file|r6|ff_2|Q~q ;
wire \reg_file|mux0|out[2]~13_combout ;
wire \reg_file|r7|ff_2|Add0~0_combout ;
wire \reg_file|r7|ff_2|Q~q ;
wire \reg_file|r5|ff_2|Add0~0_combout ;
wire \reg_file|r5|ff_2|Q~q ;
wire \reg_file|r3|ff_2|Add0~0_combout ;
wire \reg_file|r3|ff_2|Q~q ;
wire \reg_file|r1|ff_2|Add0~0_combout ;
wire \reg_file|r1|ff_2|Q~q ;
wire \reg_file|mux0|out[2]~10_combout ;
wire \reg_file|mux0|out[2]~11_combout ;
wire \reg_file|mux0|out[2]~14_combout ;
wire \eab|adder_input_1[2]~3_combout ;
wire \eab|eabOut[0]~1 ;
wire \eab|eabOut[1]~2_combout ;
wire \pc|PC_inc[1]~15_combout ;
wire \pc|PC[1]~27_combout ;
wire \pc|PC[1]~28_combout ;
wire \pc|pc_reg|ff_1|Add0~0_combout ;
wire \pc|pc_reg|ff_1|Q~q ;
wire \reg_file|r5|ff_1|Add0~0_combout ;
wire \reg_file|r5|ff_1|Q~q ;
wire \reg_file|r7|ff_1|Add0~0_combout ;
wire \reg_file|r7|ff_1|Q~q ;
wire \reg_file|r1|ff_1|Add0~0_combout ;
wire \reg_file|r1|ff_1|Q~q ;
wire \reg_file|r3|ff_1|Add0~0_combout ;
wire \reg_file|r3|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~5_combout ;
wire \reg_file|mux0|out[1]~6_combout ;
wire \reg_file|r2|ff_1|Add0~0_combout ;
wire \reg_file|r2|ff_1|Q~q ;
wire \reg_file|r6|ff_1|Add0~0_combout ;
wire \reg_file|r6|ff_1|Q~q ;
wire \reg_file|r4|ff_1|Add0~0_combout ;
wire \reg_file|r4|ff_1|Q~q ;
wire \reg_file|r0|ff_1|Add0~0_combout ;
wire \reg_file|r0|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~7_combout ;
wire \reg_file|mux0|out[1]~8_combout ;
wire \reg_file|mux0|out[1]~9_combout ;
wire \eab|adder_input_1[1]~2_combout ;
wire \eab|eabOut[1]~3 ;
wire \eab|eabOut[2]~4_combout ;
wire \pc|PC_inc[1]~16 ;
wire \pc|PC_inc[2]~17_combout ;
wire \pc|PC[2]~29_combout ;
wire \pc|PC[2]~30_combout ;
wire \pc|pc_reg|ff_2|Add0~0_combout ;
wire \pc|pc_reg|ff_2|Q~q ;
wire \memory|MDR_reg|ff_2|Add0~5_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \memory|MDR_reg|ff_3|Add0~5_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \memory|MAR_reg|ff_4|Add0~0_combout ;
wire \memory|MAR_reg|ff_4|Q~q ;
wire \memory|MAR_reg|ff_5|Add0~0_combout ;
wire \memory|MAR_reg|ff_5|Q~q ;
wire \pc|pc_reg|ff_6|Add0~0_combout ;
wire \pc|pc_reg|ff_6|Q~q ;
wire \memory|MDR_reg|ff_6|Add0~5_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \memory|MAR_reg|ff_7|Add0~0_combout ;
wire \memory|MAR_reg|ff_7|Q~q ;
wire \memory|MAR_reg|ff_8|Add0~0_combout ;
wire \memory|MAR_reg|ff_8|Q~q ;
wire \memory|MAR_reg|ff_9|Add0~0_combout ;
wire \memory|MAR_reg|ff_9|Q~q ;
wire \memory|MAR_reg|ff_10|Add0~0_combout ;
wire \memory|MAR_reg|ff_10|Q~q ;
wire \memory|MAR_reg|ff_11|Add0~0_combout ;
wire \memory|MAR_reg|ff_11|Q~q ;
wire \memory|MAR_reg|ff_12|Add0~0_combout ;
wire \memory|MAR_reg|ff_12|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \memory|MDR_reg|ff_6|Add0~2_combout ;
wire \memory|MDR_reg|ff_6|Add0~3_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory|MDR_reg|ff_6|Add0~0_combout ;
wire \memory|MDR_reg|ff_6|Add0~1_combout ;
wire \memory|MDR_reg|ff_6|Add0~4_combout ;
wire \memory|MDR_reg|ff_6|Add0~6_combout ;
wire \memory|MDR_reg|ff_6|Q~q ;
wire \reg_file|r6|ff_6|Add0~0_combout ;
wire \reg_file|r6|ff_6|Q~q ;
wire \reg_file|r2|ff_6|Add0~0_combout ;
wire \reg_file|r2|ff_6|Q~q ;
wire \reg_file|r0|ff_6|Add0~0_combout ;
wire \reg_file|r0|ff_6|Q~q ;
wire \reg_file|r4|ff_6|Add0~0_combout ;
wire \reg_file|r4|ff_6|Q~q ;
wire \reg_file|mux0|out[6]~30_combout ;
wire \reg_file|mux0|out[6]~31_combout ;
wire \reg_file|r5|ff_6|Add0~0_combout ;
wire \reg_file|r5|ff_6|Q~q ;
wire \reg_file|r7|ff_6|Add0~0_combout ;
wire \reg_file|r7|ff_6|Q~q ;
wire \reg_file|r3|ff_6|Add0~0_combout ;
wire \reg_file|r3|ff_6|Q~q ;
wire \reg_file|r1|ff_6|Add0~0_combout ;
wire \reg_file|r1|ff_6|Q~q ;
wire \reg_file|mux0|out[6]~32_combout ;
wire \reg_file|mux0|out[6]~33_combout ;
wire \tsb|Bus[6]~41_combout ;
wire \SR1[0]~input_o ;
wire \SR1[1]~input_o ;
wire \SR1[2]~input_o ;
wire \alu|adder_in_b[6]~37_combout ;
wire \alu|adder_in_b[6]~38_combout ;
wire \alu|adder_in_b[6]~35_combout ;
wire \alu|adder_in_b[6]~36_combout ;
wire \alu|adder_in_b[6]~39_combout ;
wire \reg_file|mux0|out[6]~34_combout ;
wire \tsb|Bus[6]~42_combout ;
wire \reg_file|r5|ff_5|Add0~0_combout ;
wire \reg_file|r5|ff_5|Q~q ;
wire \reg_file|r7|ff_5|Add0~0_combout ;
wire \reg_file|r7|ff_5|Q~q ;
wire \reg_file|r3|ff_5|Add0~0_combout ;
wire \reg_file|r3|ff_5|Q~q ;
wire \reg_file|r1|ff_5|Add0~0_combout ;
wire \reg_file|r1|ff_5|Q~q ;
wire \reg_file|mux0|out[5]~27_combout ;
wire \reg_file|mux0|out[5]~28_combout ;
wire \reg_file|r2|ff_5|Add0~0_combout ;
wire \reg_file|r2|ff_5|Q~q ;
wire \reg_file|r6|ff_5|Add0~0_combout ;
wire \reg_file|r6|ff_5|Q~q ;
wire \reg_file|r4|ff_5|Add0~0_combout ;
wire \reg_file|r4|ff_5|Q~q ;
wire \reg_file|r0|ff_5|Add0~0_combout ;
wire \reg_file|r0|ff_5|Q~q ;
wire \reg_file|mux0|out[5]~25_combout ;
wire \reg_file|mux0|out[5]~26_combout ;
wire \reg_file|mux0|out[5]~29_combout ;
wire \alu|adder_in_b[5]~32_combout ;
wire \alu|adder_in_b[5]~33_combout ;
wire \alu|adder_in_b[5]~30_combout ;
wire \alu|adder_in_b[5]~31_combout ;
wire \alu|adder_in_b[5]~34_combout ;
wire \reg_file|r6|ff_4|Add0~0_combout ;
wire \reg_file|r6|ff_4|Q~q ;
wire \reg_file|r2|ff_4|Add0~0_combout ;
wire \reg_file|r2|ff_4|Q~q ;
wire \reg_file|r0|ff_4|Add0~0_combout ;
wire \reg_file|r0|ff_4|Q~q ;
wire \reg_file|r4|ff_4|Add0~0_combout ;
wire \reg_file|r4|ff_4|Q~q ;
wire \alu|adder_in_b[4]~26_combout ;
wire \alu|adder_in_b[4]~27_combout ;
wire \reg_file|r7|ff_4|Add0~0_combout ;
wire \reg_file|r7|ff_4|Q~q ;
wire \reg_file|r3|ff_4|Add0~0_combout ;
wire \reg_file|r3|ff_4|Q~q ;
wire \reg_file|r1|ff_4|Add0~0_combout ;
wire \reg_file|r1|ff_4|Q~q ;
wire \alu|adder_in_b[4]~24_combout ;
wire \alu|adder_in_b[4]~25_combout ;
wire \alu|adder_in_b[4]~28_combout ;
wire \alu|adder_in_b[4]~29_combout ;
wire \reg_file|r2|ff_3|Add0~0_combout ;
wire \reg_file|r2|ff_3|Q~q ;
wire \reg_file|r6|ff_3|Add0~0_combout ;
wire \reg_file|r6|ff_3|Q~q ;
wire \reg_file|r0|ff_3|Add0~0_combout ;
wire \reg_file|r0|ff_3|Q~q ;
wire \reg_file|r4|ff_3|Add0~0_combout ;
wire \reg_file|r4|ff_3|Q~q ;
wire \reg_file|mux0|out[3]~17_combout ;
wire \reg_file|mux0|out[3]~18_combout ;
wire \reg_file|r5|ff_3|Add0~0_combout ;
wire \reg_file|r5|ff_3|Q~q ;
wire \reg_file|r7|ff_3|Add0~0_combout ;
wire \reg_file|r7|ff_3|Q~q ;
wire \reg_file|r3|ff_3|Add0~0_combout ;
wire \reg_file|r3|ff_3|Q~q ;
wire \reg_file|r1|ff_3|Add0~0_combout ;
wire \reg_file|r1|ff_3|Q~q ;
wire \reg_file|mux0|out[3]~15_combout ;
wire \reg_file|mux0|out[3]~16_combout ;
wire \reg_file|mux0|out[3]~19_combout ;
wire \ir|register|ff_3|Add0~0_combout ;
wire \ir|register|ff_3|Q~q ;
wire \alu|adder_in_b[3]~18_combout ;
wire \alu|adder_in_b[3]~19_combout ;
wire \alu|adder_in_b[3]~20_combout ;
wire \alu|adder_in_b[3]~21_combout ;
wire \alu|adder_in_b[3]~22_combout ;
wire \alu|adder_in_b[3]~23_combout ;
wire \alu|adder_in_b[2]~14_combout ;
wire \alu|adder_in_b[2]~15_combout ;
wire \alu|adder_in_b[2]~12_combout ;
wire \alu|adder_in_b[2]~13_combout ;
wire \alu|adder_in_b[2]~16_combout ;
wire \alu|adder_in_b[2]~17_combout ;
wire \alu|adder_in_b[1]~6_combout ;
wire \alu|adder_in_b[1]~7_combout ;
wire \alu|adder_in_b[1]~8_combout ;
wire \alu|adder_in_b[1]~9_combout ;
wire \alu|adder_in_b[1]~10_combout ;
wire \alu|adder_in_b[1]~11_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~12_combout ;
wire \tsb|Bus[6]~43_combout ;
wire \tsb|Bus[6]~44_combout ;
wire \ir|register|ff_6|Add0~0_combout ;
wire \ir|register|ff_6|Q~q ;
wire \eab|adder_input_2[6]~0_combout ;
wire \eab|adder_input_1[6]~7_combout ;
wire \pc|pc_reg|ff_5|Add0~0_combout ;
wire \pc|pc_reg|ff_5|Q~q ;
wire \eab|adder_input_1[5]~6_combout ;
wire \eab|eabOut[2]~5 ;
wire \eab|eabOut[3]~6_combout ;
wire \pc|PC_inc[2]~18 ;
wire \pc|PC_inc[3]~19_combout ;
wire \pc|PC[3]~31_combout ;
wire \pc|PC[3]~32_combout ;
wire \pc|pc_reg|ff_3|Add0~0_combout ;
wire \pc|pc_reg|ff_3|Q~q ;
wire \eab|adder_input_1[3]~4_combout ;
wire \eab|eabOut[3]~7 ;
wire \eab|eabOut[4]~9 ;
wire \eab|eabOut[5]~11 ;
wire \eab|eabOut[6]~12_combout ;
wire \tsb|Bus[6]~45_combout ;
wire \tsb|Bus[6]~46_combout ;
wire \memory|MAR_reg|ff_6|Add0~0_combout ;
wire \memory|MAR_reg|ff_6|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \memory|MDR_reg|ff_3|Add0~0_combout ;
wire \memory|MDR_reg|ff_3|Add0~1_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory|MDR_reg|ff_3|Add0~2_combout ;
wire \memory|MDR_reg|ff_3|Add0~3_combout ;
wire \memory|MDR_reg|ff_3|Add0~4_combout ;
wire \memory|MDR_reg|ff_3|Add0~6_combout ;
wire \memory|MDR_reg|ff_3|Q~q ;
wire \tsb|Bus[3]~24_combout ;
wire \tsb|Bus[3]~23_combout ;
wire \alu|Add0~6_combout ;
wire \tsb|Bus[3]~25_combout ;
wire \tsb|Bus[3]~26_combout ;
wire \tsb|Bus[3]~27_combout ;
wire \tsb|Bus[3]~28_combout ;
wire \memory|MAR_reg|ff_3|Add0~0_combout ;
wire \memory|MAR_reg|ff_3|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \memory|MDR_reg|ff_2|Add0~2_combout ;
wire \memory|MDR_reg|ff_2|Add0~3_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory|MDR_reg|ff_2|Add0~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory|MDR_reg|ff_2|Add0~1_combout ;
wire \memory|MDR_reg|ff_2|Add0~4_combout ;
wire \memory|MDR_reg|ff_2|Add0~6_combout ;
wire \memory|MDR_reg|ff_2|Q~q ;
wire \tsb|Bus[2]~18_combout ;
wire \tsb|Bus[2]~17_combout ;
wire \alu|Add0~4_combout ;
wire \tsb|Bus[2]~19_combout ;
wire \tsb|Bus[2]~20_combout ;
wire \tsb|Bus[2]~21_combout ;
wire \tsb|Bus[2]~22_combout ;
wire \memory|MAR_reg|ff_2|Add0~0_combout ;
wire \memory|MAR_reg|ff_2|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \memory|MDR_reg|ff_1|Add0~1_combout ;
wire \memory|MDR_reg|ff_1|Add0~0_combout ;
wire \memory|MDR_reg|ff_1|Add0~2_combout ;
wire \memory|MDR_reg|ff_1|Q~q ;
wire \tsb|Bus[1]~12_combout ;
wire \tsb|Bus[1]~11_combout ;
wire \alu|Add0~2_combout ;
wire \tsb|Bus[1]~13_combout ;
wire \tsb|Bus[1]~14_combout ;
wire \tsb|Bus[1]~15_combout ;
wire \tsb|Bus[1]~16_combout ;
wire \memory|MAR_reg|ff_1|Add0~0_combout ;
wire \memory|MAR_reg|ff_1|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \memory|MDR_reg|ff_11|Add0~1_combout ;
wire \memory|MDR_reg|ff_11|Add0~0_combout ;
wire \memory|MDR_reg|ff_11|Add0~2_combout ;
wire \memory|MDR_reg|ff_11|Q~q ;
wire \reg_file|r1|ff_11|Add0~0_combout ;
wire \reg_file|r1|ff_11|Q~q ;
wire \reg_file|r3|ff_11|Add0~0_combout ;
wire \reg_file|r3|ff_11|Q~q ;
wire \alu|adder_in_b[11]~60_combout ;
wire \reg_file|r5|ff_11|Add0~0_combout ;
wire \reg_file|r5|ff_11|Q~q ;
wire \alu|adder_in_b[11]~61_combout ;
wire \reg_file|r6|ff_11|Add0~0_combout ;
wire \reg_file|r6|ff_11|Q~q ;
wire \reg_file|r2|ff_11|Add0~0_combout ;
wire \reg_file|r2|ff_11|Q~q ;
wire \reg_file|r0|ff_11|Add0~0_combout ;
wire \reg_file|r0|ff_11|Q~q ;
wire \reg_file|r4|ff_11|Add0~0_combout ;
wire \reg_file|r4|ff_11|Q~q ;
wire \alu|adder_in_b[11]~62_combout ;
wire \alu|adder_in_b[11]~63_combout ;
wire \alu|adder_in_b[11]~64_combout ;
wire \tsb|Bus[11]~70_combout ;
wire \reg_file|mux0|out[11]~55_combout ;
wire \reg_file|mux0|out[11]~56_combout ;
wire \tsb|Bus[11]~69_combout ;
wire \alu|adder_in_b[10]~55_combout ;
wire \alu|adder_in_b[10]~56_combout ;
wire \alu|adder_in_b[10]~57_combout ;
wire \alu|adder_in_b[10]~58_combout ;
wire \alu|adder_in_b[10]~59_combout ;
wire \alu|adder_in_b[9]~50_combout ;
wire \alu|adder_in_b[9]~51_combout ;
wire \alu|adder_in_b[9]~52_combout ;
wire \alu|adder_in_b[9]~53_combout ;
wire \alu|adder_in_b[9]~54_combout ;
wire \reg_file|r1|ff_8|Add0~0_combout ;
wire \reg_file|r1|ff_8|Q~q ;
wire \reg_file|r3|ff_8|Add0~0_combout ;
wire \reg_file|r3|ff_8|Q~q ;
wire \alu|adder_in_b[8]~45_combout ;
wire \reg_file|r7|ff_8|Add0~0_combout ;
wire \reg_file|r7|ff_8|Q~q ;
wire \reg_file|r5|ff_8|Add0~0_combout ;
wire \reg_file|r5|ff_8|Q~q ;
wire \alu|adder_in_b[8]~46_combout ;
wire \reg_file|r2|ff_8|Add0~0_combout ;
wire \reg_file|r2|ff_8|Q~q ;
wire \reg_file|r6|ff_8|Add0~0_combout ;
wire \reg_file|r6|ff_8|Q~q ;
wire \reg_file|r0|ff_8|Add0~0_combout ;
wire \reg_file|r0|ff_8|Q~q ;
wire \reg_file|r4|ff_8|Add0~0_combout ;
wire \reg_file|r4|ff_8|Q~q ;
wire \alu|adder_in_b[8]~47_combout ;
wire \alu|adder_in_b[8]~48_combout ;
wire \alu|adder_in_b[8]~49_combout ;
wire \reg_file|mux0|out[8]~42_combout ;
wire \reg_file|mux0|out[8]~43_combout ;
wire \reg_file|mux0|out[8]~40_combout ;
wire \reg_file|mux0|out[8]~41_combout ;
wire \reg_file|mux0|out[8]~44_combout ;
wire \reg_file|r6|ff_7|Add0~0_combout ;
wire \reg_file|r6|ff_7|Q~q ;
wire \reg_file|r2|ff_7|Add0~0_combout ;
wire \reg_file|r2|ff_7|Q~q ;
wire \reg_file|r0|ff_7|Add0~0_combout ;
wire \reg_file|r0|ff_7|Q~q ;
wire \reg_file|r4|ff_7|Add0~0_combout ;
wire \reg_file|r4|ff_7|Q~q ;
wire \alu|adder_in_b[7]~42_combout ;
wire \alu|adder_in_b[7]~43_combout ;
wire \reg_file|r7|ff_7|Add0~0_combout ;
wire \reg_file|r7|ff_7|Q~q ;
wire \reg_file|r5|ff_7|Add0~0_combout ;
wire \reg_file|r5|ff_7|Q~q ;
wire \reg_file|r3|ff_7|Add0~0_combout ;
wire \reg_file|r3|ff_7|Q~q ;
wire \reg_file|r1|ff_7|Add0~0_combout ;
wire \reg_file|r1|ff_7|Q~q ;
wire \alu|adder_in_b[7]~40_combout ;
wire \alu|adder_in_b[7]~41_combout ;
wire \alu|adder_in_b[7]~44_combout ;
wire \reg_file|mux0|out[7]~35_combout ;
wire \reg_file|mux0|out[7]~36_combout ;
wire \reg_file|mux0|out[7]~37_combout ;
wire \reg_file|mux0|out[7]~38_combout ;
wire \reg_file|mux0|out[7]~39_combout ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~21 ;
wire \alu|Add0~22_combout ;
wire \tsb|Bus[11]~71_combout ;
wire \eab|adder_input_2[11]~10_combout ;
wire \pc|pc_reg|ff_8|Add0~0_combout ;
wire \pc|pc_reg|ff_8|Q~q ;
wire \eab|adder_input_1[8]~9_combout ;
wire \eab|adder_input_2[8]~4_combout ;
wire \eab|adder_input_1[7]~8_combout ;
wire \eab|adder_input_2[6]~1 ;
wire \eab|adder_input_2[7]~2_combout ;
wire \eab|eabOut[6]~13 ;
wire \eab|eabOut[7]~15 ;
wire \eab|eabOut[8]~17 ;
wire \eab|eabOut[9]~19 ;
wire \eab|eabOut[10]~21 ;
wire \eab|eabOut[11]~22_combout ;
wire \tsb|Bus[11]~72_combout ;
wire \tsb|Bus[11]~73_combout ;
wire \reg_file|r7|ff_11|Add0~0_combout ;
wire \reg_file|r7|ff_11|Q~q ;
wire \reg_file|mux0|out[11]~57_combout ;
wire \reg_file|mux0|out[11]~58_combout ;
wire \reg_file|mux0|out[11]~59_combout ;
wire \eab|adder_input_1[11]~12_combout ;
wire \eab|eabOut[11]~23 ;
wire \eab|eabOut[12]~24_combout ;
wire \tsb|Bus[12]~77_combout ;
wire \reg_file|r7|ff_12|Add0~0_combout ;
wire \reg_file|r7|ff_12|Q~q ;
wire \reg_file|r1|ff_12|Add0~0_combout ;
wire \reg_file|r1|ff_12|Q~q ;
wire \reg_file|r3|ff_12|Add0~0_combout ;
wire \reg_file|r3|ff_12|Q~q ;
wire \alu|adder_in_b[12]~65_combout ;
wire \reg_file|r5|ff_12|Add0~0_combout ;
wire \reg_file|r5|ff_12|Q~q ;
wire \alu|adder_in_b[12]~66_combout ;
wire \reg_file|r0|ff_12|Add0~0_combout ;
wire \reg_file|r0|ff_12|Q~q ;
wire \alu|adder_in_b[12]~67_combout ;
wire \reg_file|r2|ff_12|Add0~0_combout ;
wire \reg_file|r2|ff_12|Q~q ;
wire \reg_file|r6|ff_12|Add0~0_combout ;
wire \reg_file|r6|ff_12|Q~q ;
wire \alu|adder_in_b[12]~68_combout ;
wire \alu|adder_in_b[12]~69_combout ;
wire \tsb|Bus[12]~75_combout ;
wire \reg_file|mux0|out[12]~62_combout ;
wire \reg_file|mux0|out[12]~63_combout ;
wire \tsb|Bus[12]~74_combout ;
wire \alu|Add0~23 ;
wire \alu|Add0~24_combout ;
wire \tsb|Bus[12]~76_combout ;
wire \memory|MDR_reg|ff_12|Add0~5_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \memory|MDR_reg|ff_12|Add0~2_combout ;
wire \memory|MDR_reg|ff_12|Add0~3_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory|MDR_reg|ff_12|Add0~0_combout ;
wire \memory|MDR_reg|ff_12|Add0~1_combout ;
wire \memory|MDR_reg|ff_12|Add0~4_combout ;
wire \memory|MDR_reg|ff_12|Add0~6_combout ;
wire \memory|MDR_reg|ff_12|Q~q ;
wire \tsb|Bus[12]~78_combout ;
wire \reg_file|r4|ff_12|Add0~0_combout ;
wire \reg_file|r4|ff_12|Q~q ;
wire \reg_file|mux0|out[12]~60_combout ;
wire \reg_file|mux0|out[12]~61_combout ;
wire \reg_file|mux0|out[12]~64_combout ;
wire \eab|adder_input_1[12]~13_combout ;
wire \eab|eabOut[12]~25 ;
wire \eab|eabOut[13]~26_combout ;
wire \tsb|Bus[13]~82_combout ;
wire \alu|adder_in_b[13]~70_combout ;
wire \alu|adder_in_b[13]~71_combout ;
wire \alu|adder_in_b[13]~72_combout ;
wire \alu|adder_in_b[13]~73_combout ;
wire \alu|adder_in_b[13]~74_combout ;
wire \alu|Add0~25 ;
wire \alu|Add0~26_combout ;
wire \tsb|Bus[13]~80_combout ;
wire \tsb|Bus[13]~79_combout ;
wire \tsb|Bus[13]~81_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \memory|MDR_reg|ff_13|Add0~1_combout ;
wire \memory|MDR_reg|ff_13|Add0~0_combout ;
wire \memory|MDR_reg|ff_13|Add0~2_combout ;
wire \memory|MDR_reg|ff_13|Q~q ;
wire \tsb|Bus[13]~83_combout ;
wire \memory|MAR_reg|ff_13|Add0~0_combout ;
wire \memory|MAR_reg|ff_13|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory|MDR_reg|ff_4|Add0~0_combout ;
wire \memory|MDR_reg|ff_4|Add0~1_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \memory|MDR_reg|ff_4|Add0~2_combout ;
wire \memory|MDR_reg|ff_4|Add0~3_combout ;
wire \memory|MDR_reg|ff_4|Add0~4_combout ;
wire \memory|MDR_reg|ff_4|Add0~6_combout ;
wire \memory|MDR_reg|ff_4|Q~q ;
wire \tsb|Bus[4]~29_combout ;
wire \reg_file|mux0|out[4]~22_combout ;
wire \reg_file|mux0|out[4]~23_combout ;
wire \tsb|Bus[4]~30_combout ;
wire \alu|Add0~8_combout ;
wire \tsb|Bus[4]~31_combout ;
wire \tsb|Bus[4]~32_combout ;
wire \tsb|Bus[4]~33_combout ;
wire \tsb|Bus[4]~34_combout ;
wire \reg_file|r5|ff_4|Add0~0_combout ;
wire \reg_file|r5|ff_4|Q~q ;
wire \reg_file|mux0|out[4]~20_combout ;
wire \reg_file|mux0|out[4]~21_combout ;
wire \reg_file|mux0|out[4]~24_combout ;
wire \eab|adder_input_1[4]~5_combout ;
wire \eab|eabOut[4]~8_combout ;
wire \pc|PC_inc[3]~20 ;
wire \pc|PC_inc[4]~21_combout ;
wire \pc|PC[4]~33_combout ;
wire \pc|PC[4]~45_combout ;
wire \pc|PC_inc[4]~22 ;
wire \pc|PC_inc[5]~23_combout ;
wire \pc|PC[5]~34_combout ;
wire \eab|eabOut[5]~10_combout ;
wire \pc|PC[5]~46_combout ;
wire \pc|PC_inc[5]~24 ;
wire \pc|PC_inc[6]~25_combout ;
wire \pc|PC[6]~35_combout ;
wire \pc|PC[6]~47_combout ;
wire \pc|PC_inc[6]~26 ;
wire \pc|PC_inc[7]~27_combout ;
wire \pc|PC[7]~36_combout ;
wire \eab|eabOut[7]~14_combout ;
wire \pc|PC[7]~48_combout ;
wire \pc|pc_reg|ff_7|Add0~0_combout ;
wire \pc|pc_reg|ff_7|Q~q ;
wire \tsb|Bus[7]~48_combout ;
wire \tsb|Bus[7]~47_combout ;
wire \alu|Add0~14_combout ;
wire \tsb|Bus[7]~49_combout ;
wire \tsb|Bus[7]~50_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \memory|MDR_reg|ff_7|Add0~1_combout ;
wire \memory|MDR_reg|ff_7|Add0~0_combout ;
wire \memory|MDR_reg|ff_7|Add0~2_combout ;
wire \memory|MDR_reg|ff_7|Q~q ;
wire \tsb|Bus[7]~51_combout ;
wire \tsb|Bus[7]~52_combout ;
wire \ir|register|ff_7|Add0~0_combout ;
wire \ir|register|ff_7|Q~q ;
wire \eab|adder_input_2[7]~3 ;
wire \eab|adder_input_2[8]~5 ;
wire \eab|adder_input_2[9]~6_combout ;
wire \eab|eabOut[9]~18_combout ;
wire \tsb|Bus[9]~62_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \memory|MDR_reg|ff_9|Add0~1_combout ;
wire \memory|MDR_reg|ff_9|Add0~0_combout ;
wire \memory|MDR_reg|ff_9|Add0~2_combout ;
wire \memory|MDR_reg|ff_9|Q~q ;
wire \tsb|Bus[9]~59_combout ;
wire \tsb|Bus[9]~60_combout ;
wire \alu|Add0~18_combout ;
wire \tsb|Bus[9]~61_combout ;
wire \tsb|Bus[9]~63_combout ;
wire \ir|register|ff_9|Add0~0_combout ;
wire \ir|register|ff_9|Q~q ;
wire \eab|adder_input_2[9]~7 ;
wire \eab|adder_input_2[10]~8_combout ;
wire \eab|eabOut[10]~20_combout ;
wire \tsb|Bus[10]~67_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \memory|MDR_reg|ff_10|Add0~2_combout ;
wire \memory|MDR_reg|ff_10|Add0~3_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory|MDR_reg|ff_10|Add0~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory|MDR_reg|ff_10|Add0~1_combout ;
wire \memory|MDR_reg|ff_10|Add0~4_combout ;
wire \memory|MDR_reg|ff_10|Add0~5_combout ;
wire \memory|MDR_reg|ff_10|Add0~6_combout ;
wire \memory|MDR_reg|ff_10|Q~q ;
wire \tsb|Bus[10]~65_combout ;
wire \alu|Add0~20_combout ;
wire \tsb|Bus[10]~64_combout ;
wire \tsb|Bus[10]~66_combout ;
wire \tsb|Bus[10]~68_combout ;
wire \ir|register|ff_10|Add0~0_combout ;
wire \ir|register|ff_10|Q~q ;
wire \eab|mux_2_input[10]~2_combout ;
wire \eab|mux_2_input[11]~3_combout ;
wire \eab|adder_input_2[13]~15 ;
wire \eab|adder_input_2[14]~16_combout ;
wire \eab|eabOut[13]~27 ;
wire \eab|eabOut[14]~28_combout ;
wire \tsb|Bus[14]~87_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \memory|MDR_reg|ff_14|Add0~1_combout ;
wire \memory|MDR_reg|ff_14|Add0~0_combout ;
wire \memory|MDR_reg|ff_14|Add0~2_combout ;
wire \memory|MDR_reg|ff_14|Q~q ;
wire \alu|adder_in_b[14]~77_combout ;
wire \alu|adder_in_b[14]~78_combout ;
wire \alu|adder_in_b[14]~75_combout ;
wire \alu|adder_in_b[14]~76_combout ;
wire \alu|adder_in_b[14]~79_combout ;
wire \tsb|Bus[14]~85_combout ;
wire \tsb|Bus[14]~84_combout ;
wire \alu|Add0~27 ;
wire \alu|Add0~28_combout ;
wire \tsb|Bus[14]~86_combout ;
wire \tsb|Bus[14]~88_combout ;
wire \memory|MAR_reg|ff_14|Add0~0_combout ;
wire \memory|MAR_reg|ff_14|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \memory|MDR_reg|ff_8|Add0~1_combout ;
wire \memory|MDR_reg|ff_8|Add0~0_combout ;
wire \memory|MDR_reg|ff_8|Add0~2_combout ;
wire \memory|MDR_reg|ff_8|Q~q ;
wire \eab|eabOut[8]~16_combout ;
wire \tsb|Bus[8]~57_combout ;
wire \tsb|Bus[8]~54_combout ;
wire \tsb|Bus[8]~53_combout ;
wire \alu|Add0~16_combout ;
wire \tsb|Bus[8]~55_combout ;
wire \tsb|Bus[8]~58_combout ;
wire \pc|PC_inc[7]~28 ;
wire \pc|PC_inc[8]~29_combout ;
wire \pc|PC[8]~37_combout ;
wire \pc|PC[8]~49_combout ;
wire \pc|PC_inc[8]~30 ;
wire \pc|PC_inc[9]~31_combout ;
wire \pc|PC[9]~38_combout ;
wire \pc|PC[9]~50_combout ;
wire \pc|PC_inc[9]~32 ;
wire \pc|PC_inc[10]~33_combout ;
wire \pc|PC[10]~39_combout ;
wire \pc|PC[10]~51_combout ;
wire \pc|PC_inc[10]~34 ;
wire \pc|PC_inc[11]~35_combout ;
wire \pc|PC[11]~40_combout ;
wire \pc|PC[11]~52_combout ;
wire \pc|PC_inc[11]~36 ;
wire \pc|PC_inc[12]~37_combout ;
wire \pc|PC[12]~41_combout ;
wire \pc|PC[12]~53_combout ;
wire \pc|PC_inc[12]~38 ;
wire \pc|PC_inc[13]~39_combout ;
wire \pc|PC[13]~42_combout ;
wire \pc|PC[13]~54_combout ;
wire \pc|PC_inc[13]~40 ;
wire \pc|PC_inc[14]~41_combout ;
wire \pc|PC[14]~43_combout ;
wire \pc|PC[14]~55_combout ;
wire \pc|PC_inc[14]~42 ;
wire \pc|PC_inc[15]~43_combout ;
wire \pc|PC[15]~44_combout ;
wire \reg_file|r7|ff_15|Add0~0_combout ;
wire \reg_file|r7|ff_15|Q~q ;
wire \reg_file|r3|ff_15|Add0~0_combout ;
wire \reg_file|r3|ff_15|Q~q ;
wire \reg_file|r1|ff_15|Add0~0_combout ;
wire \reg_file|r1|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~77_combout ;
wire \reg_file|r5|ff_15|Add0~0_combout ;
wire \reg_file|r5|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~78_combout ;
wire \reg_file|r2|ff_15|Add0~0_combout ;
wire \reg_file|r2|ff_15|Q~q ;
wire \reg_file|r0|ff_15|Add0~0_combout ;
wire \reg_file|r0|ff_15|Q~q ;
wire \reg_file|r4|ff_15|Add0~0_combout ;
wire \reg_file|r4|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~75_combout ;
wire \reg_file|r6|ff_15|Add0~0_combout ;
wire \reg_file|r6|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~76_combout ;
wire \reg_file|mux0|out[15]~79_combout ;
wire \eab|adder_input_1[15]~16_combout ;
wire \eab|adder_input_2[14]~17 ;
wire \eab|adder_input_2[15]~18_combout ;
wire \eab|eabOut[14]~29 ;
wire \eab|eabOut[15]~30_combout ;
wire \pc|PC[15]~56_combout ;
wire \pc|pc_reg|ff_15|Add0~0_combout ;
wire \pc|pc_reg|ff_15|Q~q ;
wire \tsb|Bus[15]~92_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \memory|MDR_reg|ff_15|Add0~1_combout ;
wire \memory|MDR_reg|ff_15|Add0~0_combout ;
wire \memory|MDR_reg|ff_15|Add0~2_combout ;
wire \memory|MDR_reg|ff_15|Q~q ;
wire \alu|adder_in_b[15]~82_combout ;
wire \alu|adder_in_b[15]~83_combout ;
wire \alu|adder_in_b[15]~80_combout ;
wire \alu|adder_in_b[15]~81_combout ;
wire \alu|adder_in_b[15]~84_combout ;
wire \alu|Add0~29 ;
wire \alu|Add0~30_combout ;
wire \tsb|Bus[15]~89_combout ;
wire \tsb|Bus[15]~90_combout ;
wire \tsb|Bus[15]~91_combout ;
wire \tsb|Bus[15]~93_combout ;
wire \memory|MAR_reg|ff_15|Add0~0_combout ;
wire \memory|MAR_reg|ff_15|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \memory|MDR_reg|ff_5|Add0~2_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \memory|MDR_reg|ff_5|Add0~3_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory|MDR_reg|ff_5|Add0~0_combout ;
wire \memory|MDR_reg|ff_5|Add0~1_combout ;
wire \memory|MDR_reg|ff_5|Add0~4_combout ;
wire \memory|MDR_reg|ff_5|Add0~6_combout ;
wire \memory|MDR_reg|ff_5|Q~q ;
wire \tsb|Bus[5]~35_combout ;
wire \tsb|Bus[5]~36_combout ;
wire \alu|Add0~10_combout ;
wire \tsb|Bus[5]~37_combout ;
wire \tsb|Bus[5]~38_combout ;
wire \tsb|Bus[5]~39_combout ;
wire \tsb|Bus[5]~40_combout ;
wire \ir|register|ff_5|Add0~0_combout ;
wire \ir|register|ff_5|Q~q ;
wire \alu|adder_in_b[0]~2_combout ;
wire \alu|adder_in_b[0]~3_combout ;
wire \alu|adder_in_b[0]~0_combout ;
wire \alu|adder_in_b[0]~1_combout ;
wire \alu|adder_in_b[0]~4_combout ;
wire \alu|adder_in_b[0]~5_combout ;
wire \alu|Add0~0_combout ;
wire \tsb|Bus[0]~2_combout ;
wire \tsb|Bus[0]~6_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \memory|MDR_reg|ff_0|Add0~0_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \memory|MDR_reg|ff_0|Add0~1_combout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory|MDR_reg|ff_0|Add0~2_combout ;
wire \memory|MDR_reg|ff_0|Add0~3_combout ;
wire \memory|MDR_reg|ff_0|Add0~4_combout ;
wire \memory|MDR_reg|ff_0|Add0~5_combout ;
wire \memory|MDR_reg|ff_0|Add0~6_combout ;
wire \memory|MDR_reg|ff_0|Q~q ;
wire \tsb|Bus[0]~7_combout ;
wire \tsb|Bus[0]~8_combout ;
wire \tsb|Bus[0]~9_combout ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w ;
wire [15:0] \pc|PC_inc ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w ;
wire [15:0] \tsb|Bus ;
wire [2:0] \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [15:0] \eab|mux_2_input ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w ;
wire [3:0] \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w ;
wire [15:0] \pc|PC ;

wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Bus[0]~output (
	.i(\tsb|Bus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Bus[1]~output (
	.i(\tsb|Bus [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Bus[2]~output (
	.i(\tsb|Bus [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \Bus[3]~output (
	.i(\tsb|Bus [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Bus[4]~output (
	.i(\tsb|Bus [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Bus[5]~output (
	.i(\tsb|Bus [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Bus[6]~output (
	.i(\tsb|Bus [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Bus[7]~output (
	.i(\tsb|Bus [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \Bus[8]~output (
	.i(\tsb|Bus [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Bus[9]~output (
	.i(\tsb|Bus [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[9]~output .bus_hold = "false";
defparam \Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Bus[10]~output (
	.i(\tsb|Bus [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[10]~output .bus_hold = "false";
defparam \Bus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \Bus[11]~output (
	.i(\tsb|Bus [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[11]~output .bus_hold = "false";
defparam \Bus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Bus[12]~output (
	.i(\tsb|Bus [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[12]~output .bus_hold = "false";
defparam \Bus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \Bus[13]~output (
	.i(\tsb|Bus [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[13]~output .bus_hold = "false";
defparam \Bus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Bus[14]~output (
	.i(\tsb|Bus [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[14]~output .bus_hold = "false";
defparam \Bus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Bus[15]~output (
	.i(\tsb|Bus [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[15]~output .bus_hold = "false";
defparam \Bus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \enaMARM~input (
	.i(enaMARM),
	.ibar(gnd),
	.o(\enaMARM~input_o ));
// synopsys translate_off
defparam \enaMARM~input .bus_hold = "false";
defparam \enaMARM~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \enaPC~input (
	.i(enaPC),
	.ibar(gnd),
	.o(\enaPC~input_o ));
// synopsys translate_off
defparam \enaPC~input .bus_hold = "false";
defparam \enaPC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N22
cycloneive_lcell_comb \tsb|Bus[3]~0 (
// Equation(s):
// \tsb|Bus[3]~0_combout  = (\enaMARM~input_o ) # (\enaPC~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\enaMARM~input_o ),
	.datad(\enaPC~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~0 .lut_mask = 16'hFFF0;
defparam \tsb|Bus[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \ldIR~input (
	.i(ldIR),
	.ibar(gnd),
	.o(\ldIR~input_o ));
// synopsys translate_off
defparam \ldIR~input .bus_hold = "false";
defparam \ldIR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N4
cycloneive_lcell_comb \ir|register|ff_0|Add0~0 (
// Equation(s):
// \ir|register|ff_0|Add0~0_combout  = (\ldIR~input_o  & (\tsb|Bus [0])) # (!\ldIR~input_o  & ((\ir|register|ff_0|Q~q )))

	.dataa(\tsb|Bus [0]),
	.datab(gnd),
	.datac(\ir|register|ff_0|Q~q ),
	.datad(\ldIR~input_o ),
	.cin(gnd),
	.combout(\ir|register|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_0|Add0~0 .lut_mask = 16'hAAF0;
defparam \ir|register|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y68_N5
dffeas \ir|register|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_0|Q .is_wysiwyg = "true";
defparam \ir|register|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \DR[1]~input (
	.i(DR[1]),
	.ibar(gnd),
	.o(\DR[1]~input_o ));
// synopsys translate_off
defparam \DR[1]~input .bus_hold = "false";
defparam \DR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \DR[2]~input (
	.i(DR[2]),
	.ibar(gnd),
	.o(\DR[2]~input_o ));
// synopsys translate_off
defparam \DR[2]~input .bus_hold = "false";
defparam \DR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \DR[0]~input (
	.i(DR[0]),
	.ibar(gnd),
	.o(\DR[0]~input_o ));
// synopsys translate_off
defparam \DR[0]~input .bus_hold = "false";
defparam \DR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \regWE~input (
	.i(regWE),
	.ibar(gnd),
	.o(\regWE~input_o ));
// synopsys translate_off
defparam \regWE~input .bus_hold = "false";
defparam \regWE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N22
cycloneive_lcell_comb \reg_file|comb~7 (
// Equation(s):
// \reg_file|comb~7_combout  = (\DR[1]~input_o  & (\DR[2]~input_o  & (!\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~7 .lut_mask = 16'h0800;
defparam \reg_file|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N22
cycloneive_lcell_comb \reg_file|r6|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_0|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [0])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_0|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [0]),
	.datac(\reg_file|r6|ff_0|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_0|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r6|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N23
dffeas \reg_file|r6|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N0
cycloneive_lcell_comb \reg_file|comb~4 (
// Equation(s):
// \reg_file|comb~4_combout  = (\DR[1]~input_o  & (!\DR[2]~input_o  & (!\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~4 .lut_mask = 16'h0200;
defparam \reg_file|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N28
cycloneive_lcell_comb \reg_file|r2|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_0|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [0])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_0|Q~q )))

	.dataa(\reg_file|comb~4_combout ),
	.datab(\tsb|Bus [0]),
	.datac(\reg_file|r2|ff_0|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r2|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_0|Add0~0 .lut_mask = 16'hD8D8;
defparam \reg_file|r2|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N29
dffeas \reg_file|r2|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \SR0[1]~input (
	.i(SR0[1]),
	.ibar(gnd),
	.o(\SR0[1]~input_o ));
// synopsys translate_off
defparam \SR0[1]~input .bus_hold = "false";
defparam \SR0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \SR0[2]~input (
	.i(SR0[2]),
	.ibar(gnd),
	.o(\SR0[2]~input_o ));
// synopsys translate_off
defparam \SR0[2]~input .bus_hold = "false";
defparam \SR0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N20
cycloneive_lcell_comb \reg_file|comb~6 (
// Equation(s):
// \reg_file|comb~6_combout  = (!\DR[1]~input_o  & (!\DR[2]~input_o  & (!\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~6 .lut_mask = 16'h0100;
defparam \reg_file|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N4
cycloneive_lcell_comb \reg_file|r0|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_0|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [0])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_0|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [0]),
	.datac(\reg_file|r0|ff_0|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_0|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r0|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N5
dffeas \reg_file|r0|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N26
cycloneive_lcell_comb \reg_file|comb~5 (
// Equation(s):
// \reg_file|comb~5_combout  = (!\DR[1]~input_o  & (\DR[2]~input_o  & (!\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~5 .lut_mask = 16'h0400;
defparam \reg_file|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N2
cycloneive_lcell_comb \reg_file|r4|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_0|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [0]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_0|Q~q ))

	.dataa(\reg_file|comb~5_combout ),
	.datab(gnd),
	.datac(\reg_file|r4|ff_0|Q~q ),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_0|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r4|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N3
dffeas \reg_file|r4|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N20
cycloneive_lcell_comb \reg_file|mux0|out[0]~2 (
// Equation(s):
// \reg_file|mux0|out[0]~2_combout  = (\SR0[2]~input_o  & ((\SR0[1]~input_o ) # ((\reg_file|r4|ff_0|Q~q )))) # (!\SR0[2]~input_o  & (!\SR0[1]~input_o  & (\reg_file|r0|ff_0|Q~q )))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r0|ff_0|Q~q ),
	.datad(\reg_file|r4|ff_0|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~2 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N30
cycloneive_lcell_comb \reg_file|mux0|out[0]~3 (
// Equation(s):
// \reg_file|mux0|out[0]~3_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[0]~2_combout  & (\reg_file|r6|ff_0|Q~q )) # (!\reg_file|mux0|out[0]~2_combout  & ((\reg_file|r2|ff_0|Q~q ))))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[0]~2_combout ))))

	.dataa(\reg_file|r6|ff_0|Q~q ),
	.datab(\reg_file|r2|ff_0|Q~q ),
	.datac(\SR0[1]~input_o ),
	.datad(\reg_file|mux0|out[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~3 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \selEAB1~input (
	.i(selEAB1),
	.ibar(gnd),
	.o(\selEAB1~input_o ));
// synopsys translate_off
defparam \selEAB1~input .bus_hold = "false";
defparam \selEAB1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \SR0[0]~input (
	.i(SR0[0]),
	.ibar(gnd),
	.o(\SR0[0]~input_o ));
// synopsys translate_off
defparam \SR0[0]~input .bus_hold = "false";
defparam \SR0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \ldPC~input (
	.i(ldPC),
	.ibar(gnd),
	.o(\ldPC~input_o ));
// synopsys translate_off
defparam \ldPC~input .bus_hold = "false";
defparam \ldPC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \selPC[0]~input (
	.i(selPC[0]),
	.ibar(gnd),
	.o(\selPC[0]~input_o ));
// synopsys translate_off
defparam \selPC[0]~input .bus_hold = "false";
defparam \selPC[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \selPC[1]~input (
	.i(selPC[1]),
	.ibar(gnd),
	.o(\selPC[1]~input_o ));
// synopsys translate_off
defparam \selPC[1]~input .bus_hold = "false";
defparam \selPC[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \pc|PC_inc[0]~45 (
// Equation(s):
// \pc|PC_inc[0]~45_combout  = !\pc|PC [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC [0]),
	.cin(gnd),
	.combout(\pc|PC_inc[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[0]~45 .lut_mask = 16'h00FF;
defparam \pc|PC_inc[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N9
dffeas \pc|PC_inc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[0] .is_wysiwyg = "true";
defparam \pc|PC_inc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N30
cycloneive_lcell_comb \pc|PC[0]~24 (
// Equation(s):
// \pc|PC[0]~24_combout  = (!\selPC[1]~input_o  & ((\selPC[0]~input_o  & ((\eab|eabOut[0]~0_combout ))) # (!\selPC[0]~input_o  & (\pc|PC_inc [0]))))

	.dataa(\selPC[0]~input_o ),
	.datab(\selPC[1]~input_o ),
	.datac(\pc|PC_inc [0]),
	.datad(\eab|eabOut[0]~0_combout ),
	.cin(gnd),
	.combout(\pc|PC[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[0]~24 .lut_mask = 16'h3210;
defparam \pc|PC[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N20
cycloneive_lcell_comb \pc|PC[0]~25 (
// Equation(s):
// \pc|PC[0]~25_combout  = (\pc|PC[0]~24_combout ) # ((\selPC[1]~input_o  & \tsb|Bus [0]))

	.dataa(\pc|PC[0]~24_combout ),
	.datab(\selPC[1]~input_o ),
	.datac(gnd),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\pc|PC[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[0]~25 .lut_mask = 16'hEEAA;
defparam \pc|PC[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N0
cycloneive_lcell_comb \pc|PC[0]~26 (
// Equation(s):
// \pc|PC[0]~26_combout  = (!\selPC[0]~input_o ) # (!\selPC[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\selPC[1]~input_o ),
	.datad(\selPC[0]~input_o ),
	.cin(gnd),
	.combout(\pc|PC[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[0]~26 .lut_mask = 16'h0FFF;
defparam \pc|PC[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \pc|PC[0]~26clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pc|PC[0]~26_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pc|PC[0]~26clkctrl_outclk ));
// synopsys translate_off
defparam \pc|PC[0]~26clkctrl .clock_type = "global clock";
defparam \pc|PC[0]~26clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \pc|PC[0] (
// Equation(s):
// \pc|PC [0] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[0]~25_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [0]))

	.dataa(gnd),
	.datab(\pc|PC [0]),
	.datac(\pc|PC[0]~25_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [0]),
	.cout());
// synopsys translate_off
defparam \pc|PC[0] .lut_mask = 16'hF0CC;
defparam \pc|PC[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \pc|pc_reg|ff_0|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_0|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [0]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_0|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_0|Q~q ),
	.datad(\pc|PC [0]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_0|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N25
dffeas \pc|pc_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_0|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N28
cycloneive_lcell_comb \eab|adder_input_1[0]~0 (
// Equation(s):
// \eab|adder_input_1[0]~0_combout  = (\selEAB1~input_o  & (!\SR0[0]~input_o )) # (!\selEAB1~input_o  & ((\pc|pc_reg|ff_0|Q~q )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\selEAB1~input_o ),
	.datad(\pc|pc_reg|ff_0|Q~q ),
	.cin(gnd),
	.combout(\eab|adder_input_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[0]~0 .lut_mask = 16'h3F30;
defparam \eab|adder_input_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N8
cycloneive_lcell_comb \reg_file|comb~0 (
// Equation(s):
// \reg_file|comb~0_combout  = (!\DR[1]~input_o  & (\DR[2]~input_o  & (\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~0 .lut_mask = 16'h4000;
defparam \reg_file|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N12
cycloneive_lcell_comb \reg_file|r5|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_0|Add0~0_combout  = (\reg_file|comb~0_combout  & ((\tsb|Bus [0]))) # (!\reg_file|comb~0_combout  & (\reg_file|r5|ff_0|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~0_combout ),
	.datac(\reg_file|r5|ff_0|Q~q ),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_0|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r5|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N13
dffeas \reg_file|r5|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N2
cycloneive_lcell_comb \reg_file|comb~3 (
// Equation(s):
// \reg_file|comb~3_combout  = (\DR[1]~input_o  & (\DR[2]~input_o  & (\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~3 .lut_mask = 16'h8000;
defparam \reg_file|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N16
cycloneive_lcell_comb \reg_file|r7|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_0|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [0])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_0|Q~q )))

	.dataa(\tsb|Bus [0]),
	.datab(gnd),
	.datac(\reg_file|r7|ff_0|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_0|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r7|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y68_N17
dffeas \reg_file|r7|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N18
cycloneive_lcell_comb \reg_file|comb~1 (
// Equation(s):
// \reg_file|comb~1_combout  = (\DR[1]~input_o  & (!\DR[2]~input_o  & (\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~1 .lut_mask = 16'h2000;
defparam \reg_file|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N26
cycloneive_lcell_comb \reg_file|r3|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_0|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [0])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_0|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [0]),
	.datac(\reg_file|r3|ff_0|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_0|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r3|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N27
dffeas \reg_file|r3|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N28
cycloneive_lcell_comb \reg_file|comb~2 (
// Equation(s):
// \reg_file|comb~2_combout  = (!\DR[1]~input_o  & (!\DR[2]~input_o  & (\DR[0]~input_o  & \regWE~input_o )))

	.dataa(\DR[1]~input_o ),
	.datab(\DR[2]~input_o ),
	.datac(\DR[0]~input_o ),
	.datad(\regWE~input_o ),
	.cin(gnd),
	.combout(\reg_file|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~2 .lut_mask = 16'h1000;
defparam \reg_file|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N30
cycloneive_lcell_comb \reg_file|r1|ff_0|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_0|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [0])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_0|Q~q )))

	.dataa(\tsb|Bus [0]),
	.datab(gnd),
	.datac(\reg_file|r1|ff_0|Q~q ),
	.datad(\reg_file|comb~2_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_0|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r1|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y68_N31
dffeas \reg_file|r1|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N24
cycloneive_lcell_comb \reg_file|mux0|out[0]~0 (
// Equation(s):
// \reg_file|mux0|out[0]~0_combout  = (\SR0[2]~input_o  & (\SR0[1]~input_o )) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & (\reg_file|r3|ff_0|Q~q )) # (!\SR0[1]~input_o  & ((\reg_file|r1|ff_0|Q~q )))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r3|ff_0|Q~q ),
	.datad(\reg_file|r1|ff_0|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~0 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N6
cycloneive_lcell_comb \reg_file|mux0|out[0]~1 (
// Equation(s):
// \reg_file|mux0|out[0]~1_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[0]~0_combout  & ((\reg_file|r7|ff_0|Q~q ))) # (!\reg_file|mux0|out[0]~0_combout  & (\reg_file|r5|ff_0|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[0]~0_combout ))))

	.dataa(\reg_file|r5|ff_0|Q~q ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r7|ff_0|Q~q ),
	.datad(\reg_file|mux0|out[0]~0_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~1 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N14
cycloneive_lcell_comb \eab|adder_input_1[0]~1 (
// Equation(s):
// \eab|adder_input_1[0]~1_combout  = (\selEAB1~input_o  & ((\eab|adder_input_1[0]~0_combout  & (\reg_file|mux0|out[0]~3_combout )) # (!\eab|adder_input_1[0]~0_combout  & ((\reg_file|mux0|out[0]~1_combout ))))) # (!\selEAB1~input_o  & 
// (((\eab|adder_input_1[0]~0_combout ))))

	.dataa(\reg_file|mux0|out[0]~3_combout ),
	.datab(\selEAB1~input_o ),
	.datac(\eab|adder_input_1[0]~0_combout ),
	.datad(\reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[0]~1 .lut_mask = 16'hBCB0;
defparam \eab|adder_input_1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N0
cycloneive_lcell_comb \eab|eabOut[0]~0 (
// Equation(s):
// \eab|eabOut[0]~0_combout  = (\ir|register|ff_0|Q~q  & (\eab|adder_input_1[0]~1_combout  $ (VCC))) # (!\ir|register|ff_0|Q~q  & (\eab|adder_input_1[0]~1_combout  & VCC))
// \eab|eabOut[0]~1  = CARRY((\ir|register|ff_0|Q~q  & \eab|adder_input_1[0]~1_combout ))

	.dataa(\ir|register|ff_0|Q~q ),
	.datab(\eab|adder_input_1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|eabOut[0]~0_combout ),
	.cout(\eab|eabOut[0]~1 ));
// synopsys translate_off
defparam \eab|eabOut[0]~0 .lut_mask = 16'h6688;
defparam \eab|eabOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \aluControl[0]~input (
	.i(aluControl[0]),
	.ibar(gnd),
	.o(\aluControl[0]~input_o ));
// synopsys translate_off
defparam \aluControl[0]~input .bus_hold = "false";
defparam \aluControl[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \aluControl[1]~input (
	.i(aluControl[1]),
	.ibar(gnd),
	.o(\aluControl[1]~input_o ));
// synopsys translate_off
defparam \aluControl[1]~input .bus_hold = "false";
defparam \aluControl[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N20
cycloneive_lcell_comb \tsb|Bus[0]~3 (
// Equation(s):
// \tsb|Bus[0]~3_combout  = (\aluControl[0]~input_o  & \aluControl[1]~input_o )

	.dataa(\aluControl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\aluControl[1]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~3 .lut_mask = 16'hAA00;
defparam \tsb|Bus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N30
cycloneive_lcell_comb \tsb|Bus[0]~4 (
// Equation(s):
// \tsb|Bus[0]~4_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[0]~1_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[0]~3_combout ))))

	.dataa(\SR0[0]~input_o ),
	.datab(\tsb|Bus[0]~3_combout ),
	.datac(\reg_file|mux0|out[0]~3_combout ),
	.datad(\reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~4 .lut_mask = 16'h048C;
defparam \tsb|Bus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N16
cycloneive_lcell_comb \tsb|Bus[0]~5 (
// Equation(s):
// \tsb|Bus[0]~5_combout  = (\aluControl[0]~input_o  & !\aluControl[1]~input_o )

	.dataa(\aluControl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\aluControl[1]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~5 .lut_mask = 16'h00AA;
defparam \tsb|Bus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N12
cycloneive_lcell_comb \reg_file|mux0|out[0]~4 (
// Equation(s):
// \reg_file|mux0|out[0]~4_combout  = (\SR0[0]~input_o  & ((\reg_file|mux0|out[0]~1_combout ))) # (!\SR0[0]~input_o  & (\reg_file|mux0|out[0]~3_combout ))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[0]~3_combout ),
	.datad(\reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~4 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \selMAR~input (
	.i(selMAR),
	.ibar(gnd),
	.o(\selMAR~input_o ));
// synopsys translate_off
defparam \selMAR~input .bus_hold = "false";
defparam \selMAR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \enaALU~input (
	.i(enaALU),
	.ibar(gnd),
	.o(\enaALU~input_o ));
// synopsys translate_off
defparam \enaALU~input .bus_hold = "false";
defparam \enaALU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N14
cycloneive_lcell_comb \tsb|Bus[3]~1 (
// Equation(s):
// \tsb|Bus[3]~1_combout  = (\enaMARM~input_o ) # ((!\enaALU~input_o  & !\enaPC~input_o ))

	.dataa(\enaMARM~input_o ),
	.datab(gnd),
	.datac(\enaALU~input_o ),
	.datad(\enaPC~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~1 .lut_mask = 16'hAAAF;
defparam \tsb|Bus[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \ldMDR~input (
	.i(ldMDR),
	.ibar(gnd),
	.o(\ldMDR~input_o ));
// synopsys translate_off
defparam \ldMDR~input .bus_hold = "false";
defparam \ldMDR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \selMDR~input (
	.i(selMDR),
	.ibar(gnd),
	.o(\selMDR~input_o ));
// synopsys translate_off
defparam \selMDR~input .bus_hold = "false";
defparam \selMDR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~5_combout  = (\ldMDR~input_o  & (\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_5|Q~q )))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\memory|MDR_reg|ff_5|Q~q ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~5 .lut_mask = 16'hF5A0;
defparam \memory|MDR_reg|ff_5|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \ldMAR~input (
	.i(ldMAR),
	.ibar(gnd),
	.o(\ldMAR~input_o ));
// synopsys translate_off
defparam \ldMAR~input .bus_hold = "false";
defparam \ldMAR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \enaMDR~input (
	.i(enaMDR),
	.ibar(gnd),
	.o(\enaMDR~input_o ));
// synopsys translate_off
defparam \enaMDR~input .bus_hold = "false";
defparam \enaMDR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N2
cycloneive_lcell_comb \tsb|Bus[15]~10 (
// Equation(s):
// \tsb|Bus[15]~10_combout  = (\enaPC~input_o ) # ((\enaMDR~input_o ) # ((\enaMARM~input_o ) # (\enaALU~input_o )))

	.dataa(\enaPC~input_o ),
	.datab(\enaMDR~input_o ),
	.datac(\enaMARM~input_o ),
	.datad(\enaALU~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~10 .lut_mask = 16'hFFFE;
defparam \tsb|Bus[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \tsb|Bus[15]~10clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tsb|Bus[15]~10_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tsb|Bus[15]~10clkctrl_outclk ));
// synopsys translate_off
defparam \tsb|Bus[15]~10clkctrl .clock_type = "global clock";
defparam \tsb|Bus[15]~10clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N30
cycloneive_lcell_comb \tsb|Bus[9]~56 (
// Equation(s):
// \tsb|Bus[9]~56_combout  = (\enaMARM~input_o  & (!\selMAR~input_o )) # (!\enaMARM~input_o  & ((\enaPC~input_o )))

	.dataa(\selMAR~input_o ),
	.datab(gnd),
	.datac(\enaMARM~input_o ),
	.datad(\enaPC~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~56 .lut_mask = 16'h5F50;
defparam \tsb|Bus[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N2
cycloneive_lcell_comb \pc|pc_reg|ff_14|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_14|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [14]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_14|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_14|Q~q ),
	.datad(\pc|PC [14]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_14|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y67_N3
dffeas \pc|pc_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_14|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N22
cycloneive_lcell_comb \reg_file|r7|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_14|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [14])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_14|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [14]),
	.datac(\reg_file|r7|ff_14|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_14|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r7|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N23
dffeas \reg_file|r7|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N24
cycloneive_lcell_comb \reg_file|r5|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_14|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [14])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_14|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [14]),
	.datac(\reg_file|r5|ff_14|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_14|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N25
dffeas \reg_file|r5|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N30
cycloneive_lcell_comb \reg_file|r3|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_14|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [14])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_14|Q~q )))

	.dataa(\reg_file|comb~1_combout ),
	.datab(\tsb|Bus [14]),
	.datac(\reg_file|r3|ff_14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_14|Add0~0 .lut_mask = 16'hD8D8;
defparam \reg_file|r3|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N31
dffeas \reg_file|r3|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N16
cycloneive_lcell_comb \reg_file|r1|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_14|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [14])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_14|Q~q )))

	.dataa(\reg_file|comb~2_combout ),
	.datab(\tsb|Bus [14]),
	.datac(\reg_file|r1|ff_14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_14|Add0~0 .lut_mask = 16'hD8D8;
defparam \reg_file|r1|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N17
dffeas \reg_file|r1|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N20
cycloneive_lcell_comb \reg_file|mux0|out[14]~72 (
// Equation(s):
// \reg_file|mux0|out[14]~72_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_14|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & ((\reg_file|r1|ff_14|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r3|ff_14|Q~q ),
	.datad(\reg_file|r1|ff_14|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~72 .lut_mask = 16'hB9A8;
defparam \reg_file|mux0|out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N10
cycloneive_lcell_comb \reg_file|mux0|out[14]~73 (
// Equation(s):
// \reg_file|mux0|out[14]~73_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[14]~72_combout  & (\reg_file|r7|ff_14|Q~q )) # (!\reg_file|mux0|out[14]~72_combout  & ((\reg_file|r5|ff_14|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[14]~72_combout 
// ))))

	.dataa(\reg_file|r7|ff_14|Q~q ),
	.datab(\reg_file|r5|ff_14|Q~q ),
	.datac(\SR0[2]~input_o ),
	.datad(\reg_file|mux0|out[14]~72_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~73 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N0
cycloneive_lcell_comb \reg_file|r6|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_14|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [14]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_14|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~7_combout ),
	.datac(\reg_file|r6|ff_14|Q~q ),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_14|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r6|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N1
dffeas \reg_file|r6|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N16
cycloneive_lcell_comb \reg_file|r0|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_14|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [14])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_14|Q~q )))

	.dataa(\reg_file|comb~6_combout ),
	.datab(\tsb|Bus [14]),
	.datac(\reg_file|r0|ff_14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r0|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_14|Add0~0 .lut_mask = 16'hD8D8;
defparam \reg_file|r0|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y67_N17
dffeas \reg_file|r0|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N6
cycloneive_lcell_comb \reg_file|r4|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_14|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [14]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_14|Q~q ))

	.dataa(\reg_file|comb~5_combout ),
	.datab(gnd),
	.datac(\reg_file|r4|ff_14|Q~q ),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_14|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r4|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N7
dffeas \reg_file|r4|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N22
cycloneive_lcell_comb \reg_file|mux0|out[14]~70 (
// Equation(s):
// \reg_file|mux0|out[14]~70_combout  = (\SR0[2]~input_o  & (((\SR0[1]~input_o ) # (\reg_file|r4|ff_14|Q~q )))) # (!\SR0[2]~input_o  & (\reg_file|r0|ff_14|Q~q  & (!\SR0[1]~input_o )))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r0|ff_14|Q~q ),
	.datac(\SR0[1]~input_o ),
	.datad(\reg_file|r4|ff_14|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~70 .lut_mask = 16'hAEA4;
defparam \reg_file|mux0|out[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N8
cycloneive_lcell_comb \reg_file|r2|ff_14|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_14|Add0~0_combout  = (\reg_file|comb~4_combout  & ((\tsb|Bus [14]))) # (!\reg_file|comb~4_combout  & (\reg_file|r2|ff_14|Q~q ))

	.dataa(\reg_file|comb~4_combout ),
	.datab(gnd),
	.datac(\reg_file|r2|ff_14|Q~q ),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_14|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r2|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N9
dffeas \reg_file|r2|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N20
cycloneive_lcell_comb \reg_file|mux0|out[14]~71 (
// Equation(s):
// \reg_file|mux0|out[14]~71_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[14]~70_combout  & (\reg_file|r6|ff_14|Q~q )) # (!\reg_file|mux0|out[14]~70_combout  & ((\reg_file|r2|ff_14|Q~q ))))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[14]~70_combout 
// ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r6|ff_14|Q~q ),
	.datac(\reg_file|mux0|out[14]~70_combout ),
	.datad(\reg_file|r2|ff_14|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~71 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N12
cycloneive_lcell_comb \reg_file|mux0|out[14]~74 (
// Equation(s):
// \reg_file|mux0|out[14]~74_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[14]~73_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[14]~71_combout )))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[14]~73_combout ),
	.datad(\reg_file|mux0|out[14]~71_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~74 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N18
cycloneive_lcell_comb \eab|adder_input_1[14]~15 (
// Equation(s):
// \eab|adder_input_1[14]~15_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[14]~74_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_14|Q~q ))

	.dataa(gnd),
	.datab(\selEAB1~input_o ),
	.datac(\pc|pc_reg|ff_14|Q~q ),
	.datad(\reg_file|mux0|out[14]~74_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[14]~15 .lut_mask = 16'hFC30;
defparam \eab|adder_input_1[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \selEAB2[0]~input (
	.i(selEAB2[0]),
	.ibar(gnd),
	.o(\selEAB2[0]~input_o ));
// synopsys translate_off
defparam \selEAB2[0]~input .bus_hold = "false";
defparam \selEAB2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N28
cycloneive_lcell_comb \ir|register|ff_8|Add0~0 (
// Equation(s):
// \ir|register|ff_8|Add0~0_combout  = (\ldIR~input_o  & (\tsb|Bus [8])) # (!\ldIR~input_o  & ((\ir|register|ff_8|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [8]),
	.datac(\ir|register|ff_8|Q~q ),
	.datad(\ldIR~input_o ),
	.cin(gnd),
	.combout(\ir|register|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_8|Add0~0 .lut_mask = 16'hCCF0;
defparam \ir|register|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N29
dffeas \ir|register|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_8|Q .is_wysiwyg = "true";
defparam \ir|register|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \selEAB2[1]~input (
	.i(selEAB2[1]),
	.ibar(gnd),
	.o(\selEAB2[1]~input_o ));
// synopsys translate_off
defparam \selEAB2[1]~input .bus_hold = "false";
defparam \selEAB2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N4
cycloneive_lcell_comb \pc|pc_reg|ff_10|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_10|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [10]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_10|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_10|Q~q ),
	.datad(\pc|PC [10]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_10|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N5
dffeas \pc|pc_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_10|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N10
cycloneive_lcell_comb \reg_file|r6|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_10|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [10])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_10|Q~q )))

	.dataa(\tsb|Bus [10]),
	.datab(gnd),
	.datac(\reg_file|r6|ff_10|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_10|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r6|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N11
dffeas \reg_file|r6|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N24
cycloneive_lcell_comb \reg_file|r2|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_10|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [10])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_10|Q~q )))

	.dataa(\tsb|Bus [10]),
	.datab(\reg_file|comb~4_combout ),
	.datac(\reg_file|r2|ff_10|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r2|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_10|Add0~0 .lut_mask = 16'hB8B8;
defparam \reg_file|r2|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N25
dffeas \reg_file|r2|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N8
cycloneive_lcell_comb \reg_file|r0|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_10|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [10])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_10|Q~q )))

	.dataa(\tsb|Bus [10]),
	.datab(gnd),
	.datac(\reg_file|r0|ff_10|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_10|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r0|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N9
dffeas \reg_file|r0|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N18
cycloneive_lcell_comb \reg_file|r4|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_10|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [10])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_10|Q~q )))

	.dataa(\tsb|Bus [10]),
	.datab(gnd),
	.datac(\reg_file|r4|ff_10|Q~q ),
	.datad(\reg_file|comb~5_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_10|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r4|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N19
dffeas \reg_file|r4|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N12
cycloneive_lcell_comb \reg_file|mux0|out[10]~50 (
// Equation(s):
// \reg_file|mux0|out[10]~50_combout  = (\SR0[2]~input_o  & ((\SR0[1]~input_o ) # ((\reg_file|r4|ff_10|Q~q )))) # (!\SR0[2]~input_o  & (!\SR0[1]~input_o  & (\reg_file|r0|ff_10|Q~q )))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r0|ff_10|Q~q ),
	.datad(\reg_file|r4|ff_10|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~50 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N30
cycloneive_lcell_comb \reg_file|mux0|out[10]~51 (
// Equation(s):
// \reg_file|mux0|out[10]~51_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[10]~50_combout  & (\reg_file|r6|ff_10|Q~q )) # (!\reg_file|mux0|out[10]~50_combout  & ((\reg_file|r2|ff_10|Q~q ))))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[10]~50_combout 
// ))))

	.dataa(\reg_file|r6|ff_10|Q~q ),
	.datab(\reg_file|r2|ff_10|Q~q ),
	.datac(\SR0[1]~input_o ),
	.datad(\reg_file|mux0|out[10]~50_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~51 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N2
cycloneive_lcell_comb \reg_file|r7|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_10|Add0~0_combout  = (\reg_file|comb~3_combout  & ((\tsb|Bus [10]))) # (!\reg_file|comb~3_combout  & (\reg_file|r7|ff_10|Q~q ))

	.dataa(\reg_file|comb~3_combout ),
	.datab(gnd),
	.datac(\reg_file|r7|ff_10|Q~q ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_10|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r7|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N3
dffeas \reg_file|r7|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N26
cycloneive_lcell_comb \reg_file|r3|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_10|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [10]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_10|Q~q ))

	.dataa(\reg_file|comb~1_combout ),
	.datab(gnd),
	.datac(\reg_file|r3|ff_10|Q~q ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_10|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r3|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N27
dffeas \reg_file|r3|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N0
cycloneive_lcell_comb \reg_file|r1|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_10|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [10]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_10|Q~q ))

	.dataa(\reg_file|comb~2_combout ),
	.datab(gnd),
	.datac(\reg_file|r1|ff_10|Q~q ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_10|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r1|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N1
dffeas \reg_file|r1|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N4
cycloneive_lcell_comb \reg_file|mux0|out[10]~52 (
// Equation(s):
// \reg_file|mux0|out[10]~52_combout  = (\SR0[2]~input_o  & (\SR0[1]~input_o )) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & (\reg_file|r3|ff_10|Q~q )) # (!\SR0[1]~input_o  & ((\reg_file|r1|ff_10|Q~q )))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r3|ff_10|Q~q ),
	.datad(\reg_file|r1|ff_10|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~52 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N20
cycloneive_lcell_comb \reg_file|r5|ff_10|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_10|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [10])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_10|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [10]),
	.datac(\reg_file|r5|ff_10|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_10|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N21
dffeas \reg_file|r5|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N22
cycloneive_lcell_comb \reg_file|mux0|out[10]~53 (
// Equation(s):
// \reg_file|mux0|out[10]~53_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[10]~52_combout  & (\reg_file|r7|ff_10|Q~q )) # (!\reg_file|mux0|out[10]~52_combout  & ((\reg_file|r5|ff_10|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[10]~52_combout 
// ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r7|ff_10|Q~q ),
	.datac(\reg_file|mux0|out[10]~52_combout ),
	.datad(\reg_file|r5|ff_10|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~53 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N16
cycloneive_lcell_comb \reg_file|mux0|out[10]~54 (
// Equation(s):
// \reg_file|mux0|out[10]~54_combout  = (\SR0[0]~input_o  & ((\reg_file|mux0|out[10]~53_combout ))) # (!\SR0[0]~input_o  & (\reg_file|mux0|out[10]~51_combout ))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[10]~51_combout ),
	.datad(\reg_file|mux0|out[10]~53_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~54 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N0
cycloneive_lcell_comb \eab|adder_input_1[10]~11 (
// Equation(s):
// \eab|adder_input_1[10]~11_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[10]~54_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_10|Q~q ))

	.dataa(\pc|pc_reg|ff_10|Q~q ),
	.datab(\selEAB1~input_o ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[10]~54_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[10]~11 .lut_mask = 16'hEE22;
defparam \eab|adder_input_1[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \eab|mux_2_input[6]~1 (
// Equation(s):
// \eab|mux_2_input[6]~1_combout  = (\selEAB2[1]~input_o ) # (\selEAB2[0]~input_o )

	.dataa(\selEAB2[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\selEAB2[0]~input_o ),
	.cin(gnd),
	.combout(\eab|mux_2_input[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[6]~1 .lut_mask = 16'hFFAA;
defparam \eab|mux_2_input[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \eab|mux_2_input[6]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\eab|mux_2_input[6]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\eab|mux_2_input[6]~1clkctrl_outclk ));
// synopsys translate_off
defparam \eab|mux_2_input[6]~1clkctrl .clock_type = "global clock";
defparam \eab|mux_2_input[6]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N0
cycloneive_lcell_comb \eab|mux_2_input[9] (
// Equation(s):
// \eab|mux_2_input [9] = (GLOBAL(\eab|mux_2_input[6]~1clkctrl_outclk ) & ((\eab|mux_2_input[10]~2_combout ))) # (!GLOBAL(\eab|mux_2_input[6]~1clkctrl_outclk ) & (\eab|mux_2_input [9]))

	.dataa(gnd),
	.datab(\eab|mux_2_input [9]),
	.datac(\eab|mux_2_input[6]~1clkctrl_outclk ),
	.datad(\eab|mux_2_input[10]~2_combout ),
	.cin(gnd),
	.combout(\eab|mux_2_input [9]),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[9] .lut_mask = 16'hFC0C;
defparam \eab|mux_2_input[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N30
cycloneive_lcell_comb \pc|pc_reg|ff_9|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_9|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [9]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_9|Q~q ),
	.datad(\pc|PC [9]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N31
dffeas \pc|pc_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_9|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N24
cycloneive_lcell_comb \reg_file|r7|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_9|Add0~0_combout  = (\reg_file|comb~3_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~3_combout  & (\reg_file|r7|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~3_combout ),
	.datac(\reg_file|r7|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r7|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N25
dffeas \reg_file|r7|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N14
cycloneive_lcell_comb \reg_file|r5|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_9|Add0~0_combout  = (\reg_file|comb~0_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~0_combout  & (\reg_file|r5|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~0_combout ),
	.datac(\reg_file|r5|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r5|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N15
dffeas \reg_file|r5|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N22
cycloneive_lcell_comb \reg_file|r1|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_9|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_9|Q~q ))

	.dataa(\reg_file|comb~2_combout ),
	.datab(gnd),
	.datac(\reg_file|r1|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_9|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r1|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N23
dffeas \reg_file|r1|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N28
cycloneive_lcell_comb \reg_file|r3|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_9|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_9|Q~q ))

	.dataa(\reg_file|comb~1_combout ),
	.datab(gnd),
	.datac(\reg_file|r3|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_9|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r3|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N29
dffeas \reg_file|r3|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N6
cycloneive_lcell_comb \reg_file|mux0|out[9]~47 (
// Equation(s):
// \reg_file|mux0|out[9]~47_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_9|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & (\reg_file|r1|ff_9|Q~q )))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r1|ff_9|Q~q ),
	.datad(\reg_file|r3|ff_9|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~47 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N8
cycloneive_lcell_comb \reg_file|mux0|out[9]~48 (
// Equation(s):
// \reg_file|mux0|out[9]~48_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[9]~47_combout  & (\reg_file|r7|ff_9|Q~q )) # (!\reg_file|mux0|out[9]~47_combout  & ((\reg_file|r5|ff_9|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[9]~47_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r7|ff_9|Q~q ),
	.datac(\reg_file|r5|ff_9|Q~q ),
	.datad(\reg_file|mux0|out[9]~47_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~48 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N12
cycloneive_lcell_comb \reg_file|r2|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_9|Add0~0_combout  = (\reg_file|comb~4_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~4_combout  & (\reg_file|r2|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~4_combout ),
	.datac(\reg_file|r2|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r2|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N13
dffeas \reg_file|r2|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N24
cycloneive_lcell_comb \reg_file|r6|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_9|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~7_combout ),
	.datac(\reg_file|r6|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r6|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N25
dffeas \reg_file|r6|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N26
cycloneive_lcell_comb \reg_file|r4|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_9|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~5_combout ),
	.datac(\reg_file|r4|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r4|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N27
dffeas \reg_file|r4|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N20
cycloneive_lcell_comb \reg_file|r0|ff_9|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_9|Add0~0_combout  = (\reg_file|comb~6_combout  & ((\tsb|Bus [9]))) # (!\reg_file|comb~6_combout  & (\reg_file|r0|ff_9|Q~q ))

	.dataa(\reg_file|comb~6_combout ),
	.datab(gnd),
	.datac(\reg_file|r0|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_9|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r0|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N21
dffeas \reg_file|r0|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N2
cycloneive_lcell_comb \reg_file|mux0|out[9]~45 (
// Equation(s):
// \reg_file|mux0|out[9]~45_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & (\reg_file|r4|ff_9|Q~q )) # (!\SR0[2]~input_o  & ((\reg_file|r0|ff_9|Q~q )))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r4|ff_9|Q~q ),
	.datad(\reg_file|r0|ff_9|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~45 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N0
cycloneive_lcell_comb \reg_file|mux0|out[9]~46 (
// Equation(s):
// \reg_file|mux0|out[9]~46_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[9]~45_combout  & ((\reg_file|r6|ff_9|Q~q ))) # (!\reg_file|mux0|out[9]~45_combout  & (\reg_file|r2|ff_9|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[9]~45_combout ))))

	.dataa(\reg_file|r2|ff_9|Q~q ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r6|ff_9|Q~q ),
	.datad(\reg_file|mux0|out[9]~45_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~46 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N30
cycloneive_lcell_comb \reg_file|mux0|out[9]~49 (
// Equation(s):
// \reg_file|mux0|out[9]~49_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[9]~48_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[9]~46_combout )))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[9]~48_combout ),
	.datad(\reg_file|mux0|out[9]~46_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~49 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N14
cycloneive_lcell_comb \eab|adder_input_1[9]~10 (
// Equation(s):
// \eab|adder_input_1[9]~10_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[9]~49_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\selEAB1~input_o ),
	.datac(\pc|pc_reg|ff_9|Q~q ),
	.datad(\reg_file|mux0|out[9]~49_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[9]~10 .lut_mask = 16'hFC30;
defparam \eab|adder_input_1[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N6
cycloneive_lcell_comb \eab|mux_2_input[10]~0 (
// Equation(s):
// \eab|mux_2_input[10]~0_combout  = (\selEAB2[0]~input_o  & (!\selEAB2[1]~input_o  & \ir|register|ff_10|Q~q ))

	.dataa(gnd),
	.datab(\selEAB2[0]~input_o ),
	.datac(\selEAB2[1]~input_o ),
	.datad(\ir|register|ff_10|Q~q ),
	.cin(gnd),
	.combout(\eab|mux_2_input[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[10]~0 .lut_mask = 16'h0C00;
defparam \eab|mux_2_input[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N26
cycloneive_lcell_comb \eab|mux_2_input[6] (
// Equation(s):
// \eab|mux_2_input [6] = (GLOBAL(\eab|mux_2_input[6]~1clkctrl_outclk ) & (\eab|mux_2_input[10]~0_combout )) # (!GLOBAL(\eab|mux_2_input[6]~1clkctrl_outclk ) & ((\eab|mux_2_input [6])))

	.dataa(\eab|mux_2_input[10]~0_combout ),
	.datab(gnd),
	.datac(\eab|mux_2_input[6]~1clkctrl_outclk ),
	.datad(\eab|mux_2_input [6]),
	.cin(gnd),
	.combout(\eab|mux_2_input [6]),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[6] .lut_mask = 16'hAFA0;
defparam \eab|mux_2_input[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N22
cycloneive_lcell_comb \pc|pc_reg|ff_4|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_4|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [4]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_4|Q~q ),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_4|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y67_N23
dffeas \pc|pc_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_4|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N24
cycloneive_lcell_comb \ir|register|ff_4|Add0~0 (
// Equation(s):
// \ir|register|ff_4|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [4]))) # (!\ldIR~input_o  & (\ir|register|ff_4|Q~q ))

	.dataa(\ldIR~input_o ),
	.datab(gnd),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\tsb|Bus [4]),
	.cin(gnd),
	.combout(\ir|register|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_4|Add0~0 .lut_mask = 16'hFA50;
defparam \ir|register|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y67_N25
dffeas \ir|register|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_4|Q .is_wysiwyg = "true";
defparam \ir|register|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~5_combout  = (\ldMDR~input_o  & ((!\selMDR~input_o ))) # (!\ldMDR~input_o  & (\memory|MDR_reg|ff_4|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\memory|MDR_reg|ff_4|Q~q ),
	.datad(\selMDR~input_o ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~5 .lut_mask = 16'h50FA;
defparam \memory|MDR_reg|ff_4|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N12
cycloneive_lcell_comb \pc|pc_reg|ff_13|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_13|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [13]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_13|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_13|Q~q ),
	.datad(\pc|PC [13]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_13|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N13
dffeas \pc|pc_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_13|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N14
cycloneive_lcell_comb \eab|adder_input_2[10]~8 (
// Equation(s):
// \eab|adder_input_2[10]~8_combout  = ((\ir|register|ff_10|Q~q  $ (\eab|mux_2_input [9] $ (!\eab|adder_input_2[9]~7 )))) # (GND)
// \eab|adder_input_2[10]~9  = CARRY((\ir|register|ff_10|Q~q  & ((\eab|mux_2_input [9]) # (!\eab|adder_input_2[9]~7 ))) # (!\ir|register|ff_10|Q~q  & (\eab|mux_2_input [9] & !\eab|adder_input_2[9]~7 )))

	.dataa(\ir|register|ff_10|Q~q ),
	.datab(\eab|mux_2_input [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[9]~7 ),
	.combout(\eab|adder_input_2[10]~8_combout ),
	.cout(\eab|adder_input_2[10]~9 ));
// synopsys translate_off
defparam \eab|adder_input_2[10]~8 .lut_mask = 16'h698E;
defparam \eab|adder_input_2[10]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N16
cycloneive_lcell_comb \eab|adder_input_2[11]~10 (
// Equation(s):
// \eab|adder_input_2[11]~10_combout  = (\eab|mux_2_input [11] & (!\eab|adder_input_2[10]~9 )) # (!\eab|mux_2_input [11] & ((\eab|adder_input_2[10]~9 ) # (GND)))
// \eab|adder_input_2[11]~11  = CARRY((!\eab|adder_input_2[10]~9 ) # (!\eab|mux_2_input [11]))

	.dataa(gnd),
	.datab(\eab|mux_2_input [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[10]~9 ),
	.combout(\eab|adder_input_2[11]~10_combout ),
	.cout(\eab|adder_input_2[11]~11 ));
// synopsys translate_off
defparam \eab|adder_input_2[11]~10 .lut_mask = 16'h3C3F;
defparam \eab|adder_input_2[11]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N18
cycloneive_lcell_comb \eab|adder_input_2[12]~12 (
// Equation(s):
// \eab|adder_input_2[12]~12_combout  = (\eab|mux_2_input [11] & (\eab|adder_input_2[11]~11  $ (GND))) # (!\eab|mux_2_input [11] & (!\eab|adder_input_2[11]~11  & VCC))
// \eab|adder_input_2[12]~13  = CARRY((\eab|mux_2_input [11] & !\eab|adder_input_2[11]~11 ))

	.dataa(gnd),
	.datab(\eab|mux_2_input [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[11]~11 ),
	.combout(\eab|adder_input_2[12]~12_combout ),
	.cout(\eab|adder_input_2[12]~13 ));
// synopsys translate_off
defparam \eab|adder_input_2[12]~12 .lut_mask = 16'hC30C;
defparam \eab|adder_input_2[12]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N20
cycloneive_lcell_comb \eab|adder_input_2[13]~14 (
// Equation(s):
// \eab|adder_input_2[13]~14_combout  = (\eab|mux_2_input [11] & (!\eab|adder_input_2[12]~13 )) # (!\eab|mux_2_input [11] & ((\eab|adder_input_2[12]~13 ) # (GND)))
// \eab|adder_input_2[13]~15  = CARRY((!\eab|adder_input_2[12]~13 ) # (!\eab|mux_2_input [11]))

	.dataa(gnd),
	.datab(\eab|mux_2_input [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[12]~13 ),
	.combout(\eab|adder_input_2[13]~14_combout ),
	.cout(\eab|adder_input_2[13]~15 ));
// synopsys translate_off
defparam \eab|adder_input_2[13]~14 .lut_mask = 16'h3C3F;
defparam \eab|adder_input_2[13]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N6
cycloneive_lcell_comb \reg_file|r7|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_13|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [13])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_13|Q~q )))

	.dataa(\tsb|Bus [13]),
	.datab(gnd),
	.datac(\reg_file|r7|ff_13|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_13|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r7|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N7
dffeas \reg_file|r7|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N4
cycloneive_lcell_comb \reg_file|r5|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_13|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [13])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_13|Q~q )))

	.dataa(\tsb|Bus [13]),
	.datab(gnd),
	.datac(\reg_file|r5|ff_13|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_13|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r5|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N5
dffeas \reg_file|r5|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N8
cycloneive_lcell_comb \reg_file|r1|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_13|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [13]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_13|Q~q ))

	.dataa(\reg_file|comb~2_combout ),
	.datab(gnd),
	.datac(\reg_file|r1|ff_13|Q~q ),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_13|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r1|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N9
dffeas \reg_file|r1|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N2
cycloneive_lcell_comb \reg_file|r3|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_13|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [13]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_13|Q~q ))

	.dataa(\reg_file|comb~1_combout ),
	.datab(gnd),
	.datac(\reg_file|r3|ff_13|Q~q ),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_13|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r3|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N3
dffeas \reg_file|r3|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N0
cycloneive_lcell_comb \reg_file|mux0|out[13]~67 (
// Equation(s):
// \reg_file|mux0|out[13]~67_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_13|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & (\reg_file|r1|ff_13|Q~q )))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r1|ff_13|Q~q ),
	.datad(\reg_file|r3|ff_13|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~67 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N10
cycloneive_lcell_comb \reg_file|mux0|out[13]~68 (
// Equation(s):
// \reg_file|mux0|out[13]~68_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[13]~67_combout  & (\reg_file|r7|ff_13|Q~q )) # (!\reg_file|mux0|out[13]~67_combout  & ((\reg_file|r5|ff_13|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[13]~67_combout 
// ))))

	.dataa(\reg_file|r7|ff_13|Q~q ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r5|ff_13|Q~q ),
	.datad(\reg_file|mux0|out[13]~67_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~68 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N16
cycloneive_lcell_comb \reg_file|r2|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_13|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [13])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_13|Q~q )))

	.dataa(\tsb|Bus [13]),
	.datab(gnd),
	.datac(\reg_file|r2|ff_13|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_13|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r2|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N17
dffeas \reg_file|r2|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N22
cycloneive_lcell_comb \reg_file|r6|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_13|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [13])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_13|Q~q )))

	.dataa(\tsb|Bus [13]),
	.datab(gnd),
	.datac(\reg_file|r6|ff_13|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_13|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r6|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N23
dffeas \reg_file|r6|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N30
cycloneive_lcell_comb \reg_file|r4|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_13|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [13])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_13|Q~q )))

	.dataa(\tsb|Bus [13]),
	.datab(gnd),
	.datac(\reg_file|r4|ff_13|Q~q ),
	.datad(\reg_file|comb~5_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_13|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r4|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N31
dffeas \reg_file|r4|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N24
cycloneive_lcell_comb \reg_file|r0|ff_13|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_13|Add0~0_combout  = (\reg_file|comb~6_combout  & ((\tsb|Bus [13]))) # (!\reg_file|comb~6_combout  & (\reg_file|r0|ff_13|Q~q ))

	.dataa(\reg_file|comb~6_combout ),
	.datab(gnd),
	.datac(\reg_file|r0|ff_13|Q~q ),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_13|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r0|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N25
dffeas \reg_file|r0|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N20
cycloneive_lcell_comb \reg_file|mux0|out[13]~65 (
// Equation(s):
// \reg_file|mux0|out[13]~65_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & (\reg_file|r4|ff_13|Q~q )) # (!\SR0[2]~input_o  & ((\reg_file|r0|ff_13|Q~q )))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r4|ff_13|Q~q ),
	.datad(\reg_file|r0|ff_13|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~65 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N18
cycloneive_lcell_comb \reg_file|mux0|out[13]~66 (
// Equation(s):
// \reg_file|mux0|out[13]~66_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[13]~65_combout  & ((\reg_file|r6|ff_13|Q~q ))) # (!\reg_file|mux0|out[13]~65_combout  & (\reg_file|r2|ff_13|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[13]~65_combout 
// ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r2|ff_13|Q~q ),
	.datac(\reg_file|r6|ff_13|Q~q ),
	.datad(\reg_file|mux0|out[13]~65_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~66 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N20
cycloneive_lcell_comb \reg_file|mux0|out[13]~69 (
// Equation(s):
// \reg_file|mux0|out[13]~69_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[13]~68_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[13]~66_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[13]~68_combout ),
	.datad(\reg_file|mux0|out[13]~66_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~69 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N8
cycloneive_lcell_comb \eab|adder_input_1[13]~14 (
// Equation(s):
// \eab|adder_input_1[13]~14_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[13]~69_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_13|Q~q ))

	.dataa(\pc|pc_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\selEAB1~input_o ),
	.datad(\reg_file|mux0|out[13]~69_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[13]~14 .lut_mask = 16'hFA0A;
defparam \eab|adder_input_1[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N2
cycloneive_lcell_comb \pc|pc_reg|ff_12|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_12|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [12]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_12|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_12|Q~q ),
	.datad(\pc|PC [12]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_12|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y68_N3
dffeas \pc|pc_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_12|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N4
cycloneive_lcell_comb \pc|pc_reg|ff_11|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_11|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [11]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_11|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_11|Q~q ),
	.datad(\pc|PC [11]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_11|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N5
dffeas \pc|pc_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_11|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \memWE~input (
	.i(memWE),
	.ibar(gnd),
	.o(\memWE~input_o ));
// synopsys translate_off
defparam \memWE~input .bus_hold = "false";
defparam \memWE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3] = (!\memory|MAR_reg|ff_14|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] .lut_mask = 16'h0400;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout  = (\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & !\memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 16'h000A;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y63_N20
cycloneive_lcell_comb \memory|MAR_reg|ff_0|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_0|Add0~0_combout  = (\ldMAR~input_o  & (\tsb|Bus [0])) # (!\ldMAR~input_o  & ((\memory|MAR_reg|ff_0|Q~q )))

	.dataa(\ldMAR~input_o ),
	.datab(\tsb|Bus [0]),
	.datac(\memory|MAR_reg|ff_0|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_0|Add0~0 .lut_mask = 16'hD8D8;
defparam \memory|MAR_reg|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y63_N21
dffeas \memory|MAR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N12
cycloneive_lcell_comb \ir|register|ff_1|Add0~0 (
// Equation(s):
// \ir|register|ff_1|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [1]))) # (!\ldIR~input_o  & (\ir|register|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\ldIR~input_o ),
	.datac(\ir|register|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\ir|register|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_1|Add0~0 .lut_mask = 16'hFC30;
defparam \ir|register|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N13
dffeas \ir|register|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_1|Q .is_wysiwyg = "true";
defparam \ir|register|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N20
cycloneive_lcell_comb \ir|register|ff_2|Add0~0 (
// Equation(s):
// \ir|register|ff_2|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [2]))) # (!\ldIR~input_o  & (\ir|register|ff_2|Q~q ))

	.dataa(\ldIR~input_o ),
	.datab(gnd),
	.datac(\ir|register|ff_2|Q~q ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\ir|register|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_2|Add0~0 .lut_mask = 16'hFA50;
defparam \ir|register|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y68_N21
dffeas \ir|register|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_2|Q .is_wysiwyg = "true";
defparam \ir|register|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N16
cycloneive_lcell_comb \reg_file|r2|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_2|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [2])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_2|Q~q )))

	.dataa(\tsb|Bus [2]),
	.datab(gnd),
	.datac(\reg_file|r2|ff_2|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_2|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r2|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y67_N17
dffeas \reg_file|r2|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N8
cycloneive_lcell_comb \reg_file|r0|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_2|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [2])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_2|Q~q )))

	.dataa(\tsb|Bus [2]),
	.datab(gnd),
	.datac(\reg_file|r0|ff_2|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_2|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r0|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y67_N9
dffeas \reg_file|r0|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N2
cycloneive_lcell_comb \reg_file|r4|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_2|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [2]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_2|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~5_combout ),
	.datac(\reg_file|r4|ff_2|Q~q ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_2|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r4|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y67_N3
dffeas \reg_file|r4|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N22
cycloneive_lcell_comb \reg_file|mux0|out[2]~12 (
// Equation(s):
// \reg_file|mux0|out[2]~12_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & ((\reg_file|r4|ff_2|Q~q ))) # (!\SR0[2]~input_o  & (\reg_file|r0|ff_2|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r0|ff_2|Q~q ),
	.datad(\reg_file|r4|ff_2|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~12 .lut_mask = 16'hDC98;
defparam \reg_file|mux0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N12
cycloneive_lcell_comb \reg_file|r6|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_2|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [2]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_2|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~7_combout ),
	.datac(\reg_file|r6|ff_2|Q~q ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_2|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r6|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y67_N13
dffeas \reg_file|r6|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N4
cycloneive_lcell_comb \reg_file|mux0|out[2]~13 (
// Equation(s):
// \reg_file|mux0|out[2]~13_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[2]~12_combout  & ((\reg_file|r6|ff_2|Q~q ))) # (!\reg_file|mux0|out[2]~12_combout  & (\reg_file|r2|ff_2|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[2]~12_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r2|ff_2|Q~q ),
	.datac(\reg_file|mux0|out[2]~12_combout ),
	.datad(\reg_file|r6|ff_2|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~13 .lut_mask = 16'hF858;
defparam \reg_file|mux0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N2
cycloneive_lcell_comb \reg_file|r7|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_2|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [2])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_2|Q~q )))

	.dataa(\tsb|Bus [2]),
	.datab(gnd),
	.datac(\reg_file|r7|ff_2|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_2|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r7|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N3
dffeas \reg_file|r7|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N4
cycloneive_lcell_comb \reg_file|r5|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_2|Add0~0_combout  = (\reg_file|comb~0_combout  & ((\tsb|Bus [2]))) # (!\reg_file|comb~0_combout  & (\reg_file|r5|ff_2|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~0_combout ),
	.datac(\reg_file|r5|ff_2|Q~q ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_2|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r5|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N5
dffeas \reg_file|r5|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N30
cycloneive_lcell_comb \reg_file|r3|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_2|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [2])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_2|Q~q )))

	.dataa(\tsb|Bus [2]),
	.datab(gnd),
	.datac(\reg_file|r3|ff_2|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_2|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r3|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N31
dffeas \reg_file|r3|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N20
cycloneive_lcell_comb \reg_file|r1|ff_2|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_2|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [2]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_2|Q~q ))

	.dataa(\reg_file|comb~2_combout ),
	.datab(gnd),
	.datac(\reg_file|r1|ff_2|Q~q ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_2|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r1|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N21
dffeas \reg_file|r1|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N12
cycloneive_lcell_comb \reg_file|mux0|out[2]~10 (
// Equation(s):
// \reg_file|mux0|out[2]~10_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_2|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & ((\reg_file|r1|ff_2|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r3|ff_2|Q~q ),
	.datad(\reg_file|r1|ff_2|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~10 .lut_mask = 16'hB9A8;
defparam \reg_file|mux0|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N10
cycloneive_lcell_comb \reg_file|mux0|out[2]~11 (
// Equation(s):
// \reg_file|mux0|out[2]~11_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[2]~10_combout  & (\reg_file|r7|ff_2|Q~q )) # (!\reg_file|mux0|out[2]~10_combout  & ((\reg_file|r5|ff_2|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[2]~10_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r7|ff_2|Q~q ),
	.datac(\reg_file|r5|ff_2|Q~q ),
	.datad(\reg_file|mux0|out[2]~10_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~11 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N18
cycloneive_lcell_comb \reg_file|mux0|out[2]~14 (
// Equation(s):
// \reg_file|mux0|out[2]~14_combout  = (\SR0[0]~input_o  & ((\reg_file|mux0|out[2]~11_combout ))) # (!\SR0[0]~input_o  & (\reg_file|mux0|out[2]~13_combout ))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[2]~13_combout ),
	.datad(\reg_file|mux0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~14 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N0
cycloneive_lcell_comb \eab|adder_input_1[2]~3 (
// Equation(s):
// \eab|adder_input_1[2]~3_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[2]~14_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_2|Q~q ))

	.dataa(\selEAB1~input_o ),
	.datab(gnd),
	.datac(\pc|pc_reg|ff_2|Q~q ),
	.datad(\reg_file|mux0|out[2]~14_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[2]~3 .lut_mask = 16'hFA50;
defparam \eab|adder_input_1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N2
cycloneive_lcell_comb \eab|eabOut[1]~2 (
// Equation(s):
// \eab|eabOut[1]~2_combout  = (\ir|register|ff_1|Q~q  & ((\eab|adder_input_1[1]~2_combout  & (\eab|eabOut[0]~1  & VCC)) # (!\eab|adder_input_1[1]~2_combout  & (!\eab|eabOut[0]~1 )))) # (!\ir|register|ff_1|Q~q  & ((\eab|adder_input_1[1]~2_combout  & 
// (!\eab|eabOut[0]~1 )) # (!\eab|adder_input_1[1]~2_combout  & ((\eab|eabOut[0]~1 ) # (GND)))))
// \eab|eabOut[1]~3  = CARRY((\ir|register|ff_1|Q~q  & (!\eab|adder_input_1[1]~2_combout  & !\eab|eabOut[0]~1 )) # (!\ir|register|ff_1|Q~q  & ((!\eab|eabOut[0]~1 ) # (!\eab|adder_input_1[1]~2_combout ))))

	.dataa(\ir|register|ff_1|Q~q ),
	.datab(\eab|adder_input_1[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[0]~1 ),
	.combout(\eab|eabOut[1]~2_combout ),
	.cout(\eab|eabOut[1]~3 ));
// synopsys translate_off
defparam \eab|eabOut[1]~2 .lut_mask = 16'h9617;
defparam \eab|eabOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N0
cycloneive_lcell_comb \pc|PC_inc[1]~15 (
// Equation(s):
// \pc|PC_inc[1]~15_combout  = (\pc|PC [0] & (\pc|PC [1] $ (VCC))) # (!\pc|PC [0] & (\pc|PC [1] & VCC))
// \pc|PC_inc[1]~16  = CARRY((\pc|PC [0] & \pc|PC [1]))

	.dataa(\pc|PC [0]),
	.datab(\pc|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC_inc[1]~15_combout ),
	.cout(\pc|PC_inc[1]~16 ));
// synopsys translate_off
defparam \pc|PC_inc[1]~15 .lut_mask = 16'h6688;
defparam \pc|PC_inc[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N1
dffeas \pc|PC_inc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[1] .is_wysiwyg = "true";
defparam \pc|PC_inc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N22
cycloneive_lcell_comb \pc|PC[1]~27 (
// Equation(s):
// \pc|PC[1]~27_combout  = (!\selPC[1]~input_o  & ((\selPC[0]~input_o  & (\eab|eabOut[1]~2_combout )) # (!\selPC[0]~input_o  & ((\pc|PC_inc [1])))))

	.dataa(\selPC[1]~input_o ),
	.datab(\eab|eabOut[1]~2_combout ),
	.datac(\pc|PC_inc [1]),
	.datad(\selPC[0]~input_o ),
	.cin(gnd),
	.combout(\pc|PC[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[1]~27 .lut_mask = 16'h4450;
defparam \pc|PC[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N24
cycloneive_lcell_comb \pc|PC[1]~28 (
// Equation(s):
// \pc|PC[1]~28_combout  = (\pc|PC[1]~27_combout ) # ((\selPC[1]~input_o  & \tsb|Bus [1]))

	.dataa(\selPC[1]~input_o ),
	.datab(gnd),
	.datac(\pc|PC[1]~27_combout ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\pc|PC[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[1]~28 .lut_mask = 16'hFAF0;
defparam \pc|PC[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N18
cycloneive_lcell_comb \pc|PC[1] (
// Equation(s):
// \pc|PC [1] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[1]~28_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [1]))

	.dataa(gnd),
	.datab(\pc|PC [1]),
	.datac(\pc|PC[1]~28_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [1]),
	.cout());
// synopsys translate_off
defparam \pc|PC[1] .lut_mask = 16'hF0CC;
defparam \pc|PC[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N12
cycloneive_lcell_comb \pc|pc_reg|ff_1|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_1|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [1]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_1|Q~q ),
	.datad(\pc|PC [1]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_1|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N13
dffeas \pc|pc_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_1|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N14
cycloneive_lcell_comb \reg_file|r5|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_1|Add0~0_combout  = (\reg_file|comb~0_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~0_combout  & (\reg_file|r5|ff_1|Q~q ))

	.dataa(\reg_file|comb~0_combout ),
	.datab(gnd),
	.datac(\reg_file|r5|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_1|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r5|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N15
dffeas \reg_file|r5|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N16
cycloneive_lcell_comb \reg_file|r7|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_1|Add0~0_combout  = (\reg_file|comb~3_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~3_combout  & (\reg_file|r7|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~3_combout ),
	.datac(\reg_file|r7|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_1|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r7|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N17
dffeas \reg_file|r7|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N22
cycloneive_lcell_comb \reg_file|r1|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_1|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_1|Q~q ))

	.dataa(\reg_file|comb~2_combout ),
	.datab(gnd),
	.datac(\reg_file|r1|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_1|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r1|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N23
dffeas \reg_file|r1|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N12
cycloneive_lcell_comb \reg_file|r3|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_1|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~1_combout ),
	.datac(\reg_file|r3|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_1|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r3|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N13
dffeas \reg_file|r3|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N16
cycloneive_lcell_comb \reg_file|mux0|out[1]~5 (
// Equation(s):
// \reg_file|mux0|out[1]~5_combout  = (\SR0[2]~input_o  & (\SR0[1]~input_o )) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & ((\reg_file|r3|ff_1|Q~q ))) # (!\SR0[1]~input_o  & (\reg_file|r1|ff_1|Q~q ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r1|ff_1|Q~q ),
	.datad(\reg_file|r3|ff_1|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~5 .lut_mask = 16'hDC98;
defparam \reg_file|mux0|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N30
cycloneive_lcell_comb \reg_file|mux0|out[1]~6 (
// Equation(s):
// \reg_file|mux0|out[1]~6_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[1]~5_combout  & ((\reg_file|r7|ff_1|Q~q ))) # (!\reg_file|mux0|out[1]~5_combout  & (\reg_file|r5|ff_1|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[1]~5_combout ))))

	.dataa(\reg_file|r5|ff_1|Q~q ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r7|ff_1|Q~q ),
	.datad(\reg_file|mux0|out[1]~5_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~6 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N6
cycloneive_lcell_comb \reg_file|r2|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_1|Add0~0_combout  = (\reg_file|comb~4_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~4_combout  & (\reg_file|r2|ff_1|Q~q ))

	.dataa(\reg_file|comb~4_combout ),
	.datab(gnd),
	.datac(\reg_file|r2|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_1|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r2|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N7
dffeas \reg_file|r2|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N4
cycloneive_lcell_comb \reg_file|r6|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_1|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_1|Q~q ))

	.dataa(\reg_file|comb~7_combout ),
	.datab(gnd),
	.datac(\reg_file|r6|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_1|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r6|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N5
dffeas \reg_file|r6|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N4
cycloneive_lcell_comb \reg_file|r4|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_1|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_1|Q~q ))

	.dataa(\reg_file|comb~5_combout ),
	.datab(gnd),
	.datac(\reg_file|r4|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_1|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r4|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N5
dffeas \reg_file|r4|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N6
cycloneive_lcell_comb \reg_file|r0|ff_1|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_1|Add0~0_combout  = (\reg_file|comb~6_combout  & ((\tsb|Bus [1]))) # (!\reg_file|comb~6_combout  & (\reg_file|r0|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~6_combout ),
	.datac(\reg_file|r0|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_1|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r0|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N7
dffeas \reg_file|r0|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N24
cycloneive_lcell_comb \reg_file|mux0|out[1]~7 (
// Equation(s):
// \reg_file|mux0|out[1]~7_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & (\reg_file|r4|ff_1|Q~q )) # (!\SR0[2]~input_o  & ((\reg_file|r0|ff_1|Q~q )))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r4|ff_1|Q~q ),
	.datad(\reg_file|r0|ff_1|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~7 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N10
cycloneive_lcell_comb \reg_file|mux0|out[1]~8 (
// Equation(s):
// \reg_file|mux0|out[1]~8_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[1]~7_combout  & ((\reg_file|r6|ff_1|Q~q ))) # (!\reg_file|mux0|out[1]~7_combout  & (\reg_file|r2|ff_1|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[1]~7_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r2|ff_1|Q~q ),
	.datac(\reg_file|r6|ff_1|Q~q ),
	.datad(\reg_file|mux0|out[1]~7_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~8 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N20
cycloneive_lcell_comb \reg_file|mux0|out[1]~9 (
// Equation(s):
// \reg_file|mux0|out[1]~9_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[1]~6_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[1]~8_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[1]~6_combout ),
	.datad(\reg_file|mux0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~9 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N18
cycloneive_lcell_comb \eab|adder_input_1[1]~2 (
// Equation(s):
// \eab|adder_input_1[1]~2_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[1]~9_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\selEAB1~input_o ),
	.datac(\pc|pc_reg|ff_1|Q~q ),
	.datad(\reg_file|mux0|out[1]~9_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[1]~2 .lut_mask = 16'hFC30;
defparam \eab|adder_input_1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N4
cycloneive_lcell_comb \eab|eabOut[2]~4 (
// Equation(s):
// \eab|eabOut[2]~4_combout  = ((\eab|adder_input_1[2]~3_combout  $ (\ir|register|ff_2|Q~q  $ (!\eab|eabOut[1]~3 )))) # (GND)
// \eab|eabOut[2]~5  = CARRY((\eab|adder_input_1[2]~3_combout  & ((\ir|register|ff_2|Q~q ) # (!\eab|eabOut[1]~3 ))) # (!\eab|adder_input_1[2]~3_combout  & (\ir|register|ff_2|Q~q  & !\eab|eabOut[1]~3 )))

	.dataa(\eab|adder_input_1[2]~3_combout ),
	.datab(\ir|register|ff_2|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[1]~3 ),
	.combout(\eab|eabOut[2]~4_combout ),
	.cout(\eab|eabOut[2]~5 ));
// synopsys translate_off
defparam \eab|eabOut[2]~4 .lut_mask = 16'h698E;
defparam \eab|eabOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N2
cycloneive_lcell_comb \pc|PC_inc[2]~17 (
// Equation(s):
// \pc|PC_inc[2]~17_combout  = (\pc|PC [2] & (!\pc|PC_inc[1]~16 )) # (!\pc|PC [2] & ((\pc|PC_inc[1]~16 ) # (GND)))
// \pc|PC_inc[2]~18  = CARRY((!\pc|PC_inc[1]~16 ) # (!\pc|PC [2]))

	.dataa(gnd),
	.datab(\pc|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[1]~16 ),
	.combout(\pc|PC_inc[2]~17_combout ),
	.cout(\pc|PC_inc[2]~18 ));
// synopsys translate_off
defparam \pc|PC_inc[2]~17 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N3
dffeas \pc|PC_inc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[2] .is_wysiwyg = "true";
defparam \pc|PC_inc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N0
cycloneive_lcell_comb \pc|PC[2]~29 (
// Equation(s):
// \pc|PC[2]~29_combout  = (!\selPC[1]~input_o  & ((\selPC[0]~input_o  & (\eab|eabOut[2]~4_combout )) # (!\selPC[0]~input_o  & ((\pc|PC_inc [2])))))

	.dataa(\selPC[0]~input_o ),
	.datab(\selPC[1]~input_o ),
	.datac(\eab|eabOut[2]~4_combout ),
	.datad(\pc|PC_inc [2]),
	.cin(gnd),
	.combout(\pc|PC[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[2]~29 .lut_mask = 16'h3120;
defparam \pc|PC[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N26
cycloneive_lcell_comb \pc|PC[2]~30 (
// Equation(s):
// \pc|PC[2]~30_combout  = (\pc|PC[2]~29_combout ) # ((\selPC[1]~input_o  & \tsb|Bus [2]))

	.dataa(gnd),
	.datab(\selPC[1]~input_o ),
	.datac(\pc|PC[2]~29_combout ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\pc|PC[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[2]~30 .lut_mask = 16'hFCF0;
defparam \pc|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N10
cycloneive_lcell_comb \pc|PC[2] (
// Equation(s):
// \pc|PC [2] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[2]~30_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [2]))

	.dataa(\pc|PC [2]),
	.datab(gnd),
	.datac(\pc|PC[2]~30_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [2]),
	.cout());
// synopsys translate_off
defparam \pc|PC[2] .lut_mask = 16'hF0AA;
defparam \pc|PC[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N12
cycloneive_lcell_comb \pc|pc_reg|ff_2|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_2|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [2]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_2|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_2|Q~q ),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_2|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N13
dffeas \pc|pc_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_2|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~5_combout  = (\ldMDR~input_o  & (!\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_2|Q~q )))

	.dataa(\selMDR~input_o ),
	.datab(gnd),
	.datac(\ldMDR~input_o ),
	.datad(\memory|MDR_reg|ff_2|Q~q ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~5 .lut_mask = 16'h5F50;
defparam \memory|MDR_reg|ff_2|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3] = (!\memory|MAR_reg|ff_14|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] .lut_mask = 16'h1000;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  = (!\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & \memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 16'h0500;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~5_combout  = (\ldMDR~input_o  & (\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_3|Q~q )))

	.dataa(gnd),
	.datab(\selMDR~input_o ),
	.datac(\ldMDR~input_o ),
	.datad(\memory|MDR_reg|ff_3|Q~q ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~5 .lut_mask = 16'hCFC0;
defparam \memory|MDR_reg|ff_3|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3] = (!\memory|MAR_reg|ff_14|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] .lut_mask = 16'h4000;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = (\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & \memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 16'h0A00;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y60_N12
cycloneive_lcell_comb \memory|MAR_reg|ff_4|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_4|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [4]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\memory|MAR_reg|ff_4|Q~q ),
	.datad(\tsb|Bus [4]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_4|Add0~0 .lut_mask = 16'hFC30;
defparam \memory|MAR_reg|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y60_N13
dffeas \memory|MAR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y63_N4
cycloneive_lcell_comb \memory|MAR_reg|ff_5|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_5|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [5]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_5|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_5|Q~q ),
	.datad(\tsb|Bus [5]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_5|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y63_N5
dffeas \memory|MAR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N28
cycloneive_lcell_comb \pc|pc_reg|ff_6|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_6|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [6]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_6|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_6|Q~q ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_6|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N29
dffeas \pc|pc_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_6|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~5_combout  = (\ldMDR~input_o  & (\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_6|Q~q )))

	.dataa(\ldMDR~input_o ),
	.datab(\selMDR~input_o ),
	.datac(\memory|MDR_reg|ff_6|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~5 .lut_mask = 16'hD8D8;
defparam \memory|MDR_reg|ff_6|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3] = (\memory|MAR_reg|ff_14|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] .lut_mask = 16'h2000;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = (!\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & \memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 16'h5000;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y63_N18
cycloneive_lcell_comb \memory|MAR_reg|ff_7|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_7|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [7]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_7|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_7|Q~q ),
	.datad(\tsb|Bus [7]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_7|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y63_N19
dffeas \memory|MAR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
cycloneive_lcell_comb \memory|MAR_reg|ff_8|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_8|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [8]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_8|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_8|Q~q ),
	.datad(\tsb|Bus [8]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_8|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N23
dffeas \memory|MAR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N22
cycloneive_lcell_comb \memory|MAR_reg|ff_9|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_9|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [9]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_9|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\memory|MAR_reg|ff_9|Q~q ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_9|Add0~0 .lut_mask = 16'hFC30;
defparam \memory|MAR_reg|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y62_N23
dffeas \memory|MAR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y60_N6
cycloneive_lcell_comb \memory|MAR_reg|ff_10|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_10|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [10]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_10|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\memory|MAR_reg|ff_10|Q~q ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_10|Add0~0 .lut_mask = 16'hFC30;
defparam \memory|MAR_reg|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y60_N7
dffeas \memory|MAR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y60_N0
cycloneive_lcell_comb \memory|MAR_reg|ff_11|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_11|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [11]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_11|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\memory|MAR_reg|ff_11|Q~q ),
	.datad(\tsb|Bus [11]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_11|Add0~0 .lut_mask = 16'hFC30;
defparam \memory|MAR_reg|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y60_N1
dffeas \memory|MAR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y63_N28
cycloneive_lcell_comb \memory|MAR_reg|ff_12|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_12|Add0~0_combout  = (\ldMAR~input_o  & (\tsb|Bus [12])) # (!\ldMAR~input_o  & ((\memory|MAR_reg|ff_12|Q~q )))

	.dataa(\tsb|Bus [12]),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_12|Q~q ),
	.datad(\ldMAR~input_o ),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_12|Add0~0 .lut_mask = 16'hAAF0;
defparam \memory|MAR_reg|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y63_N29
dffeas \memory|MAR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3] = (\memory|MAR_reg|ff_14|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] .lut_mask = 16'h8000;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = (\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & \memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 16'hA000;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \memory|MAR_reg|ff_13|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N19
dffeas \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// ((!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~2 .lut_mask = 16'hCCE2;
defparam \memory|MDR_reg|ff_6|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|MDR_reg|ff_6|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # 
// (!\memory|MDR_reg|ff_6|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_6|Add0~2_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\memory|MDR_reg|ff_6|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~3 .lut_mask = 16'hF388;
defparam \memory|MDR_reg|ff_6|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3] = (\memory|MAR_reg|ff_14|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] .lut_mask = 16'h0200;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout  = (!\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & !\memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .lut_mask = 16'h0050;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout  = (\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & !\memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 16'h00A0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3] = (!\memory|MAR_reg|ff_14|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] .lut_mask = 16'h0100;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3] = (!\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & !\memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] .lut_mask = 16'h0005;
defparam \memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~0 .lut_mask = 16'hF2C2;
defparam \memory|MDR_reg|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|MDR_reg|ff_6|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (!\memory|MDR_reg|ff_6|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_6|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\memory|MDR_reg|ff_6|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~1 .lut_mask = 16'hF388;
defparam \memory|MDR_reg|ff_6|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~4_combout  = ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_6|Add0~3_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_6|Add0~1_combout )))) # (!\selMDR~input_o )

	.dataa(\memory|MDR_reg|ff_6|Add0~3_combout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\selMDR~input_o ),
	.datad(\memory|MDR_reg|ff_6|Add0~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~4 .lut_mask = 16'hBF8F;
defparam \memory|MDR_reg|ff_6|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_6|Add0~6_combout  = (\ldMDR~input_o  & (\memory|MDR_reg|ff_6|Add0~4_combout  & ((\memory|MDR_reg|ff_6|Add0~5_combout ) # (\tsb|Bus [6])))) # (!\ldMDR~input_o  & (\memory|MDR_reg|ff_6|Add0~5_combout ))

	.dataa(\memory|MDR_reg|ff_6|Add0~5_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_6|Add0~4_combout ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Add0~6 .lut_mask = 16'hE2A2;
defparam \memory|MDR_reg|ff_6|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N27
dffeas \memory|MDR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_6|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N0
cycloneive_lcell_comb \reg_file|r6|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_6|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [6]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_6|Q~q ))

	.dataa(\reg_file|comb~7_combout ),
	.datab(gnd),
	.datac(\reg_file|r6|ff_6|Q~q ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_6|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r6|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y62_N1
dffeas \reg_file|r6|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N30
cycloneive_lcell_comb \reg_file|r2|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_6|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [6])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_6|Q~q )))

	.dataa(\tsb|Bus [6]),
	.datab(\reg_file|comb~4_combout ),
	.datac(\reg_file|r2|ff_6|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r2|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_6|Add0~0 .lut_mask = 16'hB8B8;
defparam \reg_file|r2|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N31
dffeas \reg_file|r2|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N26
cycloneive_lcell_comb \reg_file|r0|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_6|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [6])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_6|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [6]),
	.datac(\reg_file|r0|ff_6|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_6|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r0|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N27
dffeas \reg_file|r0|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N28
cycloneive_lcell_comb \reg_file|r4|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_6|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [6]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_6|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~5_combout ),
	.datac(\reg_file|r4|ff_6|Q~q ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_6|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r4|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N29
dffeas \reg_file|r4|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N4
cycloneive_lcell_comb \reg_file|mux0|out[6]~30 (
// Equation(s):
// \reg_file|mux0|out[6]~30_combout  = (\SR0[2]~input_o  & ((\SR0[1]~input_o ) # ((\reg_file|r4|ff_6|Q~q )))) # (!\SR0[2]~input_o  & (!\SR0[1]~input_o  & (\reg_file|r0|ff_6|Q~q )))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r0|ff_6|Q~q ),
	.datad(\reg_file|r4|ff_6|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~30 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N22
cycloneive_lcell_comb \reg_file|mux0|out[6]~31 (
// Equation(s):
// \reg_file|mux0|out[6]~31_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[6]~30_combout  & (\reg_file|r6|ff_6|Q~q )) # (!\reg_file|mux0|out[6]~30_combout  & ((\reg_file|r2|ff_6|Q~q ))))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[6]~30_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r6|ff_6|Q~q ),
	.datac(\reg_file|r2|ff_6|Q~q ),
	.datad(\reg_file|mux0|out[6]~30_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~31 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N24
cycloneive_lcell_comb \reg_file|r5|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_6|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [6])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_6|Q~q )))

	.dataa(\tsb|Bus [6]),
	.datab(gnd),
	.datac(\reg_file|r5|ff_6|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_6|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r5|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N25
dffeas \reg_file|r5|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N30
cycloneive_lcell_comb \reg_file|r7|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_6|Add0~0_combout  = (\reg_file|comb~3_combout  & ((\tsb|Bus [6]))) # (!\reg_file|comb~3_combout  & (\reg_file|r7|ff_6|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~3_combout ),
	.datac(\reg_file|r7|ff_6|Q~q ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_6|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r7|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N31
dffeas \reg_file|r7|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N14
cycloneive_lcell_comb \reg_file|r3|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_6|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [6]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_6|Q~q ))

	.dataa(\reg_file|comb~1_combout ),
	.datab(gnd),
	.datac(\reg_file|r3|ff_6|Q~q ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_6|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r3|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N15
dffeas \reg_file|r3|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N12
cycloneive_lcell_comb \reg_file|r1|ff_6|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_6|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [6])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_6|Q~q )))

	.dataa(\tsb|Bus [6]),
	.datab(gnd),
	.datac(\reg_file|r1|ff_6|Q~q ),
	.datad(\reg_file|comb~2_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_6|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r1|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N13
dffeas \reg_file|r1|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N28
cycloneive_lcell_comb \reg_file|mux0|out[6]~32 (
// Equation(s):
// \reg_file|mux0|out[6]~32_combout  = (\SR0[2]~input_o  & (\SR0[1]~input_o )) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & (\reg_file|r3|ff_6|Q~q )) # (!\SR0[1]~input_o  & ((\reg_file|r1|ff_6|Q~q )))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r3|ff_6|Q~q ),
	.datad(\reg_file|r1|ff_6|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~32 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N18
cycloneive_lcell_comb \reg_file|mux0|out[6]~33 (
// Equation(s):
// \reg_file|mux0|out[6]~33_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[6]~32_combout  & ((\reg_file|r7|ff_6|Q~q ))) # (!\reg_file|mux0|out[6]~32_combout  & (\reg_file|r5|ff_6|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[6]~32_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r5|ff_6|Q~q ),
	.datac(\reg_file|r7|ff_6|Q~q ),
	.datad(\reg_file|mux0|out[6]~32_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~33 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N12
cycloneive_lcell_comb \tsb|Bus[6]~41 (
// Equation(s):
// \tsb|Bus[6]~41_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[6]~33_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[6]~31_combout ))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[6]~31_combout ),
	.datad(\reg_file|mux0|out[6]~33_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~41 .lut_mask = 16'h028A;
defparam \tsb|Bus[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \SR1[0]~input (
	.i(SR1[0]),
	.ibar(gnd),
	.o(\SR1[0]~input_o ));
// synopsys translate_off
defparam \SR1[0]~input .bus_hold = "false";
defparam \SR1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \SR1[1]~input (
	.i(SR1[1]),
	.ibar(gnd),
	.o(\SR1[1]~input_o ));
// synopsys translate_off
defparam \SR1[1]~input .bus_hold = "false";
defparam \SR1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \SR1[2]~input (
	.i(SR1[2]),
	.ibar(gnd),
	.o(\SR1[2]~input_o ));
// synopsys translate_off
defparam \SR1[2]~input .bus_hold = "false";
defparam \SR1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N2
cycloneive_lcell_comb \alu|adder_in_b[6]~37 (
// Equation(s):
// \alu|adder_in_b[6]~37_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_6|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & (\reg_file|r0|ff_6|Q~q )))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r0|ff_6|Q~q ),
	.datad(\reg_file|r4|ff_6|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~37 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N8
cycloneive_lcell_comb \alu|adder_in_b[6]~38 (
// Equation(s):
// \alu|adder_in_b[6]~38_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[6]~37_combout  & ((\reg_file|r6|ff_6|Q~q ))) # (!\alu|adder_in_b[6]~37_combout  & (\reg_file|r2|ff_6|Q~q )))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[6]~37_combout ))))

	.dataa(\reg_file|r2|ff_6|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r6|ff_6|Q~q ),
	.datad(\alu|adder_in_b[6]~37_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~38 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N16
cycloneive_lcell_comb \alu|adder_in_b[6]~35 (
// Equation(s):
// \alu|adder_in_b[6]~35_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & (\reg_file|r3|ff_6|Q~q )) # (!\SR1[1]~input_o  & ((\reg_file|r1|ff_6|Q~q )))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r3|ff_6|Q~q ),
	.datad(\reg_file|r1|ff_6|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~35 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N6
cycloneive_lcell_comb \alu|adder_in_b[6]~36 (
// Equation(s):
// \alu|adder_in_b[6]~36_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[6]~35_combout  & ((\reg_file|r7|ff_6|Q~q ))) # (!\alu|adder_in_b[6]~35_combout  & (\reg_file|r5|ff_6|Q~q )))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[6]~35_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r5|ff_6|Q~q ),
	.datac(\reg_file|r7|ff_6|Q~q ),
	.datad(\alu|adder_in_b[6]~35_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~36 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N30
cycloneive_lcell_comb \alu|adder_in_b[6]~39 (
// Equation(s):
// \alu|adder_in_b[6]~39_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[6]~36_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[6]~38_combout ))))

	.dataa(\SR1[0]~input_o ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[6]~38_combout ),
	.datad(\alu|adder_in_b[6]~36_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~39 .lut_mask = 16'hC840;
defparam \alu|adder_in_b[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N10
cycloneive_lcell_comb \reg_file|mux0|out[6]~34 (
// Equation(s):
// \reg_file|mux0|out[6]~34_combout  = (\SR0[0]~input_o  & ((\reg_file|mux0|out[6]~33_combout ))) # (!\SR0[0]~input_o  & (\reg_file|mux0|out[6]~31_combout ))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[6]~31_combout ),
	.datad(\reg_file|mux0|out[6]~33_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~34 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N0
cycloneive_lcell_comb \tsb|Bus[6]~42 (
// Equation(s):
// \tsb|Bus[6]~42_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[6]~34_combout  & ((\alu|adder_in_b[6]~39_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\aluControl[1]~input_o ),
	.datac(\alu|adder_in_b[6]~39_combout ),
	.datad(\reg_file|mux0|out[6]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~42 .lut_mask = 16'h5100;
defparam \tsb|Bus[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N12
cycloneive_lcell_comb \reg_file|r5|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_5|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [5])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_5|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [5]),
	.datac(\reg_file|r5|ff_5|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_5|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N13
dffeas \reg_file|r5|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N14
cycloneive_lcell_comb \reg_file|r7|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_5|Add0~0_combout  = (\reg_file|comb~3_combout  & ((\tsb|Bus [5]))) # (!\reg_file|comb~3_combout  & (\reg_file|r7|ff_5|Q~q ))

	.dataa(\reg_file|comb~3_combout ),
	.datab(gnd),
	.datac(\reg_file|r7|ff_5|Q~q ),
	.datad(\tsb|Bus [5]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_5|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r7|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N15
dffeas \reg_file|r7|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N26
cycloneive_lcell_comb \reg_file|r3|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_5|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [5]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_5|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~1_combout ),
	.datac(\reg_file|r3|ff_5|Q~q ),
	.datad(\tsb|Bus [5]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_5|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r3|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N27
dffeas \reg_file|r3|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N16
cycloneive_lcell_comb \reg_file|r1|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_5|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [5])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_5|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [5]),
	.datac(\reg_file|r1|ff_5|Q~q ),
	.datad(\reg_file|comb~2_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_5|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r1|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N17
dffeas \reg_file|r1|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N0
cycloneive_lcell_comb \reg_file|mux0|out[5]~27 (
// Equation(s):
// \reg_file|mux0|out[5]~27_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_5|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & ((\reg_file|r1|ff_5|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r3|ff_5|Q~q ),
	.datad(\reg_file|r1|ff_5|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~27 .lut_mask = 16'hB9A8;
defparam \reg_file|mux0|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N6
cycloneive_lcell_comb \reg_file|mux0|out[5]~28 (
// Equation(s):
// \reg_file|mux0|out[5]~28_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[5]~27_combout  & ((\reg_file|r7|ff_5|Q~q ))) # (!\reg_file|mux0|out[5]~27_combout  & (\reg_file|r5|ff_5|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[5]~27_combout ))))

	.dataa(\reg_file|r5|ff_5|Q~q ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r7|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~27_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~28 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N28
cycloneive_lcell_comb \reg_file|r2|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_5|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [5])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_5|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [5]),
	.datac(\reg_file|r2|ff_5|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_5|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r2|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N29
dffeas \reg_file|r2|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N26
cycloneive_lcell_comb \reg_file|r6|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_5|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [5])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_5|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [5]),
	.datac(\reg_file|r6|ff_5|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_5|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r6|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N27
dffeas \reg_file|r6|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N4
cycloneive_lcell_comb \reg_file|r4|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_5|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [5]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_5|Q~q ))

	.dataa(\reg_file|comb~5_combout ),
	.datab(gnd),
	.datac(\reg_file|r4|ff_5|Q~q ),
	.datad(\tsb|Bus [5]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_5|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r4|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N5
dffeas \reg_file|r4|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N2
cycloneive_lcell_comb \reg_file|r0|ff_5|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_5|Add0~0_combout  = (\reg_file|comb~6_combout  & ((\tsb|Bus [5]))) # (!\reg_file|comb~6_combout  & (\reg_file|r0|ff_5|Q~q ))

	.dataa(\reg_file|comb~6_combout ),
	.datab(gnd),
	.datac(\reg_file|r0|ff_5|Q~q ),
	.datad(\tsb|Bus [5]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_5|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r0|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N3
dffeas \reg_file|r0|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N10
cycloneive_lcell_comb \reg_file|mux0|out[5]~25 (
// Equation(s):
// \reg_file|mux0|out[5]~25_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & (\reg_file|r4|ff_5|Q~q )) # (!\SR0[2]~input_o  & ((\reg_file|r0|ff_5|Q~q )))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r4|ff_5|Q~q ),
	.datad(\reg_file|r0|ff_5|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~25 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N0
cycloneive_lcell_comb \reg_file|mux0|out[5]~26 (
// Equation(s):
// \reg_file|mux0|out[5]~26_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[5]~25_combout  & ((\reg_file|r6|ff_5|Q~q ))) # (!\reg_file|mux0|out[5]~25_combout  & (\reg_file|r2|ff_5|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[5]~25_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r2|ff_5|Q~q ),
	.datac(\reg_file|r6|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~25_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~26 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N12
cycloneive_lcell_comb \reg_file|mux0|out[5]~29 (
// Equation(s):
// \reg_file|mux0|out[5]~29_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[5]~28_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[5]~26_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[5]~28_combout ),
	.datad(\reg_file|mux0|out[5]~26_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~29 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N8
cycloneive_lcell_comb \alu|adder_in_b[5]~32 (
// Equation(s):
// \alu|adder_in_b[5]~32_combout  = (\SR1[1]~input_o  & (\SR1[2]~input_o )) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & (\reg_file|r4|ff_5|Q~q )) # (!\SR1[2]~input_o  & ((\reg_file|r0|ff_5|Q~q )))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r4|ff_5|Q~q ),
	.datad(\reg_file|r0|ff_5|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~32 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N22
cycloneive_lcell_comb \alu|adder_in_b[5]~33 (
// Equation(s):
// \alu|adder_in_b[5]~33_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[5]~32_combout  & ((\reg_file|r6|ff_5|Q~q ))) # (!\alu|adder_in_b[5]~32_combout  & (\reg_file|r2|ff_5|Q~q )))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[5]~32_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r2|ff_5|Q~q ),
	.datac(\alu|adder_in_b[5]~32_combout ),
	.datad(\reg_file|r6|ff_5|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~33 .lut_mask = 16'hF858;
defparam \alu|adder_in_b[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N28
cycloneive_lcell_comb \alu|adder_in_b[5]~30 (
// Equation(s):
// \alu|adder_in_b[5]~30_combout  = (\SR1[1]~input_o  & ((\SR1[2]~input_o ) # ((\reg_file|r3|ff_5|Q~q )))) # (!\SR1[1]~input_o  & (!\SR1[2]~input_o  & ((\reg_file|r1|ff_5|Q~q ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r3|ff_5|Q~q ),
	.datad(\reg_file|r1|ff_5|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~30 .lut_mask = 16'hB9A8;
defparam \alu|adder_in_b[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N18
cycloneive_lcell_comb \alu|adder_in_b[5]~31 (
// Equation(s):
// \alu|adder_in_b[5]~31_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[5]~30_combout  & ((\reg_file|r7|ff_5|Q~q ))) # (!\alu|adder_in_b[5]~30_combout  & (\reg_file|r5|ff_5|Q~q )))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[5]~30_combout ))))

	.dataa(\reg_file|r5|ff_5|Q~q ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r7|ff_5|Q~q ),
	.datad(\alu|adder_in_b[5]~30_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~31 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N20
cycloneive_lcell_comb \alu|adder_in_b[5]~34 (
// Equation(s):
// \alu|adder_in_b[5]~34_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[5]~31_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[5]~33_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\SR1[0]~input_o ),
	.datac(\alu|adder_in_b[5]~33_combout ),
	.datad(\alu|adder_in_b[5]~31_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~34 .lut_mask = 16'hA820;
defparam \alu|adder_in_b[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N18
cycloneive_lcell_comb \reg_file|r6|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_4|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r6|ff_4|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r6|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N19
dffeas \reg_file|r6|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N28
cycloneive_lcell_comb \reg_file|r2|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_4|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r2|ff_4|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r2|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N29
dffeas \reg_file|r2|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N8
cycloneive_lcell_comb \reg_file|r0|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_4|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r0|ff_4|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r0|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N9
dffeas \reg_file|r0|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N6
cycloneive_lcell_comb \reg_file|r4|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_4|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r4|ff_4|Q~q ),
	.datad(\reg_file|comb~5_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r4|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N7
dffeas \reg_file|r4|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N4
cycloneive_lcell_comb \alu|adder_in_b[4]~26 (
// Equation(s):
// \alu|adder_in_b[4]~26_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_4|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & (\reg_file|r0|ff_4|Q~q )))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r0|ff_4|Q~q ),
	.datad(\reg_file|r4|ff_4|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~26 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N26
cycloneive_lcell_comb \alu|adder_in_b[4]~27 (
// Equation(s):
// \alu|adder_in_b[4]~27_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[4]~26_combout  & (\reg_file|r6|ff_4|Q~q )) # (!\alu|adder_in_b[4]~26_combout  & ((\reg_file|r2|ff_4|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[4]~26_combout ))))

	.dataa(\reg_file|r6|ff_4|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r2|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~26_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~27 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N14
cycloneive_lcell_comb \reg_file|r7|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_4|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r7|ff_4|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r7|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N15
dffeas \reg_file|r7|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N22
cycloneive_lcell_comb \reg_file|r3|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_4|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r3|ff_4|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r3|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N23
dffeas \reg_file|r3|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N12
cycloneive_lcell_comb \reg_file|r1|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_4|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r1|ff_4|Q~q ),
	.datad(\reg_file|comb~2_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r1|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N13
dffeas \reg_file|r1|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N16
cycloneive_lcell_comb \alu|adder_in_b[4]~24 (
// Equation(s):
// \alu|adder_in_b[4]~24_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & (\reg_file|r3|ff_4|Q~q )) # (!\SR1[1]~input_o  & ((\reg_file|r1|ff_4|Q~q )))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r3|ff_4|Q~q ),
	.datad(\reg_file|r1|ff_4|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~24 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N26
cycloneive_lcell_comb \alu|adder_in_b[4]~25 (
// Equation(s):
// \alu|adder_in_b[4]~25_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[4]~24_combout  & ((\reg_file|r7|ff_4|Q~q ))) # (!\alu|adder_in_b[4]~24_combout  & (\reg_file|r5|ff_4|Q~q )))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[4]~24_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r5|ff_4|Q~q ),
	.datac(\reg_file|r7|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~24_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~25 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N4
cycloneive_lcell_comb \alu|adder_in_b[4]~28 (
// Equation(s):
// \alu|adder_in_b[4]~28_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[4]~25_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[4]~27_combout ))))

	.dataa(\SR1[0]~input_o ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[4]~27_combout ),
	.datad(\alu|adder_in_b[4]~25_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~28 .lut_mask = 16'hC840;
defparam \alu|adder_in_b[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N14
cycloneive_lcell_comb \alu|adder_in_b[4]~29 (
// Equation(s):
// \alu|adder_in_b[4]~29_combout  = (\alu|adder_in_b[4]~28_combout ) # ((\ir|register|ff_4|Q~q  & !\ir|register|ff_5|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(\alu|adder_in_b[4]~28_combout ),
	.datad(\ir|register|ff_5|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~29 .lut_mask = 16'hF0FC;
defparam \alu|adder_in_b[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N26
cycloneive_lcell_comb \reg_file|r2|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_3|Add0~0_combout  = (\reg_file|comb~4_combout  & ((\tsb|Bus [3]))) # (!\reg_file|comb~4_combout  & (\reg_file|r2|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~4_combout ),
	.datac(\reg_file|r2|ff_3|Q~q ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_3|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r2|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N27
dffeas \reg_file|r2|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N14
cycloneive_lcell_comb \reg_file|r6|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_3|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [3]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~7_combout ),
	.datac(\reg_file|r6|ff_3|Q~q ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_3|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r6|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N15
dffeas \reg_file|r6|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N22
cycloneive_lcell_comb \reg_file|r0|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_3|Add0~0_combout  = (\reg_file|comb~6_combout  & ((\tsb|Bus [3]))) # (!\reg_file|comb~6_combout  & (\reg_file|r0|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~6_combout ),
	.datac(\reg_file|r0|ff_3|Q~q ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_3|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r0|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N23
dffeas \reg_file|r0|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N12
cycloneive_lcell_comb \reg_file|r4|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_3|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [3]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~5_combout ),
	.datac(\reg_file|r4|ff_3|Q~q ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_3|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r4|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N13
dffeas \reg_file|r4|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N16
cycloneive_lcell_comb \reg_file|mux0|out[3]~17 (
// Equation(s):
// \reg_file|mux0|out[3]~17_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & ((\reg_file|r4|ff_3|Q~q ))) # (!\SR0[2]~input_o  & (\reg_file|r0|ff_3|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r0|ff_3|Q~q ),
	.datad(\reg_file|r4|ff_3|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~17 .lut_mask = 16'hDC98;
defparam \reg_file|mux0|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N14
cycloneive_lcell_comb \reg_file|mux0|out[3]~18 (
// Equation(s):
// \reg_file|mux0|out[3]~18_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[3]~17_combout  & ((\reg_file|r6|ff_3|Q~q ))) # (!\reg_file|mux0|out[3]~17_combout  & (\reg_file|r2|ff_3|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[3]~17_combout ))))

	.dataa(\reg_file|r2|ff_3|Q~q ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r6|ff_3|Q~q ),
	.datad(\reg_file|mux0|out[3]~17_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~18 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N8
cycloneive_lcell_comb \reg_file|r5|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_3|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [3])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_3|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [3]),
	.datac(\reg_file|r5|ff_3|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_3|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N9
dffeas \reg_file|r5|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N22
cycloneive_lcell_comb \reg_file|r7|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_3|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [3])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_3|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [3]),
	.datac(\reg_file|r7|ff_3|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_3|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r7|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N23
dffeas \reg_file|r7|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N26
cycloneive_lcell_comb \reg_file|r3|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_3|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [3])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_3|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [3]),
	.datac(\reg_file|r3|ff_3|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_3|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r3|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N27
dffeas \reg_file|r3|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N16
cycloneive_lcell_comb \reg_file|r1|ff_3|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_3|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [3])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_3|Q~q )))

	.dataa(\reg_file|comb~2_combout ),
	.datab(\tsb|Bus [3]),
	.datac(\reg_file|r1|ff_3|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_3|Add0~0 .lut_mask = 16'hD8D8;
defparam \reg_file|r1|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N17
dffeas \reg_file|r1|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N24
cycloneive_lcell_comb \reg_file|mux0|out[3]~15 (
// Equation(s):
// \reg_file|mux0|out[3]~15_combout  = (\SR0[2]~input_o  & (\SR0[1]~input_o )) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & (\reg_file|r3|ff_3|Q~q )) # (!\SR0[1]~input_o  & ((\reg_file|r1|ff_3|Q~q )))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r3|ff_3|Q~q ),
	.datad(\reg_file|r1|ff_3|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~15 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N14
cycloneive_lcell_comb \reg_file|mux0|out[3]~16 (
// Equation(s):
// \reg_file|mux0|out[3]~16_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[3]~15_combout  & ((\reg_file|r7|ff_3|Q~q ))) # (!\reg_file|mux0|out[3]~15_combout  & (\reg_file|r5|ff_3|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[3]~15_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r5|ff_3|Q~q ),
	.datac(\reg_file|r7|ff_3|Q~q ),
	.datad(\reg_file|mux0|out[3]~15_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~16 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N24
cycloneive_lcell_comb \reg_file|mux0|out[3]~19 (
// Equation(s):
// \reg_file|mux0|out[3]~19_combout  = (\SR0[0]~input_o  & ((\reg_file|mux0|out[3]~16_combout ))) # (!\SR0[0]~input_o  & (\reg_file|mux0|out[3]~18_combout ))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[3]~18_combout ),
	.datad(\reg_file|mux0|out[3]~16_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~19 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N12
cycloneive_lcell_comb \ir|register|ff_3|Add0~0 (
// Equation(s):
// \ir|register|ff_3|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [3]))) # (!\ldIR~input_o  & (\ir|register|ff_3|Q~q ))

	.dataa(\ldIR~input_o ),
	.datab(gnd),
	.datac(\ir|register|ff_3|Q~q ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\ir|register|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_3|Add0~0 .lut_mask = 16'hFA50;
defparam \ir|register|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N13
dffeas \ir|register|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_3|Q .is_wysiwyg = "true";
defparam \ir|register|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N28
cycloneive_lcell_comb \alu|adder_in_b[3]~18 (
// Equation(s):
// \alu|adder_in_b[3]~18_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & (\reg_file|r3|ff_3|Q~q )) # (!\SR1[1]~input_o  & ((\reg_file|r1|ff_3|Q~q )))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r3|ff_3|Q~q ),
	.datad(\reg_file|r1|ff_3|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~18 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N6
cycloneive_lcell_comb \alu|adder_in_b[3]~19 (
// Equation(s):
// \alu|adder_in_b[3]~19_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[3]~18_combout  & ((\reg_file|r7|ff_3|Q~q ))) # (!\alu|adder_in_b[3]~18_combout  & (\reg_file|r5|ff_3|Q~q )))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[3]~18_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r5|ff_3|Q~q ),
	.datac(\reg_file|r7|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~18_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~19 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N18
cycloneive_lcell_comb \alu|adder_in_b[3]~20 (
// Equation(s):
// \alu|adder_in_b[3]~20_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_3|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & (\reg_file|r0|ff_3|Q~q )))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r0|ff_3|Q~q ),
	.datad(\reg_file|r4|ff_3|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~20 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N0
cycloneive_lcell_comb \alu|adder_in_b[3]~21 (
// Equation(s):
// \alu|adder_in_b[3]~21_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[3]~20_combout  & ((\reg_file|r6|ff_3|Q~q ))) # (!\alu|adder_in_b[3]~20_combout  & (\reg_file|r2|ff_3|Q~q )))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[3]~20_combout ))))

	.dataa(\reg_file|r2|ff_3|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r6|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~20_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~21 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N2
cycloneive_lcell_comb \alu|adder_in_b[3]~22 (
// Equation(s):
// \alu|adder_in_b[3]~22_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[3]~19_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[3]~21_combout )))))

	.dataa(\SR1[0]~input_o ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[3]~19_combout ),
	.datad(\alu|adder_in_b[3]~21_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~22 .lut_mask = 16'hC480;
defparam \alu|adder_in_b[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N20
cycloneive_lcell_comb \alu|adder_in_b[3]~23 (
// Equation(s):
// \alu|adder_in_b[3]~23_combout  = (\alu|adder_in_b[3]~22_combout ) # ((!\ir|register|ff_5|Q~q  & \ir|register|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~22_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~23 .lut_mask = 16'hFF30;
defparam \alu|adder_in_b[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N20
cycloneive_lcell_comb \alu|adder_in_b[2]~14 (
// Equation(s):
// \alu|adder_in_b[2]~14_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_2|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & (\reg_file|r0|ff_2|Q~q )))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r0|ff_2|Q~q ),
	.datad(\reg_file|r4|ff_2|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~14 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N26
cycloneive_lcell_comb \alu|adder_in_b[2]~15 (
// Equation(s):
// \alu|adder_in_b[2]~15_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[2]~14_combout  & ((\reg_file|r6|ff_2|Q~q ))) # (!\alu|adder_in_b[2]~14_combout  & (\reg_file|r2|ff_2|Q~q )))) # (!\SR1[1]~input_o  & (\alu|adder_in_b[2]~14_combout ))

	.dataa(\SR1[1]~input_o ),
	.datab(\alu|adder_in_b[2]~14_combout ),
	.datac(\reg_file|r2|ff_2|Q~q ),
	.datad(\reg_file|r6|ff_2|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~15 .lut_mask = 16'hEC64;
defparam \alu|adder_in_b[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N0
cycloneive_lcell_comb \alu|adder_in_b[2]~12 (
// Equation(s):
// \alu|adder_in_b[2]~12_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & (\reg_file|r3|ff_2|Q~q )) # (!\SR1[1]~input_o  & ((\reg_file|r1|ff_2|Q~q )))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r3|ff_2|Q~q ),
	.datad(\reg_file|r1|ff_2|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~12 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N18
cycloneive_lcell_comb \alu|adder_in_b[2]~13 (
// Equation(s):
// \alu|adder_in_b[2]~13_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[2]~12_combout  & (\reg_file|r7|ff_2|Q~q )) # (!\alu|adder_in_b[2]~12_combout  & ((\reg_file|r5|ff_2|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[2]~12_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r7|ff_2|Q~q ),
	.datac(\reg_file|r5|ff_2|Q~q ),
	.datad(\alu|adder_in_b[2]~12_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~13 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N24
cycloneive_lcell_comb \alu|adder_in_b[2]~16 (
// Equation(s):
// \alu|adder_in_b[2]~16_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[2]~13_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[2]~15_combout ))))

	.dataa(\alu|adder_in_b[2]~15_combout ),
	.datab(\SR1[0]~input_o ),
	.datac(\alu|adder_in_b[2]~13_combout ),
	.datad(\ir|register|ff_5|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~16 .lut_mask = 16'hE200;
defparam \alu|adder_in_b[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N30
cycloneive_lcell_comb \alu|adder_in_b[2]~17 (
// Equation(s):
// \alu|adder_in_b[2]~17_combout  = (\alu|adder_in_b[2]~16_combout ) # ((!\ir|register|ff_5|Q~q  & \ir|register|ff_2|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_2|Q~q ),
	.datad(\alu|adder_in_b[2]~16_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~17 .lut_mask = 16'hFF50;
defparam \alu|adder_in_b[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N26
cycloneive_lcell_comb \alu|adder_in_b[1]~6 (
// Equation(s):
// \alu|adder_in_b[1]~6_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & ((\reg_file|r3|ff_1|Q~q ))) # (!\SR1[1]~input_o  & (\reg_file|r1|ff_1|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r1|ff_1|Q~q ),
	.datad(\reg_file|r3|ff_1|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~6 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N28
cycloneive_lcell_comb \alu|adder_in_b[1]~7 (
// Equation(s):
// \alu|adder_in_b[1]~7_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[1]~6_combout  & (\reg_file|r7|ff_1|Q~q )) # (!\alu|adder_in_b[1]~6_combout  & ((\reg_file|r5|ff_1|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[1]~6_combout ))))

	.dataa(\reg_file|r7|ff_1|Q~q ),
	.datab(\SR1[2]~input_o ),
	.datac(\alu|adder_in_b[1]~6_combout ),
	.datad(\reg_file|r5|ff_1|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~7 .lut_mask = 16'hBCB0;
defparam \alu|adder_in_b[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N2
cycloneive_lcell_comb \alu|adder_in_b[1]~8 (
// Equation(s):
// \alu|adder_in_b[1]~8_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_1|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & ((\reg_file|r0|ff_1|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r4|ff_1|Q~q ),
	.datad(\reg_file|r0|ff_1|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~8 .lut_mask = 16'hB9A8;
defparam \alu|adder_in_b[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N0
cycloneive_lcell_comb \alu|adder_in_b[1]~9 (
// Equation(s):
// \alu|adder_in_b[1]~9_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[1]~8_combout  & (\reg_file|r6|ff_1|Q~q )) # (!\alu|adder_in_b[1]~8_combout  & ((\reg_file|r2|ff_1|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[1]~8_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r6|ff_1|Q~q ),
	.datac(\reg_file|r2|ff_1|Q~q ),
	.datad(\alu|adder_in_b[1]~8_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~9 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N14
cycloneive_lcell_comb \alu|adder_in_b[1]~10 (
// Equation(s):
// \alu|adder_in_b[1]~10_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[1]~7_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[1]~9_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\alu|adder_in_b[1]~7_combout ),
	.datac(\SR1[0]~input_o ),
	.datad(\alu|adder_in_b[1]~9_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~10 .lut_mask = 16'h8A80;
defparam \alu|adder_in_b[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N8
cycloneive_lcell_comb \alu|adder_in_b[1]~11 (
// Equation(s):
// \alu|adder_in_b[1]~11_combout  = (\alu|adder_in_b[1]~10_combout ) # ((!\ir|register|ff_5|Q~q  & \ir|register|ff_1|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\alu|adder_in_b[1]~10_combout ),
	.datad(\ir|register|ff_1|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~11 .lut_mask = 16'hF5F0;
defparam \alu|adder_in_b[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\reg_file|mux0|out[0]~4_combout  & (\alu|adder_in_b[0]~5_combout  $ (VCC))) # (!\reg_file|mux0|out[0]~4_combout  & (\alu|adder_in_b[0]~5_combout  & VCC))
// \alu|Add0~1  = CARRY((\reg_file|mux0|out[0]~4_combout  & \alu|adder_in_b[0]~5_combout ))

	.dataa(\reg_file|mux0|out[0]~4_combout ),
	.datab(\alu|adder_in_b[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\reg_file|mux0|out[1]~9_combout  & ((\alu|adder_in_b[1]~11_combout  & (\alu|Add0~1  & VCC)) # (!\alu|adder_in_b[1]~11_combout  & (!\alu|Add0~1 )))) # (!\reg_file|mux0|out[1]~9_combout  & ((\alu|adder_in_b[1]~11_combout  & 
// (!\alu|Add0~1 )) # (!\alu|adder_in_b[1]~11_combout  & ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\reg_file|mux0|out[1]~9_combout  & (!\alu|adder_in_b[1]~11_combout  & !\alu|Add0~1 )) # (!\reg_file|mux0|out[1]~9_combout  & ((!\alu|Add0~1 ) # (!\alu|adder_in_b[1]~11_combout ))))

	.dataa(\reg_file|mux0|out[1]~9_combout ),
	.datab(\alu|adder_in_b[1]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\alu|adder_in_b[2]~17_combout  $ (\reg_file|mux0|out[2]~14_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\alu|adder_in_b[2]~17_combout  & ((\reg_file|mux0|out[2]~14_combout ) # (!\alu|Add0~3 ))) # (!\alu|adder_in_b[2]~17_combout  & (\reg_file|mux0|out[2]~14_combout  & !\alu|Add0~3 )))

	.dataa(\alu|adder_in_b[2]~17_combout ),
	.datab(\reg_file|mux0|out[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\reg_file|mux0|out[3]~19_combout  & ((\alu|adder_in_b[3]~23_combout  & (\alu|Add0~5  & VCC)) # (!\alu|adder_in_b[3]~23_combout  & (!\alu|Add0~5 )))) # (!\reg_file|mux0|out[3]~19_combout  & ((\alu|adder_in_b[3]~23_combout  & 
// (!\alu|Add0~5 )) # (!\alu|adder_in_b[3]~23_combout  & ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\reg_file|mux0|out[3]~19_combout  & (!\alu|adder_in_b[3]~23_combout  & !\alu|Add0~5 )) # (!\reg_file|mux0|out[3]~19_combout  & ((!\alu|Add0~5 ) # (!\alu|adder_in_b[3]~23_combout ))))

	.dataa(\reg_file|mux0|out[3]~19_combout ),
	.datab(\alu|adder_in_b[3]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\reg_file|mux0|out[4]~24_combout  $ (\alu|adder_in_b[4]~29_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\reg_file|mux0|out[4]~24_combout  & ((\alu|adder_in_b[4]~29_combout ) # (!\alu|Add0~7 ))) # (!\reg_file|mux0|out[4]~24_combout  & (\alu|adder_in_b[4]~29_combout  & !\alu|Add0~7 )))

	.dataa(\reg_file|mux0|out[4]~24_combout ),
	.datab(\alu|adder_in_b[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~34_combout  & (\alu|Add0~9  & VCC)) # (!\alu|adder_in_b[5]~34_combout  & (!\alu|Add0~9 )))) # (!\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~34_combout  & 
// (!\alu|Add0~9 )) # (!\alu|adder_in_b[5]~34_combout  & ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\reg_file|mux0|out[5]~29_combout  & (!\alu|adder_in_b[5]~34_combout  & !\alu|Add0~9 )) # (!\reg_file|mux0|out[5]~29_combout  & ((!\alu|Add0~9 ) # (!\alu|adder_in_b[5]~34_combout ))))

	.dataa(\reg_file|mux0|out[5]~29_combout ),
	.datab(\alu|adder_in_b[5]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\reg_file|mux0|out[6]~34_combout  $ (\alu|adder_in_b[6]~39_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\reg_file|mux0|out[6]~34_combout  & ((\alu|adder_in_b[6]~39_combout ) # (!\alu|Add0~11 ))) # (!\reg_file|mux0|out[6]~34_combout  & (\alu|adder_in_b[6]~39_combout  & !\alu|Add0~11 )))

	.dataa(\reg_file|mux0|out[6]~34_combout ),
	.datab(\alu|adder_in_b[6]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N6
cycloneive_lcell_comb \tsb|Bus[6]~43 (
// Equation(s):
// \tsb|Bus[6]~43_combout  = (\tsb|Bus[6]~41_combout ) # ((\tsb|Bus[6]~42_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~12_combout )))

	.dataa(\tsb|Bus[6]~41_combout ),
	.datab(\tsb|Bus[6]~42_combout ),
	.datac(\tsb|Bus[0]~5_combout ),
	.datad(\alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~43 .lut_mask = 16'hFEEE;
defparam \tsb|Bus[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N4
cycloneive_lcell_comb \tsb|Bus[6]~44 (
// Equation(s):
// \tsb|Bus[6]~44_combout  = (\tsb|Bus[3]~0_combout  & (((\tsb|Bus[3]~1_combout )))) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[3]~1_combout  & (\memory|MDR_reg|ff_6|Q~q )) # (!\tsb|Bus[3]~1_combout  & ((\tsb|Bus[6]~43_combout )))))

	.dataa(\memory|MDR_reg|ff_6|Q~q ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\tsb|Bus[6]~43_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~44 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N10
cycloneive_lcell_comb \ir|register|ff_6|Add0~0 (
// Equation(s):
// \ir|register|ff_6|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [6]))) # (!\ldIR~input_o  & (\ir|register|ff_6|Q~q ))

	.dataa(\ldIR~input_o ),
	.datab(gnd),
	.datac(\ir|register|ff_6|Q~q ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\ir|register|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_6|Add0~0 .lut_mask = 16'hFA50;
defparam \ir|register|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y68_N11
dffeas \ir|register|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_6|Q .is_wysiwyg = "true";
defparam \ir|register|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N6
cycloneive_lcell_comb \eab|adder_input_2[6]~0 (
// Equation(s):
// \eab|adder_input_2[6]~0_combout  = (\eab|mux_2_input [6] & (\ir|register|ff_6|Q~q  $ (VCC))) # (!\eab|mux_2_input [6] & (\ir|register|ff_6|Q~q  & VCC))
// \eab|adder_input_2[6]~1  = CARRY((\eab|mux_2_input [6] & \ir|register|ff_6|Q~q ))

	.dataa(\eab|mux_2_input [6]),
	.datab(\ir|register|ff_6|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|adder_input_2[6]~0_combout ),
	.cout(\eab|adder_input_2[6]~1 ));
// synopsys translate_off
defparam \eab|adder_input_2[6]~0 .lut_mask = 16'h6688;
defparam \eab|adder_input_2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N2
cycloneive_lcell_comb \eab|adder_input_1[6]~7 (
// Equation(s):
// \eab|adder_input_1[6]~7_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[6]~34_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_6|Q~q ))

	.dataa(gnd),
	.datab(\pc|pc_reg|ff_6|Q~q ),
	.datac(\selEAB1~input_o ),
	.datad(\reg_file|mux0|out[6]~34_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[6]~7 .lut_mask = 16'hFC0C;
defparam \eab|adder_input_1[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N2
cycloneive_lcell_comb \pc|pc_reg|ff_5|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_5|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [5]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_5|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_5|Q~q ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_5|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N3
dffeas \pc|pc_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_5|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N6
cycloneive_lcell_comb \eab|adder_input_1[5]~6 (
// Equation(s):
// \eab|adder_input_1[5]~6_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[5]~29_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_5|Q~q ))

	.dataa(gnd),
	.datab(\selEAB1~input_o ),
	.datac(\pc|pc_reg|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~29_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[5]~6 .lut_mask = 16'hFC30;
defparam \eab|adder_input_1[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N6
cycloneive_lcell_comb \eab|eabOut[3]~6 (
// Equation(s):
// \eab|eabOut[3]~6_combout  = (\ir|register|ff_3|Q~q  & ((\eab|adder_input_1[3]~4_combout  & (\eab|eabOut[2]~5  & VCC)) # (!\eab|adder_input_1[3]~4_combout  & (!\eab|eabOut[2]~5 )))) # (!\ir|register|ff_3|Q~q  & ((\eab|adder_input_1[3]~4_combout  & 
// (!\eab|eabOut[2]~5 )) # (!\eab|adder_input_1[3]~4_combout  & ((\eab|eabOut[2]~5 ) # (GND)))))
// \eab|eabOut[3]~7  = CARRY((\ir|register|ff_3|Q~q  & (!\eab|adder_input_1[3]~4_combout  & !\eab|eabOut[2]~5 )) # (!\ir|register|ff_3|Q~q  & ((!\eab|eabOut[2]~5 ) # (!\eab|adder_input_1[3]~4_combout ))))

	.dataa(\ir|register|ff_3|Q~q ),
	.datab(\eab|adder_input_1[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[2]~5 ),
	.combout(\eab|eabOut[3]~6_combout ),
	.cout(\eab|eabOut[3]~7 ));
// synopsys translate_off
defparam \eab|eabOut[3]~6 .lut_mask = 16'h9617;
defparam \eab|eabOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N4
cycloneive_lcell_comb \pc|PC_inc[3]~19 (
// Equation(s):
// \pc|PC_inc[3]~19_combout  = (\pc|PC [3] & (\pc|PC_inc[2]~18  $ (GND))) # (!\pc|PC [3] & (!\pc|PC_inc[2]~18  & VCC))
// \pc|PC_inc[3]~20  = CARRY((\pc|PC [3] & !\pc|PC_inc[2]~18 ))

	.dataa(gnd),
	.datab(\pc|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[2]~18 ),
	.combout(\pc|PC_inc[3]~19_combout ),
	.cout(\pc|PC_inc[3]~20 ));
// synopsys translate_off
defparam \pc|PC_inc[3]~19 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N5
dffeas \pc|PC_inc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[3] .is_wysiwyg = "true";
defparam \pc|PC_inc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N6
cycloneive_lcell_comb \pc|PC[3]~31 (
// Equation(s):
// \pc|PC[3]~31_combout  = (!\selPC[1]~input_o  & ((\selPC[0]~input_o  & (\eab|eabOut[3]~6_combout )) # (!\selPC[0]~input_o  & ((\pc|PC_inc [3])))))

	.dataa(\selPC[0]~input_o ),
	.datab(\selPC[1]~input_o ),
	.datac(\eab|eabOut[3]~6_combout ),
	.datad(\pc|PC_inc [3]),
	.cin(gnd),
	.combout(\pc|PC[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[3]~31 .lut_mask = 16'h3120;
defparam \pc|PC[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N4
cycloneive_lcell_comb \pc|PC[3]~32 (
// Equation(s):
// \pc|PC[3]~32_combout  = (\pc|PC[3]~31_combout ) # ((\selPC[1]~input_o  & \tsb|Bus [3]))

	.dataa(gnd),
	.datab(\selPC[1]~input_o ),
	.datac(\pc|PC[3]~31_combout ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\pc|PC[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[3]~32 .lut_mask = 16'hFCF0;
defparam \pc|PC[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N10
cycloneive_lcell_comb \pc|PC[3] (
// Equation(s):
// \pc|PC [3] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[3]~32_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [3]))

	.dataa(\pc|PC [3]),
	.datab(gnd),
	.datac(\pc|PC[3]~32_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [3]),
	.cout());
// synopsys translate_off
defparam \pc|PC[3] .lut_mask = 16'hF0AA;
defparam \pc|PC[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N8
cycloneive_lcell_comb \pc|pc_reg|ff_3|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_3|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [3]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_3|Q~q ),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_3|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N9
dffeas \pc|pc_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_3|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N28
cycloneive_lcell_comb \eab|adder_input_1[3]~4 (
// Equation(s):
// \eab|adder_input_1[3]~4_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[3]~19_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_3|Q~q ))

	.dataa(\selEAB1~input_o ),
	.datab(gnd),
	.datac(\pc|pc_reg|ff_3|Q~q ),
	.datad(\reg_file|mux0|out[3]~19_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[3]~4 .lut_mask = 16'hFA50;
defparam \eab|adder_input_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N8
cycloneive_lcell_comb \eab|eabOut[4]~8 (
// Equation(s):
// \eab|eabOut[4]~8_combout  = ((\eab|adder_input_1[4]~5_combout  $ (\ir|register|ff_4|Q~q  $ (!\eab|eabOut[3]~7 )))) # (GND)
// \eab|eabOut[4]~9  = CARRY((\eab|adder_input_1[4]~5_combout  & ((\ir|register|ff_4|Q~q ) # (!\eab|eabOut[3]~7 ))) # (!\eab|adder_input_1[4]~5_combout  & (\ir|register|ff_4|Q~q  & !\eab|eabOut[3]~7 )))

	.dataa(\eab|adder_input_1[4]~5_combout ),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[3]~7 ),
	.combout(\eab|eabOut[4]~8_combout ),
	.cout(\eab|eabOut[4]~9 ));
// synopsys translate_off
defparam \eab|eabOut[4]~8 .lut_mask = 16'h698E;
defparam \eab|eabOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N10
cycloneive_lcell_comb \eab|eabOut[5]~10 (
// Equation(s):
// \eab|eabOut[5]~10_combout  = (\ir|register|ff_5|Q~q  & ((\eab|adder_input_1[5]~6_combout  & (\eab|eabOut[4]~9  & VCC)) # (!\eab|adder_input_1[5]~6_combout  & (!\eab|eabOut[4]~9 )))) # (!\ir|register|ff_5|Q~q  & ((\eab|adder_input_1[5]~6_combout  & 
// (!\eab|eabOut[4]~9 )) # (!\eab|adder_input_1[5]~6_combout  & ((\eab|eabOut[4]~9 ) # (GND)))))
// \eab|eabOut[5]~11  = CARRY((\ir|register|ff_5|Q~q  & (!\eab|adder_input_1[5]~6_combout  & !\eab|eabOut[4]~9 )) # (!\ir|register|ff_5|Q~q  & ((!\eab|eabOut[4]~9 ) # (!\eab|adder_input_1[5]~6_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\eab|adder_input_1[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[4]~9 ),
	.combout(\eab|eabOut[5]~10_combout ),
	.cout(\eab|eabOut[5]~11 ));
// synopsys translate_off
defparam \eab|eabOut[5]~10 .lut_mask = 16'h9617;
defparam \eab|eabOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N12
cycloneive_lcell_comb \eab|eabOut[6]~12 (
// Equation(s):
// \eab|eabOut[6]~12_combout  = ((\eab|adder_input_2[6]~0_combout  $ (\eab|adder_input_1[6]~7_combout  $ (!\eab|eabOut[5]~11 )))) # (GND)
// \eab|eabOut[6]~13  = CARRY((\eab|adder_input_2[6]~0_combout  & ((\eab|adder_input_1[6]~7_combout ) # (!\eab|eabOut[5]~11 ))) # (!\eab|adder_input_2[6]~0_combout  & (\eab|adder_input_1[6]~7_combout  & !\eab|eabOut[5]~11 )))

	.dataa(\eab|adder_input_2[6]~0_combout ),
	.datab(\eab|adder_input_1[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[5]~11 ),
	.combout(\eab|eabOut[6]~12_combout ),
	.cout(\eab|eabOut[6]~13 ));
// synopsys translate_off
defparam \eab|eabOut[6]~12 .lut_mask = 16'h698E;
defparam \eab|eabOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N16
cycloneive_lcell_comb \tsb|Bus[6]~45 (
// Equation(s):
// \tsb|Bus[6]~45_combout  = (\tsb|Bus[3]~0_combout  & ((\tsb|Bus[6]~44_combout  & ((\eab|eabOut[6]~12_combout ))) # (!\tsb|Bus[6]~44_combout  & (\pc|pc_reg|ff_6|Q~q )))) # (!\tsb|Bus[3]~0_combout  & (((\tsb|Bus[6]~44_combout ))))

	.dataa(\pc|pc_reg|ff_6|Q~q ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\tsb|Bus[6]~44_combout ),
	.datad(\eab|eabOut[6]~12_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~45 .lut_mask = 16'hF838;
defparam \tsb|Bus[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N26
cycloneive_lcell_comb \tsb|Bus[6]~46 (
// Equation(s):
// \tsb|Bus[6]~46_combout  = (\selMAR~input_o  & ((\enaMARM~input_o  & ((\ir|register|ff_6|Q~q ))) # (!\enaMARM~input_o  & (\tsb|Bus[6]~45_combout )))) # (!\selMAR~input_o  & (((\tsb|Bus[6]~45_combout ))))

	.dataa(\selMAR~input_o ),
	.datab(\enaMARM~input_o ),
	.datac(\tsb|Bus[6]~45_combout ),
	.datad(\ir|register|ff_6|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~46 .lut_mask = 16'hF870;
defparam \tsb|Bus[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N24
cycloneive_lcell_comb \tsb|Bus[6] (
// Equation(s):
// \tsb|Bus [6] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[6]~46_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [6]))

	.dataa(gnd),
	.datab(\tsb|Bus [6]),
	.datac(\tsb|Bus[6]~46_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [6]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N12
cycloneive_lcell_comb \memory|MAR_reg|ff_6|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_6|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [6]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_6|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\memory|MAR_reg|ff_6|Q~q ),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_6|Add0~0 .lut_mask = 16'hFC30;
defparam \memory|MAR_reg|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y62_N13
dffeas \memory|MAR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~0 .lut_mask = 16'hBA98;
defparam \memory|MDR_reg|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_3|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # 
// (!\memory|MDR_reg|ff_3|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_3|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(\memory|MDR_reg|ff_3|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~1 .lut_mask = 16'hF388;
defparam \memory|MDR_reg|ff_3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~2 .lut_mask = 16'hE6A2;
defparam \memory|MDR_reg|ff_3|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_3|Add0~2_combout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|MDR_reg|ff_3|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (!\memory|MDR_reg|ff_3|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\memory|MDR_reg|ff_3|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~3 .lut_mask = 16'hEE30;
defparam \memory|MDR_reg|ff_3|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~4_combout  = ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_3|Add0~1_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_3|Add0~3_combout )))) # (!\selMDR~input_o )

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|MDR_reg|ff_3|Add0~1_combout ),
	.datad(\memory|MDR_reg|ff_3|Add0~3_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~4 .lut_mask = 16'hF7B3;
defparam \memory|MDR_reg|ff_3|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_3|Add0~6_combout  = (\ldMDR~input_o  & (\memory|MDR_reg|ff_3|Add0~4_combout  & ((\memory|MDR_reg|ff_3|Add0~5_combout ) # (\tsb|Bus [3])))) # (!\ldMDR~input_o  & (\memory|MDR_reg|ff_3|Add0~5_combout ))

	.dataa(\memory|MDR_reg|ff_3|Add0~5_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_3|Add0~4_combout ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Add0~6 .lut_mask = 16'hE2A2;
defparam \memory|MDR_reg|ff_3|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \memory|MDR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_3|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N10
cycloneive_lcell_comb \tsb|Bus[3]~24 (
// Equation(s):
// \tsb|Bus[3]~24_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[3]~16_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[3]~18_combout ))))

	.dataa(\reg_file|mux0|out[3]~18_combout ),
	.datab(\SR0[0]~input_o ),
	.datac(\tsb|Bus[0]~3_combout ),
	.datad(\reg_file|mux0|out[3]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~24 .lut_mask = 16'h10D0;
defparam \tsb|Bus[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N30
cycloneive_lcell_comb \tsb|Bus[3]~23 (
// Equation(s):
// \tsb|Bus[3]~23_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[3]~19_combout  & ((\alu|adder_in_b[3]~23_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\aluControl[1]~input_o ),
	.datac(\reg_file|mux0|out[3]~19_combout ),
	.datad(\alu|adder_in_b[3]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~23 .lut_mask = 16'h5010;
defparam \tsb|Bus[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N10
cycloneive_lcell_comb \tsb|Bus[3]~25 (
// Equation(s):
// \tsb|Bus[3]~25_combout  = (\tsb|Bus[3]~24_combout ) # ((\tsb|Bus[3]~23_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~6_combout )))

	.dataa(\tsb|Bus[0]~5_combout ),
	.datab(\tsb|Bus[3]~24_combout ),
	.datac(\tsb|Bus[3]~23_combout ),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~25 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N28
cycloneive_lcell_comb \tsb|Bus[3]~26 (
// Equation(s):
// \tsb|Bus[3]~26_combout  = (\tsb|Bus[3]~0_combout  & ((\tsb|Bus[3]~1_combout ) # ((\pc|pc_reg|ff_3|Q~q )))) # (!\tsb|Bus[3]~0_combout  & (!\tsb|Bus[3]~1_combout  & ((\tsb|Bus[3]~25_combout ))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\pc|pc_reg|ff_3|Q~q ),
	.datad(\tsb|Bus[3]~25_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~26 .lut_mask = 16'hB9A8;
defparam \tsb|Bus[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N6
cycloneive_lcell_comb \tsb|Bus[3]~27 (
// Equation(s):
// \tsb|Bus[3]~27_combout  = (\tsb|Bus[3]~26_combout  & (((\eab|eabOut[3]~6_combout ) # (!\tsb|Bus[3]~1_combout )))) # (!\tsb|Bus[3]~26_combout  & (\memory|MDR_reg|ff_3|Q~q  & ((\tsb|Bus[3]~1_combout ))))

	.dataa(\memory|MDR_reg|ff_3|Q~q ),
	.datab(\tsb|Bus[3]~26_combout ),
	.datac(\eab|eabOut[3]~6_combout ),
	.datad(\tsb|Bus[3]~1_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~27 .lut_mask = 16'hE2CC;
defparam \tsb|Bus[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N0
cycloneive_lcell_comb \tsb|Bus[3]~28 (
// Equation(s):
// \tsb|Bus[3]~28_combout  = (\enaMARM~input_o  & ((\selMAR~input_o  & ((\ir|register|ff_3|Q~q ))) # (!\selMAR~input_o  & (\tsb|Bus[3]~27_combout )))) # (!\enaMARM~input_o  & (((\tsb|Bus[3]~27_combout ))))

	.dataa(\enaMARM~input_o ),
	.datab(\selMAR~input_o ),
	.datac(\tsb|Bus[3]~27_combout ),
	.datad(\ir|register|ff_3|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~28 .lut_mask = 16'hF870;
defparam \tsb|Bus[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N4
cycloneive_lcell_comb \tsb|Bus[3] (
// Equation(s):
// \tsb|Bus [3] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[3]~28_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [3]))

	.dataa(gnd),
	.datab(\tsb|Bus [3]),
	.datac(\tsb|Bus[3]~28_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [3]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N26
cycloneive_lcell_comb \memory|MAR_reg|ff_3|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_3|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [3]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_3|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_3|Q~q ),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_3|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N27
dffeas \memory|MAR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~2 .lut_mask = 16'hF388;
defparam \memory|MDR_reg|ff_2|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_2|Add0~2_combout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|MDR_reg|ff_2|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (!\memory|MDR_reg|ff_2|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\memory|MDR_reg|ff_2|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~3 .lut_mask = 16'hFC22;
defparam \memory|MDR_reg|ff_2|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~0 .lut_mask = 16'hFC22;
defparam \memory|MDR_reg|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~1_combout  = (\memory|MDR_reg|ff_2|Add0~0_combout  & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\memory|MDR_reg|ff_2|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))

	.dataa(\memory|MDR_reg|ff_2|Add0~0_combout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~1 .lut_mask = 16'hEA62;
defparam \memory|MDR_reg|ff_2|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~4_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_2|Add0~3_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_2|Add0~1_combout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|MDR_reg|ff_2|Add0~3_combout ),
	.datad(\memory|MDR_reg|ff_2|Add0~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~4 .lut_mask = 16'hF5A0;
defparam \memory|MDR_reg|ff_2|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_2|Add0~6_combout  = (\memory|MDR_reg|ff_2|Add0~5_combout  & (((\tsb|Bus [2])) # (!\ldMDR~input_o ))) # (!\memory|MDR_reg|ff_2|Add0~5_combout  & (\ldMDR~input_o  & (\memory|MDR_reg|ff_2|Add0~4_combout )))

	.dataa(\memory|MDR_reg|ff_2|Add0~5_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_2|Add0~4_combout ),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Add0~6 .lut_mask = 16'hEA62;
defparam \memory|MDR_reg|ff_2|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y55_N25
dffeas \memory|MDR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_2|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N4
cycloneive_lcell_comb \tsb|Bus[2]~18 (
// Equation(s):
// \tsb|Bus[2]~18_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[2]~11_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[2]~13_combout ))))

	.dataa(\SR0[0]~input_o ),
	.datab(\tsb|Bus[0]~3_combout ),
	.datac(\reg_file|mux0|out[2]~13_combout ),
	.datad(\reg_file|mux0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~18 .lut_mask = 16'h048C;
defparam \tsb|Bus[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N28
cycloneive_lcell_comb \tsb|Bus[2]~17 (
// Equation(s):
// \tsb|Bus[2]~17_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[2]~14_combout  & ((\alu|adder_in_b[2]~17_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\aluControl[1]~input_o ),
	.datac(\reg_file|mux0|out[2]~14_combout ),
	.datad(\alu|adder_in_b[2]~17_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~17 .lut_mask = 16'h5010;
defparam \tsb|Bus[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N28
cycloneive_lcell_comb \tsb|Bus[2]~19 (
// Equation(s):
// \tsb|Bus[2]~19_combout  = (\tsb|Bus[2]~18_combout ) # ((\tsb|Bus[2]~17_combout ) # ((\alu|Add0~4_combout  & \tsb|Bus[0]~5_combout )))

	.dataa(\tsb|Bus[2]~18_combout ),
	.datab(\tsb|Bus[2]~17_combout ),
	.datac(\alu|Add0~4_combout ),
	.datad(\tsb|Bus[0]~5_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~19 .lut_mask = 16'hFEEE;
defparam \tsb|Bus[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N6
cycloneive_lcell_comb \tsb|Bus[2]~20 (
// Equation(s):
// \tsb|Bus[2]~20_combout  = (\tsb|Bus[3]~0_combout  & (((\tsb|Bus[3]~1_combout )))) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[3]~1_combout  & (\memory|MDR_reg|ff_2|Q~q )) # (!\tsb|Bus[3]~1_combout  & ((\tsb|Bus[2]~19_combout )))))

	.dataa(\memory|MDR_reg|ff_2|Q~q ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\tsb|Bus[2]~19_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~20 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N14
cycloneive_lcell_comb \tsb|Bus[2]~21 (
// Equation(s):
// \tsb|Bus[2]~21_combout  = (\tsb|Bus[3]~0_combout  & ((\tsb|Bus[2]~20_combout  & ((\eab|eabOut[2]~4_combout ))) # (!\tsb|Bus[2]~20_combout  & (\pc|pc_reg|ff_2|Q~q )))) # (!\tsb|Bus[3]~0_combout  & (((\tsb|Bus[2]~20_combout ))))

	.dataa(\pc|pc_reg|ff_2|Q~q ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\tsb|Bus[2]~20_combout ),
	.datad(\eab|eabOut[2]~4_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~21 .lut_mask = 16'hF838;
defparam \tsb|Bus[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N12
cycloneive_lcell_comb \tsb|Bus[2]~22 (
// Equation(s):
// \tsb|Bus[2]~22_combout  = (\selMAR~input_o  & ((\enaMARM~input_o  & (\ir|register|ff_2|Q~q )) # (!\enaMARM~input_o  & ((\tsb|Bus[2]~21_combout ))))) # (!\selMAR~input_o  & (((\tsb|Bus[2]~21_combout ))))

	.dataa(\ir|register|ff_2|Q~q ),
	.datab(\selMAR~input_o ),
	.datac(\tsb|Bus[2]~21_combout ),
	.datad(\enaMARM~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~22 .lut_mask = 16'hB8F0;
defparam \tsb|Bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y67_N10
cycloneive_lcell_comb \tsb|Bus[2] (
// Equation(s):
// \tsb|Bus [2] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[2]~22_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [2]))

	.dataa(\tsb|Bus [2]),
	.datab(gnd),
	.datac(\tsb|Bus[2]~22_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [2]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2] .lut_mask = 16'hF0AA;
defparam \tsb|Bus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N6
cycloneive_lcell_comb \memory|MAR_reg|ff_2|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_2|Add0~0_combout  = (\ldMAR~input_o  & (\tsb|Bus [2])) # (!\ldMAR~input_o  & ((\memory|MAR_reg|ff_2|Q~q )))

	.dataa(\tsb|Bus [2]),
	.datab(\ldMAR~input_o ),
	.datac(\memory|MAR_reg|ff_2|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_2|Add0~0 .lut_mask = 16'hB8B8;
defparam \memory|MAR_reg|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y62_N7
dffeas \memory|MAR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N30
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF0AC;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N4
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hCAF0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N10
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hDC98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N16
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF588;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N6
cycloneive_lcell_comb \memory|MDR_reg|ff_1|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_1|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Add0~1 .lut_mask = 16'hC840;
defparam \memory|MDR_reg|ff_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N28
cycloneive_lcell_comb \memory|MDR_reg|ff_1|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_1|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_1|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_1|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_1|Add0~1_combout ) # ((\memory|MDR_reg|ff_1|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_1|Q~q ))))

	.dataa(\memory|MDR_reg|ff_1|Add0~1_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_1|Q~q ),
	.datad(\memory|MDR_reg|ff_1|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Add0~2 .lut_mask = 16'hFCB8;
defparam \memory|MDR_reg|ff_1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N23
dffeas \memory|MDR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N30
cycloneive_lcell_comb \tsb|Bus[1]~12 (
// Equation(s):
// \tsb|Bus[1]~12_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & (!\reg_file|mux0|out[1]~6_combout )) # (!\SR0[0]~input_o  & ((!\reg_file|mux0|out[1]~8_combout )))))

	.dataa(\reg_file|mux0|out[1]~6_combout ),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[1]~8_combout ),
	.datad(\tsb|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~12 .lut_mask = 16'h4700;
defparam \tsb|Bus[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N20
cycloneive_lcell_comb \tsb|Bus[1]~11 (
// Equation(s):
// \tsb|Bus[1]~11_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[1]~9_combout  & ((\alu|adder_in_b[1]~11_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\alu|adder_in_b[1]~11_combout ),
	.datac(\aluControl[1]~input_o ),
	.datad(\reg_file|mux0|out[1]~9_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~11 .lut_mask = 16'h4500;
defparam \tsb|Bus[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N30
cycloneive_lcell_comb \tsb|Bus[1]~13 (
// Equation(s):
// \tsb|Bus[1]~13_combout  = (\tsb|Bus[1]~12_combout ) # ((\tsb|Bus[1]~11_combout ) # ((\alu|Add0~2_combout  & \tsb|Bus[0]~5_combout )))

	.dataa(\tsb|Bus[1]~12_combout ),
	.datab(\tsb|Bus[1]~11_combout ),
	.datac(\alu|Add0~2_combout ),
	.datad(\tsb|Bus[0]~5_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~13 .lut_mask = 16'hFEEE;
defparam \tsb|Bus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N8
cycloneive_lcell_comb \tsb|Bus[1]~14 (
// Equation(s):
// \tsb|Bus[1]~14_combout  = (\tsb|Bus[3]~0_combout  & ((\tsb|Bus[3]~1_combout ) # ((\pc|pc_reg|ff_1|Q~q )))) # (!\tsb|Bus[3]~0_combout  & (!\tsb|Bus[3]~1_combout  & (\tsb|Bus[1]~13_combout )))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\tsb|Bus[1]~13_combout ),
	.datad(\pc|pc_reg|ff_1|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~14 .lut_mask = 16'hBA98;
defparam \tsb|Bus[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N22
cycloneive_lcell_comb \tsb|Bus[1]~15 (
// Equation(s):
// \tsb|Bus[1]~15_combout  = (\tsb|Bus[3]~1_combout  & ((\tsb|Bus[1]~14_combout  & ((\eab|eabOut[1]~2_combout ))) # (!\tsb|Bus[1]~14_combout  & (\memory|MDR_reg|ff_1|Q~q )))) # (!\tsb|Bus[3]~1_combout  & (((\tsb|Bus[1]~14_combout ))))

	.dataa(\memory|MDR_reg|ff_1|Q~q ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\tsb|Bus[1]~14_combout ),
	.datad(\eab|eabOut[1]~2_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~15 .lut_mask = 16'hF838;
defparam \tsb|Bus[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N16
cycloneive_lcell_comb \tsb|Bus[1]~16 (
// Equation(s):
// \tsb|Bus[1]~16_combout  = (\enaMARM~input_o  & ((\selMAR~input_o  & (\ir|register|ff_1|Q~q )) # (!\selMAR~input_o  & ((\tsb|Bus[1]~15_combout ))))) # (!\enaMARM~input_o  & (((\tsb|Bus[1]~15_combout ))))

	.dataa(\enaMARM~input_o ),
	.datab(\ir|register|ff_1|Q~q ),
	.datac(\tsb|Bus[1]~15_combout ),
	.datad(\selMAR~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~16 .lut_mask = 16'hD8F0;
defparam \tsb|Bus[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N2
cycloneive_lcell_comb \tsb|Bus[1] (
// Equation(s):
// \tsb|Bus [1] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[1]~16_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [1]))

	.dataa(gnd),
	.datab(\tsb|Bus [1]),
	.datac(\tsb|Bus[1]~16_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [1]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y63_N6
cycloneive_lcell_comb \memory|MAR_reg|ff_1|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_1|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [1]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_1|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_1|Q~q ),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_1|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y63_N7
dffeas \memory|MAR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N14
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hBA98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N8
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF838;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N6
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  & 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hCEC2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N0
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hDDA0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_11|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_11|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ))))

	.dataa(\selMDR~input_o ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_11|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Add0~1 .lut_mask = 16'hA820;
defparam \memory|MDR_reg|ff_11|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_11|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_11|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [11]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N30
cycloneive_lcell_comb \memory|MDR_reg|ff_11|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_11|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_11|Add0~1_combout ) # ((\memory|MDR_reg|ff_11|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_11|Q~q ))))

	.dataa(\memory|MDR_reg|ff_11|Add0~1_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_11|Q~q ),
	.datad(\memory|MDR_reg|ff_11|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_11|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Add0~2 .lut_mask = 16'hFCB8;
defparam \memory|MDR_reg|ff_11|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N31
dffeas \memory|MDR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_11|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N0
cycloneive_lcell_comb \reg_file|r1|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_11|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r1|ff_11|Q~q ),
	.datad(\reg_file|comb~2_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r1|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N1
dffeas \reg_file|r1|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N30
cycloneive_lcell_comb \reg_file|r3|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_11|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r3|ff_11|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r3|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N31
dffeas \reg_file|r3|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N28
cycloneive_lcell_comb \alu|adder_in_b[11]~60 (
// Equation(s):
// \alu|adder_in_b[11]~60_combout  = (\SR1[2]~input_o  & (((\SR1[1]~input_o )))) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & ((\reg_file|r3|ff_11|Q~q ))) # (!\SR1[1]~input_o  & (\reg_file|r1|ff_11|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r1|ff_11|Q~q ),
	.datac(\reg_file|r3|ff_11|Q~q ),
	.datad(\SR1[1]~input_o ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~60 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N8
cycloneive_lcell_comb \reg_file|r5|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_11|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r5|ff_11|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N9
dffeas \reg_file|r5|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N26
cycloneive_lcell_comb \alu|adder_in_b[11]~61 (
// Equation(s):
// \alu|adder_in_b[11]~61_combout  = (\alu|adder_in_b[11]~60_combout  & ((\reg_file|r7|ff_11|Q~q ) # ((!\SR1[2]~input_o )))) # (!\alu|adder_in_b[11]~60_combout  & (((\reg_file|r5|ff_11|Q~q  & \SR1[2]~input_o ))))

	.dataa(\reg_file|r7|ff_11|Q~q ),
	.datab(\alu|adder_in_b[11]~60_combout ),
	.datac(\reg_file|r5|ff_11|Q~q ),
	.datad(\SR1[2]~input_o ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~61 .lut_mask = 16'hB8CC;
defparam \alu|adder_in_b[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N18
cycloneive_lcell_comb \reg_file|r6|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_11|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r6|ff_11|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r6|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N19
dffeas \reg_file|r6|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N4
cycloneive_lcell_comb \reg_file|r2|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_11|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r2|ff_11|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r2|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N5
dffeas \reg_file|r2|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N16
cycloneive_lcell_comb \reg_file|r0|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_11|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r0|ff_11|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r0|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N17
dffeas \reg_file|r0|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N14
cycloneive_lcell_comb \reg_file|r4|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_11|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r4|ff_11|Q~q ),
	.datad(\reg_file|comb~5_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r4|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N15
dffeas \reg_file|r4|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N12
cycloneive_lcell_comb \alu|adder_in_b[11]~62 (
// Equation(s):
// \alu|adder_in_b[11]~62_combout  = (\SR1[2]~input_o  & (((\SR1[1]~input_o ) # (\reg_file|r4|ff_11|Q~q )))) # (!\SR1[2]~input_o  & (\reg_file|r0|ff_11|Q~q  & (!\SR1[1]~input_o )))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r0|ff_11|Q~q ),
	.datac(\SR1[1]~input_o ),
	.datad(\reg_file|r4|ff_11|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~62 .lut_mask = 16'hAEA4;
defparam \alu|adder_in_b[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N2
cycloneive_lcell_comb \alu|adder_in_b[11]~63 (
// Equation(s):
// \alu|adder_in_b[11]~63_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[11]~62_combout  & (\reg_file|r6|ff_11|Q~q )) # (!\alu|adder_in_b[11]~62_combout  & ((\reg_file|r2|ff_11|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[11]~62_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r6|ff_11|Q~q ),
	.datac(\reg_file|r2|ff_11|Q~q ),
	.datad(\alu|adder_in_b[11]~62_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~63 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N30
cycloneive_lcell_comb \alu|adder_in_b[11]~64 (
// Equation(s):
// \alu|adder_in_b[11]~64_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[11]~61_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[11]~63_combout )))))

	.dataa(\SR1[0]~input_o ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[11]~61_combout ),
	.datad(\alu|adder_in_b[11]~63_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~64 .lut_mask = 16'hC480;
defparam \alu|adder_in_b[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N0
cycloneive_lcell_comb \tsb|Bus[11]~70 (
// Equation(s):
// \tsb|Bus[11]~70_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[11]~59_combout  & ((\alu|adder_in_b[11]~64_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[1]~input_o ),
	.datab(\aluControl[0]~input_o ),
	.datac(\alu|adder_in_b[11]~64_combout ),
	.datad(\reg_file|mux0|out[11]~59_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~70 .lut_mask = 16'h3100;
defparam \tsb|Bus[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N20
cycloneive_lcell_comb \reg_file|mux0|out[11]~55 (
// Equation(s):
// \reg_file|mux0|out[11]~55_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & (\reg_file|r4|ff_11|Q~q )) # (!\SR0[2]~input_o  & ((\reg_file|r0|ff_11|Q~q )))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r4|ff_11|Q~q ),
	.datad(\reg_file|r0|ff_11|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~55 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N10
cycloneive_lcell_comb \reg_file|mux0|out[11]~56 (
// Equation(s):
// \reg_file|mux0|out[11]~56_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[11]~55_combout  & (\reg_file|r6|ff_11|Q~q )) # (!\reg_file|mux0|out[11]~55_combout  & ((\reg_file|r2|ff_11|Q~q ))))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[11]~55_combout 
// ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r6|ff_11|Q~q ),
	.datac(\reg_file|r2|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~55_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~56 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N26
cycloneive_lcell_comb \tsb|Bus[11]~69 (
// Equation(s):
// \tsb|Bus[11]~69_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & (!\reg_file|mux0|out[11]~58_combout )) # (!\SR0[0]~input_o  & ((!\reg_file|mux0|out[11]~56_combout )))))

	.dataa(\SR0[0]~input_o ),
	.datab(\reg_file|mux0|out[11]~58_combout ),
	.datac(\tsb|Bus[0]~3_combout ),
	.datad(\reg_file|mux0|out[11]~56_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~69 .lut_mask = 16'h2070;
defparam \tsb|Bus[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N8
cycloneive_lcell_comb \alu|adder_in_b[10]~55 (
// Equation(s):
// \alu|adder_in_b[10]~55_combout  = (\SR1[2]~input_o  & (((\SR1[1]~input_o )))) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & ((\reg_file|r3|ff_10|Q~q ))) # (!\SR1[1]~input_o  & (\reg_file|r1|ff_10|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r1|ff_10|Q~q ),
	.datac(\reg_file|r3|ff_10|Q~q ),
	.datad(\SR1[1]~input_o ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~55 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N10
cycloneive_lcell_comb \alu|adder_in_b[10]~56 (
// Equation(s):
// \alu|adder_in_b[10]~56_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[10]~55_combout  & (\reg_file|r7|ff_10|Q~q )) # (!\alu|adder_in_b[10]~55_combout  & ((\reg_file|r5|ff_10|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[10]~55_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r7|ff_10|Q~q ),
	.datac(\alu|adder_in_b[10]~55_combout ),
	.datad(\reg_file|r5|ff_10|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~56 .lut_mask = 16'hDAD0;
defparam \alu|adder_in_b[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N14
cycloneive_lcell_comb \alu|adder_in_b[10]~57 (
// Equation(s):
// \alu|adder_in_b[10]~57_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_10|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & (\reg_file|r0|ff_10|Q~q )))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r0|ff_10|Q~q ),
	.datad(\reg_file|r4|ff_10|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~57 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N18
cycloneive_lcell_comb \alu|adder_in_b[10]~58 (
// Equation(s):
// \alu|adder_in_b[10]~58_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[10]~57_combout  & (\reg_file|r6|ff_10|Q~q )) # (!\alu|adder_in_b[10]~57_combout  & ((\reg_file|r2|ff_10|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[10]~57_combout ))))

	.dataa(\reg_file|r6|ff_10|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r2|ff_10|Q~q ),
	.datad(\alu|adder_in_b[10]~57_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~58 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N24
cycloneive_lcell_comb \alu|adder_in_b[10]~59 (
// Equation(s):
// \alu|adder_in_b[10]~59_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[10]~56_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[10]~58_combout )))))

	.dataa(\SR1[0]~input_o ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[10]~56_combout ),
	.datad(\alu|adder_in_b[10]~58_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~59 .lut_mask = 16'hC480;
defparam \alu|adder_in_b[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N4
cycloneive_lcell_comb \alu|adder_in_b[9]~50 (
// Equation(s):
// \alu|adder_in_b[9]~50_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & ((\reg_file|r3|ff_9|Q~q ))) # (!\SR1[1]~input_o  & (\reg_file|r1|ff_9|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r1|ff_9|Q~q ),
	.datad(\reg_file|r3|ff_9|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~50 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N18
cycloneive_lcell_comb \alu|adder_in_b[9]~51 (
// Equation(s):
// \alu|adder_in_b[9]~51_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[9]~50_combout  & ((\reg_file|r7|ff_9|Q~q ))) # (!\alu|adder_in_b[9]~50_combout  & (\reg_file|r5|ff_9|Q~q )))) # (!\SR1[2]~input_o  & (\alu|adder_in_b[9]~50_combout ))

	.dataa(\SR1[2]~input_o ),
	.datab(\alu|adder_in_b[9]~50_combout ),
	.datac(\reg_file|r5|ff_9|Q~q ),
	.datad(\reg_file|r7|ff_9|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~51 .lut_mask = 16'hEC64;
defparam \alu|adder_in_b[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N16
cycloneive_lcell_comb \alu|adder_in_b[9]~52 (
// Equation(s):
// \alu|adder_in_b[9]~52_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_9|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & ((\reg_file|r0|ff_9|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r4|ff_9|Q~q ),
	.datad(\reg_file|r0|ff_9|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~52 .lut_mask = 16'hB9A8;
defparam \alu|adder_in_b[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N10
cycloneive_lcell_comb \alu|adder_in_b[9]~53 (
// Equation(s):
// \alu|adder_in_b[9]~53_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[9]~52_combout  & ((\reg_file|r6|ff_9|Q~q ))) # (!\alu|adder_in_b[9]~52_combout  & (\reg_file|r2|ff_9|Q~q )))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[9]~52_combout ))))

	.dataa(\reg_file|r2|ff_9|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r6|ff_9|Q~q ),
	.datad(\alu|adder_in_b[9]~52_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~53 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N0
cycloneive_lcell_comb \alu|adder_in_b[9]~54 (
// Equation(s):
// \alu|adder_in_b[9]~54_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[9]~51_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[9]~53_combout )))))

	.dataa(\SR1[0]~input_o ),
	.datab(\alu|adder_in_b[9]~51_combout ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[9]~53_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~54 .lut_mask = 16'hD080;
defparam \alu|adder_in_b[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N26
cycloneive_lcell_comb \reg_file|r1|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_8|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\reg_file|r1|ff_8|Q~q ),
	.datad(\reg_file|comb~2_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_8|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r1|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N27
dffeas \reg_file|r1|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N20
cycloneive_lcell_comb \reg_file|r3|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_8|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\reg_file|r3|ff_8|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_8|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r3|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N21
dffeas \reg_file|r3|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N10
cycloneive_lcell_comb \alu|adder_in_b[8]~45 (
// Equation(s):
// \alu|adder_in_b[8]~45_combout  = (\SR1[1]~input_o  & ((\SR1[2]~input_o ) # ((\reg_file|r3|ff_8|Q~q )))) # (!\SR1[1]~input_o  & (!\SR1[2]~input_o  & (\reg_file|r1|ff_8|Q~q )))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r1|ff_8|Q~q ),
	.datad(\reg_file|r3|ff_8|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~45 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N4
cycloneive_lcell_comb \reg_file|r7|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_8|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\reg_file|r7|ff_8|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_8|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r7|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N5
dffeas \reg_file|r7|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N18
cycloneive_lcell_comb \reg_file|r5|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_8|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(\reg_file|comb~0_combout ),
	.datac(\reg_file|r5|ff_8|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_8|Add0~0 .lut_mask = 16'hB8B8;
defparam \reg_file|r5|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N19
dffeas \reg_file|r5|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N24
cycloneive_lcell_comb \alu|adder_in_b[8]~46 (
// Equation(s):
// \alu|adder_in_b[8]~46_combout  = (\alu|adder_in_b[8]~45_combout  & ((\reg_file|r7|ff_8|Q~q ) # ((!\SR1[2]~input_o )))) # (!\alu|adder_in_b[8]~45_combout  & (((\SR1[2]~input_o  & \reg_file|r5|ff_8|Q~q ))))

	.dataa(\alu|adder_in_b[8]~45_combout ),
	.datab(\reg_file|r7|ff_8|Q~q ),
	.datac(\SR1[2]~input_o ),
	.datad(\reg_file|r5|ff_8|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~46 .lut_mask = 16'hDA8A;
defparam \alu|adder_in_b[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N8
cycloneive_lcell_comb \reg_file|r2|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_8|Add0~0_combout  = (\reg_file|comb~4_combout  & ((\tsb|Bus [8]))) # (!\reg_file|comb~4_combout  & (\reg_file|r2|ff_8|Q~q ))

	.dataa(\reg_file|comb~4_combout ),
	.datab(gnd),
	.datac(\reg_file|r2|ff_8|Q~q ),
	.datad(\tsb|Bus [8]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_8|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r2|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N9
dffeas \reg_file|r2|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N0
cycloneive_lcell_comb \reg_file|r6|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_8|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\reg_file|r6|ff_8|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_8|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r6|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N1
dffeas \reg_file|r6|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N30
cycloneive_lcell_comb \reg_file|r0|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_8|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\reg_file|r0|ff_8|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_8|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r0|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N31
dffeas \reg_file|r0|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N16
cycloneive_lcell_comb \reg_file|r4|ff_8|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_8|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [8])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_8|Q~q )))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\reg_file|r4|ff_8|Q~q ),
	.datad(\reg_file|comb~5_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_8|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r4|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y70_N17
dffeas \reg_file|r4|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N2
cycloneive_lcell_comb \alu|adder_in_b[8]~47 (
// Equation(s):
// \alu|adder_in_b[8]~47_combout  = (\SR1[1]~input_o  & (\SR1[2]~input_o )) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & ((\reg_file|r4|ff_8|Q~q ))) # (!\SR1[2]~input_o  & (\reg_file|r0|ff_8|Q~q ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r0|ff_8|Q~q ),
	.datad(\reg_file|r4|ff_8|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~47 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N10
cycloneive_lcell_comb \alu|adder_in_b[8]~48 (
// Equation(s):
// \alu|adder_in_b[8]~48_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[8]~47_combout  & ((\reg_file|r6|ff_8|Q~q ))) # (!\alu|adder_in_b[8]~47_combout  & (\reg_file|r2|ff_8|Q~q )))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[8]~47_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r2|ff_8|Q~q ),
	.datac(\reg_file|r6|ff_8|Q~q ),
	.datad(\alu|adder_in_b[8]~47_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~48 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N28
cycloneive_lcell_comb \alu|adder_in_b[8]~49 (
// Equation(s):
// \alu|adder_in_b[8]~49_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[8]~46_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[8]~48_combout )))))

	.dataa(\SR1[0]~input_o ),
	.datab(\alu|adder_in_b[8]~46_combout ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[8]~48_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~49 .lut_mask = 16'hD080;
defparam \alu|adder_in_b[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N6
cycloneive_lcell_comb \reg_file|mux0|out[8]~42 (
// Equation(s):
// \reg_file|mux0|out[8]~42_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_8|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & (\reg_file|r1|ff_8|Q~q )))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r1|ff_8|Q~q ),
	.datad(\reg_file|r3|ff_8|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~42 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N8
cycloneive_lcell_comb \reg_file|mux0|out[8]~43 (
// Equation(s):
// \reg_file|mux0|out[8]~43_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[8]~42_combout  & ((\reg_file|r7|ff_8|Q~q ))) # (!\reg_file|mux0|out[8]~42_combout  & (\reg_file|r5|ff_8|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[8]~42_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r5|ff_8|Q~q ),
	.datac(\reg_file|r7|ff_8|Q~q ),
	.datad(\reg_file|mux0|out[8]~42_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~43 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N14
cycloneive_lcell_comb \reg_file|mux0|out[8]~40 (
// Equation(s):
// \reg_file|mux0|out[8]~40_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & ((\reg_file|r4|ff_8|Q~q ))) # (!\SR0[2]~input_o  & (\reg_file|r0|ff_8|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r0|ff_8|Q~q ),
	.datad(\reg_file|r4|ff_8|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~40 .lut_mask = 16'hDC98;
defparam \reg_file|mux0|out[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N12
cycloneive_lcell_comb \reg_file|mux0|out[8]~41 (
// Equation(s):
// \reg_file|mux0|out[8]~41_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[8]~40_combout  & (\reg_file|r6|ff_8|Q~q )) # (!\reg_file|mux0|out[8]~40_combout  & ((\reg_file|r2|ff_8|Q~q ))))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[8]~40_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r6|ff_8|Q~q ),
	.datac(\reg_file|mux0|out[8]~40_combout ),
	.datad(\reg_file|r2|ff_8|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~41 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N28
cycloneive_lcell_comb \reg_file|mux0|out[8]~44 (
// Equation(s):
// \reg_file|mux0|out[8]~44_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[8]~43_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[8]~41_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[8]~43_combout ),
	.datad(\reg_file|mux0|out[8]~41_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~44 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N18
cycloneive_lcell_comb \reg_file|r6|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_7|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_7|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [7]),
	.datac(\reg_file|r6|ff_7|Q~q ),
	.datad(\reg_file|comb~7_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_7|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r6|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N19
dffeas \reg_file|r6|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N0
cycloneive_lcell_comb \reg_file|r2|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_7|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_7|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [7]),
	.datac(\reg_file|r2|ff_7|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_7|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r2|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N1
dffeas \reg_file|r2|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N22
cycloneive_lcell_comb \reg_file|r0|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_7|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_7|Q~q )))

	.dataa(\tsb|Bus [7]),
	.datab(\reg_file|comb~6_combout ),
	.datac(\reg_file|r0|ff_7|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r0|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_7|Add0~0 .lut_mask = 16'hB8B8;
defparam \reg_file|r0|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N23
dffeas \reg_file|r0|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N16
cycloneive_lcell_comb \reg_file|r4|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_7|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_7|Q~q )))

	.dataa(\tsb|Bus [7]),
	.datab(\reg_file|comb~5_combout ),
	.datac(\reg_file|r4|ff_7|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r4|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_7|Add0~0 .lut_mask = 16'hB8B8;
defparam \reg_file|r4|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N17
dffeas \reg_file|r4|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N2
cycloneive_lcell_comb \alu|adder_in_b[7]~42 (
// Equation(s):
// \alu|adder_in_b[7]~42_combout  = (\SR1[1]~input_o  & (\SR1[2]~input_o )) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & ((\reg_file|r4|ff_7|Q~q ))) # (!\SR1[2]~input_o  & (\reg_file|r0|ff_7|Q~q ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r0|ff_7|Q~q ),
	.datad(\reg_file|r4|ff_7|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~42 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N12
cycloneive_lcell_comb \alu|adder_in_b[7]~43 (
// Equation(s):
// \alu|adder_in_b[7]~43_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[7]~42_combout  & (\reg_file|r6|ff_7|Q~q )) # (!\alu|adder_in_b[7]~42_combout  & ((\reg_file|r2|ff_7|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[7]~42_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r6|ff_7|Q~q ),
	.datac(\reg_file|r2|ff_7|Q~q ),
	.datad(\alu|adder_in_b[7]~42_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~43 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N24
cycloneive_lcell_comb \reg_file|r7|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_7|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_7|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [7]),
	.datac(\reg_file|r7|ff_7|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_7|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r7|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N25
dffeas \reg_file|r7|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N10
cycloneive_lcell_comb \reg_file|r5|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_7|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_7|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [7]),
	.datac(\reg_file|r5|ff_7|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_7|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N11
dffeas \reg_file|r5|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N28
cycloneive_lcell_comb \reg_file|r3|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_7|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [7]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_7|Q~q ))

	.dataa(\reg_file|comb~1_combout ),
	.datab(gnd),
	.datac(\reg_file|r3|ff_7|Q~q ),
	.datad(\tsb|Bus [7]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_7|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r3|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N29
dffeas \reg_file|r3|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N14
cycloneive_lcell_comb \reg_file|r1|ff_7|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_7|Add0~0_combout  = (\reg_file|comb~2_combout  & (\tsb|Bus [7])) # (!\reg_file|comb~2_combout  & ((\reg_file|r1|ff_7|Q~q )))

	.dataa(\tsb|Bus [7]),
	.datab(\reg_file|comb~2_combout ),
	.datac(\reg_file|r1|ff_7|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_7|Add0~0 .lut_mask = 16'hB8B8;
defparam \reg_file|r1|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N15
dffeas \reg_file|r1|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N28
cycloneive_lcell_comb \alu|adder_in_b[7]~40 (
// Equation(s):
// \alu|adder_in_b[7]~40_combout  = (\SR1[2]~input_o  & (\SR1[1]~input_o )) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & (\reg_file|r3|ff_7|Q~q )) # (!\SR1[1]~input_o  & ((\reg_file|r1|ff_7|Q~q )))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r3|ff_7|Q~q ),
	.datad(\reg_file|r1|ff_7|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~40 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N18
cycloneive_lcell_comb \alu|adder_in_b[7]~41 (
// Equation(s):
// \alu|adder_in_b[7]~41_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[7]~40_combout  & (\reg_file|r7|ff_7|Q~q )) # (!\alu|adder_in_b[7]~40_combout  & ((\reg_file|r5|ff_7|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[7]~40_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r7|ff_7|Q~q ),
	.datac(\reg_file|r5|ff_7|Q~q ),
	.datad(\alu|adder_in_b[7]~40_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~41 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N16
cycloneive_lcell_comb \alu|adder_in_b[7]~44 (
// Equation(s):
// \alu|adder_in_b[7]~44_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[7]~41_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[7]~43_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\SR1[0]~input_o ),
	.datac(\alu|adder_in_b[7]~43_combout ),
	.datad(\alu|adder_in_b[7]~41_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~44 .lut_mask = 16'hA820;
defparam \alu|adder_in_b[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N6
cycloneive_lcell_comb \reg_file|mux0|out[7]~35 (
// Equation(s):
// \reg_file|mux0|out[7]~35_combout  = (\SR0[2]~input_o  & (\SR0[1]~input_o )) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & ((\reg_file|r3|ff_7|Q~q ))) # (!\SR0[1]~input_o  & (\reg_file|r1|ff_7|Q~q ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r1|ff_7|Q~q ),
	.datad(\reg_file|r3|ff_7|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~35 .lut_mask = 16'hDC98;
defparam \reg_file|mux0|out[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N4
cycloneive_lcell_comb \reg_file|mux0|out[7]~36 (
// Equation(s):
// \reg_file|mux0|out[7]~36_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[7]~35_combout  & ((\reg_file|r7|ff_7|Q~q ))) # (!\reg_file|mux0|out[7]~35_combout  & (\reg_file|r5|ff_7|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[7]~35_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r5|ff_7|Q~q ),
	.datac(\reg_file|r7|ff_7|Q~q ),
	.datad(\reg_file|mux0|out[7]~35_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~36 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N30
cycloneive_lcell_comb \reg_file|mux0|out[7]~37 (
// Equation(s):
// \reg_file|mux0|out[7]~37_combout  = (\SR0[2]~input_o  & ((\SR0[1]~input_o ) # ((\reg_file|r4|ff_7|Q~q )))) # (!\SR0[2]~input_o  & (!\SR0[1]~input_o  & (\reg_file|r0|ff_7|Q~q )))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r0|ff_7|Q~q ),
	.datad(\reg_file|r4|ff_7|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~37 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N0
cycloneive_lcell_comb \reg_file|mux0|out[7]~38 (
// Equation(s):
// \reg_file|mux0|out[7]~38_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[7]~37_combout  & ((\reg_file|r6|ff_7|Q~q ))) # (!\reg_file|mux0|out[7]~37_combout  & (\reg_file|r2|ff_7|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[7]~37_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r2|ff_7|Q~q ),
	.datac(\reg_file|mux0|out[7]~37_combout ),
	.datad(\reg_file|r6|ff_7|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~38 .lut_mask = 16'hF858;
defparam \reg_file|mux0|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N10
cycloneive_lcell_comb \reg_file|mux0|out[7]~39 (
// Equation(s):
// \reg_file|mux0|out[7]~39_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[7]~36_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[7]~38_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[7]~36_combout ),
	.datad(\reg_file|mux0|out[7]~38_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~39 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\alu|adder_in_b[7]~44_combout  & ((\reg_file|mux0|out[7]~39_combout  & (\alu|Add0~13  & VCC)) # (!\reg_file|mux0|out[7]~39_combout  & (!\alu|Add0~13 )))) # (!\alu|adder_in_b[7]~44_combout  & ((\reg_file|mux0|out[7]~39_combout  & 
// (!\alu|Add0~13 )) # (!\reg_file|mux0|out[7]~39_combout  & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\alu|adder_in_b[7]~44_combout  & (!\reg_file|mux0|out[7]~39_combout  & !\alu|Add0~13 )) # (!\alu|adder_in_b[7]~44_combout  & ((!\alu|Add0~13 ) # (!\reg_file|mux0|out[7]~39_combout ))))

	.dataa(\alu|adder_in_b[7]~44_combout ),
	.datab(\reg_file|mux0|out[7]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\alu|adder_in_b[8]~49_combout  $ (\reg_file|mux0|out[8]~44_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\alu|adder_in_b[8]~49_combout  & ((\reg_file|mux0|out[8]~44_combout ) # (!\alu|Add0~15 ))) # (!\alu|adder_in_b[8]~49_combout  & (\reg_file|mux0|out[8]~44_combout  & !\alu|Add0~15 )))

	.dataa(\alu|adder_in_b[8]~49_combout ),
	.datab(\reg_file|mux0|out[8]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~54_combout  & (\alu|Add0~17  & VCC)) # (!\alu|adder_in_b[9]~54_combout  & (!\alu|Add0~17 )))) # (!\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~54_combout  & 
// (!\alu|Add0~17 )) # (!\alu|adder_in_b[9]~54_combout  & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\reg_file|mux0|out[9]~49_combout  & (!\alu|adder_in_b[9]~54_combout  & !\alu|Add0~17 )) # (!\reg_file|mux0|out[9]~49_combout  & ((!\alu|Add0~17 ) # (!\alu|adder_in_b[9]~54_combout ))))

	.dataa(\reg_file|mux0|out[9]~49_combout ),
	.datab(\alu|adder_in_b[9]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\reg_file|mux0|out[10]~54_combout  $ (\alu|adder_in_b[10]~59_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\reg_file|mux0|out[10]~54_combout  & ((\alu|adder_in_b[10]~59_combout ) # (!\alu|Add0~19 ))) # (!\reg_file|mux0|out[10]~54_combout  & (\alu|adder_in_b[10]~59_combout  & !\alu|Add0~19 )))

	.dataa(\reg_file|mux0|out[10]~54_combout ),
	.datab(\alu|adder_in_b[10]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\reg_file|mux0|out[11]~59_combout  & ((\alu|adder_in_b[11]~64_combout  & (\alu|Add0~21  & VCC)) # (!\alu|adder_in_b[11]~64_combout  & (!\alu|Add0~21 )))) # (!\reg_file|mux0|out[11]~59_combout  & ((\alu|adder_in_b[11]~64_combout  & 
// (!\alu|Add0~21 )) # (!\alu|adder_in_b[11]~64_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\reg_file|mux0|out[11]~59_combout  & (!\alu|adder_in_b[11]~64_combout  & !\alu|Add0~21 )) # (!\reg_file|mux0|out[11]~59_combout  & ((!\alu|Add0~21 ) # (!\alu|adder_in_b[11]~64_combout ))))

	.dataa(\reg_file|mux0|out[11]~59_combout ),
	.datab(\alu|adder_in_b[11]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N22
cycloneive_lcell_comb \tsb|Bus[11]~71 (
// Equation(s):
// \tsb|Bus[11]~71_combout  = (\tsb|Bus[11]~70_combout ) # ((\tsb|Bus[11]~69_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~22_combout )))

	.dataa(\tsb|Bus[0]~5_combout ),
	.datab(\tsb|Bus[11]~70_combout ),
	.datac(\tsb|Bus[11]~69_combout ),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~71 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N26
cycloneive_lcell_comb \pc|pc_reg|ff_8|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_8|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [8]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_8|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_8|Q~q ),
	.datad(\pc|PC [8]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_8|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N27
dffeas \pc|pc_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_8|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N30
cycloneive_lcell_comb \eab|adder_input_1[8]~9 (
// Equation(s):
// \eab|adder_input_1[8]~9_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[8]~44_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_8|Q~q ))

	.dataa(\selEAB1~input_o ),
	.datab(gnd),
	.datac(\pc|pc_reg|ff_8|Q~q ),
	.datad(\reg_file|mux0|out[8]~44_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[8]~9 .lut_mask = 16'hFA50;
defparam \eab|adder_input_1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N10
cycloneive_lcell_comb \eab|adder_input_2[8]~4 (
// Equation(s):
// \eab|adder_input_2[8]~4_combout  = ((\eab|mux_2_input [6] $ (\ir|register|ff_8|Q~q  $ (!\eab|adder_input_2[7]~3 )))) # (GND)
// \eab|adder_input_2[8]~5  = CARRY((\eab|mux_2_input [6] & ((\ir|register|ff_8|Q~q ) # (!\eab|adder_input_2[7]~3 ))) # (!\eab|mux_2_input [6] & (\ir|register|ff_8|Q~q  & !\eab|adder_input_2[7]~3 )))

	.dataa(\eab|mux_2_input [6]),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[7]~3 ),
	.combout(\eab|adder_input_2[8]~4_combout ),
	.cout(\eab|adder_input_2[8]~5 ));
// synopsys translate_off
defparam \eab|adder_input_2[8]~4 .lut_mask = 16'h698E;
defparam \eab|adder_input_2[8]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N24
cycloneive_lcell_comb \eab|adder_input_1[7]~8 (
// Equation(s):
// \eab|adder_input_1[7]~8_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[7]~39_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_7|Q~q ))

	.dataa(\selEAB1~input_o ),
	.datab(gnd),
	.datac(\pc|pc_reg|ff_7|Q~q ),
	.datad(\reg_file|mux0|out[7]~39_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[7]~8 .lut_mask = 16'hFA50;
defparam \eab|adder_input_1[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N8
cycloneive_lcell_comb \eab|adder_input_2[7]~2 (
// Equation(s):
// \eab|adder_input_2[7]~2_combout  = (\eab|mux_2_input [6] & ((\ir|register|ff_7|Q~q  & (\eab|adder_input_2[6]~1  & VCC)) # (!\ir|register|ff_7|Q~q  & (!\eab|adder_input_2[6]~1 )))) # (!\eab|mux_2_input [6] & ((\ir|register|ff_7|Q~q  & 
// (!\eab|adder_input_2[6]~1 )) # (!\ir|register|ff_7|Q~q  & ((\eab|adder_input_2[6]~1 ) # (GND)))))
// \eab|adder_input_2[7]~3  = CARRY((\eab|mux_2_input [6] & (!\ir|register|ff_7|Q~q  & !\eab|adder_input_2[6]~1 )) # (!\eab|mux_2_input [6] & ((!\eab|adder_input_2[6]~1 ) # (!\ir|register|ff_7|Q~q ))))

	.dataa(\eab|mux_2_input [6]),
	.datab(\ir|register|ff_7|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[6]~1 ),
	.combout(\eab|adder_input_2[7]~2_combout ),
	.cout(\eab|adder_input_2[7]~3 ));
// synopsys translate_off
defparam \eab|adder_input_2[7]~2 .lut_mask = 16'h9617;
defparam \eab|adder_input_2[7]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N14
cycloneive_lcell_comb \eab|eabOut[7]~14 (
// Equation(s):
// \eab|eabOut[7]~14_combout  = (\eab|adder_input_1[7]~8_combout  & ((\eab|adder_input_2[7]~2_combout  & (\eab|eabOut[6]~13  & VCC)) # (!\eab|adder_input_2[7]~2_combout  & (!\eab|eabOut[6]~13 )))) # (!\eab|adder_input_1[7]~8_combout  & 
// ((\eab|adder_input_2[7]~2_combout  & (!\eab|eabOut[6]~13 )) # (!\eab|adder_input_2[7]~2_combout  & ((\eab|eabOut[6]~13 ) # (GND)))))
// \eab|eabOut[7]~15  = CARRY((\eab|adder_input_1[7]~8_combout  & (!\eab|adder_input_2[7]~2_combout  & !\eab|eabOut[6]~13 )) # (!\eab|adder_input_1[7]~8_combout  & ((!\eab|eabOut[6]~13 ) # (!\eab|adder_input_2[7]~2_combout ))))

	.dataa(\eab|adder_input_1[7]~8_combout ),
	.datab(\eab|adder_input_2[7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[6]~13 ),
	.combout(\eab|eabOut[7]~14_combout ),
	.cout(\eab|eabOut[7]~15 ));
// synopsys translate_off
defparam \eab|eabOut[7]~14 .lut_mask = 16'h9617;
defparam \eab|eabOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N16
cycloneive_lcell_comb \eab|eabOut[8]~16 (
// Equation(s):
// \eab|eabOut[8]~16_combout  = ((\eab|adder_input_1[8]~9_combout  $ (\eab|adder_input_2[8]~4_combout  $ (!\eab|eabOut[7]~15 )))) # (GND)
// \eab|eabOut[8]~17  = CARRY((\eab|adder_input_1[8]~9_combout  & ((\eab|adder_input_2[8]~4_combout ) # (!\eab|eabOut[7]~15 ))) # (!\eab|adder_input_1[8]~9_combout  & (\eab|adder_input_2[8]~4_combout  & !\eab|eabOut[7]~15 )))

	.dataa(\eab|adder_input_1[8]~9_combout ),
	.datab(\eab|adder_input_2[8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[7]~15 ),
	.combout(\eab|eabOut[8]~16_combout ),
	.cout(\eab|eabOut[8]~17 ));
// synopsys translate_off
defparam \eab|eabOut[8]~16 .lut_mask = 16'h698E;
defparam \eab|eabOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N18
cycloneive_lcell_comb \eab|eabOut[9]~18 (
// Equation(s):
// \eab|eabOut[9]~18_combout  = (\eab|adder_input_1[9]~10_combout  & ((\eab|adder_input_2[9]~6_combout  & (\eab|eabOut[8]~17  & VCC)) # (!\eab|adder_input_2[9]~6_combout  & (!\eab|eabOut[8]~17 )))) # (!\eab|adder_input_1[9]~10_combout  & 
// ((\eab|adder_input_2[9]~6_combout  & (!\eab|eabOut[8]~17 )) # (!\eab|adder_input_2[9]~6_combout  & ((\eab|eabOut[8]~17 ) # (GND)))))
// \eab|eabOut[9]~19  = CARRY((\eab|adder_input_1[9]~10_combout  & (!\eab|adder_input_2[9]~6_combout  & !\eab|eabOut[8]~17 )) # (!\eab|adder_input_1[9]~10_combout  & ((!\eab|eabOut[8]~17 ) # (!\eab|adder_input_2[9]~6_combout ))))

	.dataa(\eab|adder_input_1[9]~10_combout ),
	.datab(\eab|adder_input_2[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[8]~17 ),
	.combout(\eab|eabOut[9]~18_combout ),
	.cout(\eab|eabOut[9]~19 ));
// synopsys translate_off
defparam \eab|eabOut[9]~18 .lut_mask = 16'h9617;
defparam \eab|eabOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N20
cycloneive_lcell_comb \eab|eabOut[10]~20 (
// Equation(s):
// \eab|eabOut[10]~20_combout  = ((\eab|adder_input_1[10]~11_combout  $ (\eab|adder_input_2[10]~8_combout  $ (!\eab|eabOut[9]~19 )))) # (GND)
// \eab|eabOut[10]~21  = CARRY((\eab|adder_input_1[10]~11_combout  & ((\eab|adder_input_2[10]~8_combout ) # (!\eab|eabOut[9]~19 ))) # (!\eab|adder_input_1[10]~11_combout  & (\eab|adder_input_2[10]~8_combout  & !\eab|eabOut[9]~19 )))

	.dataa(\eab|adder_input_1[10]~11_combout ),
	.datab(\eab|adder_input_2[10]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[9]~19 ),
	.combout(\eab|eabOut[10]~20_combout ),
	.cout(\eab|eabOut[10]~21 ));
// synopsys translate_off
defparam \eab|eabOut[10]~20 .lut_mask = 16'h698E;
defparam \eab|eabOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N22
cycloneive_lcell_comb \eab|eabOut[11]~22 (
// Equation(s):
// \eab|eabOut[11]~22_combout  = (\eab|adder_input_1[11]~12_combout  & ((\eab|adder_input_2[11]~10_combout  & (\eab|eabOut[10]~21  & VCC)) # (!\eab|adder_input_2[11]~10_combout  & (!\eab|eabOut[10]~21 )))) # (!\eab|adder_input_1[11]~12_combout  & 
// ((\eab|adder_input_2[11]~10_combout  & (!\eab|eabOut[10]~21 )) # (!\eab|adder_input_2[11]~10_combout  & ((\eab|eabOut[10]~21 ) # (GND)))))
// \eab|eabOut[11]~23  = CARRY((\eab|adder_input_1[11]~12_combout  & (!\eab|adder_input_2[11]~10_combout  & !\eab|eabOut[10]~21 )) # (!\eab|adder_input_1[11]~12_combout  & ((!\eab|eabOut[10]~21 ) # (!\eab|adder_input_2[11]~10_combout ))))

	.dataa(\eab|adder_input_1[11]~12_combout ),
	.datab(\eab|adder_input_2[11]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[10]~21 ),
	.combout(\eab|eabOut[11]~22_combout ),
	.cout(\eab|eabOut[11]~23 ));
// synopsys translate_off
defparam \eab|eabOut[11]~22 .lut_mask = 16'h9617;
defparam \eab|eabOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N14
cycloneive_lcell_comb \tsb|Bus[11]~72 (
// Equation(s):
// \tsb|Bus[11]~72_combout  = (\tsb|Bus[9]~56_combout  & ((\tsb|Bus[3]~1_combout  & ((\eab|eabOut[11]~22_combout ))) # (!\tsb|Bus[3]~1_combout  & (\pc|pc_reg|ff_11|Q~q )))) # (!\tsb|Bus[9]~56_combout  & (!\tsb|Bus[3]~1_combout ))

	.dataa(\tsb|Bus[9]~56_combout ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\pc|pc_reg|ff_11|Q~q ),
	.datad(\eab|eabOut[11]~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~72 .lut_mask = 16'hB931;
defparam \tsb|Bus[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N12
cycloneive_lcell_comb \tsb|Bus[11]~73 (
// Equation(s):
// \tsb|Bus[11]~73_combout  = (\tsb|Bus[3]~0_combout  & (((\tsb|Bus[11]~72_combout )))) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[11]~72_combout  & ((\tsb|Bus[11]~71_combout ))) # (!\tsb|Bus[11]~72_combout  & (\memory|MDR_reg|ff_11|Q~q ))))

	.dataa(\memory|MDR_reg|ff_11|Q~q ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\tsb|Bus[11]~71_combout ),
	.datad(\tsb|Bus[11]~72_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~73 .lut_mask = 16'hFC22;
defparam \tsb|Bus[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N2
cycloneive_lcell_comb \tsb|Bus[11] (
// Equation(s):
// \tsb|Bus [11] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[11]~73_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [11]))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\tsb|Bus[11]~73_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [11]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N22
cycloneive_lcell_comb \reg_file|r7|ff_11|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_11|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [11])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_11|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\reg_file|r7|ff_11|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_11|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r7|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N23
dffeas \reg_file|r7|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N24
cycloneive_lcell_comb \reg_file|mux0|out[11]~57 (
// Equation(s):
// \reg_file|mux0|out[11]~57_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_11|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & ((\reg_file|r1|ff_11|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r3|ff_11|Q~q ),
	.datad(\reg_file|r1|ff_11|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~57 .lut_mask = 16'hB9A8;
defparam \reg_file|mux0|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N6
cycloneive_lcell_comb \reg_file|mux0|out[11]~58 (
// Equation(s):
// \reg_file|mux0|out[11]~58_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[11]~57_combout  & (\reg_file|r7|ff_11|Q~q )) # (!\reg_file|mux0|out[11]~57_combout  & ((\reg_file|r5|ff_11|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[11]~57_combout 
// ))))

	.dataa(\reg_file|r7|ff_11|Q~q ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r5|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~57_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~58 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N28
cycloneive_lcell_comb \reg_file|mux0|out[11]~59 (
// Equation(s):
// \reg_file|mux0|out[11]~59_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[11]~58_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[11]~56_combout )))

	.dataa(\SR0[0]~input_o ),
	.datab(gnd),
	.datac(\reg_file|mux0|out[11]~58_combout ),
	.datad(\reg_file|mux0|out[11]~56_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~59 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N8
cycloneive_lcell_comb \eab|adder_input_1[11]~12 (
// Equation(s):
// \eab|adder_input_1[11]~12_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[11]~59_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_11|Q~q ))

	.dataa(gnd),
	.datab(\selEAB1~input_o ),
	.datac(\pc|pc_reg|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~59_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[11]~12 .lut_mask = 16'hFC30;
defparam \eab|adder_input_1[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N24
cycloneive_lcell_comb \eab|eabOut[12]~24 (
// Equation(s):
// \eab|eabOut[12]~24_combout  = ((\eab|adder_input_1[12]~13_combout  $ (\eab|adder_input_2[12]~12_combout  $ (!\eab|eabOut[11]~23 )))) # (GND)
// \eab|eabOut[12]~25  = CARRY((\eab|adder_input_1[12]~13_combout  & ((\eab|adder_input_2[12]~12_combout ) # (!\eab|eabOut[11]~23 ))) # (!\eab|adder_input_1[12]~13_combout  & (\eab|adder_input_2[12]~12_combout  & !\eab|eabOut[11]~23 )))

	.dataa(\eab|adder_input_1[12]~13_combout ),
	.datab(\eab|adder_input_2[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[11]~23 ),
	.combout(\eab|eabOut[12]~24_combout ),
	.cout(\eab|eabOut[12]~25 ));
// synopsys translate_off
defparam \eab|eabOut[12]~24 .lut_mask = 16'h698E;
defparam \eab|eabOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N20
cycloneive_lcell_comb \tsb|Bus[12]~77 (
// Equation(s):
// \tsb|Bus[12]~77_combout  = (\tsb|Bus[9]~56_combout  & ((\tsb|Bus[3]~1_combout  & ((\eab|eabOut[12]~24_combout ))) # (!\tsb|Bus[3]~1_combout  & (\pc|pc_reg|ff_12|Q~q )))) # (!\tsb|Bus[9]~56_combout  & (((!\tsb|Bus[3]~1_combout ))))

	.dataa(\tsb|Bus[9]~56_combout ),
	.datab(\pc|pc_reg|ff_12|Q~q ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\eab|eabOut[12]~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~77 .lut_mask = 16'hAD0D;
defparam \tsb|Bus[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N16
cycloneive_lcell_comb \reg_file|r7|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_12|Add0~0_combout  = (\reg_file|comb~3_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~3_combout  & ((\reg_file|r7|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r7|ff_12|Q~q ),
	.datad(\reg_file|comb~3_combout ),
	.cin(gnd),
	.combout(\reg_file|r7|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_12|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r7|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N17
dffeas \reg_file|r7|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N24
cycloneive_lcell_comb \reg_file|r1|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_12|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [12]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_12|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~2_combout ),
	.datac(\reg_file|r1|ff_12|Q~q ),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_12|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r1|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N25
dffeas \reg_file|r1|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N18
cycloneive_lcell_comb \reg_file|r3|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_12|Add0~0_combout  = (\reg_file|comb~1_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~1_combout  & ((\reg_file|r3|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r3|ff_12|Q~q ),
	.datad(\reg_file|comb~1_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_12|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r3|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N19
dffeas \reg_file|r3|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N14
cycloneive_lcell_comb \alu|adder_in_b[12]~65 (
// Equation(s):
// \alu|adder_in_b[12]~65_combout  = (\SR1[2]~input_o  & (((\SR1[1]~input_o )))) # (!\SR1[2]~input_o  & ((\SR1[1]~input_o  & ((\reg_file|r3|ff_12|Q~q ))) # (!\SR1[1]~input_o  & (\reg_file|r1|ff_12|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r1|ff_12|Q~q ),
	.datac(\SR1[1]~input_o ),
	.datad(\reg_file|r3|ff_12|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~65 .lut_mask = 16'hF4A4;
defparam \alu|adder_in_b[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N0
cycloneive_lcell_comb \reg_file|r5|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_12|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r5|ff_12|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_12|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r5|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N1
dffeas \reg_file|r5|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N4
cycloneive_lcell_comb \alu|adder_in_b[12]~66 (
// Equation(s):
// \alu|adder_in_b[12]~66_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[12]~65_combout  & (\reg_file|r7|ff_12|Q~q )) # (!\alu|adder_in_b[12]~65_combout  & ((\reg_file|r5|ff_12|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[12]~65_combout ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\reg_file|r7|ff_12|Q~q ),
	.datac(\alu|adder_in_b[12]~65_combout ),
	.datad(\reg_file|r5|ff_12|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~66 .lut_mask = 16'hDAD0;
defparam \alu|adder_in_b[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N24
cycloneive_lcell_comb \reg_file|r0|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_12|Add0~0_combout  = (\reg_file|comb~6_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~6_combout  & ((\reg_file|r0|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r0|ff_12|Q~q ),
	.datad(\reg_file|comb~6_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_12|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r0|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N25
dffeas \reg_file|r0|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N6
cycloneive_lcell_comb \alu|adder_in_b[12]~67 (
// Equation(s):
// \alu|adder_in_b[12]~67_combout  = (\SR1[2]~input_o  & ((\SR1[1]~input_o ) # ((\reg_file|r4|ff_12|Q~q )))) # (!\SR1[2]~input_o  & (!\SR1[1]~input_o  & ((\reg_file|r0|ff_12|Q~q ))))

	.dataa(\SR1[2]~input_o ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r4|ff_12|Q~q ),
	.datad(\reg_file|r0|ff_12|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~67 .lut_mask = 16'hB9A8;
defparam \alu|adder_in_b[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N8
cycloneive_lcell_comb \reg_file|r2|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_12|Add0~0_combout  = (\reg_file|comb~4_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~4_combout  & ((\reg_file|r2|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r2|ff_12|Q~q ),
	.datad(\reg_file|comb~4_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_12|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r2|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N9
dffeas \reg_file|r2|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N2
cycloneive_lcell_comb \reg_file|r6|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_12|Add0~0_combout  = (\reg_file|comb~7_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~7_combout  & ((\reg_file|r6|ff_12|Q~q )))

	.dataa(\reg_file|comb~7_combout ),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r6|ff_12|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r6|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_12|Add0~0 .lut_mask = 16'hD8D8;
defparam \reg_file|r6|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N3
dffeas \reg_file|r6|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N20
cycloneive_lcell_comb \alu|adder_in_b[12]~68 (
// Equation(s):
// \alu|adder_in_b[12]~68_combout  = (\alu|adder_in_b[12]~67_combout  & (((\reg_file|r6|ff_12|Q~q )) # (!\SR1[1]~input_o ))) # (!\alu|adder_in_b[12]~67_combout  & (\SR1[1]~input_o  & (\reg_file|r2|ff_12|Q~q )))

	.dataa(\alu|adder_in_b[12]~67_combout ),
	.datab(\SR1[1]~input_o ),
	.datac(\reg_file|r2|ff_12|Q~q ),
	.datad(\reg_file|r6|ff_12|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~68 .lut_mask = 16'hEA62;
defparam \alu|adder_in_b[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N30
cycloneive_lcell_comb \alu|adder_in_b[12]~69 (
// Equation(s):
// \alu|adder_in_b[12]~69_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[12]~66_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[12]~68_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\SR1[0]~input_o ),
	.datac(\alu|adder_in_b[12]~66_combout ),
	.datad(\alu|adder_in_b[12]~68_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~69 .lut_mask = 16'hA280;
defparam \alu|adder_in_b[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N26
cycloneive_lcell_comb \tsb|Bus[12]~75 (
// Equation(s):
// \tsb|Bus[12]~75_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[12]~64_combout  & ((\alu|adder_in_b[12]~69_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\alu|adder_in_b[12]~69_combout ),
	.datac(\aluControl[1]~input_o ),
	.datad(\reg_file|mux0|out[12]~64_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~75 .lut_mask = 16'h4500;
defparam \tsb|Bus[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N22
cycloneive_lcell_comb \reg_file|mux0|out[12]~62 (
// Equation(s):
// \reg_file|mux0|out[12]~62_combout  = (\SR0[2]~input_o  & (((\SR0[1]~input_o )))) # (!\SR0[2]~input_o  & ((\SR0[1]~input_o  & (\reg_file|r3|ff_12|Q~q )) # (!\SR0[1]~input_o  & ((\reg_file|r1|ff_12|Q~q )))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r3|ff_12|Q~q ),
	.datac(\SR0[1]~input_o ),
	.datad(\reg_file|r1|ff_12|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~62 .lut_mask = 16'hE5E0;
defparam \reg_file|mux0|out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N28
cycloneive_lcell_comb \reg_file|mux0|out[12]~63 (
// Equation(s):
// \reg_file|mux0|out[12]~63_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[12]~62_combout  & (\reg_file|r7|ff_12|Q~q )) # (!\reg_file|mux0|out[12]~62_combout  & ((\reg_file|r5|ff_12|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[12]~62_combout 
// ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r7|ff_12|Q~q ),
	.datac(\reg_file|mux0|out[12]~62_combout ),
	.datad(\reg_file|r5|ff_12|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~63 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N22
cycloneive_lcell_comb \tsb|Bus[12]~74 (
// Equation(s):
// \tsb|Bus[12]~74_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[12]~63_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[12]~61_combout ))))

	.dataa(\reg_file|mux0|out[12]~61_combout ),
	.datab(\tsb|Bus[0]~3_combout ),
	.datac(\SR0[0]~input_o ),
	.datad(\reg_file|mux0|out[12]~63_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~74 .lut_mask = 16'h04C4;
defparam \tsb|Bus[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\reg_file|mux0|out[12]~64_combout  $ (\alu|adder_in_b[12]~69_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\reg_file|mux0|out[12]~64_combout  & ((\alu|adder_in_b[12]~69_combout ) # (!\alu|Add0~23 ))) # (!\reg_file|mux0|out[12]~64_combout  & (\alu|adder_in_b[12]~69_combout  & !\alu|Add0~23 )))

	.dataa(\reg_file|mux0|out[12]~64_combout ),
	.datab(\alu|adder_in_b[12]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N8
cycloneive_lcell_comb \tsb|Bus[12]~76 (
// Equation(s):
// \tsb|Bus[12]~76_combout  = (\tsb|Bus[12]~75_combout ) # ((\tsb|Bus[12]~74_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~24_combout )))

	.dataa(\tsb|Bus[12]~75_combout ),
	.datab(\tsb|Bus[0]~5_combout ),
	.datac(\tsb|Bus[12]~74_combout ),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~76 .lut_mask = 16'hFEFA;
defparam \tsb|Bus[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~5_combout  = (\ldMDR~input_o  & (\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\selMDR~input_o ),
	.datac(\ldMDR~input_o ),
	.datad(\memory|MDR_reg|ff_12|Q~q ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~5 .lut_mask = 16'hCFC0;
defparam \memory|MDR_reg|ff_12|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~2 .lut_mask = 16'hBA98;
defparam \memory|MDR_reg|ff_12|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_12|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # 
// (!\memory|MDR_reg|ff_12|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_12|Add0~2_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\memory|MDR_reg|ff_12|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~3 .lut_mask = 16'hBBC0;
defparam \memory|MDR_reg|ff_12|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~0 .lut_mask = 16'hB9A8;
defparam \memory|MDR_reg|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_12|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (!\memory|MDR_reg|ff_12|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_12|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\memory|MDR_reg|ff_12|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~1 .lut_mask = 16'hBBC0;
defparam \memory|MDR_reg|ff_12|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~4_combout  = ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_12|Add0~3_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_12|Add0~1_combout )))) # (!\selMDR~input_o )

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|MDR_reg|ff_12|Add0~3_combout ),
	.datad(\memory|MDR_reg|ff_12|Add0~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~4 .lut_mask = 16'hF7B3;
defparam \memory|MDR_reg|ff_12|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_12|Add0~6_combout  = (\ldMDR~input_o  & (\memory|MDR_reg|ff_12|Add0~4_combout  & ((\memory|MDR_reg|ff_12|Add0~5_combout ) # (\tsb|Bus [12])))) # (!\ldMDR~input_o  & (\memory|MDR_reg|ff_12|Add0~5_combout ))

	.dataa(\ldMDR~input_o ),
	.datab(\memory|MDR_reg|ff_12|Add0~5_combout ),
	.datac(\tsb|Bus [12]),
	.datad(\memory|MDR_reg|ff_12|Add0~4_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Add0~6 .lut_mask = 16'hEC44;
defparam \memory|MDR_reg|ff_12|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \memory|MDR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_12|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N14
cycloneive_lcell_comb \tsb|Bus[12]~78 (
// Equation(s):
// \tsb|Bus[12]~78_combout  = (\tsb|Bus[3]~0_combout  & (\tsb|Bus[12]~77_combout )) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[12]~77_combout  & (\tsb|Bus[12]~76_combout )) # (!\tsb|Bus[12]~77_combout  & ((\memory|MDR_reg|ff_12|Q~q )))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\tsb|Bus[12]~77_combout ),
	.datac(\tsb|Bus[12]~76_combout ),
	.datad(\memory|MDR_reg|ff_12|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~78 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N12
cycloneive_lcell_comb \tsb|Bus[12] (
// Equation(s):
// \tsb|Bus [12] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus[12]~78_combout )) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus [12])))

	.dataa(gnd),
	.datab(\tsb|Bus[12]~78_combout ),
	.datac(\tsb|Bus[15]~10clkctrl_outclk ),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\tsb|Bus [12]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12] .lut_mask = 16'hCFC0;
defparam \tsb|Bus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N26
cycloneive_lcell_comb \reg_file|r4|ff_12|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_12|Add0~0_combout  = (\reg_file|comb~5_combout  & (\tsb|Bus [12])) # (!\reg_file|comb~5_combout  & ((\reg_file|r4|ff_12|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [12]),
	.datac(\reg_file|r4|ff_12|Q~q ),
	.datad(\reg_file|comb~5_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_12|Add0~0 .lut_mask = 16'hCCF0;
defparam \reg_file|r4|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N27
dffeas \reg_file|r4|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N10
cycloneive_lcell_comb \reg_file|mux0|out[12]~60 (
// Equation(s):
// \reg_file|mux0|out[12]~60_combout  = (\SR0[2]~input_o  & ((\SR0[1]~input_o ) # ((\reg_file|r4|ff_12|Q~q )))) # (!\SR0[2]~input_o  & (!\SR0[1]~input_o  & ((\reg_file|r0|ff_12|Q~q ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r4|ff_12|Q~q ),
	.datad(\reg_file|r0|ff_12|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~60 .lut_mask = 16'hB9A8;
defparam \reg_file|mux0|out[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N12
cycloneive_lcell_comb \reg_file|mux0|out[12]~61 (
// Equation(s):
// \reg_file|mux0|out[12]~61_combout  = (\reg_file|mux0|out[12]~60_combout  & (((\reg_file|r6|ff_12|Q~q )) # (!\SR0[1]~input_o ))) # (!\reg_file|mux0|out[12]~60_combout  & (\SR0[1]~input_o  & (\reg_file|r2|ff_12|Q~q )))

	.dataa(\reg_file|mux0|out[12]~60_combout ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r2|ff_12|Q~q ),
	.datad(\reg_file|r6|ff_12|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~61 .lut_mask = 16'hEA62;
defparam \reg_file|mux0|out[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N0
cycloneive_lcell_comb \reg_file|mux0|out[12]~64 (
// Equation(s):
// \reg_file|mux0|out[12]~64_combout  = (\SR0[0]~input_o  & ((\reg_file|mux0|out[12]~63_combout ))) # (!\SR0[0]~input_o  & (\reg_file|mux0|out[12]~61_combout ))

	.dataa(\reg_file|mux0|out[12]~61_combout ),
	.datab(gnd),
	.datac(\SR0[0]~input_o ),
	.datad(\reg_file|mux0|out[12]~63_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~64 .lut_mask = 16'hFA0A;
defparam \reg_file|mux0|out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N6
cycloneive_lcell_comb \eab|adder_input_1[12]~13 (
// Equation(s):
// \eab|adder_input_1[12]~13_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[12]~64_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_12|Q~q ))

	.dataa(\selEAB1~input_o ),
	.datab(\pc|pc_reg|ff_12|Q~q ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[12]~64_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[12]~13 .lut_mask = 16'hEE44;
defparam \eab|adder_input_1[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N26
cycloneive_lcell_comb \eab|eabOut[13]~26 (
// Equation(s):
// \eab|eabOut[13]~26_combout  = (\eab|adder_input_2[13]~14_combout  & ((\eab|adder_input_1[13]~14_combout  & (\eab|eabOut[12]~25  & VCC)) # (!\eab|adder_input_1[13]~14_combout  & (!\eab|eabOut[12]~25 )))) # (!\eab|adder_input_2[13]~14_combout  & 
// ((\eab|adder_input_1[13]~14_combout  & (!\eab|eabOut[12]~25 )) # (!\eab|adder_input_1[13]~14_combout  & ((\eab|eabOut[12]~25 ) # (GND)))))
// \eab|eabOut[13]~27  = CARRY((\eab|adder_input_2[13]~14_combout  & (!\eab|adder_input_1[13]~14_combout  & !\eab|eabOut[12]~25 )) # (!\eab|adder_input_2[13]~14_combout  & ((!\eab|eabOut[12]~25 ) # (!\eab|adder_input_1[13]~14_combout ))))

	.dataa(\eab|adder_input_2[13]~14_combout ),
	.datab(\eab|adder_input_1[13]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[12]~25 ),
	.combout(\eab|eabOut[13]~26_combout ),
	.cout(\eab|eabOut[13]~27 ));
// synopsys translate_off
defparam \eab|eabOut[13]~26 .lut_mask = 16'h9617;
defparam \eab|eabOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N6
cycloneive_lcell_comb \tsb|Bus[13]~82 (
// Equation(s):
// \tsb|Bus[13]~82_combout  = (\tsb|Bus[9]~56_combout  & ((\tsb|Bus[3]~1_combout  & ((\eab|eabOut[13]~26_combout ))) # (!\tsb|Bus[3]~1_combout  & (\pc|pc_reg|ff_13|Q~q )))) # (!\tsb|Bus[9]~56_combout  & (((!\tsb|Bus[3]~1_combout ))))

	.dataa(\pc|pc_reg|ff_13|Q~q ),
	.datab(\tsb|Bus[9]~56_combout ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\eab|eabOut[13]~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~82 .lut_mask = 16'hCB0B;
defparam \tsb|Bus[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N28
cycloneive_lcell_comb \alu|adder_in_b[13]~70 (
// Equation(s):
// \alu|adder_in_b[13]~70_combout  = (\SR1[1]~input_o  & ((\SR1[2]~input_o ) # ((\reg_file|r3|ff_13|Q~q )))) # (!\SR1[1]~input_o  & (!\SR1[2]~input_o  & (\reg_file|r1|ff_13|Q~q )))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r1|ff_13|Q~q ),
	.datad(\reg_file|r3|ff_13|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~70 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N26
cycloneive_lcell_comb \alu|adder_in_b[13]~71 (
// Equation(s):
// \alu|adder_in_b[13]~71_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[13]~70_combout  & ((\reg_file|r7|ff_13|Q~q ))) # (!\alu|adder_in_b[13]~70_combout  & (\reg_file|r5|ff_13|Q~q )))) # (!\SR1[2]~input_o  & (\alu|adder_in_b[13]~70_combout ))

	.dataa(\SR1[2]~input_o ),
	.datab(\alu|adder_in_b[13]~70_combout ),
	.datac(\reg_file|r5|ff_13|Q~q ),
	.datad(\reg_file|r7|ff_13|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~71 .lut_mask = 16'hEC64;
defparam \alu|adder_in_b[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N12
cycloneive_lcell_comb \alu|adder_in_b[13]~72 (
// Equation(s):
// \alu|adder_in_b[13]~72_combout  = (\SR1[1]~input_o  & (\SR1[2]~input_o )) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & (\reg_file|r4|ff_13|Q~q )) # (!\SR1[2]~input_o  & ((\reg_file|r0|ff_13|Q~q )))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r4|ff_13|Q~q ),
	.datad(\reg_file|r0|ff_13|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~72 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N14
cycloneive_lcell_comb \alu|adder_in_b[13]~73 (
// Equation(s):
// \alu|adder_in_b[13]~73_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[13]~72_combout  & (\reg_file|r6|ff_13|Q~q )) # (!\alu|adder_in_b[13]~72_combout  & ((\reg_file|r2|ff_13|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[13]~72_combout ))))

	.dataa(\reg_file|r6|ff_13|Q~q ),
	.datab(\reg_file|r2|ff_13|Q~q ),
	.datac(\SR1[1]~input_o ),
	.datad(\alu|adder_in_b[13]~72_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~73 .lut_mask = 16'hAFC0;
defparam \alu|adder_in_b[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N14
cycloneive_lcell_comb \alu|adder_in_b[13]~74 (
// Equation(s):
// \alu|adder_in_b[13]~74_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & (\alu|adder_in_b[13]~71_combout )) # (!\SR1[0]~input_o  & ((\alu|adder_in_b[13]~73_combout )))))

	.dataa(\SR1[0]~input_o ),
	.datab(\alu|adder_in_b[13]~71_combout ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[13]~73_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~74 .lut_mask = 16'hD080;
defparam \alu|adder_in_b[13]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~74_combout  & (\alu|Add0~25  & VCC)) # (!\alu|adder_in_b[13]~74_combout  & (!\alu|Add0~25 )))) # (!\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~74_combout  & 
// (!\alu|Add0~25 )) # (!\alu|adder_in_b[13]~74_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\reg_file|mux0|out[13]~69_combout  & (!\alu|adder_in_b[13]~74_combout  & !\alu|Add0~25 )) # (!\reg_file|mux0|out[13]~69_combout  & ((!\alu|Add0~25 ) # (!\alu|adder_in_b[13]~74_combout ))))

	.dataa(\reg_file|mux0|out[13]~69_combout ),
	.datab(\alu|adder_in_b[13]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N4
cycloneive_lcell_comb \tsb|Bus[13]~80 (
// Equation(s):
// \tsb|Bus[13]~80_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~74_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[1]~input_o ),
	.datab(\aluControl[0]~input_o ),
	.datac(\alu|adder_in_b[13]~74_combout ),
	.datad(\reg_file|mux0|out[13]~69_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~80 .lut_mask = 16'h3100;
defparam \tsb|Bus[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N2
cycloneive_lcell_comb \tsb|Bus[13]~79 (
// Equation(s):
// \tsb|Bus[13]~79_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[13]~68_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[13]~66_combout ))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\reg_file|mux0|out[13]~66_combout ),
	.datac(\reg_file|mux0|out[13]~68_combout ),
	.datad(\SR0[0]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~79 .lut_mask = 16'h0A22;
defparam \tsb|Bus[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N30
cycloneive_lcell_comb \tsb|Bus[13]~81 (
// Equation(s):
// \tsb|Bus[13]~81_combout  = (\tsb|Bus[13]~80_combout ) # ((\tsb|Bus[13]~79_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~26_combout )))

	.dataa(\tsb|Bus[0]~5_combout ),
	.datab(\alu|Add0~26_combout ),
	.datac(\tsb|Bus[13]~80_combout ),
	.datad(\tsb|Bus[13]~79_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~81 .lut_mask = 16'hFFF8;
defparam \tsb|Bus[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N26
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hFA0C;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N4
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hDAD0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N30
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & 
// !\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF0AC;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N28
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hE6A2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_13|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_13|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ))))

	.dataa(\selMDR~input_o ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_13|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Add0~1 .lut_mask = 16'hA820;
defparam \memory|MDR_reg|ff_13|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N20
cycloneive_lcell_comb \memory|MDR_reg|ff_13|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_13|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_13|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_13|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_13|Add0~1_combout ) # ((\memory|MDR_reg|ff_13|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_13|Q~q ))))

	.dataa(\ldMDR~input_o ),
	.datab(\memory|MDR_reg|ff_13|Add0~1_combout ),
	.datac(\memory|MDR_reg|ff_13|Q~q ),
	.datad(\memory|MDR_reg|ff_13|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_13|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Add0~2 .lut_mask = 16'hFAD8;
defparam \memory|MDR_reg|ff_13|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y63_N13
dffeas \memory|MDR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_13|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N24
cycloneive_lcell_comb \tsb|Bus[13]~83 (
// Equation(s):
// \tsb|Bus[13]~83_combout  = (\tsb|Bus[13]~82_combout  & ((\tsb|Bus[3]~0_combout ) # ((\tsb|Bus[13]~81_combout )))) # (!\tsb|Bus[13]~82_combout  & (!\tsb|Bus[3]~0_combout  & ((\memory|MDR_reg|ff_13|Q~q ))))

	.dataa(\tsb|Bus[13]~82_combout ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\tsb|Bus[13]~81_combout ),
	.datad(\memory|MDR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~83 .lut_mask = 16'hB9A8;
defparam \tsb|Bus[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N16
cycloneive_lcell_comb \tsb|Bus[13] (
// Equation(s):
// \tsb|Bus [13] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[13]~83_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [13]))

	.dataa(gnd),
	.datab(\tsb|Bus [13]),
	.datac(\tsb|Bus[13]~83_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [13]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
cycloneive_lcell_comb \memory|MAR_reg|ff_13|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_13|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [13]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_13|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_13|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N13
dffeas \memory|MAR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3] = (\memory|MAR_reg|ff_14|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_15|Q~q  & \memWE~input_o )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(\memWE~input_o ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] .lut_mask = 16'h0800;
defparam \memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~0 .lut_mask = 16'hCEC2;
defparam \memory|MDR_reg|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|MDR_reg|ff_4|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (!\memory|MDR_reg|ff_4|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_4|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\memory|MDR_reg|ff_4|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~1 .lut_mask = 16'hBBC0;
defparam \memory|MDR_reg|ff_4|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) 
// # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~2 .lut_mask = 16'hE6C4;
defparam \memory|MDR_reg|ff_4|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_4|Add0~2_combout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|MDR_reg|ff_4|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (!\memory|MDR_reg|ff_4|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\memory|MDR_reg|ff_4|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~3 .lut_mask = 16'hFA44;
defparam \memory|MDR_reg|ff_4|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~4_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|MDR_reg|ff_4|Add0~3_combout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\memory|MDR_reg|ff_4|Add0~1_combout ))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|MDR_reg|ff_4|Add0~1_combout ),
	.datad(\memory|MDR_reg|ff_4|Add0~3_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~4 .lut_mask = 16'hFA50;
defparam \memory|MDR_reg|ff_4|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_4|Add0~6_combout  = (\memory|MDR_reg|ff_4|Add0~5_combout  & (((\tsb|Bus [4])) # (!\ldMDR~input_o ))) # (!\memory|MDR_reg|ff_4|Add0~5_combout  & (\ldMDR~input_o  & (\memory|MDR_reg|ff_4|Add0~4_combout )))

	.dataa(\memory|MDR_reg|ff_4|Add0~5_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_4|Add0~4_combout ),
	.datad(\tsb|Bus [4]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Add0~6 .lut_mask = 16'hEA62;
defparam \memory|MDR_reg|ff_4|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \memory|MDR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_4|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N8
cycloneive_lcell_comb \tsb|Bus[4]~29 (
// Equation(s):
// \tsb|Bus[4]~29_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[4]~24_combout  & ((\alu|adder_in_b[4]~29_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[1]~input_o ),
	.datab(\aluControl[0]~input_o ),
	.datac(\alu|adder_in_b[4]~29_combout ),
	.datad(\reg_file|mux0|out[4]~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~29 .lut_mask = 16'h3100;
defparam \tsb|Bus[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N0
cycloneive_lcell_comb \reg_file|mux0|out[4]~22 (
// Equation(s):
// \reg_file|mux0|out[4]~22_combout  = (\SR0[1]~input_o  & (\SR0[2]~input_o )) # (!\SR0[1]~input_o  & ((\SR0[2]~input_o  & ((\reg_file|r4|ff_4|Q~q ))) # (!\SR0[2]~input_o  & (\reg_file|r0|ff_4|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r0|ff_4|Q~q ),
	.datad(\reg_file|r4|ff_4|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~22 .lut_mask = 16'hDC98;
defparam \reg_file|mux0|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N2
cycloneive_lcell_comb \reg_file|mux0|out[4]~23 (
// Equation(s):
// \reg_file|mux0|out[4]~23_combout  = (\SR0[1]~input_o  & ((\reg_file|mux0|out[4]~22_combout  & ((\reg_file|r6|ff_4|Q~q ))) # (!\reg_file|mux0|out[4]~22_combout  & (\reg_file|r2|ff_4|Q~q )))) # (!\SR0[1]~input_o  & (((\reg_file|mux0|out[4]~22_combout ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r2|ff_4|Q~q ),
	.datac(\reg_file|r6|ff_4|Q~q ),
	.datad(\reg_file|mux0|out[4]~22_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~23 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N30
cycloneive_lcell_comb \tsb|Bus[4]~30 (
// Equation(s):
// \tsb|Bus[4]~30_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[4]~21_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[4]~23_combout ))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\reg_file|mux0|out[4]~23_combout ),
	.datac(\SR0[0]~input_o ),
	.datad(\reg_file|mux0|out[4]~21_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~30 .lut_mask = 16'h02A2;
defparam \tsb|Bus[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N6
cycloneive_lcell_comb \tsb|Bus[4]~31 (
// Equation(s):
// \tsb|Bus[4]~31_combout  = (\tsb|Bus[4]~29_combout ) # ((\tsb|Bus[4]~30_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~8_combout )))

	.dataa(\tsb|Bus[0]~5_combout ),
	.datab(\tsb|Bus[4]~29_combout ),
	.datac(\tsb|Bus[4]~30_combout ),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~31 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N20
cycloneive_lcell_comb \tsb|Bus[4]~32 (
// Equation(s):
// \tsb|Bus[4]~32_combout  = (\tsb|Bus[3]~1_combout  & ((\memory|MDR_reg|ff_4|Q~q ) # ((\tsb|Bus[3]~0_combout )))) # (!\tsb|Bus[3]~1_combout  & (((!\tsb|Bus[3]~0_combout  & \tsb|Bus[4]~31_combout ))))

	.dataa(\memory|MDR_reg|ff_4|Q~q ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\tsb|Bus[3]~0_combout ),
	.datad(\tsb|Bus[4]~31_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~32 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N28
cycloneive_lcell_comb \tsb|Bus[4]~33 (
// Equation(s):
// \tsb|Bus[4]~33_combout  = (\tsb|Bus[3]~0_combout  & ((\tsb|Bus[4]~32_combout  & (\eab|eabOut[4]~8_combout )) # (!\tsb|Bus[4]~32_combout  & ((\pc|pc_reg|ff_4|Q~q ))))) # (!\tsb|Bus[3]~0_combout  & (((\tsb|Bus[4]~32_combout ))))

	.dataa(\eab|eabOut[4]~8_combout ),
	.datab(\pc|pc_reg|ff_4|Q~q ),
	.datac(\tsb|Bus[3]~0_combout ),
	.datad(\tsb|Bus[4]~32_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~33 .lut_mask = 16'hAFC0;
defparam \tsb|Bus[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N2
cycloneive_lcell_comb \tsb|Bus[4]~34 (
// Equation(s):
// \tsb|Bus[4]~34_combout  = (\enaMARM~input_o  & ((\selMAR~input_o  & (\ir|register|ff_4|Q~q )) # (!\selMAR~input_o  & ((\tsb|Bus[4]~33_combout ))))) # (!\enaMARM~input_o  & (((\tsb|Bus[4]~33_combout ))))

	.dataa(\enaMARM~input_o ),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(\tsb|Bus[4]~33_combout ),
	.datad(\selMAR~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~34 .lut_mask = 16'hD8F0;
defparam \tsb|Bus[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N0
cycloneive_lcell_comb \tsb|Bus[4] (
// Equation(s):
// \tsb|Bus [4] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[4]~34_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [4]))

	.dataa(gnd),
	.datab(\tsb|Bus [4]),
	.datac(\tsb|Bus[15]~10clkctrl_outclk ),
	.datad(\tsb|Bus[4]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus [4]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4] .lut_mask = 16'hFC0C;
defparam \tsb|Bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N24
cycloneive_lcell_comb \reg_file|r5|ff_4|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_4|Add0~0_combout  = (\reg_file|comb~0_combout  & (\tsb|Bus [4])) # (!\reg_file|comb~0_combout  & ((\reg_file|r5|ff_4|Q~q )))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\reg_file|r5|ff_4|Q~q ),
	.datad(\reg_file|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_4|Add0~0 .lut_mask = 16'hAAF0;
defparam \reg_file|r5|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y67_N25
dffeas \reg_file|r5|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N20
cycloneive_lcell_comb \reg_file|mux0|out[4]~20 (
// Equation(s):
// \reg_file|mux0|out[4]~20_combout  = (\SR0[1]~input_o  & ((\SR0[2]~input_o ) # ((\reg_file|r3|ff_4|Q~q )))) # (!\SR0[1]~input_o  & (!\SR0[2]~input_o  & ((\reg_file|r1|ff_4|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|r3|ff_4|Q~q ),
	.datad(\reg_file|r1|ff_4|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~20 .lut_mask = 16'hB9A8;
defparam \reg_file|mux0|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y67_N10
cycloneive_lcell_comb \reg_file|mux0|out[4]~21 (
// Equation(s):
// \reg_file|mux0|out[4]~21_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[4]~20_combout  & ((\reg_file|r7|ff_4|Q~q ))) # (!\reg_file|mux0|out[4]~20_combout  & (\reg_file|r5|ff_4|Q~q )))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[4]~20_combout ))))

	.dataa(\SR0[2]~input_o ),
	.datab(\reg_file|r5|ff_4|Q~q ),
	.datac(\reg_file|r7|ff_4|Q~q ),
	.datad(\reg_file|mux0|out[4]~20_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~21 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N16
cycloneive_lcell_comb \reg_file|mux0|out[4]~24 (
// Equation(s):
// \reg_file|mux0|out[4]~24_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[4]~21_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[4]~23_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[4]~21_combout ),
	.datad(\reg_file|mux0|out[4]~23_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~24 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N18
cycloneive_lcell_comb \eab|adder_input_1[4]~5 (
// Equation(s):
// \eab|adder_input_1[4]~5_combout  = (\selEAB1~input_o  & ((\reg_file|mux0|out[4]~24_combout ))) # (!\selEAB1~input_o  & (\pc|pc_reg|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\selEAB1~input_o ),
	.datac(\pc|pc_reg|ff_4|Q~q ),
	.datad(\reg_file|mux0|out[4]~24_combout ),
	.cin(gnd),
	.combout(\eab|adder_input_1[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[4]~5 .lut_mask = 16'hFC30;
defparam \eab|adder_input_1[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N6
cycloneive_lcell_comb \pc|PC_inc[4]~21 (
// Equation(s):
// \pc|PC_inc[4]~21_combout  = (\pc|PC [4] & (!\pc|PC_inc[3]~20 )) # (!\pc|PC [4] & ((\pc|PC_inc[3]~20 ) # (GND)))
// \pc|PC_inc[4]~22  = CARRY((!\pc|PC_inc[3]~20 ) # (!\pc|PC [4]))

	.dataa(\pc|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[3]~20 ),
	.combout(\pc|PC_inc[4]~21_combout ),
	.cout(\pc|PC_inc[4]~22 ));
// synopsys translate_off
defparam \pc|PC_inc[4]~21 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N7
dffeas \pc|PC_inc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[4] .is_wysiwyg = "true";
defparam \pc|PC_inc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N12
cycloneive_lcell_comb \pc|PC[4]~33 (
// Equation(s):
// \pc|PC[4]~33_combout  = (\selPC[1]~input_o  & (\tsb|Bus [4])) # (!\selPC[1]~input_o  & (((!\selPC[0]~input_o  & \pc|PC_inc [4]))))

	.dataa(\selPC[1]~input_o ),
	.datab(\tsb|Bus [4]),
	.datac(\selPC[0]~input_o ),
	.datad(\pc|PC_inc [4]),
	.cin(gnd),
	.combout(\pc|PC[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[4]~33 .lut_mask = 16'h8D88;
defparam \pc|PC[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N30
cycloneive_lcell_comb \pc|PC[4]~45 (
// Equation(s):
// \pc|PC[4]~45_combout  = (\pc|PC[4]~33_combout ) # ((\eab|eabOut[4]~8_combout  & (\selPC[0]~input_o  & !\selPC[1]~input_o )))

	.dataa(\eab|eabOut[4]~8_combout ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC[4]~33_combout ),
	.datad(\selPC[1]~input_o ),
	.cin(gnd),
	.combout(\pc|PC[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[4]~45 .lut_mask = 16'hF0F8;
defparam \pc|PC[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y67_N10
cycloneive_lcell_comb \pc|PC[4] (
// Equation(s):
// \pc|PC [4] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[4]~45_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [4]))

	.dataa(\pc|PC [4]),
	.datab(gnd),
	.datac(\pc|PC[4]~45_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [4]),
	.cout());
// synopsys translate_off
defparam \pc|PC[4] .lut_mask = 16'hF0AA;
defparam \pc|PC[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N8
cycloneive_lcell_comb \pc|PC_inc[5]~23 (
// Equation(s):
// \pc|PC_inc[5]~23_combout  = (\pc|PC [5] & (\pc|PC_inc[4]~22  $ (GND))) # (!\pc|PC [5] & (!\pc|PC_inc[4]~22  & VCC))
// \pc|PC_inc[5]~24  = CARRY((\pc|PC [5] & !\pc|PC_inc[4]~22 ))

	.dataa(gnd),
	.datab(\pc|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[4]~22 ),
	.combout(\pc|PC_inc[5]~23_combout ),
	.cout(\pc|PC_inc[5]~24 ));
// synopsys translate_off
defparam \pc|PC_inc[5]~23 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N9
dffeas \pc|PC_inc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[5] .is_wysiwyg = "true";
defparam \pc|PC_inc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N16
cycloneive_lcell_comb \pc|PC[5]~34 (
// Equation(s):
// \pc|PC[5]~34_combout  = (\selPC[1]~input_o  & (\tsb|Bus [5])) # (!\selPC[1]~input_o  & (((!\selPC[0]~input_o  & \pc|PC_inc [5]))))

	.dataa(\selPC[1]~input_o ),
	.datab(\tsb|Bus [5]),
	.datac(\selPC[0]~input_o ),
	.datad(\pc|PC_inc [5]),
	.cin(gnd),
	.combout(\pc|PC[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[5]~34 .lut_mask = 16'h8D88;
defparam \pc|PC[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N18
cycloneive_lcell_comb \pc|PC[5]~46 (
// Equation(s):
// \pc|PC[5]~46_combout  = (\pc|PC[5]~34_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[5]~10_combout )))

	.dataa(\selPC[1]~input_o ),
	.datab(\pc|PC[5]~34_combout ),
	.datac(\selPC[0]~input_o ),
	.datad(\eab|eabOut[5]~10_combout ),
	.cin(gnd),
	.combout(\pc|PC[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[5]~46 .lut_mask = 16'hDCCC;
defparam \pc|PC[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N10
cycloneive_lcell_comb \pc|PC[5] (
// Equation(s):
// \pc|PC [5] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[5]~46_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [5]))

	.dataa(\pc|PC [5]),
	.datab(gnd),
	.datac(\pc|PC[5]~46_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [5]),
	.cout());
// synopsys translate_off
defparam \pc|PC[5] .lut_mask = 16'hF0AA;
defparam \pc|PC[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N10
cycloneive_lcell_comb \pc|PC_inc[6]~25 (
// Equation(s):
// \pc|PC_inc[6]~25_combout  = (\pc|PC [6] & (!\pc|PC_inc[5]~24 )) # (!\pc|PC [6] & ((\pc|PC_inc[5]~24 ) # (GND)))
// \pc|PC_inc[6]~26  = CARRY((!\pc|PC_inc[5]~24 ) # (!\pc|PC [6]))

	.dataa(\pc|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[5]~24 ),
	.combout(\pc|PC_inc[6]~25_combout ),
	.cout(\pc|PC_inc[6]~26 ));
// synopsys translate_off
defparam \pc|PC_inc[6]~25 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N11
dffeas \pc|PC_inc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[6] .is_wysiwyg = "true";
defparam \pc|PC_inc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N20
cycloneive_lcell_comb \pc|PC[6]~35 (
// Equation(s):
// \pc|PC[6]~35_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [6])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [6])))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC_inc [6]),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\pc|PC[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[6]~35 .lut_mask = 16'hBA10;
defparam \pc|PC[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N14
cycloneive_lcell_comb \pc|PC[6]~47 (
// Equation(s):
// \pc|PC[6]~47_combout  = (\pc|PC[6]~35_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[6]~12_combout )))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC[6]~35_combout ),
	.datad(\eab|eabOut[6]~12_combout ),
	.cin(gnd),
	.combout(\pc|PC[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[6]~47 .lut_mask = 16'hF4F0;
defparam \pc|PC[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N18
cycloneive_lcell_comb \pc|PC[6] (
// Equation(s):
// \pc|PC [6] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[6]~47_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [6])))

	.dataa(\pc|PC[6]~47_combout ),
	.datab(\pc|PC [6]),
	.datac(gnd),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [6]),
	.cout());
// synopsys translate_off
defparam \pc|PC[6] .lut_mask = 16'hAACC;
defparam \pc|PC[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N12
cycloneive_lcell_comb \pc|PC_inc[7]~27 (
// Equation(s):
// \pc|PC_inc[7]~27_combout  = (\pc|PC [7] & (\pc|PC_inc[6]~26  $ (GND))) # (!\pc|PC [7] & (!\pc|PC_inc[6]~26  & VCC))
// \pc|PC_inc[7]~28  = CARRY((\pc|PC [7] & !\pc|PC_inc[6]~26 ))

	.dataa(\pc|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[6]~26 ),
	.combout(\pc|PC_inc[7]~27_combout ),
	.cout(\pc|PC_inc[7]~28 ));
// synopsys translate_off
defparam \pc|PC_inc[7]~27 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N13
dffeas \pc|PC_inc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[7] .is_wysiwyg = "true";
defparam \pc|PC_inc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N26
cycloneive_lcell_comb \pc|PC[7]~36 (
// Equation(s):
// \pc|PC[7]~36_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [7])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & ((\pc|PC_inc [7]))))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\tsb|Bus [7]),
	.datad(\pc|PC_inc [7]),
	.cin(gnd),
	.combout(\pc|PC[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[7]~36 .lut_mask = 16'hB1A0;
defparam \pc|PC[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N20
cycloneive_lcell_comb \pc|PC[7]~48 (
// Equation(s):
// \pc|PC[7]~48_combout  = (\pc|PC[7]~36_combout ) # ((\selPC[0]~input_o  & (!\selPC[1]~input_o  & \eab|eabOut[7]~14_combout )))

	.dataa(\pc|PC[7]~36_combout ),
	.datab(\selPC[0]~input_o ),
	.datac(\selPC[1]~input_o ),
	.datad(\eab|eabOut[7]~14_combout ),
	.cin(gnd),
	.combout(\pc|PC[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[7]~48 .lut_mask = 16'hAEAA;
defparam \pc|PC[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N18
cycloneive_lcell_comb \pc|PC[7] (
// Equation(s):
// \pc|PC [7] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[7]~48_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [7])))

	.dataa(\pc|PC[7]~48_combout ),
	.datab(gnd),
	.datac(\pc|PC[0]~26clkctrl_outclk ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\pc|PC [7]),
	.cout());
// synopsys translate_off
defparam \pc|PC[7] .lut_mask = 16'hAFA0;
defparam \pc|PC[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N8
cycloneive_lcell_comb \pc|pc_reg|ff_7|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_7|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [7]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_7|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_7|Q~q ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_7|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N9
dffeas \pc|pc_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_7|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N26
cycloneive_lcell_comb \tsb|Bus[7]~48 (
// Equation(s):
// \tsb|Bus[7]~48_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~44_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\reg_file|mux0|out[7]~39_combout ),
	.datac(\aluControl[1]~input_o ),
	.datad(\alu|adder_in_b[7]~44_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~48 .lut_mask = 16'h4404;
defparam \tsb|Bus[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N20
cycloneive_lcell_comb \tsb|Bus[7]~47 (
// Equation(s):
// \tsb|Bus[7]~47_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & (!\reg_file|mux0|out[7]~36_combout )) # (!\SR0[0]~input_o  & ((!\reg_file|mux0|out[7]~38_combout )))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\reg_file|mux0|out[7]~36_combout ),
	.datac(\reg_file|mux0|out[7]~38_combout ),
	.datad(\SR0[0]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~47 .lut_mask = 16'h220A;
defparam \tsb|Bus[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N16
cycloneive_lcell_comb \tsb|Bus[7]~49 (
// Equation(s):
// \tsb|Bus[7]~49_combout  = (\tsb|Bus[7]~48_combout ) # ((\tsb|Bus[7]~47_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~14_combout )))

	.dataa(\tsb|Bus[7]~48_combout ),
	.datab(\tsb|Bus[0]~5_combout ),
	.datac(\tsb|Bus[7]~47_combout ),
	.datad(\alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~49 .lut_mask = 16'hFEFA;
defparam \tsb|Bus[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N6
cycloneive_lcell_comb \tsb|Bus[7]~50 (
// Equation(s):
// \tsb|Bus[7]~50_combout  = (\tsb|Bus[3]~1_combout  & (((\tsb|Bus[3]~0_combout )))) # (!\tsb|Bus[3]~1_combout  & ((\tsb|Bus[3]~0_combout  & (\pc|pc_reg|ff_7|Q~q )) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[7]~49_combout )))))

	.dataa(\pc|pc_reg|ff_7|Q~q ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\tsb|Bus[3]~0_combout ),
	.datad(\tsb|Bus[7]~49_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~50 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N26
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hBA98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N4
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hE6A2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hDC98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N28
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hDDA0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_7|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_7|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\selMDR~input_o ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_7|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Add0~1 .lut_mask = 16'hA820;
defparam \memory|MDR_reg|ff_7|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_7|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_7|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [7]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N20
cycloneive_lcell_comb \memory|MDR_reg|ff_7|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_7|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_7|Add0~1_combout ) # ((\memory|MDR_reg|ff_7|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_7|Q~q ))))

	.dataa(\memory|MDR_reg|ff_7|Add0~1_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_7|Q~q ),
	.datad(\memory|MDR_reg|ff_7|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_7|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Add0~2 .lut_mask = 16'hFCB8;
defparam \memory|MDR_reg|ff_7|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N21
dffeas \memory|MDR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_7|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N4
cycloneive_lcell_comb \tsb|Bus[7]~51 (
// Equation(s):
// \tsb|Bus[7]~51_combout  = (\tsb|Bus[3]~1_combout  & ((\tsb|Bus[7]~50_combout  & (\eab|eabOut[7]~14_combout )) # (!\tsb|Bus[7]~50_combout  & ((\memory|MDR_reg|ff_7|Q~q ))))) # (!\tsb|Bus[3]~1_combout  & (\tsb|Bus[7]~50_combout ))

	.dataa(\tsb|Bus[3]~1_combout ),
	.datab(\tsb|Bus[7]~50_combout ),
	.datac(\eab|eabOut[7]~14_combout ),
	.datad(\memory|MDR_reg|ff_7|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~51 .lut_mask = 16'hE6C4;
defparam \tsb|Bus[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N10
cycloneive_lcell_comb \tsb|Bus[7]~52 (
// Equation(s):
// \tsb|Bus[7]~52_combout  = (\enaMARM~input_o  & ((\selMAR~input_o  & (\ir|register|ff_7|Q~q )) # (!\selMAR~input_o  & ((\tsb|Bus[7]~51_combout ))))) # (!\enaMARM~input_o  & (((\tsb|Bus[7]~51_combout ))))

	.dataa(\enaMARM~input_o ),
	.datab(\ir|register|ff_7|Q~q ),
	.datac(\tsb|Bus[7]~51_combout ),
	.datad(\selMAR~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~52 .lut_mask = 16'hD8F0;
defparam \tsb|Bus[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \tsb|Bus[7] (
// Equation(s):
// \tsb|Bus [7] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[7]~52_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [7]))

	.dataa(gnd),
	.datab(\tsb|Bus [7]),
	.datac(\tsb|Bus[7]~52_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [7]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N12
cycloneive_lcell_comb \ir|register|ff_7|Add0~0 (
// Equation(s):
// \ir|register|ff_7|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [7]))) # (!\ldIR~input_o  & (\ir|register|ff_7|Q~q ))

	.dataa(\ldIR~input_o ),
	.datab(gnd),
	.datac(\ir|register|ff_7|Q~q ),
	.datad(\tsb|Bus [7]),
	.cin(gnd),
	.combout(\ir|register|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_7|Add0~0 .lut_mask = 16'hFA50;
defparam \ir|register|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y68_N13
dffeas \ir|register|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_7|Q .is_wysiwyg = "true";
defparam \ir|register|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N12
cycloneive_lcell_comb \eab|adder_input_2[9]~6 (
// Equation(s):
// \eab|adder_input_2[9]~6_combout  = (\ir|register|ff_9|Q~q  & ((\eab|mux_2_input [9] & (\eab|adder_input_2[8]~5  & VCC)) # (!\eab|mux_2_input [9] & (!\eab|adder_input_2[8]~5 )))) # (!\ir|register|ff_9|Q~q  & ((\eab|mux_2_input [9] & 
// (!\eab|adder_input_2[8]~5 )) # (!\eab|mux_2_input [9] & ((\eab|adder_input_2[8]~5 ) # (GND)))))
// \eab|adder_input_2[9]~7  = CARRY((\ir|register|ff_9|Q~q  & (!\eab|mux_2_input [9] & !\eab|adder_input_2[8]~5 )) # (!\ir|register|ff_9|Q~q  & ((!\eab|adder_input_2[8]~5 ) # (!\eab|mux_2_input [9]))))

	.dataa(\ir|register|ff_9|Q~q ),
	.datab(\eab|mux_2_input [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[8]~5 ),
	.combout(\eab|adder_input_2[9]~6_combout ),
	.cout(\eab|adder_input_2[9]~7 ));
// synopsys translate_off
defparam \eab|adder_input_2[9]~6 .lut_mask = 16'h9617;
defparam \eab|adder_input_2[9]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N8
cycloneive_lcell_comb \tsb|Bus[9]~62 (
// Equation(s):
// \tsb|Bus[9]~62_combout  = (\tsb|Bus[9]~56_combout  & ((\tsb|Bus[3]~1_combout  & ((\eab|eabOut[9]~18_combout ))) # (!\tsb|Bus[3]~1_combout  & (\pc|pc_reg|ff_9|Q~q )))) # (!\tsb|Bus[9]~56_combout  & (((!\tsb|Bus[3]~1_combout ))))

	.dataa(\pc|pc_reg|ff_9|Q~q ),
	.datab(\tsb|Bus[9]~56_combout ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\eab|eabOut[9]~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~62 .lut_mask = 16'hCB0B;
defparam \tsb|Bus[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N30
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hFC22;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N4
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hF838;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & 
// ((!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hCCE2;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N20
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF388;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N6
cycloneive_lcell_comb \memory|MDR_reg|ff_9|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_9|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\selMDR~input_o ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_9|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Add0~1 .lut_mask = 16'hA820;
defparam \memory|MDR_reg|ff_9|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N28
cycloneive_lcell_comb \memory|MDR_reg|ff_9|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_9|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_9|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_9|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_9|Add0~1_combout ) # ((\memory|MDR_reg|ff_9|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_9|Q~q ))))

	.dataa(\memory|MDR_reg|ff_9|Add0~1_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_9|Q~q ),
	.datad(\memory|MDR_reg|ff_9|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_9|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Add0~2 .lut_mask = 16'hFCB8;
defparam \memory|MDR_reg|ff_9|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y55_N11
dffeas \memory|MDR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_9|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N28
cycloneive_lcell_comb \tsb|Bus[9]~59 (
// Equation(s):
// \tsb|Bus[9]~59_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[9]~48_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[9]~46_combout ))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\reg_file|mux0|out[9]~46_combout ),
	.datac(\reg_file|mux0|out[9]~48_combout ),
	.datad(\SR0[0]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~59 .lut_mask = 16'h0A22;
defparam \tsb|Bus[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N26
cycloneive_lcell_comb \tsb|Bus[9]~60 (
// Equation(s):
// \tsb|Bus[9]~60_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~54_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\reg_file|mux0|out[9]~49_combout ),
	.datac(\aluControl[1]~input_o ),
	.datad(\alu|adder_in_b[9]~54_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~60_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~60 .lut_mask = 16'h4404;
defparam \tsb|Bus[9]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N18
cycloneive_lcell_comb \tsb|Bus[9]~61 (
// Equation(s):
// \tsb|Bus[9]~61_combout  = (\tsb|Bus[9]~59_combout ) # ((\tsb|Bus[9]~60_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~18_combout )))

	.dataa(\tsb|Bus[9]~59_combout ),
	.datab(\tsb|Bus[9]~60_combout ),
	.datac(\tsb|Bus[0]~5_combout ),
	.datad(\alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~61_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~61 .lut_mask = 16'hFEEE;
defparam \tsb|Bus[9]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N6
cycloneive_lcell_comb \tsb|Bus[9]~63 (
// Equation(s):
// \tsb|Bus[9]~63_combout  = (\tsb|Bus[3]~0_combout  & (\tsb|Bus[9]~62_combout )) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[9]~62_combout  & ((\tsb|Bus[9]~61_combout ))) # (!\tsb|Bus[9]~62_combout  & (\memory|MDR_reg|ff_9|Q~q ))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\tsb|Bus[9]~62_combout ),
	.datac(\memory|MDR_reg|ff_9|Q~q ),
	.datad(\tsb|Bus[9]~61_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~63 .lut_mask = 16'hDC98;
defparam \tsb|Bus[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N24
cycloneive_lcell_comb \tsb|Bus[9] (
// Equation(s):
// \tsb|Bus [9] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[9]~63_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [9]))

	.dataa(gnd),
	.datab(\tsb|Bus [9]),
	.datac(\tsb|Bus[9]~63_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [9]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N30
cycloneive_lcell_comb \ir|register|ff_9|Add0~0 (
// Equation(s):
// \ir|register|ff_9|Add0~0_combout  = (\ldIR~input_o  & (\tsb|Bus [9])) # (!\ldIR~input_o  & ((\ir|register|ff_9|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [9]),
	.datac(\ir|register|ff_9|Q~q ),
	.datad(\ldIR~input_o ),
	.cin(gnd),
	.combout(\ir|register|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_9|Add0~0 .lut_mask = 16'hCCF0;
defparam \ir|register|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y68_N31
dffeas \ir|register|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_9|Q .is_wysiwyg = "true";
defparam \ir|register|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N6
cycloneive_lcell_comb \tsb|Bus[10]~67 (
// Equation(s):
// \tsb|Bus[10]~67_combout  = (\tsb|Bus[3]~1_combout  & (((\tsb|Bus[9]~56_combout  & \eab|eabOut[10]~20_combout )))) # (!\tsb|Bus[3]~1_combout  & ((\pc|pc_reg|ff_10|Q~q ) # ((!\tsb|Bus[9]~56_combout ))))

	.dataa(\pc|pc_reg|ff_10|Q~q ),
	.datab(\tsb|Bus[3]~1_combout ),
	.datac(\tsb|Bus[9]~56_combout ),
	.datad(\eab|eabOut[10]~20_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~67 .lut_mask = 16'hE323;
defparam \tsb|Bus[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~2 .lut_mask = 16'hB9A8;
defparam \memory|MDR_reg|ff_10|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_10|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # 
// (!\memory|MDR_reg|ff_10|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_10|Add0~2_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\memory|MDR_reg|ff_10|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~3 .lut_mask = 16'hF388;
defparam \memory|MDR_reg|ff_10|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N4
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~0 .lut_mask = 16'hEE30;
defparam \memory|MDR_reg|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_10|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (!\memory|MDR_reg|ff_10|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_10|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|MDR_reg|ff_10|Add0~0_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~1 .lut_mask = 16'hF838;
defparam \memory|MDR_reg|ff_10|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~4_combout  = ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_10|Add0~3_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_10|Add0~1_combout )))) # (!\selMDR~input_o )

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|MDR_reg|ff_10|Add0~3_combout ),
	.datad(\memory|MDR_reg|ff_10|Add0~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~4 .lut_mask = 16'hF7B3;
defparam \memory|MDR_reg|ff_10|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N30
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~5_combout  = (\ldMDR~input_o  & (\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_10|Q~q )))

	.dataa(\selMDR~input_o ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_10|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~5 .lut_mask = 16'hB8B8;
defparam \memory|MDR_reg|ff_10|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N14
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_10|Add0~6_combout  = (\ldMDR~input_o  & (\memory|MDR_reg|ff_10|Add0~4_combout  & ((\memory|MDR_reg|ff_10|Add0~5_combout ) # (\tsb|Bus [10])))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_10|Add0~5_combout ))))

	.dataa(\memory|MDR_reg|ff_10|Add0~4_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_10|Add0~5_combout ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Add0~6 .lut_mask = 16'hB8B0;
defparam \memory|MDR_reg|ff_10|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N15
dffeas \memory|MDR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_10|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N22
cycloneive_lcell_comb \tsb|Bus[10]~65 (
// Equation(s):
// \tsb|Bus[10]~65_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[10]~54_combout  & ((\alu|adder_in_b[10]~59_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\alu|adder_in_b[10]~59_combout ),
	.datac(\aluControl[1]~input_o ),
	.datad(\reg_file|mux0|out[10]~54_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~65 .lut_mask = 16'h4500;
defparam \tsb|Bus[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N30
cycloneive_lcell_comb \tsb|Bus[10]~64 (
// Equation(s):
// \tsb|Bus[10]~64_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[10]~53_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[10]~51_combout ))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[10]~51_combout ),
	.datad(\reg_file|mux0|out[10]~53_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~64 .lut_mask = 16'h028A;
defparam \tsb|Bus[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N8
cycloneive_lcell_comb \tsb|Bus[10]~66 (
// Equation(s):
// \tsb|Bus[10]~66_combout  = (\tsb|Bus[10]~65_combout ) # ((\tsb|Bus[10]~64_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~20_combout )))

	.dataa(\tsb|Bus[10]~65_combout ),
	.datab(\tsb|Bus[0]~5_combout ),
	.datac(\alu|Add0~20_combout ),
	.datad(\tsb|Bus[10]~64_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~66 .lut_mask = 16'hFFEA;
defparam \tsb|Bus[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N20
cycloneive_lcell_comb \tsb|Bus[10]~68 (
// Equation(s):
// \tsb|Bus[10]~68_combout  = (\tsb|Bus[10]~67_combout  & ((\tsb|Bus[3]~0_combout ) # ((\tsb|Bus[10]~66_combout )))) # (!\tsb|Bus[10]~67_combout  & (!\tsb|Bus[3]~0_combout  & (\memory|MDR_reg|ff_10|Q~q )))

	.dataa(\tsb|Bus[10]~67_combout ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\memory|MDR_reg|ff_10|Q~q ),
	.datad(\tsb|Bus[10]~66_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~68 .lut_mask = 16'hBA98;
defparam \tsb|Bus[10]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N22
cycloneive_lcell_comb \tsb|Bus[10] (
// Equation(s):
// \tsb|Bus [10] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus[10]~68_combout )) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus [10])))

	.dataa(gnd),
	.datab(\tsb|Bus[10]~68_combout ),
	.datac(\tsb|Bus [10]),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [10]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N24
cycloneive_lcell_comb \ir|register|ff_10|Add0~0 (
// Equation(s):
// \ir|register|ff_10|Add0~0_combout  = (\ldIR~input_o  & ((\tsb|Bus [10]))) # (!\ldIR~input_o  & (\ir|register|ff_10|Q~q ))

	.dataa(\ldIR~input_o ),
	.datab(gnd),
	.datac(\ir|register|ff_10|Q~q ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\ir|register|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_10|Add0~0 .lut_mask = 16'hFA50;
defparam \ir|register|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y68_N25
dffeas \ir|register|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_10|Q .is_wysiwyg = "true";
defparam \ir|register|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N30
cycloneive_lcell_comb \eab|mux_2_input[10]~2 (
// Equation(s):
// \eab|mux_2_input[10]~2_combout  = (\selEAB2[0]~input_o  & (((!\selEAB2[1]~input_o  & \ir|register|ff_10|Q~q )))) # (!\selEAB2[0]~input_o  & (\ir|register|ff_8|Q~q  & (\selEAB2[1]~input_o )))

	.dataa(\selEAB2[0]~input_o ),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(\selEAB2[1]~input_o ),
	.datad(\ir|register|ff_10|Q~q ),
	.cin(gnd),
	.combout(\eab|mux_2_input[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[10]~2 .lut_mask = 16'h4A40;
defparam \eab|mux_2_input[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N4
cycloneive_lcell_comb \eab|mux_2_input[11]~3 (
// Equation(s):
// \eab|mux_2_input[11]~3_combout  = (\eab|mux_2_input[10]~2_combout ) # ((\ir|register|ff_5|Q~q  & (\selEAB2[0]~input_o  $ (!\selEAB2[1]~input_o ))))

	.dataa(\selEAB2[0]~input_o ),
	.datab(\eab|mux_2_input[10]~2_combout ),
	.datac(\selEAB2[1]~input_o ),
	.datad(\ir|register|ff_5|Q~q ),
	.cin(gnd),
	.combout(\eab|mux_2_input[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[11]~3 .lut_mask = 16'hEDCC;
defparam \eab|mux_2_input[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N2
cycloneive_lcell_comb \eab|mux_2_input[11] (
// Equation(s):
// \eab|mux_2_input [11] = (GLOBAL(\eab|mux_2_input[6]~1clkctrl_outclk ) & (\eab|mux_2_input[11]~3_combout )) # (!GLOBAL(\eab|mux_2_input[6]~1clkctrl_outclk ) & ((\eab|mux_2_input [11])))

	.dataa(\eab|mux_2_input[11]~3_combout ),
	.datab(gnd),
	.datac(\eab|mux_2_input[6]~1clkctrl_outclk ),
	.datad(\eab|mux_2_input [11]),
	.cin(gnd),
	.combout(\eab|mux_2_input [11]),
	.cout());
// synopsys translate_off
defparam \eab|mux_2_input[11] .lut_mask = 16'hAFA0;
defparam \eab|mux_2_input[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N22
cycloneive_lcell_comb \eab|adder_input_2[14]~16 (
// Equation(s):
// \eab|adder_input_2[14]~16_combout  = (\eab|mux_2_input [11] & (\eab|adder_input_2[13]~15  $ (GND))) # (!\eab|mux_2_input [11] & (!\eab|adder_input_2[13]~15  & VCC))
// \eab|adder_input_2[14]~17  = CARRY((\eab|mux_2_input [11] & !\eab|adder_input_2[13]~15 ))

	.dataa(gnd),
	.datab(\eab|mux_2_input [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|adder_input_2[13]~15 ),
	.combout(\eab|adder_input_2[14]~16_combout ),
	.cout(\eab|adder_input_2[14]~17 ));
// synopsys translate_off
defparam \eab|adder_input_2[14]~16 .lut_mask = 16'hC30C;
defparam \eab|adder_input_2[14]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N28
cycloneive_lcell_comb \eab|eabOut[14]~28 (
// Equation(s):
// \eab|eabOut[14]~28_combout  = ((\eab|adder_input_1[14]~15_combout  $ (\eab|adder_input_2[14]~16_combout  $ (!\eab|eabOut[13]~27 )))) # (GND)
// \eab|eabOut[14]~29  = CARRY((\eab|adder_input_1[14]~15_combout  & ((\eab|adder_input_2[14]~16_combout ) # (!\eab|eabOut[13]~27 ))) # (!\eab|adder_input_1[14]~15_combout  & (\eab|adder_input_2[14]~16_combout  & !\eab|eabOut[13]~27 )))

	.dataa(\eab|adder_input_1[14]~15_combout ),
	.datab(\eab|adder_input_2[14]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[13]~27 ),
	.combout(\eab|eabOut[14]~28_combout ),
	.cout(\eab|eabOut[14]~29 ));
// synopsys translate_off
defparam \eab|eabOut[14]~28 .lut_mask = 16'h698E;
defparam \eab|eabOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N24
cycloneive_lcell_comb \tsb|Bus[14]~87 (
// Equation(s):
// \tsb|Bus[14]~87_combout  = (\tsb|Bus[9]~56_combout  & ((\tsb|Bus[3]~1_combout  & ((\eab|eabOut[14]~28_combout ))) # (!\tsb|Bus[3]~1_combout  & (\pc|pc_reg|ff_14|Q~q )))) # (!\tsb|Bus[9]~56_combout  & (((!\tsb|Bus[3]~1_combout ))))

	.dataa(\tsb|Bus[9]~56_combout ),
	.datab(\pc|pc_reg|ff_14|Q~q ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\eab|eabOut[14]~28_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~87 .lut_mask = 16'hAD0D;
defparam \tsb|Bus[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N22
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hFC0A;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N8
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hF858;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hBA98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N16
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hBBC0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_14|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_14|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\selMDR~input_o ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_14|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Add0~1 .lut_mask = 16'hA820;
defparam \memory|MDR_reg|ff_14|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_14|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_14|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N14
cycloneive_lcell_comb \memory|MDR_reg|ff_14|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_14|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_14|Add0~1_combout ) # ((\memory|MDR_reg|ff_14|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_14|Q~q ))))

	.dataa(\memory|MDR_reg|ff_14|Add0~1_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_14|Q~q ),
	.datad(\memory|MDR_reg|ff_14|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_14|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Add0~2 .lut_mask = 16'hFCB8;
defparam \memory|MDR_reg|ff_14|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y63_N15
dffeas \memory|MDR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_14|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N24
cycloneive_lcell_comb \alu|adder_in_b[14]~77 (
// Equation(s):
// \alu|adder_in_b[14]~77_combout  = (\SR1[1]~input_o  & (((\SR1[2]~input_o )))) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & (\reg_file|r4|ff_14|Q~q )) # (!\SR1[2]~input_o  & ((\reg_file|r0|ff_14|Q~q )))))

	.dataa(\reg_file|r4|ff_14|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\SR1[2]~input_o ),
	.datad(\reg_file|r0|ff_14|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~77 .lut_mask = 16'hE3E0;
defparam \alu|adder_in_b[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N2
cycloneive_lcell_comb \alu|adder_in_b[14]~78 (
// Equation(s):
// \alu|adder_in_b[14]~78_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[14]~77_combout  & (\reg_file|r6|ff_14|Q~q )) # (!\alu|adder_in_b[14]~77_combout  & ((\reg_file|r2|ff_14|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[14]~77_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r6|ff_14|Q~q ),
	.datac(\reg_file|r2|ff_14|Q~q ),
	.datad(\alu|adder_in_b[14]~77_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~78 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[14]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N4
cycloneive_lcell_comb \alu|adder_in_b[14]~75 (
// Equation(s):
// \alu|adder_in_b[14]~75_combout  = (\SR1[1]~input_o  & ((\SR1[2]~input_o ) # ((\reg_file|r3|ff_14|Q~q )))) # (!\SR1[1]~input_o  & (!\SR1[2]~input_o  & ((\reg_file|r1|ff_14|Q~q ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r3|ff_14|Q~q ),
	.datad(\reg_file|r1|ff_14|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~75 .lut_mask = 16'hB9A8;
defparam \alu|adder_in_b[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N26
cycloneive_lcell_comb \alu|adder_in_b[14]~76 (
// Equation(s):
// \alu|adder_in_b[14]~76_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[14]~75_combout  & (\reg_file|r7|ff_14|Q~q )) # (!\alu|adder_in_b[14]~75_combout  & ((\reg_file|r5|ff_14|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[14]~75_combout ))))

	.dataa(\reg_file|r7|ff_14|Q~q ),
	.datab(\SR1[2]~input_o ),
	.datac(\alu|adder_in_b[14]~75_combout ),
	.datad(\reg_file|r5|ff_14|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~76 .lut_mask = 16'hBCB0;
defparam \alu|adder_in_b[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N26
cycloneive_lcell_comb \alu|adder_in_b[14]~79 (
// Equation(s):
// \alu|adder_in_b[14]~79_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[14]~76_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[14]~78_combout ))))

	.dataa(\SR1[0]~input_o ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[14]~78_combout ),
	.datad(\alu|adder_in_b[14]~76_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~79 .lut_mask = 16'hC840;
defparam \alu|adder_in_b[14]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N26
cycloneive_lcell_comb \tsb|Bus[14]~85 (
// Equation(s):
// \tsb|Bus[14]~85_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[14]~74_combout  & ((\alu|adder_in_b[14]~79_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\aluControl[1]~input_o ),
	.datac(\alu|adder_in_b[14]~79_combout ),
	.datad(\reg_file|mux0|out[14]~74_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~85 .lut_mask = 16'h5100;
defparam \tsb|Bus[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N30
cycloneive_lcell_comb \tsb|Bus[14]~84 (
// Equation(s):
// \tsb|Bus[14]~84_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[14]~73_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[14]~71_combout ))))

	.dataa(\SR0[0]~input_o ),
	.datab(\reg_file|mux0|out[14]~71_combout ),
	.datac(\tsb|Bus[0]~3_combout ),
	.datad(\reg_file|mux0|out[14]~73_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~84 .lut_mask = 16'h10B0;
defparam \tsb|Bus[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\alu|adder_in_b[14]~79_combout  $ (\reg_file|mux0|out[14]~74_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\alu|adder_in_b[14]~79_combout  & ((\reg_file|mux0|out[14]~74_combout ) # (!\alu|Add0~27 ))) # (!\alu|adder_in_b[14]~79_combout  & (\reg_file|mux0|out[14]~74_combout  & !\alu|Add0~27 )))

	.dataa(\alu|adder_in_b[14]~79_combout ),
	.datab(\reg_file|mux0|out[14]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N8
cycloneive_lcell_comb \tsb|Bus[14]~86 (
// Equation(s):
// \tsb|Bus[14]~86_combout  = (\tsb|Bus[14]~85_combout ) # ((\tsb|Bus[14]~84_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~28_combout )))

	.dataa(\tsb|Bus[14]~85_combout ),
	.datab(\tsb|Bus[0]~5_combout ),
	.datac(\tsb|Bus[14]~84_combout ),
	.datad(\alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~86 .lut_mask = 16'hFEFA;
defparam \tsb|Bus[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N14
cycloneive_lcell_comb \tsb|Bus[14]~88 (
// Equation(s):
// \tsb|Bus[14]~88_combout  = (\tsb|Bus[14]~87_combout  & (((\tsb|Bus[14]~86_combout ) # (\tsb|Bus[3]~0_combout )))) # (!\tsb|Bus[14]~87_combout  & (\memory|MDR_reg|ff_14|Q~q  & ((!\tsb|Bus[3]~0_combout ))))

	.dataa(\tsb|Bus[14]~87_combout ),
	.datab(\memory|MDR_reg|ff_14|Q~q ),
	.datac(\tsb|Bus[14]~86_combout ),
	.datad(\tsb|Bus[3]~0_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~88 .lut_mask = 16'hAAE4;
defparam \tsb|Bus[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N4
cycloneive_lcell_comb \tsb|Bus[14] (
// Equation(s):
// \tsb|Bus [14] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[14]~88_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [14]))

	.dataa(gnd),
	.datab(\tsb|Bus [14]),
	.datac(\tsb|Bus[15]~10clkctrl_outclk ),
	.datad(\tsb|Bus[14]~88_combout ),
	.cin(gnd),
	.combout(\tsb|Bus [14]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14] .lut_mask = 16'hFC0C;
defparam \tsb|Bus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
cycloneive_lcell_comb \memory|MAR_reg|ff_14|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_14|Add0~0_combout  = (\ldMAR~input_o  & ((\tsb|Bus [14]))) # (!\ldMAR~input_o  & (\memory|MAR_reg|ff_14|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_14|Add0~0 .lut_mask = 16'hFA50;
defparam \memory|MAR_reg|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N31
dffeas \memory|MAR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \memory|MAR_reg|ff_14|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N29
dffeas \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N17
dffeas \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N18
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hDC98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N8
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hDDA0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N6
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hBA98;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N20
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hBBC0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_8|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_8|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout )))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_8|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Add0~1 .lut_mask = 16'hC480;
defparam \memory|MDR_reg|ff_8|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_8|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_8|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR~input_o ),
	.datad(\tsb|Bus [8]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Add0~0 .lut_mask = 16'h0F00;
defparam \memory|MDR_reg|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N0
cycloneive_lcell_comb \memory|MDR_reg|ff_8|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_8|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_8|Add0~1_combout ) # ((\memory|MDR_reg|ff_8|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_8|Q~q ))))

	.dataa(\memory|MDR_reg|ff_8|Add0~1_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\memory|MDR_reg|ff_8|Q~q ),
	.datad(\memory|MDR_reg|ff_8|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_8|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Add0~2 .lut_mask = 16'hFCB8;
defparam \memory|MDR_reg|ff_8|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N1
dffeas \memory|MDR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_8|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N12
cycloneive_lcell_comb \tsb|Bus[8]~57 (
// Equation(s):
// \tsb|Bus[8]~57_combout  = (\tsb|Bus[3]~1_combout  & (\tsb|Bus[9]~56_combout  & ((\eab|eabOut[8]~16_combout )))) # (!\tsb|Bus[3]~1_combout  & (((\pc|pc_reg|ff_8|Q~q )) # (!\tsb|Bus[9]~56_combout )))

	.dataa(\tsb|Bus[3]~1_combout ),
	.datab(\tsb|Bus[9]~56_combout ),
	.datac(\pc|pc_reg|ff_8|Q~q ),
	.datad(\eab|eabOut[8]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~57 .lut_mask = 16'hD951;
defparam \tsb|Bus[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N22
cycloneive_lcell_comb \tsb|Bus[8]~54 (
// Equation(s):
// \tsb|Bus[8]~54_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[8]~44_combout  & ((\alu|adder_in_b[8]~49_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\alu|adder_in_b[8]~49_combout ),
	.datac(\aluControl[1]~input_o ),
	.datad(\reg_file|mux0|out[8]~44_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~54 .lut_mask = 16'h4500;
defparam \tsb|Bus[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y70_N22
cycloneive_lcell_comb \tsb|Bus[8]~53 (
// Equation(s):
// \tsb|Bus[8]~53_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[8]~43_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[8]~41_combout ))))

	.dataa(\reg_file|mux0|out[8]~41_combout ),
	.datab(\tsb|Bus[0]~3_combout ),
	.datac(\reg_file|mux0|out[8]~43_combout ),
	.datad(\SR0[0]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~53 .lut_mask = 16'h0C44;
defparam \tsb|Bus[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N16
cycloneive_lcell_comb \tsb|Bus[8]~55 (
// Equation(s):
// \tsb|Bus[8]~55_combout  = (\tsb|Bus[8]~54_combout ) # ((\tsb|Bus[8]~53_combout ) # ((\alu|Add0~16_combout  & \tsb|Bus[0]~5_combout )))

	.dataa(\tsb|Bus[8]~54_combout ),
	.datab(\tsb|Bus[8]~53_combout ),
	.datac(\alu|Add0~16_combout ),
	.datad(\tsb|Bus[0]~5_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~55 .lut_mask = 16'hFEEE;
defparam \tsb|Bus[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N6
cycloneive_lcell_comb \tsb|Bus[8]~58 (
// Equation(s):
// \tsb|Bus[8]~58_combout  = (\tsb|Bus[3]~0_combout  & (((\tsb|Bus[8]~57_combout )))) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[8]~57_combout  & ((\tsb|Bus[8]~55_combout ))) # (!\tsb|Bus[8]~57_combout  & (\memory|MDR_reg|ff_8|Q~q ))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\memory|MDR_reg|ff_8|Q~q ),
	.datac(\tsb|Bus[8]~57_combout ),
	.datad(\tsb|Bus[8]~55_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~58 .lut_mask = 16'hF4A4;
defparam \tsb|Bus[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N24
cycloneive_lcell_comb \tsb|Bus[8] (
// Equation(s):
// \tsb|Bus [8] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus[8]~58_combout )) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus [8])))

	.dataa(gnd),
	.datab(\tsb|Bus[8]~58_combout ),
	.datac(\tsb|Bus[15]~10clkctrl_outclk ),
	.datad(\tsb|Bus [8]),
	.cin(gnd),
	.combout(\tsb|Bus [8]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8] .lut_mask = 16'hCFC0;
defparam \tsb|Bus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N14
cycloneive_lcell_comb \pc|PC_inc[8]~29 (
// Equation(s):
// \pc|PC_inc[8]~29_combout  = (\pc|PC [8] & (!\pc|PC_inc[7]~28 )) # (!\pc|PC [8] & ((\pc|PC_inc[7]~28 ) # (GND)))
// \pc|PC_inc[8]~30  = CARRY((!\pc|PC_inc[7]~28 ) # (!\pc|PC [8]))

	.dataa(\pc|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[7]~28 ),
	.combout(\pc|PC_inc[8]~29_combout ),
	.cout(\pc|PC_inc[8]~30 ));
// synopsys translate_off
defparam \pc|PC_inc[8]~29 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N15
dffeas \pc|PC_inc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[8] .is_wysiwyg = "true";
defparam \pc|PC_inc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N4
cycloneive_lcell_comb \pc|PC[8]~37 (
// Equation(s):
// \pc|PC[8]~37_combout  = (\selPC[1]~input_o  & (\tsb|Bus [8])) # (!\selPC[1]~input_o  & (((!\selPC[0]~input_o  & \pc|PC_inc [8]))))

	.dataa(\selPC[1]~input_o ),
	.datab(\tsb|Bus [8]),
	.datac(\selPC[0]~input_o ),
	.datad(\pc|PC_inc [8]),
	.cin(gnd),
	.combout(\pc|PC[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[8]~37 .lut_mask = 16'h8D88;
defparam \pc|PC[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N14
cycloneive_lcell_comb \pc|PC[8]~49 (
// Equation(s):
// \pc|PC[8]~49_combout  = (\pc|PC[8]~37_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[8]~16_combout )))

	.dataa(\pc|PC[8]~37_combout ),
	.datab(\selPC[1]~input_o ),
	.datac(\selPC[0]~input_o ),
	.datad(\eab|eabOut[8]~16_combout ),
	.cin(gnd),
	.combout(\pc|PC[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[8]~49 .lut_mask = 16'hBAAA;
defparam \pc|PC[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N2
cycloneive_lcell_comb \pc|PC[8] (
// Equation(s):
// \pc|PC [8] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[8]~49_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [8]))

	.dataa(gnd),
	.datab(\pc|PC [8]),
	.datac(\pc|PC[0]~26clkctrl_outclk ),
	.datad(\pc|PC[8]~49_combout ),
	.cin(gnd),
	.combout(\pc|PC [8]),
	.cout());
// synopsys translate_off
defparam \pc|PC[8] .lut_mask = 16'hFC0C;
defparam \pc|PC[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N16
cycloneive_lcell_comb \pc|PC_inc[9]~31 (
// Equation(s):
// \pc|PC_inc[9]~31_combout  = (\pc|PC [9] & (\pc|PC_inc[8]~30  $ (GND))) # (!\pc|PC [9] & (!\pc|PC_inc[8]~30  & VCC))
// \pc|PC_inc[9]~32  = CARRY((\pc|PC [9] & !\pc|PC_inc[8]~30 ))

	.dataa(\pc|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[8]~30 ),
	.combout(\pc|PC_inc[9]~31_combout ),
	.cout(\pc|PC_inc[9]~32 ));
// synopsys translate_off
defparam \pc|PC_inc[9]~31 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N17
dffeas \pc|PC_inc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[9] .is_wysiwyg = "true";
defparam \pc|PC_inc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N28
cycloneive_lcell_comb \pc|PC[9]~38 (
// Equation(s):
// \pc|PC[9]~38_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [9])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [9])))

	.dataa(\selPC[0]~input_o ),
	.datab(\selPC[1]~input_o ),
	.datac(\pc|PC_inc [9]),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\pc|PC[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[9]~38 .lut_mask = 16'hDC10;
defparam \pc|PC[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N16
cycloneive_lcell_comb \pc|PC[9]~50 (
// Equation(s):
// \pc|PC[9]~50_combout  = (\pc|PC[9]~38_combout ) # ((\selPC[0]~input_o  & (!\selPC[1]~input_o  & \eab|eabOut[9]~18_combout )))

	.dataa(\selPC[0]~input_o ),
	.datab(\selPC[1]~input_o ),
	.datac(\pc|PC[9]~38_combout ),
	.datad(\eab|eabOut[9]~18_combout ),
	.cin(gnd),
	.combout(\pc|PC[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[9]~50 .lut_mask = 16'hF2F0;
defparam \pc|PC[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N20
cycloneive_lcell_comb \pc|PC[9] (
// Equation(s):
// \pc|PC [9] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[9]~50_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [9]))

	.dataa(gnd),
	.datab(\pc|PC [9]),
	.datac(\pc|PC[9]~50_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [9]),
	.cout());
// synopsys translate_off
defparam \pc|PC[9] .lut_mask = 16'hF0CC;
defparam \pc|PC[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N18
cycloneive_lcell_comb \pc|PC_inc[10]~33 (
// Equation(s):
// \pc|PC_inc[10]~33_combout  = (\pc|PC [10] & (!\pc|PC_inc[9]~32 )) # (!\pc|PC [10] & ((\pc|PC_inc[9]~32 ) # (GND)))
// \pc|PC_inc[10]~34  = CARRY((!\pc|PC_inc[9]~32 ) # (!\pc|PC [10]))

	.dataa(gnd),
	.datab(\pc|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[9]~32 ),
	.combout(\pc|PC_inc[10]~33_combout ),
	.cout(\pc|PC_inc[10]~34 ));
// synopsys translate_off
defparam \pc|PC_inc[10]~33 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N19
dffeas \pc|PC_inc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[10] .is_wysiwyg = "true";
defparam \pc|PC_inc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N22
cycloneive_lcell_comb \pc|PC[10]~39 (
// Equation(s):
// \pc|PC[10]~39_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [10])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [10])))

	.dataa(\selPC[0]~input_o ),
	.datab(\pc|PC_inc [10]),
	.datac(\selPC[1]~input_o ),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\pc|PC[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[10]~39 .lut_mask = 16'hF404;
defparam \pc|PC[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N14
cycloneive_lcell_comb \pc|PC[10]~51 (
// Equation(s):
// \pc|PC[10]~51_combout  = (\pc|PC[10]~39_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[10]~20_combout )))

	.dataa(\pc|PC[10]~39_combout ),
	.datab(\selPC[1]~input_o ),
	.datac(\selPC[0]~input_o ),
	.datad(\eab|eabOut[10]~20_combout ),
	.cin(gnd),
	.combout(\pc|PC[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[10]~51 .lut_mask = 16'hBAAA;
defparam \pc|PC[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N2
cycloneive_lcell_comb \pc|PC[10] (
// Equation(s):
// \pc|PC [10] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[10]~51_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [10])))

	.dataa(\pc|PC[10]~51_combout ),
	.datab(gnd),
	.datac(\pc|PC [10]),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [10]),
	.cout());
// synopsys translate_off
defparam \pc|PC[10] .lut_mask = 16'hAAF0;
defparam \pc|PC[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N20
cycloneive_lcell_comb \pc|PC_inc[11]~35 (
// Equation(s):
// \pc|PC_inc[11]~35_combout  = (\pc|PC [11] & (\pc|PC_inc[10]~34  $ (GND))) # (!\pc|PC [11] & (!\pc|PC_inc[10]~34  & VCC))
// \pc|PC_inc[11]~36  = CARRY((\pc|PC [11] & !\pc|PC_inc[10]~34 ))

	.dataa(gnd),
	.datab(\pc|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[10]~34 ),
	.combout(\pc|PC_inc[11]~35_combout ),
	.cout(\pc|PC_inc[11]~36 ));
// synopsys translate_off
defparam \pc|PC_inc[11]~35 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N21
dffeas \pc|PC_inc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[11] .is_wysiwyg = "true";
defparam \pc|PC_inc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N10
cycloneive_lcell_comb \pc|PC[11]~40 (
// Equation(s):
// \pc|PC[11]~40_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [11])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [11])))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC_inc [11]),
	.datad(\tsb|Bus [11]),
	.cin(gnd),
	.combout(\pc|PC[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[11]~40 .lut_mask = 16'hBA10;
defparam \pc|PC[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N24
cycloneive_lcell_comb \pc|PC[11]~52 (
// Equation(s):
// \pc|PC[11]~52_combout  = (\pc|PC[11]~40_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[11]~22_combout )))

	.dataa(\pc|PC[11]~40_combout ),
	.datab(\selPC[1]~input_o ),
	.datac(\selPC[0]~input_o ),
	.datad(\eab|eabOut[11]~22_combout ),
	.cin(gnd),
	.combout(\pc|PC[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[11]~52 .lut_mask = 16'hBAAA;
defparam \pc|PC[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N20
cycloneive_lcell_comb \pc|PC[11] (
// Equation(s):
// \pc|PC [11] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[11]~52_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [11])))

	.dataa(gnd),
	.datab(\pc|PC[11]~52_combout ),
	.datac(\pc|PC[0]~26clkctrl_outclk ),
	.datad(\pc|PC [11]),
	.cin(gnd),
	.combout(\pc|PC [11]),
	.cout());
// synopsys translate_off
defparam \pc|PC[11] .lut_mask = 16'hCFC0;
defparam \pc|PC[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N22
cycloneive_lcell_comb \pc|PC_inc[12]~37 (
// Equation(s):
// \pc|PC_inc[12]~37_combout  = (\pc|PC [12] & (!\pc|PC_inc[11]~36 )) # (!\pc|PC [12] & ((\pc|PC_inc[11]~36 ) # (GND)))
// \pc|PC_inc[12]~38  = CARRY((!\pc|PC_inc[11]~36 ) # (!\pc|PC [12]))

	.dataa(\pc|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[11]~36 ),
	.combout(\pc|PC_inc[12]~37_combout ),
	.cout(\pc|PC_inc[12]~38 ));
// synopsys translate_off
defparam \pc|PC_inc[12]~37 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N23
dffeas \pc|PC_inc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[12] .is_wysiwyg = "true";
defparam \pc|PC_inc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N24
cycloneive_lcell_comb \pc|PC[12]~41 (
// Equation(s):
// \pc|PC[12]~41_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [12])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [12])))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC_inc [12]),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\pc|PC[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[12]~41 .lut_mask = 16'hBA10;
defparam \pc|PC[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N10
cycloneive_lcell_comb \pc|PC[12]~53 (
// Equation(s):
// \pc|PC[12]~53_combout  = (\pc|PC[12]~41_combout ) # ((\selPC[0]~input_o  & (!\selPC[1]~input_o  & \eab|eabOut[12]~24_combout )))

	.dataa(\pc|PC[12]~41_combout ),
	.datab(\selPC[0]~input_o ),
	.datac(\selPC[1]~input_o ),
	.datad(\eab|eabOut[12]~24_combout ),
	.cin(gnd),
	.combout(\pc|PC[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[12]~53 .lut_mask = 16'hAEAA;
defparam \pc|PC[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N18
cycloneive_lcell_comb \pc|PC[12] (
// Equation(s):
// \pc|PC [12] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[12]~53_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [12])))

	.dataa(\pc|PC[12]~53_combout ),
	.datab(\pc|PC [12]),
	.datac(gnd),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [12]),
	.cout());
// synopsys translate_off
defparam \pc|PC[12] .lut_mask = 16'hAACC;
defparam \pc|PC[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N24
cycloneive_lcell_comb \pc|PC_inc[13]~39 (
// Equation(s):
// \pc|PC_inc[13]~39_combout  = (\pc|PC [13] & (\pc|PC_inc[12]~38  $ (GND))) # (!\pc|PC [13] & (!\pc|PC_inc[12]~38  & VCC))
// \pc|PC_inc[13]~40  = CARRY((\pc|PC [13] & !\pc|PC_inc[12]~38 ))

	.dataa(gnd),
	.datab(\pc|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[12]~38 ),
	.combout(\pc|PC_inc[13]~39_combout ),
	.cout(\pc|PC_inc[13]~40 ));
// synopsys translate_off
defparam \pc|PC_inc[13]~39 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N25
dffeas \pc|PC_inc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[13] .is_wysiwyg = "true";
defparam \pc|PC_inc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N0
cycloneive_lcell_comb \pc|PC[13]~42 (
// Equation(s):
// \pc|PC[13]~42_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [13])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [13])))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC_inc [13]),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\pc|PC[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[13]~42 .lut_mask = 16'hBA10;
defparam \pc|PC[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N26
cycloneive_lcell_comb \pc|PC[13]~54 (
// Equation(s):
// \pc|PC[13]~54_combout  = (\pc|PC[13]~42_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[13]~26_combout )))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC[13]~42_combout ),
	.datad(\eab|eabOut[13]~26_combout ),
	.cin(gnd),
	.combout(\pc|PC[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[13]~54 .lut_mask = 16'hF4F0;
defparam \pc|PC[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N18
cycloneive_lcell_comb \pc|PC[13] (
// Equation(s):
// \pc|PC [13] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[13]~54_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [13])))

	.dataa(\pc|PC[13]~54_combout ),
	.datab(\pc|PC [13]),
	.datac(gnd),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [13]),
	.cout());
// synopsys translate_off
defparam \pc|PC[13] .lut_mask = 16'hAACC;
defparam \pc|PC[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N26
cycloneive_lcell_comb \pc|PC_inc[14]~41 (
// Equation(s):
// \pc|PC_inc[14]~41_combout  = (\pc|PC [14] & (!\pc|PC_inc[13]~40 )) # (!\pc|PC [14] & ((\pc|PC_inc[13]~40 ) # (GND)))
// \pc|PC_inc[14]~42  = CARRY((!\pc|PC_inc[13]~40 ) # (!\pc|PC [14]))

	.dataa(gnd),
	.datab(\pc|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[13]~40 ),
	.combout(\pc|PC_inc[14]~41_combout ),
	.cout(\pc|PC_inc[14]~42 ));
// synopsys translate_off
defparam \pc|PC_inc[14]~41 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N27
dffeas \pc|PC_inc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[14] .is_wysiwyg = "true";
defparam \pc|PC_inc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N0
cycloneive_lcell_comb \pc|PC[14]~43 (
// Equation(s):
// \pc|PC[14]~43_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [14])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & (\pc|PC_inc [14])))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC_inc [14]),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\pc|PC[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[14]~43 .lut_mask = 16'hBA10;
defparam \pc|PC[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N6
cycloneive_lcell_comb \pc|PC[14]~55 (
// Equation(s):
// \pc|PC[14]~55_combout  = (\pc|PC[14]~43_combout ) # ((!\selPC[1]~input_o  & (\selPC[0]~input_o  & \eab|eabOut[14]~28_combout )))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\pc|PC[14]~43_combout ),
	.datad(\eab|eabOut[14]~28_combout ),
	.cin(gnd),
	.combout(\pc|PC[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[14]~55 .lut_mask = 16'hF4F0;
defparam \pc|PC[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y67_N10
cycloneive_lcell_comb \pc|PC[14] (
// Equation(s):
// \pc|PC [14] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC[14]~55_combout )) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC [14])))

	.dataa(\pc|PC[14]~55_combout ),
	.datab(gnd),
	.datac(\pc|PC[0]~26clkctrl_outclk ),
	.datad(\pc|PC [14]),
	.cin(gnd),
	.combout(\pc|PC [14]),
	.cout());
// synopsys translate_off
defparam \pc|PC[14] .lut_mask = 16'hAFA0;
defparam \pc|PC[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N28
cycloneive_lcell_comb \pc|PC_inc[15]~43 (
// Equation(s):
// \pc|PC_inc[15]~43_combout  = \pc|PC_inc[14]~42  $ (!\pc|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC [15]),
	.cin(\pc|PC_inc[14]~42 ),
	.combout(\pc|PC_inc[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[15]~43 .lut_mask = 16'hF00F;
defparam \pc|PC_inc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y69_N29
dffeas \pc|PC_inc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[15] .is_wysiwyg = "true";
defparam \pc|PC_inc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N20
cycloneive_lcell_comb \pc|PC[15]~44 (
// Equation(s):
// \pc|PC[15]~44_combout  = (\selPC[1]~input_o  & (((\tsb|Bus [15])))) # (!\selPC[1]~input_o  & (!\selPC[0]~input_o  & ((\pc|PC_inc [15]))))

	.dataa(\selPC[1]~input_o ),
	.datab(\selPC[0]~input_o ),
	.datac(\tsb|Bus [15]),
	.datad(\pc|PC_inc [15]),
	.cin(gnd),
	.combout(\pc|PC[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[15]~44 .lut_mask = 16'hB1A0;
defparam \pc|PC[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N6
cycloneive_lcell_comb \reg_file|r7|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r7|ff_15|Add0~0_combout  = (\reg_file|comb~3_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~3_combout  & (\reg_file|r7|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~3_combout ),
	.datac(\reg_file|r7|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_15|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r7|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N7
dffeas \reg_file|r7|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N2
cycloneive_lcell_comb \reg_file|r3|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r3|ff_15|Add0~0_combout  = (\reg_file|comb~1_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~1_combout  & (\reg_file|r3|ff_15|Q~q ))

	.dataa(\reg_file|comb~1_combout ),
	.datab(gnd),
	.datac(\reg_file|r3|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r3|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N3
dffeas \reg_file|r3|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N0
cycloneive_lcell_comb \reg_file|r1|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r1|ff_15|Add0~0_combout  = (\reg_file|comb~2_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~2_combout  & (\reg_file|r1|ff_15|Q~q ))

	.dataa(\reg_file|comb~2_combout ),
	.datab(gnd),
	.datac(\reg_file|r1|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r1|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N1
dffeas \reg_file|r1|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N8
cycloneive_lcell_comb \reg_file|mux0|out[15]~77 (
// Equation(s):
// \reg_file|mux0|out[15]~77_combout  = (\SR0[1]~input_o  & ((\reg_file|r3|ff_15|Q~q ) # ((\SR0[2]~input_o )))) # (!\SR0[1]~input_o  & (((!\SR0[2]~input_o  & \reg_file|r1|ff_15|Q~q ))))

	.dataa(\SR0[1]~input_o ),
	.datab(\reg_file|r3|ff_15|Q~q ),
	.datac(\SR0[2]~input_o ),
	.datad(\reg_file|r1|ff_15|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~77 .lut_mask = 16'hADA8;
defparam \reg_file|mux0|out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N28
cycloneive_lcell_comb \reg_file|r5|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r5|ff_15|Add0~0_combout  = (\reg_file|comb~0_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~0_combout  & (\reg_file|r5|ff_15|Q~q ))

	.dataa(\reg_file|comb~0_combout ),
	.datab(gnd),
	.datac(\reg_file|r5|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r5|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N29
dffeas \reg_file|r5|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N14
cycloneive_lcell_comb \reg_file|mux0|out[15]~78 (
// Equation(s):
// \reg_file|mux0|out[15]~78_combout  = (\SR0[2]~input_o  & ((\reg_file|mux0|out[15]~77_combout  & (\reg_file|r7|ff_15|Q~q )) # (!\reg_file|mux0|out[15]~77_combout  & ((\reg_file|r5|ff_15|Q~q ))))) # (!\SR0[2]~input_o  & (((\reg_file|mux0|out[15]~77_combout 
// ))))

	.dataa(\reg_file|r7|ff_15|Q~q ),
	.datab(\SR0[2]~input_o ),
	.datac(\reg_file|mux0|out[15]~77_combout ),
	.datad(\reg_file|r5|ff_15|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~78 .lut_mask = 16'hBCB0;
defparam \reg_file|mux0|out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N10
cycloneive_lcell_comb \reg_file|r2|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r2|ff_15|Add0~0_combout  = (\reg_file|comb~4_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~4_combout  & (\reg_file|r2|ff_15|Q~q ))

	.dataa(\reg_file|comb~4_combout ),
	.datab(gnd),
	.datac(\reg_file|r2|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r2|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N11
dffeas \reg_file|r2|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N30
cycloneive_lcell_comb \reg_file|r0|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r0|ff_15|Add0~0_combout  = (\reg_file|comb~6_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~6_combout  & (\reg_file|r0|ff_15|Q~q ))

	.dataa(\reg_file|comb~6_combout ),
	.datab(gnd),
	.datac(\reg_file|r0|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r0|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N31
dffeas \reg_file|r0|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N28
cycloneive_lcell_comb \reg_file|r4|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r4|ff_15|Add0~0_combout  = (\reg_file|comb~5_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~5_combout  & (\reg_file|r4|ff_15|Q~q ))

	.dataa(\reg_file|comb~5_combout ),
	.datab(gnd),
	.datac(\reg_file|r4|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \reg_file|r4|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N29
dffeas \reg_file|r4|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N16
cycloneive_lcell_comb \reg_file|mux0|out[15]~75 (
// Equation(s):
// \reg_file|mux0|out[15]~75_combout  = (\SR0[2]~input_o  & ((\SR0[1]~input_o ) # ((\reg_file|r4|ff_15|Q~q )))) # (!\SR0[2]~input_o  & (!\SR0[1]~input_o  & (\reg_file|r0|ff_15|Q~q )))

	.dataa(\SR0[2]~input_o ),
	.datab(\SR0[1]~input_o ),
	.datac(\reg_file|r0|ff_15|Q~q ),
	.datad(\reg_file|r4|ff_15|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~75 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N20
cycloneive_lcell_comb \reg_file|r6|ff_15|Add0~0 (
// Equation(s):
// \reg_file|r6|ff_15|Add0~0_combout  = (\reg_file|comb~7_combout  & ((\tsb|Bus [15]))) # (!\reg_file|comb~7_combout  & (\reg_file|r6|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\reg_file|comb~7_combout ),
	.datac(\reg_file|r6|ff_15|Q~q ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_15|Add0~0 .lut_mask = 16'hFC30;
defparam \reg_file|r6|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N21
dffeas \reg_file|r6|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N22
cycloneive_lcell_comb \reg_file|mux0|out[15]~76 (
// Equation(s):
// \reg_file|mux0|out[15]~76_combout  = (\reg_file|mux0|out[15]~75_combout  & (((\reg_file|r6|ff_15|Q~q ) # (!\SR0[1]~input_o )))) # (!\reg_file|mux0|out[15]~75_combout  & (\reg_file|r2|ff_15|Q~q  & (\SR0[1]~input_o )))

	.dataa(\reg_file|r2|ff_15|Q~q ),
	.datab(\reg_file|mux0|out[15]~75_combout ),
	.datac(\SR0[1]~input_o ),
	.datad(\reg_file|r6|ff_15|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~76 .lut_mask = 16'hEC2C;
defparam \reg_file|mux0|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N26
cycloneive_lcell_comb \reg_file|mux0|out[15]~79 (
// Equation(s):
// \reg_file|mux0|out[15]~79_combout  = (\SR0[0]~input_o  & (\reg_file|mux0|out[15]~78_combout )) # (!\SR0[0]~input_o  & ((\reg_file|mux0|out[15]~76_combout )))

	.dataa(gnd),
	.datab(\SR0[0]~input_o ),
	.datac(\reg_file|mux0|out[15]~78_combout ),
	.datad(\reg_file|mux0|out[15]~76_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~79 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N22
cycloneive_lcell_comb \eab|adder_input_1[15]~16 (
// Equation(s):
// \eab|adder_input_1[15]~16_combout  = (\selEAB1~input_o  & (\reg_file|mux0|out[15]~79_combout )) # (!\selEAB1~input_o  & ((\pc|pc_reg|ff_15|Q~q )))

	.dataa(\reg_file|mux0|out[15]~79_combout ),
	.datab(\pc|pc_reg|ff_15|Q~q ),
	.datac(\selEAB1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\eab|adder_input_1[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_1[15]~16 .lut_mask = 16'hACAC;
defparam \eab|adder_input_1[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N24
cycloneive_lcell_comb \eab|adder_input_2[15]~18 (
// Equation(s):
// \eab|adder_input_2[15]~18_combout  = \eab|adder_input_2[14]~17  $ (\eab|mux_2_input [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\eab|mux_2_input [11]),
	.cin(\eab|adder_input_2[14]~17 ),
	.combout(\eab|adder_input_2[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \eab|adder_input_2[15]~18 .lut_mask = 16'h0FF0;
defparam \eab|adder_input_2[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y68_N30
cycloneive_lcell_comb \eab|eabOut[15]~30 (
// Equation(s):
// \eab|eabOut[15]~30_combout  = \eab|adder_input_1[15]~16_combout  $ (\eab|eabOut[14]~29  $ (\eab|adder_input_2[15]~18_combout ))

	.dataa(\eab|adder_input_1[15]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\eab|adder_input_2[15]~18_combout ),
	.cin(\eab|eabOut[14]~29 ),
	.combout(\eab|eabOut[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \eab|eabOut[15]~30 .lut_mask = 16'hA55A;
defparam \eab|eabOut[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N18
cycloneive_lcell_comb \pc|PC[15]~56 (
// Equation(s):
// \pc|PC[15]~56_combout  = (\pc|PC[15]~44_combout ) # ((\selPC[0]~input_o  & (\eab|eabOut[15]~30_combout  & !\selPC[1]~input_o )))

	.dataa(\pc|PC[15]~44_combout ),
	.datab(\selPC[0]~input_o ),
	.datac(\eab|eabOut[15]~30_combout ),
	.datad(\selPC[1]~input_o ),
	.cin(gnd),
	.combout(\pc|PC[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[15]~56 .lut_mask = 16'hAAEA;
defparam \pc|PC[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N10
cycloneive_lcell_comb \pc|PC[15] (
// Equation(s):
// \pc|PC [15] = (GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & ((\pc|PC[15]~56_combout ))) # (!GLOBAL(\pc|PC[0]~26clkctrl_outclk ) & (\pc|PC [15]))

	.dataa(\pc|PC [15]),
	.datab(gnd),
	.datac(\pc|PC[15]~56_combout ),
	.datad(\pc|PC[0]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\pc|PC [15]),
	.cout());
// synopsys translate_off
defparam \pc|PC[15] .lut_mask = 16'hF0AA;
defparam \pc|PC[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N8
cycloneive_lcell_comb \pc|pc_reg|ff_15|Add0~0 (
// Equation(s):
// \pc|pc_reg|ff_15|Add0~0_combout  = (\ldPC~input_o  & ((\pc|PC [15]))) # (!\ldPC~input_o  & (\pc|pc_reg|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\ldPC~input_o ),
	.datac(\pc|pc_reg|ff_15|Q~q ),
	.datad(\pc|PC [15]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_15|Add0~0 .lut_mask = 16'hFC30;
defparam \pc|pc_reg|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y68_N9
dffeas \pc|pc_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_15|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N16
cycloneive_lcell_comb \tsb|Bus[15]~92 (
// Equation(s):
// \tsb|Bus[15]~92_combout  = (\tsb|Bus[3]~1_combout  & (((\eab|eabOut[15]~30_combout  & \tsb|Bus[9]~56_combout )))) # (!\tsb|Bus[3]~1_combout  & ((\pc|pc_reg|ff_15|Q~q ) # ((!\tsb|Bus[9]~56_combout ))))

	.dataa(\tsb|Bus[3]~1_combout ),
	.datab(\pc|pc_reg|ff_15|Q~q ),
	.datac(\eab|eabOut[15]~30_combout ),
	.datad(\tsb|Bus[9]~56_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~92 .lut_mask = 16'hE455;
defparam \tsb|Bus[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hD9C8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hF388;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hD9C8;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hF838;
defparam \memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneive_lcell_comb \memory|MDR_reg|ff_15|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_15|Add0~1_combout  = (\selMDR~input_o  & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_15|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Add0~1 .lut_mask = 16'hC840;
defparam \memory|MDR_reg|ff_15|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneive_lcell_comb \memory|MDR_reg|ff_15|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_15|Add0~0_combout  = (!\selMDR~input_o  & \tsb|Bus [15])

	.dataa(gnd),
	.datab(\selMDR~input_o ),
	.datac(gnd),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Add0~0 .lut_mask = 16'h3300;
defparam \memory|MDR_reg|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneive_lcell_comb \memory|MDR_reg|ff_15|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_15|Add0~2_combout  = (\ldMDR~input_o  & ((\memory|MDR_reg|ff_15|Add0~1_combout ) # ((\memory|MDR_reg|ff_15|Add0~0_combout )))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_15|Q~q ))))

	.dataa(\ldMDR~input_o ),
	.datab(\memory|MDR_reg|ff_15|Add0~1_combout ),
	.datac(\memory|MDR_reg|ff_15|Q~q ),
	.datad(\memory|MDR_reg|ff_15|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_15|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Add0~2 .lut_mask = 16'hFAD8;
defparam \memory|MDR_reg|ff_15|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \memory|MDR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_15|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N4
cycloneive_lcell_comb \alu|adder_in_b[15]~82 (
// Equation(s):
// \alu|adder_in_b[15]~82_combout  = (\SR1[1]~input_o  & (((\SR1[2]~input_o )))) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & ((\reg_file|r4|ff_15|Q~q ))) # (!\SR1[2]~input_o  & (\reg_file|r0|ff_15|Q~q ))))

	.dataa(\reg_file|r0|ff_15|Q~q ),
	.datab(\SR1[1]~input_o ),
	.datac(\SR1[2]~input_o ),
	.datad(\reg_file|r4|ff_15|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~82 .lut_mask = 16'hF2C2;
defparam \alu|adder_in_b[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N18
cycloneive_lcell_comb \alu|adder_in_b[15]~83 (
// Equation(s):
// \alu|adder_in_b[15]~83_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[15]~82_combout  & (\reg_file|r6|ff_15|Q~q )) # (!\alu|adder_in_b[15]~82_combout  & ((\reg_file|r2|ff_15|Q~q ))))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[15]~82_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r6|ff_15|Q~q ),
	.datac(\alu|adder_in_b[15]~82_combout ),
	.datad(\reg_file|r2|ff_15|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~83 .lut_mask = 16'hDAD0;
defparam \alu|adder_in_b[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N12
cycloneive_lcell_comb \alu|adder_in_b[15]~80 (
// Equation(s):
// \alu|adder_in_b[15]~80_combout  = (\SR1[1]~input_o  & ((\SR1[2]~input_o ) # ((\reg_file|r3|ff_15|Q~q )))) # (!\SR1[1]~input_o  & (!\SR1[2]~input_o  & (\reg_file|r1|ff_15|Q~q )))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r1|ff_15|Q~q ),
	.datad(\reg_file|r3|ff_15|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~80 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N18
cycloneive_lcell_comb \alu|adder_in_b[15]~81 (
// Equation(s):
// \alu|adder_in_b[15]~81_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[15]~80_combout  & (\reg_file|r7|ff_15|Q~q )) # (!\alu|adder_in_b[15]~80_combout  & ((\reg_file|r5|ff_15|Q~q ))))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[15]~80_combout ))))

	.dataa(\reg_file|r7|ff_15|Q~q ),
	.datab(\SR1[2]~input_o ),
	.datac(\alu|adder_in_b[15]~80_combout ),
	.datad(\reg_file|r5|ff_15|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~81 .lut_mask = 16'hBCB0;
defparam \alu|adder_in_b[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N12
cycloneive_lcell_comb \alu|adder_in_b[15]~84 (
// Equation(s):
// \alu|adder_in_b[15]~84_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[15]~81_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[15]~83_combout ))))

	.dataa(\SR1[0]~input_o ),
	.datab(\alu|adder_in_b[15]~83_combout ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[15]~81_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~84 .lut_mask = 16'hE040;
defparam \alu|adder_in_b[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y67_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = \alu|adder_in_b[15]~84_combout  $ (\alu|Add0~29  $ (\reg_file|mux0|out[15]~79_combout ))

	.dataa(\alu|adder_in_b[15]~84_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file|mux0|out[15]~79_combout ),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'hA55A;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N28
cycloneive_lcell_comb \tsb|Bus[15]~89 (
// Equation(s):
// \tsb|Bus[15]~89_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[15]~78_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[15]~76_combout ))))

	.dataa(\tsb|Bus[0]~3_combout ),
	.datab(\reg_file|mux0|out[15]~76_combout ),
	.datac(\reg_file|mux0|out[15]~78_combout ),
	.datad(\SR0[0]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~89 .lut_mask = 16'h0A22;
defparam \tsb|Bus[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N30
cycloneive_lcell_comb \tsb|Bus[15]~90 (
// Equation(s):
// \tsb|Bus[15]~90_combout  = (\reg_file|mux0|out[15]~79_combout  & (!\aluControl[0]~input_o  & ((\alu|adder_in_b[15]~84_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\reg_file|mux0|out[15]~79_combout ),
	.datab(\aluControl[0]~input_o ),
	.datac(\aluControl[1]~input_o ),
	.datad(\alu|adder_in_b[15]~84_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~90 .lut_mask = 16'h2202;
defparam \tsb|Bus[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N24
cycloneive_lcell_comb \tsb|Bus[15]~91 (
// Equation(s):
// \tsb|Bus[15]~91_combout  = (\tsb|Bus[15]~89_combout ) # ((\tsb|Bus[15]~90_combout ) # ((\alu|Add0~30_combout  & \tsb|Bus[0]~5_combout )))

	.dataa(\alu|Add0~30_combout ),
	.datab(\tsb|Bus[15]~89_combout ),
	.datac(\tsb|Bus[15]~90_combout ),
	.datad(\tsb|Bus[0]~5_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~91 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N2
cycloneive_lcell_comb \tsb|Bus[15]~93 (
// Equation(s):
// \tsb|Bus[15]~93_combout  = (\tsb|Bus[15]~92_combout  & ((\tsb|Bus[3]~0_combout ) # ((\tsb|Bus[15]~91_combout )))) # (!\tsb|Bus[15]~92_combout  & (!\tsb|Bus[3]~0_combout  & (\memory|MDR_reg|ff_15|Q~q )))

	.dataa(\tsb|Bus[15]~92_combout ),
	.datab(\tsb|Bus[3]~0_combout ),
	.datac(\memory|MDR_reg|ff_15|Q~q ),
	.datad(\tsb|Bus[15]~91_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~93 .lut_mask = 16'hBA98;
defparam \tsb|Bus[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N4
cycloneive_lcell_comb \tsb|Bus[15] (
// Equation(s):
// \tsb|Bus [15] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus[15]~93_combout )) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus [15])))

	.dataa(gnd),
	.datab(\tsb|Bus[15]~93_combout ),
	.datac(\tsb|Bus[15]~10clkctrl_outclk ),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\tsb|Bus [15]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15] .lut_mask = 16'hCFC0;
defparam \tsb|Bus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
cycloneive_lcell_comb \memory|MAR_reg|ff_15|Add0~0 (
// Equation(s):
// \memory|MAR_reg|ff_15|Add0~0_combout  = (\ldMAR~input_o  & (\tsb|Bus [15])) # (!\ldMAR~input_o  & ((\memory|MAR_reg|ff_15|Q~q )))

	.dataa(\ldMAR~input_o ),
	.datab(\tsb|Bus [15]),
	.datac(\memory|MAR_reg|ff_15|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_15|Add0~0 .lut_mask = 16'hD8D8;
defparam \memory|MAR_reg|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N1
dffeas \memory|MAR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \memory|MAR_reg|ff_15|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N25
dffeas \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneive_lcell_comb \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N13
dffeas \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & 
// ((!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~2 .lut_mask = 16'hCCE2;
defparam \memory|MDR_reg|ff_5|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|MDR_reg|ff_5|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # 
// (!\memory|MDR_reg|ff_5|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_5|Add0~2_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|MDR_reg|ff_5|Add0~2_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~3 .lut_mask = 16'hBCB0;
defparam \memory|MDR_reg|ff_5|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~0 .lut_mask = 16'hF2C2;
defparam \memory|MDR_reg|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|MDR_reg|ff_5|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (!\memory|MDR_reg|ff_5|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|MDR_reg|ff_5|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\memory|MDR_reg|ff_5|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~1 .lut_mask = 16'hBBC0;
defparam \memory|MDR_reg|ff_5|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~4_combout  = ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_5|Add0~3_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_5|Add0~1_combout )))) # (!\selMDR~input_o )

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|MDR_reg|ff_5|Add0~3_combout ),
	.datad(\memory|MDR_reg|ff_5|Add0~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~4 .lut_mask = 16'hF7B3;
defparam \memory|MDR_reg|ff_5|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_5|Add0~6_combout  = (\ldMDR~input_o  & (\memory|MDR_reg|ff_5|Add0~4_combout  & ((\memory|MDR_reg|ff_5|Add0~5_combout ) # (\tsb|Bus [5])))) # (!\ldMDR~input_o  & (\memory|MDR_reg|ff_5|Add0~5_combout ))

	.dataa(\memory|MDR_reg|ff_5|Add0~5_combout ),
	.datab(\ldMDR~input_o ),
	.datac(\tsb|Bus [5]),
	.datad(\memory|MDR_reg|ff_5|Add0~4_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Add0~6 .lut_mask = 16'hEA22;
defparam \memory|MDR_reg|ff_5|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \memory|MDR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_5|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N22
cycloneive_lcell_comb \tsb|Bus[5]~35 (
// Equation(s):
// \tsb|Bus[5]~35_combout  = (\tsb|Bus[0]~3_combout  & ((\SR0[0]~input_o  & ((!\reg_file|mux0|out[5]~28_combout ))) # (!\SR0[0]~input_o  & (!\reg_file|mux0|out[5]~26_combout ))))

	.dataa(\SR0[0]~input_o ),
	.datab(\reg_file|mux0|out[5]~26_combout ),
	.datac(\reg_file|mux0|out[5]~28_combout ),
	.datad(\tsb|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~35 .lut_mask = 16'h1B00;
defparam \tsb|Bus[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N14
cycloneive_lcell_comb \tsb|Bus[5]~36 (
// Equation(s):
// \tsb|Bus[5]~36_combout  = (\reg_file|mux0|out[5]~29_combout  & (!\aluControl[0]~input_o  & ((\alu|adder_in_b[5]~34_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[1]~input_o ),
	.datab(\alu|adder_in_b[5]~34_combout ),
	.datac(\reg_file|mux0|out[5]~29_combout ),
	.datad(\aluControl[0]~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~36 .lut_mask = 16'h00D0;
defparam \tsb|Bus[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N20
cycloneive_lcell_comb \tsb|Bus[5]~37 (
// Equation(s):
// \tsb|Bus[5]~37_combout  = (\tsb|Bus[5]~35_combout ) # ((\tsb|Bus[5]~36_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~10_combout )))

	.dataa(\tsb|Bus[5]~35_combout ),
	.datab(\tsb|Bus[0]~5_combout ),
	.datac(\tsb|Bus[5]~36_combout ),
	.datad(\alu|Add0~10_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~37 .lut_mask = 16'hFEFA;
defparam \tsb|Bus[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N6
cycloneive_lcell_comb \tsb|Bus[5]~38 (
// Equation(s):
// \tsb|Bus[5]~38_combout  = (\tsb|Bus[3]~0_combout  & ((\pc|pc_reg|ff_5|Q~q ) # ((\tsb|Bus[3]~1_combout )))) # (!\tsb|Bus[3]~0_combout  & (((!\tsb|Bus[3]~1_combout  & \tsb|Bus[5]~37_combout ))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\pc|pc_reg|ff_5|Q~q ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\tsb|Bus[5]~37_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~38 .lut_mask = 16'hADA8;
defparam \tsb|Bus[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N8
cycloneive_lcell_comb \tsb|Bus[5]~39 (
// Equation(s):
// \tsb|Bus[5]~39_combout  = (\tsb|Bus[3]~1_combout  & ((\tsb|Bus[5]~38_combout  & ((\eab|eabOut[5]~10_combout ))) # (!\tsb|Bus[5]~38_combout  & (\memory|MDR_reg|ff_5|Q~q )))) # (!\tsb|Bus[3]~1_combout  & (((\tsb|Bus[5]~38_combout ))))

	.dataa(\tsb|Bus[3]~1_combout ),
	.datab(\memory|MDR_reg|ff_5|Q~q ),
	.datac(\tsb|Bus[5]~38_combout ),
	.datad(\eab|eabOut[5]~10_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~39 .lut_mask = 16'hF858;
defparam \tsb|Bus[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N30
cycloneive_lcell_comb \tsb|Bus[5]~40 (
// Equation(s):
// \tsb|Bus[5]~40_combout  = (\selMAR~input_o  & ((\enaMARM~input_o  & ((\ir|register|ff_5|Q~q ))) # (!\enaMARM~input_o  & (\tsb|Bus[5]~39_combout )))) # (!\selMAR~input_o  & (\tsb|Bus[5]~39_combout ))

	.dataa(\selMAR~input_o ),
	.datab(\tsb|Bus[5]~39_combout ),
	.datac(\enaMARM~input_o ),
	.datad(\ir|register|ff_5|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~40 .lut_mask = 16'hEC4C;
defparam \tsb|Bus[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N24
cycloneive_lcell_comb \tsb|Bus[5] (
// Equation(s):
// \tsb|Bus [5] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus[5]~40_combout )) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus [5])))

	.dataa(\tsb|Bus[5]~40_combout ),
	.datab(\tsb|Bus [5]),
	.datac(gnd),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [5]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5] .lut_mask = 16'hAACC;
defparam \tsb|Bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N4
cycloneive_lcell_comb \ir|register|ff_5|Add0~0 (
// Equation(s):
// \ir|register|ff_5|Add0~0_combout  = (\ldIR~input_o  & (\tsb|Bus [5])) # (!\ldIR~input_o  & ((\ir|register|ff_5|Q~q )))

	.dataa(gnd),
	.datab(\tsb|Bus [5]),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\ldIR~input_o ),
	.cin(gnd),
	.combout(\ir|register|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_5|Add0~0 .lut_mask = 16'hCCF0;
defparam \ir|register|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N5
dffeas \ir|register|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_5|Q .is_wysiwyg = "true";
defparam \ir|register|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N18
cycloneive_lcell_comb \alu|adder_in_b[0]~2 (
// Equation(s):
// \alu|adder_in_b[0]~2_combout  = (\SR1[1]~input_o  & (\SR1[2]~input_o )) # (!\SR1[1]~input_o  & ((\SR1[2]~input_o  & ((\reg_file|r4|ff_0|Q~q ))) # (!\SR1[2]~input_o  & (\reg_file|r0|ff_0|Q~q ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r0|ff_0|Q~q ),
	.datad(\reg_file|r4|ff_0|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~2 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N8
cycloneive_lcell_comb \alu|adder_in_b[0]~3 (
// Equation(s):
// \alu|adder_in_b[0]~3_combout  = (\SR1[1]~input_o  & ((\alu|adder_in_b[0]~2_combout  & ((\reg_file|r6|ff_0|Q~q ))) # (!\alu|adder_in_b[0]~2_combout  & (\reg_file|r2|ff_0|Q~q )))) # (!\SR1[1]~input_o  & (((\alu|adder_in_b[0]~2_combout ))))

	.dataa(\SR1[1]~input_o ),
	.datab(\reg_file|r2|ff_0|Q~q ),
	.datac(\reg_file|r6|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~2_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~3 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N28
cycloneive_lcell_comb \alu|adder_in_b[0]~0 (
// Equation(s):
// \alu|adder_in_b[0]~0_combout  = (\SR1[1]~input_o  & ((\SR1[2]~input_o ) # ((\reg_file|r3|ff_0|Q~q )))) # (!\SR1[1]~input_o  & (!\SR1[2]~input_o  & (\reg_file|r1|ff_0|Q~q )))

	.dataa(\SR1[1]~input_o ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r1|ff_0|Q~q ),
	.datad(\reg_file|r3|ff_0|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~0 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N0
cycloneive_lcell_comb \alu|adder_in_b[0]~1 (
// Equation(s):
// \alu|adder_in_b[0]~1_combout  = (\SR1[2]~input_o  & ((\alu|adder_in_b[0]~0_combout  & ((\reg_file|r7|ff_0|Q~q ))) # (!\alu|adder_in_b[0]~0_combout  & (\reg_file|r5|ff_0|Q~q )))) # (!\SR1[2]~input_o  & (((\alu|adder_in_b[0]~0_combout ))))

	.dataa(\reg_file|r5|ff_0|Q~q ),
	.datab(\SR1[2]~input_o ),
	.datac(\reg_file|r7|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~1 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N10
cycloneive_lcell_comb \alu|adder_in_b[0]~4 (
// Equation(s):
// \alu|adder_in_b[0]~4_combout  = (\ir|register|ff_5|Q~q  & ((\SR1[0]~input_o  & ((\alu|adder_in_b[0]~1_combout ))) # (!\SR1[0]~input_o  & (\alu|adder_in_b[0]~3_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\SR1[0]~input_o ),
	.datac(\alu|adder_in_b[0]~3_combout ),
	.datad(\alu|adder_in_b[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~4 .lut_mask = 16'hA820;
defparam \alu|adder_in_b[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N16
cycloneive_lcell_comb \alu|adder_in_b[0]~5 (
// Equation(s):
// \alu|adder_in_b[0]~5_combout  = (\alu|adder_in_b[0]~4_combout ) # ((!\ir|register|ff_5|Q~q  & \ir|register|ff_0|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\ir|register|ff_0|Q~q ),
	.datac(gnd),
	.datad(\alu|adder_in_b[0]~4_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~5 .lut_mask = 16'hFF44;
defparam \alu|adder_in_b[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N10
cycloneive_lcell_comb \tsb|Bus[0]~2 (
// Equation(s):
// \tsb|Bus[0]~2_combout  = (!\aluControl[0]~input_o  & (\reg_file|mux0|out[0]~4_combout  & ((\alu|adder_in_b[0]~5_combout ) # (!\aluControl[1]~input_o ))))

	.dataa(\aluControl[0]~input_o ),
	.datab(\aluControl[1]~input_o ),
	.datac(\reg_file|mux0|out[0]~4_combout ),
	.datad(\alu|adder_in_b[0]~5_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~2 .lut_mask = 16'h5010;
defparam \tsb|Bus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y67_N6
cycloneive_lcell_comb \tsb|Bus[0]~6 (
// Equation(s):
// \tsb|Bus[0]~6_combout  = (\tsb|Bus[0]~4_combout ) # ((\tsb|Bus[0]~2_combout ) # ((\tsb|Bus[0]~5_combout  & \alu|Add0~0_combout )))

	.dataa(\tsb|Bus[0]~4_combout ),
	.datab(\tsb|Bus[0]~5_combout ),
	.datac(\alu|Add0~0_combout ),
	.datad(\tsb|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~6 .lut_mask = 16'hFFEA;
defparam \tsb|Bus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~0 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & 
// ((!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~0 .lut_mask = 16'hF0CA;
defparam \memory|MDR_reg|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N14
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~1 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_0|Add0~0_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # 
// (!\memory|MDR_reg|ff_0|Add0~0_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_0|Add0~0_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|MDR_reg|ff_0|Add0~0_combout ),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~1 .lut_mask = 16'hF838;
defparam \memory|MDR_reg|ff_0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\memory|mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~2 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ) # 
// (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~2 .lut_mask = 16'hF0CA;
defparam \memory|MDR_reg|ff_0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~3 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|MDR_reg|ff_0|Add0~2_combout  & ((\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (!\memory|MDR_reg|ff_0|Add0~2_combout  & (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|MDR_reg|ff_0|Add0~2_combout ))))

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\memory|MDR_reg|ff_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~3 .lut_mask = 16'hF388;
defparam \memory|MDR_reg|ff_0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~4 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~4_combout  = ((\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|MDR_reg|ff_0|Add0~1_combout )) # (!\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\memory|MDR_reg|ff_0|Add0~3_combout )))) # (!\selMDR~input_o )

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\selMDR~input_o ),
	.datac(\memory|MDR_reg|ff_0|Add0~1_combout ),
	.datad(\memory|MDR_reg|ff_0|Add0~3_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~4 .lut_mask = 16'hF7B3;
defparam \memory|MDR_reg|ff_0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~5 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~5_combout  = (\ldMDR~input_o  & (\selMDR~input_o )) # (!\ldMDR~input_o  & ((\memory|MDR_reg|ff_0|Q~q )))

	.dataa(\ldMDR~input_o ),
	.datab(\selMDR~input_o ),
	.datac(gnd),
	.datad(\memory|MDR_reg|ff_0|Q~q ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~5 .lut_mask = 16'hDD88;
defparam \memory|MDR_reg|ff_0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N20
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Add0~6 (
// Equation(s):
// \memory|MDR_reg|ff_0|Add0~6_combout  = (\ldMDR~input_o  & (\memory|MDR_reg|ff_0|Add0~4_combout  & ((\memory|MDR_reg|ff_0|Add0~5_combout ) # (\tsb|Bus [0])))) # (!\ldMDR~input_o  & (((\memory|MDR_reg|ff_0|Add0~5_combout ))))

	.dataa(\ldMDR~input_o ),
	.datab(\memory|MDR_reg|ff_0|Add0~4_combout ),
	.datac(\memory|MDR_reg|ff_0|Add0~5_combout ),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Add0~6 .lut_mask = 16'hD8D0;
defparam \memory|MDR_reg|ff_0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N21
dffeas \memory|MDR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \tsb|Bus[0]~7 (
// Equation(s):
// \tsb|Bus[0]~7_combout  = (\tsb|Bus[3]~0_combout  & (((\tsb|Bus[3]~1_combout )))) # (!\tsb|Bus[3]~0_combout  & ((\tsb|Bus[3]~1_combout  & ((\memory|MDR_reg|ff_0|Q~q ))) # (!\tsb|Bus[3]~1_combout  & (\tsb|Bus[0]~6_combout ))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\tsb|Bus[0]~6_combout ),
	.datac(\tsb|Bus[3]~1_combout ),
	.datad(\memory|MDR_reg|ff_0|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~7 .lut_mask = 16'hF4A4;
defparam \tsb|Bus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N22
cycloneive_lcell_comb \tsb|Bus[0]~8 (
// Equation(s):
// \tsb|Bus[0]~8_combout  = (\tsb|Bus[3]~0_combout  & ((\tsb|Bus[0]~7_combout  & (\eab|eabOut[0]~0_combout )) # (!\tsb|Bus[0]~7_combout  & ((\pc|pc_reg|ff_0|Q~q ))))) # (!\tsb|Bus[3]~0_combout  & (((\tsb|Bus[0]~7_combout ))))

	.dataa(\tsb|Bus[3]~0_combout ),
	.datab(\eab|eabOut[0]~0_combout ),
	.datac(\pc|pc_reg|ff_0|Q~q ),
	.datad(\tsb|Bus[0]~7_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~8 .lut_mask = 16'hDDA0;
defparam \tsb|Bus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N12
cycloneive_lcell_comb \tsb|Bus[0]~9 (
// Equation(s):
// \tsb|Bus[0]~9_combout  = (\selMAR~input_o  & ((\enaMARM~input_o  & ((\ir|register|ff_0|Q~q ))) # (!\enaMARM~input_o  & (\tsb|Bus[0]~8_combout )))) # (!\selMAR~input_o  & (\tsb|Bus[0]~8_combout ))

	.dataa(\tsb|Bus[0]~8_combout ),
	.datab(\selMAR~input_o ),
	.datac(\ir|register|ff_0|Q~q ),
	.datad(\enaMARM~input_o ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~9 .lut_mask = 16'hE2AA;
defparam \tsb|Bus[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N2
cycloneive_lcell_comb \tsb|Bus[0] (
// Equation(s):
// \tsb|Bus [0] = (GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & ((\tsb|Bus[0]~9_combout ))) # (!GLOBAL(\tsb|Bus[15]~10clkctrl_outclk ) & (\tsb|Bus [0]))

	.dataa(gnd),
	.datab(\tsb|Bus [0]),
	.datac(\tsb|Bus[0]~9_combout ),
	.datad(\tsb|Bus[15]~10clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [0]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[0] .sum_lutc_input = "datac";
// synopsys translate_on

assign Bus[0] = \Bus[0]~output_o ;

assign Bus[1] = \Bus[1]~output_o ;

assign Bus[2] = \Bus[2]~output_o ;

assign Bus[3] = \Bus[3]~output_o ;

assign Bus[4] = \Bus[4]~output_o ;

assign Bus[5] = \Bus[5]~output_o ;

assign Bus[6] = \Bus[6]~output_o ;

assign Bus[7] = \Bus[7]~output_o ;

assign Bus[8] = \Bus[8]~output_o ;

assign Bus[9] = \Bus[9]~output_o ;

assign Bus[10] = \Bus[10]~output_o ;

assign Bus[11] = \Bus[11]~output_o ;

assign Bus[12] = \Bus[12]~output_o ;

assign Bus[13] = \Bus[13]~output_o ;

assign Bus[14] = \Bus[14]~output_o ;

assign Bus[15] = \Bus[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
