// Seed: 2981208698
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    output wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wire id_7,
    output tri1 id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11,
    input wand id_12,
    output wor id_13,
    input uwire id_14,
    input tri id_15,
    input wand id_16,
    inout wor id_17
);
  assign id_8 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1
);
  wire id_3 = id_1;
  module_0(
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3
  );
endmodule
