project:
  title: "Pythagorean Theorem Calculator"
  author: "KARTHIK"
  discord: ""
  description: "Computes hypotenuse using Pythagorean theorem"
  language: "Verilog"
  clock_hz: 50000000
  tiles: "1x1"
  top_module: "tt_um_addon"
  source_files:
    - "project.v"

pinout:
  ui[0]: "clk"        # Clock signal
  ui[1]: "rst_n"      # Active-low reset
  ui[2]: "x[0]"       # LSB of X input
  ui[3]: "x[1]"
  ui[4]: "x[2]"
  ui[5]: "x[3]"
  ui[6]: "x[4]"
  ui[7]: "x[5]"

  uio[0]: "x[6]"      # MSB of X input
  uio[1]: "x[7]"
  uio[2]: "y[0]"      # LSB of Y input
  uio[3]: "y[1]"
  uio[4]: "y[2]"
  uio[5]: "y[3]"
  uio[6]: "y[4]"
  uio[7]: "y[5]"

  uo[0]: "hypotenuse[0]"  # LSB of output
  uo[1]: "hypotenuse[1]"
  uo[2]: "hypotenuse[2]"
  uo[3]: "hypotenuse[3]"
  uo[4]: "hypotenuse[4]"
  uo[5]: "hypotenuse[5]"
  uo[6]: "hypotenuse[6]"
  uo[7]: "hypotenuse[7]"  # MSB of output

yaml_version: 6
