###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:40:52 2023
#  Design:            computer
#  Command:           timeDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin master_clock_r_REG23_S4/C 
Endpoint:   master_clock_r_REG23_S4/SD   (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2964_S5/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.847
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.634
  Slack Time                    0.687
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |   -0.276 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.276 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.104 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.114 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.142 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.144 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.188 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.198 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2  | CLKBU15 | 0.098 |   0.983 |    0.296 | 
     | CORE_Clock__L4_I6/A          |   ^   | CORE_Clock__L3_N2  | CLKBU12 | 0.003 |   0.986 |    0.299 | 
     | CORE_Clock__L4_I6/Q          |   ^   | CORE_Clock__L4_N6  | CLKBU12 | 0.128 |   1.114 |    0.426 | 
     | CORE_Clock__L5_I7/A          |   ^   | CORE_Clock__L4_N6  | CLKIN10 | 0.013 |   1.127 |    0.440 | 
     | CORE_Clock__L5_I7/Q          |   v   | CORE_Clock__L5_N7  | CLKIN10 | 0.036 |   1.163 |    0.475 | 
     | CORE_Clock__L6_I13/A         |   v   | CORE_Clock__L5_N7  | CLKIN15 | 0.004 |   1.167 |    0.479 | 
     | CORE_Clock__L6_I13/Q         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.046 |   1.213 |    0.525 | 
     | CORE_Clock__L7_I25/A         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.012 |   1.224 |    0.537 | 
     | CORE_Clock__L7_I25/Q         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.031 |   1.256 |    0.568 | 
     | CORE_Clock__L8_I49/A         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.010 |   1.266 |    0.579 | 
     | CORE_Clock__L8_I49/Q         |   ^   | CORE_Clock__L8_N49 | CLKIN15 | 0.048 |   1.314 |    0.626 | 
     | master_clock_r_REG2964_S5/C  |   ^   | CORE_Clock__L8_N49 | DFSC1   | 0.002 |   1.316 |    0.629 | 
     | master_clock_r_REG2964_S5/QN |   v   | n28840             | DFSC1   | 0.318 |   1.634 |    0.947 | 
     | master_clock_r_REG23_S4/SD   |   v   | n28840             | DFSP1   | 0.000 |   1.634 |    0.947 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    0.716 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.716 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.921 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.931 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    0.958 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    0.960 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.001 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.010 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.108 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.110 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.220 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.223 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.266 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.280 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.331 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.346 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.389 | 
     | CORE_Clock__L8_I41/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.011 |   0.713 |    1.400 | 
     | CORE_Clock__L8_I41/Q      |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.041 |   0.754 |    1.442 | 
     | CORE_Clock__L9_I73/A      |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.004 |   0.759 |    1.446 | 
     | CORE_Clock__L9_I73/Q      |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.039 |   0.798 |    1.486 | 
     | CORE_Clock__L10_I140/A    |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.003 |   0.801 |    1.489 | 
     | CORE_Clock__L10_I140/Q    |   ^   | CORE_Clock__L10_N140 | CLKIN15 | 0.045 |   0.846 |    1.534 | 
     | master_clock_r_REG23_S4/C |   ^   | CORE_Clock__L10_N140 | DFSP1   | 0.001 |   0.847 |    1.534 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin master_clock_r_REG318_S21/C 
Endpoint:   master_clock_r_REG318_S21/SD   (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG320_S23_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.883
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.983
  Arrival Time                  1.692
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |   -0.297 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.297 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.083 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.094 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.121 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.123 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.168 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.177 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.275 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.278 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.385 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.397 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.424 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.430 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.493 | 
     | CORE_Clock__L7_I27/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.497 | 
     | CORE_Clock__L7_I27/Q           |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.232 |    0.523 | 
     | CORE_Clock__L8_I52/A           |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.235 |    0.527 | 
     | CORE_Clock__L8_I52/Q           |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.287 |    0.579 | 
     | CORE_Clock__L9_I87/A           |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.290 |    0.582 | 
     | CORE_Clock__L9_I87/Q           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.039 |   1.330 |    0.622 | 
     | CORE_Clock__L10_I169/A         |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.333 |    0.625 | 
     | CORE_Clock__L10_I169/Q         |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.379 |    0.671 | 
     | master_clock_r_REG320_S23_IP/C |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.003 |   1.383 |    0.674 | 
     | master_clock_r_REG320_S23_IP/Q |   ^   | n31262               | DFSEC1  | 0.309 |   1.692 |    0.983 | 
     | master_clock_r_REG318_S21/SD   |   ^   | n31262               | DFSP1   | 0.000 |   1.692 |    0.983 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.736 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.736 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.941 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.952 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    0.979 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    0.981 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.021 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.031 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.129 | 
     | CORE_Clock__L4_I5/A         |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.131 | 
     | CORE_Clock__L4_I5/Q         |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.238 | 
     | CORE_Clock__L5_I6/A         |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.241 | 
     | CORE_Clock__L5_I6/Q         |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.283 | 
     | CORE_Clock__L6_I12/A        |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.287 | 
     | CORE_Clock__L6_I12/Q        |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.353 | 
     | CORE_Clock__L7_I24/A        |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.370 | 
     | CORE_Clock__L7_I24/Q        |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.419 | 
     | CORE_Clock__L8_I48/A        |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    1.431 | 
     | CORE_Clock__L8_I48/Q        |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    1.494 | 
     | CORE_Clock__L9_I81/A        |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   0.789 |    1.498 | 
     | CORE_Clock__L9_I81/Q        |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   0.829 |    1.537 | 
     | CORE_Clock__L10_I156/A      |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   0.831 |    1.540 | 
     | CORE_Clock__L10_I156/Q      |   ^   | CORE_Clock__L10_N156 | CLKIN15 | 0.050 |   0.881 |    1.590 | 
     | master_clock_r_REG318_S21/C |   ^   | CORE_Clock__L10_N156 | DFSP1   | 0.002 |   0.883 |    1.592 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin master_clock_r_REG2981_S5/C 
Endpoint:   master_clock_r_REG2981_S5/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2982_S6/QN (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.849
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.661
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |   -0.301 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.301 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.079 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.090 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.117 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.120 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.164 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.174 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2  | CLKBU15 | 0.098 |   0.983 |    0.271 | 
     | CORE_Clock__L4_I6/A          |   ^   | CORE_Clock__L3_N2  | CLKBU12 | 0.003 |   0.986 |    0.274 | 
     | CORE_Clock__L4_I6/Q          |   ^   | CORE_Clock__L4_N6  | CLKBU12 | 0.128 |   1.114 |    0.402 | 
     | CORE_Clock__L5_I7/A          |   ^   | CORE_Clock__L4_N6  | CLKIN10 | 0.013 |   1.127 |    0.415 | 
     | CORE_Clock__L5_I7/Q          |   v   | CORE_Clock__L5_N7  | CLKIN10 | 0.036 |   1.163 |    0.451 | 
     | CORE_Clock__L6_I13/A         |   v   | CORE_Clock__L5_N7  | CLKIN15 | 0.004 |   1.167 |    0.455 | 
     | CORE_Clock__L6_I13/Q         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.046 |   1.213 |    0.501 | 
     | CORE_Clock__L7_I25/A         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.012 |   1.224 |    0.512 | 
     | CORE_Clock__L7_I25/Q         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.031 |   1.256 |    0.544 | 
     | CORE_Clock__L8_I49/A         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.010 |   1.266 |    0.554 | 
     | CORE_Clock__L8_I49/Q         |   ^   | CORE_Clock__L8_N49 | CLKIN15 | 0.048 |   1.314 |    0.602 | 
     | master_clock_r_REG2982_S6/C  |   ^   | CORE_Clock__L8_N49 | DFSP1   | 0.002 |   1.316 |    0.604 | 
     | master_clock_r_REG2982_S6/QN |   ^   | n28828             | DFSP1   | 0.345 |   1.661 |    0.949 | 
     | master_clock_r_REG2981_S5/SD |   ^   | n28828             | DFSC1   | 0.000 |   1.661 |    0.949 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.740 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.740 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.945 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.956 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    0.983 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    0.985 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.025 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.035 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.132 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.134 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.244 | 
     | CORE_Clock__L5_I5/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.248 | 
     | CORE_Clock__L5_I5/Q         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.291 | 
     | CORE_Clock__L6_I10/A        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.304 | 
     | CORE_Clock__L6_I10/Q        |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.356 | 
     | CORE_Clock__L7_I20/A        |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.371 | 
     | CORE_Clock__L7_I20/Q        |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.413 | 
     | CORE_Clock__L8_I41/A        |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.011 |   0.713 |    1.425 | 
     | CORE_Clock__L8_I41/Q        |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.041 |   0.754 |    1.466 | 
     | CORE_Clock__L9_I73/A        |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.004 |   0.759 |    1.471 | 
     | CORE_Clock__L9_I73/Q        |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.039 |   0.798 |    1.510 | 
     | CORE_Clock__L10_I140/A      |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.003 |   0.801 |    1.513 | 
     | CORE_Clock__L10_I140/Q      |   ^   | CORE_Clock__L10_N140 | CLKIN15 | 0.045 |   0.846 |    1.558 | 
     | master_clock_r_REG2981_S5/C |   ^   | CORE_Clock__L10_N140 | DFSC1   | 0.002 |   0.849 |    1.561 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin master_clock_r_REG1990_S22/C 
Endpoint:   master_clock_r_REG1990_S22/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG269_S8/QN   (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.888
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.988
  Arrival Time                  1.707
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                    |         |       |  Time   |   Time   | 
     |-------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock              |         |       |   0.412 |   -0.308 | 
     | PAD_Clock/PAD                 |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.308 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.072 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.082 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.110 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.112 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.156 | 
     | CORE_Clock__L3_I0/A           |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.166 | 
     | CORE_Clock__L3_I0/Q           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.973 |    0.253 | 
     | CORE_Clock__L4_I1/A           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.973 |    0.253 | 
     | CORE_Clock__L4_I1/Q           |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.104 |   1.077 |    0.357 | 
     | CORE_Clock__L5_I1/A           |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.010 |   1.087 |    0.368 | 
     | CORE_Clock__L5_I1/Q           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.043 |   1.131 |    0.411 | 
     | CORE_Clock__L6_I3/A           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.151 |    0.431 | 
     | CORE_Clock__L6_I3/Q           |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.069 |   1.220 |    0.500 | 
     | CORE_Clock__L7_I6/A           |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.224 |    0.504 | 
     | CORE_Clock__L7_I6/Q           |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.037 |   1.261 |    0.541 | 
     | CORE_Clock__L8_I12/A          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.012 |   1.273 |    0.553 | 
     | CORE_Clock__L8_I12/Q          |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.072 |   1.345 |    0.625 | 
     | master_clock_r_REG269_S8/C    |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.002 |   1.347 |    0.627 | 
     | master_clock_r_REG269_S8/QN   |   v   | n31305             | DFSE1   | 0.361 |   1.707 |    0.988 | 
     | master_clock_r_REG1990_S22/SD |   v   | n31305             | DFSE1   | 0.000 |   1.707 |    0.988 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   0.028 |    0.748 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.748 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.953 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.964 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    0.991 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    0.993 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.033 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.043 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.410 |    1.130 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.001 |   0.410 |    1.130 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.104 |   0.514 |    1.234 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   0.525 |    1.245 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.044 |   0.568 |    1.288 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.020 |   0.588 |    1.308 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.070 |   0.658 |    1.377 | 
     | CORE_Clock__L7_I8/A          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.004 |   0.661 |    1.381 | 
     | CORE_Clock__L7_I8/Q          |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.043 |   0.704 |    1.424 | 
     | CORE_Clock__L8_I15/A         |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.022 |   0.726 |    1.446 | 
     | CORE_Clock__L8_I15/Q         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.058 |   0.784 |    1.504 | 
     | CORE_Clock__L9_I27/A         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.003 |   0.787 |    1.507 | 
     | CORE_Clock__L9_I27/Q         |   v   | CORE_Clock__L9_N27  | CLKIN15 | 0.041 |   0.828 |    1.548 | 
     | CORE_Clock__L10_I52/A        |   v   | CORE_Clock__L9_N27  | CLKIN15 | 0.006 |   0.833 |    1.553 | 
     | CORE_Clock__L10_I52/Q        |   ^   | CORE_Clock__L10_N52 | CLKIN15 | 0.051 |   0.885 |    1.605 | 
     | master_clock_r_REG1990_S22/C |   ^   | CORE_Clock__L10_N52 | DFSE1   | 0.003 |   0.888 |    1.607 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RESET_SYNC_FF2/C 
Endpoint:   RESET_SYNC_FF2/D (^) checked with  leading edge of 'master_clock'
Beginpoint: RESET_SYNC_FF1/Q (^) triggered by  leading edge of 'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.847
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.956
  Arrival Time                  1.682
  Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.412 |   -0.315 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.315 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.065 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.076 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.103 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.105 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.150 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.159 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.257 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.259 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.369 | 
     | CORE_Clock__L5_I4/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.099 |    0.373 | 
     | CORE_Clock__L5_I4/Q    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.140 |    0.414 | 
     | CORE_Clock__L6_I8/A    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.151 |    0.424 | 
     | CORE_Clock__L6_I8/Q    |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   1.200 |    0.474 | 
     | CORE_Clock__L7_I18/A   |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   1.215 |    0.489 | 
     | CORE_Clock__L7_I18/Q   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   1.258 |    0.532 | 
     | CORE_Clock__L8_I36/A   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.269 |    0.543 | 
     | CORE_Clock__L8_I36/Q   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   1.314 |    0.588 | 
     | CORE_Clock__L9_I67/A   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.321 |    0.595 | 
     | CORE_Clock__L9_I67/Q   |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.360 |    0.633 | 
     | CORE_Clock__L10_I130/A |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.363 |    0.637 | 
     | CORE_Clock__L10_I130/Q |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.045 |   1.408 |    0.682 | 
     | RESET_SYNC_FF1/C       |   ^   | CORE_Clock__L10_N130 | DFC1    | 0.001 |   1.410 |    0.683 | 
     | RESET_SYNC_FF1/Q       |   ^   | SYNC_MID_nReset      | DFC1    | 0.273 |   1.682 |    0.956 | 
     | RESET_SYNC_FF2/D       |   ^   | SYNC_MID_nReset      | DFC1    | 0.000 |   1.682 |    0.956 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.028 |    0.754 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.754 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.959 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.970 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    0.997 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    0.999 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.039 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.049 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.147 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.423 |    1.149 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.259 | 
     | CORE_Clock__L5_I4/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   0.536 |    1.262 | 
     | CORE_Clock__L5_I4/Q    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   0.577 |    1.303 | 
     | CORE_Clock__L6_I8/A    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   0.587 |    1.314 | 
     | CORE_Clock__L6_I8/Q    |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   0.637 |    1.364 | 
     | CORE_Clock__L7_I18/A   |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   0.652 |    1.379 | 
     | CORE_Clock__L7_I18/Q   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   0.695 |    1.421 | 
     | CORE_Clock__L8_I36/A   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   0.706 |    1.432 | 
     | CORE_Clock__L8_I36/Q   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   0.751 |    1.477 | 
     | CORE_Clock__L9_I67/A   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   0.758 |    1.484 | 
     | CORE_Clock__L9_I67/Q   |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   0.797 |    1.523 | 
     | CORE_Clock__L10_I130/A |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   0.800 |    1.526 | 
     | CORE_Clock__L10_I130/Q |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.045 |   0.845 |    1.571 | 
     | RESET_SYNC_FF2/C       |   ^   | CORE_Clock__L10_N130 | DFC1    | 0.002 |   0.847 |    1.573 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin master_clock_r_REG2117_S14/C 
Endpoint:   master_clock_r_REG2117_S14/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2250_S20/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.888
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.988
  Arrival Time                  1.717
  Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                    |         |       |  Time   |   Time   | 
     |-------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock              |         |       |   0.412 |   -0.317 | 
     | PAD_Clock/PAD                 |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.317 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.063 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.073 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.101 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.103 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.147 | 
     | CORE_Clock__L3_I0/A           |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.157 | 
     | CORE_Clock__L3_I0/Q           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.973 |    0.244 | 
     | CORE_Clock__L4_I1/A           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.973 |    0.244 | 
     | CORE_Clock__L4_I1/Q           |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.104 |   1.077 |    0.348 | 
     | CORE_Clock__L5_I1/A           |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.010 |   1.087 |    0.358 | 
     | CORE_Clock__L5_I1/Q           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.043 |   1.131 |    0.402 | 
     | CORE_Clock__L6_I3/A           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.151 |    0.422 | 
     | CORE_Clock__L6_I3/Q           |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.069 |   1.220 |    0.491 | 
     | CORE_Clock__L7_I6/A           |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.224 |    0.495 | 
     | CORE_Clock__L7_I6/Q           |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.037 |   1.261 |    0.532 | 
     | CORE_Clock__L8_I12/A          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.012 |   1.273 |    0.544 | 
     | CORE_Clock__L8_I12/Q          |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.072 |   1.345 |    0.616 | 
     | master_clock_r_REG2250_S20/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.347 |    0.618 | 
     | master_clock_r_REG2250_S20/QN |   v   | n29522             | DFSE1   | 0.369 |   1.717 |    0.988 | 
     | master_clock_r_REG2117_S14/SD |   v   | n29522             | DFSE1   | 0.000 |   1.717 |    0.988 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   0.028 |    0.757 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.757 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.962 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.973 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.000 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.002 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.042 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.052 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.410 |    1.139 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.001 |   0.410 |    1.139 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.104 |   0.514 |    1.243 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   0.525 |    1.254 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.044 |   0.568 |    1.297 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.020 |   0.588 |    1.317 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.070 |   0.658 |    1.386 | 
     | CORE_Clock__L7_I8/A          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.004 |   0.661 |    1.390 | 
     | CORE_Clock__L7_I8/Q          |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.043 |   0.704 |    1.433 | 
     | CORE_Clock__L8_I15/A         |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.022 |   0.726 |    1.455 | 
     | CORE_Clock__L8_I15/Q         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.058 |   0.784 |    1.513 | 
     | CORE_Clock__L9_I28/A         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.002 |   0.786 |    1.515 | 
     | CORE_Clock__L9_I28/Q         |   v   | CORE_Clock__L9_N28  | CLKIN15 | 0.040 |   0.827 |    1.556 | 
     | CORE_Clock__L10_I55/A        |   v   | CORE_Clock__L9_N28  | CLKIN15 | 0.007 |   0.833 |    1.562 | 
     | CORE_Clock__L10_I55/Q        |   ^   | CORE_Clock__L10_N55 | CLKIN15 | 0.052 |   0.885 |    1.614 | 
     | master_clock_r_REG2117_S14/C |   ^   | CORE_Clock__L10_N55 | DFSE1   | 0.003 |   0.888 |    1.617 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin master_clock_r_REG96_S10/C 
Endpoint:   master_clock_r_REG96_S10/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG97_S10/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  1.713
  Slack Time                    0.736
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                    |         |       |  Time   |   Time   | 
     |-----------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock              |         |       |   0.412 |   -0.324 | 
     | PAD_Clock/PAD               |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.324 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.056 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.066 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.094 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.096 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.140 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.150 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.973 |    0.237 | 
     | CORE_Clock__L4_I1/A         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.973 |    0.237 | 
     | CORE_Clock__L4_I1/Q         |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.104 |   1.077 |    0.341 | 
     | CORE_Clock__L5_I1/A         |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.010 |   1.087 |    0.352 | 
     | CORE_Clock__L5_I1/Q         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.043 |   1.131 |    0.395 | 
     | CORE_Clock__L6_I3/A         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.151 |    0.415 | 
     | CORE_Clock__L6_I3/Q         |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.069 |   1.220 |    0.484 | 
     | CORE_Clock__L7_I6/A         |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.224 |    0.488 | 
     | CORE_Clock__L7_I6/Q         |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.037 |   1.261 |    0.525 | 
     | CORE_Clock__L8_I12/A        |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.012 |   1.273 |    0.537 | 
     | CORE_Clock__L8_I12/Q        |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.072 |   1.345 |    0.609 | 
     | master_clock_r_REG97_S10/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.347 |    0.612 | 
     | master_clock_r_REG97_S10/QN |   v   | n31458             | DFSE1   | 0.365 |   1.713 |    0.977 | 
     | master_clock_r_REG96_S10/SD |   v   | n31458             | DFSE1   | 0.000 |   1.713 |    0.977 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                            |       |                     |         |       |  Time   |   Time   | 
     |----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock               |         |       |   0.028 |    0.764 | 
     | PAD_Clock/PAD              |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.764 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.969 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.979 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.006 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.008 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.049 | 
     | CORE_Clock__L3_I1/A        |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.059 | 
     | CORE_Clock__L3_I1/Q        |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.156 | 
     | CORE_Clock__L4_I3/A        |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.161 | 
     | CORE_Clock__L4_I3/Q        |   ^   | CORE_Clock__L4_N3   | CLKBU15 | 0.098 |   0.524 |    1.259 | 
     | CORE_Clock__L5_I3/A        |   ^   | CORE_Clock__L4_N3   | CLKIN15 | 0.004 |   0.527 |    1.263 | 
     | CORE_Clock__L5_I3/Q        |   v   | CORE_Clock__L5_N3   | CLKIN15 | 0.053 |   0.580 |    1.316 | 
     | CORE_Clock__L6_I5/A        |   v   | CORE_Clock__L5_N3   | CLKIN15 | 0.022 |   0.602 |    1.338 | 
     | CORE_Clock__L6_I5/Q        |   ^   | CORE_Clock__L6_N5   | CLKIN15 | 0.050 |   0.652 |    1.388 | 
     | CORE_Clock__L7_I13/A       |   ^   | CORE_Clock__L6_N5   | CLKIN15 | 0.006 |   0.659 |    1.394 | 
     | CORE_Clock__L7_I13/Q       |   v   | CORE_Clock__L7_N13  | CLKIN15 | 0.045 |   0.703 |    1.439 | 
     | CORE_Clock__L8_I26/A       |   v   | CORE_Clock__L7_N13  | CLKIN15 | 0.015 |   0.718 |    1.454 | 
     | CORE_Clock__L8_I26/Q       |   ^   | CORE_Clock__L8_N26  | CLKIN15 | 0.058 |   0.777 |    1.512 | 
     | CORE_Clock__L9_I51/A       |   ^   | CORE_Clock__L8_N26  | CLKIN15 | 0.003 |   0.780 |    1.515 | 
     | CORE_Clock__L9_I51/Q       |   v   | CORE_Clock__L9_N51  | CLKIN15 | 0.038 |   0.818 |    1.554 | 
     | CORE_Clock__L10_I98/A      |   v   | CORE_Clock__L9_N51  | CLKIN15 | 0.003 |   0.821 |    1.556 | 
     | CORE_Clock__L10_I98/Q      |   ^   | CORE_Clock__L10_N98 | CLKIN15 | 0.054 |   0.874 |    1.610 | 
     | master_clock_r_REG96_S10/C |   ^   | CORE_Clock__L10_N98 | DFSE1   | 0.003 |   0.877 |    1.613 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin master_clock_r_REG1275_S8_IP/C 
Endpoint:   master_clock_r_REG1275_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1418_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.886
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.986
  Arrival Time                  1.722
  Slack Time                    0.736
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.324 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.324 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.056 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.066 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.094 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.096 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.140 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.150 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.247 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.250 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.357 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.360 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.402 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.406 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.472 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    0.489 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   1.257 |    0.521 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.267 |    0.531 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.323 |    0.587 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.326 |    0.590 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.366 |    0.630 | 
     | CORE_Clock__L10_I150/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.368 |    0.632 | 
     | CORE_Clock__L10_I150/Q          |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   1.415 |    0.679 | 
     | master_clock_r_REG1418_S8_IP/C  |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.003 |   1.418 |    0.682 | 
     | master_clock_r_REG1418_S8_IP/Q  |   ^   | n30337               | DFSEC1  | 0.304 |   1.722 |    0.986 | 
     | master_clock_r_REG1275_S8_IP/SD |   ^   | n30337               | DFSEC1  | 0.000 |   1.722 |    0.986 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    0.764 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.764 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.969 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.980 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.007 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.009 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.049 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.059 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.156 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.159 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.266 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.269 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.311 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.315 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.381 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.397 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.446 | 
     | CORE_Clock__L8_I47/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.019 |   0.730 |    1.466 | 
     | CORE_Clock__L8_I47/Q           |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.063 |   0.793 |    1.529 | 
     | CORE_Clock__L9_I80/A           |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   0.797 |    1.533 | 
     | CORE_Clock__L9_I80/Q           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.039 |   0.835 |    1.571 | 
     | CORE_Clock__L10_I155/A         |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.002 |   0.837 |    1.573 | 
     | CORE_Clock__L10_I155/Q         |   ^   | CORE_Clock__L10_N155 | CLKIN15 | 0.047 |   0.884 |    1.620 | 
     | master_clock_r_REG1275_S8_IP/C |   ^   | CORE_Clock__L10_N155 | DFSEC1  | 0.002 |   0.886 |    1.622 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin master_clock_r_REG1073_S11/C 
Endpoint:   master_clock_r_REG1073_S11/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG45_S16/Q    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.857
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.957
  Arrival Time                  1.694
  Slack Time                    0.737
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |   -0.325 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.325 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.055 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.065 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.093 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.095 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.139 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.149 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.246 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.250 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.356 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.368 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.396 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.401 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.464 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.468 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.251 |    0.514 | 
     | CORE_Clock__L8_I54/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.263 |    0.526 | 
     | CORE_Clock__L8_I54/Q          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.322 |    0.585 | 
     | CORE_Clock__L9_I91/A          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.324 |    0.587 | 
     | CORE_Clock__L9_I91/Q          |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.042 |   1.366 |    0.629 | 
     | CORE_Clock__L10_I176/A        |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.003 |   1.369 |    0.633 | 
     | CORE_Clock__L10_I176/Q        |   ^   | CORE_Clock__L10_N176 | CLKIN15 | 0.049 |   1.419 |    0.682 | 
     | master_clock_r_REG45_S16/C    |   ^   | CORE_Clock__L10_N176 | DFSC3   | 0.002 |   1.420 |    0.683 | 
     | master_clock_r_REG45_S16/Q    |   ^   | n31501               | DFSC3   | 0.274 |   1.694 |    0.957 | 
     | master_clock_r_REG1073_S11/SD |   ^   | n31501               | DFSC1   | 0.000 |   1.694 |    0.957 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.028 |    0.765 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.765 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.970 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.981 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.008 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.010 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.050 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.060 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.157 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.160 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.267 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.279 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.307 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.312 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.375 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.379 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   0.688 |    1.424 | 
     | CORE_Clock__L8_I54/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   0.700 |    1.437 | 
     | CORE_Clock__L8_I54/Q         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   0.759 |    1.495 | 
     | CORE_Clock__L9_I91/A         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   0.761 |    1.498 | 
     | CORE_Clock__L9_I91/Q         |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.042 |   0.803 |    1.540 | 
     | CORE_Clock__L10_I176/A       |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.003 |   0.806 |    1.543 | 
     | CORE_Clock__L10_I176/Q       |   ^   | CORE_Clock__L10_N176 | CLKIN15 | 0.049 |   0.855 |    1.592 | 
     | master_clock_r_REG1073_S11/C |   ^   | CORE_Clock__L10_N176 | DFSC1   | 0.002 |   0.857 |    1.594 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin master_clock_r_REG810_S14/C 
Endpoint:   master_clock_r_REG810_S14/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG274_S8/QN  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.868
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.968
  Arrival Time                  1.706
  Slack Time                    0.738
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |   -0.327 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.327 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.053 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.064 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.091 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.094 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.138 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.148 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.973 |    0.235 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.973 |    0.235 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.104 |   1.077 |    0.339 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.010 |   1.087 |    0.349 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.043 |   1.131 |    0.393 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.151 |    0.412 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.069 |   1.220 |    0.482 | 
     | CORE_Clock__L7_I6/A          |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.224 |    0.486 | 
     | CORE_Clock__L7_I6/Q          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.037 |   1.261 |    0.523 | 
     | CORE_Clock__L8_I12/A         |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.012 |   1.273 |    0.535 | 
     | CORE_Clock__L8_I12/Q         |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.072 |   1.345 |    0.606 | 
     | master_clock_r_REG274_S8/C   |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.002 |   1.347 |    0.609 | 
     | master_clock_r_REG274_S8/QN  |   v   | n31300             | DFSE1   | 0.359 |   1.706 |    0.968 | 
     | master_clock_r_REG810_S14/SD |   v   | n31300             | DFSE1   | 0.000 |   1.706 |    0.968 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   0.028 |    0.766 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.766 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.971 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.982 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.009 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.011 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.051 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.061 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.410 |    1.148 | 
     | CORE_Clock__L4_I1/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.001 |   0.410 |    1.149 | 
     | CORE_Clock__L4_I1/Q         |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.104 |   0.514 |    1.253 | 
     | CORE_Clock__L5_I1/A         |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   0.525 |    1.263 | 
     | CORE_Clock__L5_I1/Q         |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.044 |   0.568 |    1.307 | 
     | CORE_Clock__L6_I2/A         |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.019 |   0.587 |    1.325 | 
     | CORE_Clock__L6_I2/Q         |   ^   | CORE_Clock__L6_N2   | CLKIN15 | 0.061 |   0.648 |    1.386 | 
     | CORE_Clock__L7_I4/A         |   ^   | CORE_Clock__L6_N2   | CLKIN15 | 0.010 |   0.658 |    1.396 | 
     | CORE_Clock__L7_I4/Q         |   v   | CORE_Clock__L7_N4   | CLKIN15 | 0.044 |   0.702 |    1.440 | 
     | CORE_Clock__L8_I9/A         |   v   | CORE_Clock__L7_N4   | CLKIN15 | 0.011 |   0.713 |    1.451 | 
     | CORE_Clock__L8_I9/Q         |   ^   | CORE_Clock__L8_N9   | CLKIN15 | 0.058 |   0.771 |    1.509 | 
     | CORE_Clock__L9_I18/A        |   ^   | CORE_Clock__L8_N9   | CLKIN15 | 0.003 |   0.773 |    1.512 | 
     | CORE_Clock__L9_I18/Q        |   v   | CORE_Clock__L9_N18  | CLKIN15 | 0.039 |   0.812 |    1.550 | 
     | CORE_Clock__L10_I37/A       |   v   | CORE_Clock__L9_N18  | CLKIN15 | 0.002 |   0.814 |    1.553 | 
     | CORE_Clock__L10_I37/Q       |   ^   | CORE_Clock__L10_N37 | CLKIN15 | 0.051 |   0.866 |    1.604 | 
     | master_clock_r_REG810_S14/C |   ^   | CORE_Clock__L10_N37 | DFSE1   | 0.002 |   0.868 |    1.606 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin master_clock_r_REG2610_S23_IP/C 
Endpoint:   master_clock_r_REG2610_S23_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2878_S8_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.886
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.986
  Arrival Time                  1.726
  Slack Time                    0.739
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.328 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.328 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.052 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.062 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.090 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.092 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.136 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.146 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.244 | 
     | CORE_Clock__L4_I4/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.246 | 
     | CORE_Clock__L4_I4/Q              |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.356 | 
     | CORE_Clock__L5_I4/A              |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.099 |    0.360 | 
     | CORE_Clock__L5_I4/Q              |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.140 |    0.401 | 
     | CORE_Clock__L6_I8/A              |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.151 |    0.411 | 
     | CORE_Clock__L6_I8/Q              |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   1.200 |    0.461 | 
     | CORE_Clock__L7_I18/A             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   1.215 |    0.476 | 
     | CORE_Clock__L7_I18/Q             |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   1.258 |    0.518 | 
     | CORE_Clock__L8_I35/A             |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.269 |    0.529 | 
     | CORE_Clock__L8_I35/Q             |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.050 |   1.319 |    0.579 | 
     | CORE_Clock__L9_I66/A             |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.329 |    0.589 | 
     | CORE_Clock__L9_I66/Q             |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.368 |    0.629 | 
     | CORE_Clock__L10_I127/A           |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.002 |   1.370 |    0.631 | 
     | CORE_Clock__L10_I127/Q           |   ^   | CORE_Clock__L10_N127 | CLKIN15 | 0.045 |   1.416 |    0.676 | 
     | master_clock_r_REG2878_S8_IP/C   |   ^   | CORE_Clock__L10_N127 | DFSEC1  | 0.002 |   1.417 |    0.678 | 
     | master_clock_r_REG2878_S8_IP/Q   |   ^   | n28919               | DFSEC1  | 0.308 |   1.726 |    0.986 | 
     | master_clock_r_REG2610_S23_IP/SD |   ^   | n28919               | DFSEC1  | 0.000 |   1.726 |    0.986 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.768 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.768 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.973 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.983 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.010 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.012 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.053 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.062 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.160 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.163 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.269 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.272 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.315 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.319 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.385 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.401 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.450 | 
     | CORE_Clock__L8_I48/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    1.462 | 
     | CORE_Clock__L8_I48/Q            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    1.525 | 
     | CORE_Clock__L9_I82/A            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   0.790 |    1.529 | 
     | CORE_Clock__L9_I82/Q            |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.040 |   0.830 |    1.570 | 
     | CORE_Clock__L10_I159/A          |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   0.833 |    1.573 | 
     | CORE_Clock__L10_I159/Q          |   ^   | CORE_Clock__L10_N159 | CLKIN15 | 0.050 |   0.884 |    1.623 | 
     | master_clock_r_REG2610_S23_IP/C |   ^   | CORE_Clock__L10_N159 | DFSEC1  | 0.003 |   0.886 |    1.626 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin master_clock_r_REG1216_S8_IP/C 
Endpoint:   master_clock_r_REG1216_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2695_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.883
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.983
  Arrival Time                  1.725
  Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.330 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.330 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.050 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.060 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.088 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.090 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.134 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.144 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.241 | 
     | CORE_Clock__L4_I4/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.244 | 
     | CORE_Clock__L4_I4/Q             |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.353 | 
     | CORE_Clock__L5_I4/A             |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.099 |    0.357 | 
     | CORE_Clock__L5_I4/Q             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.140 |    0.398 | 
     | CORE_Clock__L6_I8/A             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.151 |    0.409 | 
     | CORE_Clock__L6_I8/Q             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   1.200 |    0.459 | 
     | CORE_Clock__L7_I18/A            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   1.215 |    0.474 | 
     | CORE_Clock__L7_I18/Q            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   1.258 |    0.516 | 
     | CORE_Clock__L8_I35/A            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.269 |    0.527 | 
     | CORE_Clock__L8_I35/Q            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.050 |   1.319 |    0.577 | 
     | CORE_Clock__L9_I66/A            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.329 |    0.587 | 
     | CORE_Clock__L9_I66/Q            |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.368 |    0.626 | 
     | CORE_Clock__L10_I127/A          |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.002 |   1.370 |    0.629 | 
     | CORE_Clock__L10_I127/Q          |   ^   | CORE_Clock__L10_N127 | CLKIN15 | 0.045 |   1.416 |    0.674 | 
     | master_clock_r_REG2695_S8_IP/C  |   ^   | CORE_Clock__L10_N127 | DFSEC1  | 0.002 |   1.418 |    0.676 | 
     | master_clock_r_REG2695_S8_IP/Q  |   ^   | n29091               | DFSEC1  | 0.307 |   1.725 |    0.983 | 
     | master_clock_r_REG1216_S8_IP/SD |   ^   | n29091               | DFSEC1  | 0.000 |   1.725 |    0.983 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    0.770 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.770 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.975 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.986 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.013 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.015 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.055 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.065 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.162 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.165 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.272 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.275 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.317 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.321 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.387 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.403 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.452 | 
     | CORE_Clock__L8_I48/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    1.464 | 
     | CORE_Clock__L8_I48/Q           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    1.528 | 
     | CORE_Clock__L9_I81/A           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   0.789 |    1.531 | 
     | CORE_Clock__L9_I81/Q           |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   0.829 |    1.571 | 
     | CORE_Clock__L10_I156/A         |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   0.831 |    1.573 | 
     | CORE_Clock__L10_I156/Q         |   ^   | CORE_Clock__L10_N156 | CLKIN15 | 0.050 |   0.881 |    1.623 | 
     | master_clock_r_REG1216_S8_IP/C |   ^   | CORE_Clock__L10_N156 | DFSEC1  | 0.002 |   0.883 |    1.625 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin master_clock_r_REG1062_S20/C 
Endpoint:   master_clock_r_REG1062_S20/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG133_S19/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.853
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.953
  Arrival Time                  1.695
  Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |   -0.331 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.331 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.049 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.060 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.087 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.090 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.134 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.144 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.241 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.244 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.351 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.363 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.391 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.396 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.459 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.463 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.251 |    0.508 | 
     | CORE_Clock__L8_I53/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.011 |   1.262 |    0.519 | 
     | CORE_Clock__L8_I53/Q          |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.060 |   1.322 |    0.580 | 
     | CORE_Clock__L9_I90/A          |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.003 |   1.325 |    0.583 | 
     | CORE_Clock__L9_I90/Q          |   v   | CORE_Clock__L9_N90   | CLKIN15 | 0.040 |   1.365 |    0.623 | 
     | CORE_Clock__L10_I175/A        |   v   | CORE_Clock__L9_N90   | CLKIN15 | 0.002 |   1.367 |    0.625 | 
     | CORE_Clock__L10_I175/Q        |   ^   | CORE_Clock__L10_N175 | CLKIN15 | 0.047 |   1.414 |    0.672 | 
     | master_clock_r_REG133_S19/C   |   ^   | CORE_Clock__L10_N175 | DFSC1   | 0.003 |   1.417 |    0.674 | 
     | master_clock_r_REG133_S19/Q   |   ^   | n31424               | DFSC1   | 0.279 |   1.695 |    0.953 | 
     | master_clock_r_REG1062_S20/SD |   ^   | n31424               | DFSC1   | 0.000 |   1.695 |    0.953 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.028 |    0.770 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.770 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.975 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.986 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.013 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.015 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.055 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.065 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.162 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.166 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.272 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.284 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.312 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.317 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.380 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.384 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   0.687 |    1.430 | 
     | CORE_Clock__L8_I53/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.011 |   0.698 |    1.441 | 
     | CORE_Clock__L8_I53/Q         |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.060 |   0.759 |    1.501 | 
     | CORE_Clock__L9_I89/A         |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.003 |   0.762 |    1.504 | 
     | CORE_Clock__L9_I89/Q         |   v   | CORE_Clock__L9_N89   | CLKIN15 | 0.040 |   0.802 |    1.544 | 
     | CORE_Clock__L10_I172/A       |   v   | CORE_Clock__L9_N89   | CLKIN15 | 0.002 |   0.805 |    1.547 | 
     | CORE_Clock__L10_I172/Q       |   ^   | CORE_Clock__L10_N172 | CLKIN15 | 0.046 |   0.851 |    1.593 | 
     | master_clock_r_REG1062_S20/C |   ^   | CORE_Clock__L10_N172 | DFSC1   | 0.002 |   0.853 |    1.595 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin master_clock_r_REG0_S2/C 
Endpoint:   master_clock_r_REG0_S2/D (^) checked with  leading edge of 'master_
clock'
Beginpoint: MODE_SYNC_FF1/Q          (^) triggered by  leading edge of 'master_
clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  1.722
  Slack Time                    0.743
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.412 |   -0.331 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.331 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.049 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.059 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.087 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.089 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.133 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.143 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.241 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.243 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.353 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.099 |    0.356 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   1.142 |    0.399 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.156 |    0.413 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   1.207 |    0.465 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   1.222 |    0.480 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   1.265 |    0.522 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   1.276 |    0.533 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   1.329 |    0.586 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   1.342 |    0.599 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   1.368 |    0.625 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   1.369 |    0.627 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   1.434 |    0.691 | 
     | MODE_SYNC_FF1/C          |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.008 |   1.442 |    0.700 | 
     | MODE_SYNC_FF1/Q          |   ^   | core1_buttons_1_mode | DFSP1   | 0.280 |   1.722 |    0.979 | 
     | master_clock_r_REG0_S2/D |   ^   | core1_buttons_1_mode | DFSP1   | 0.000 |   1.722 |    0.979 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    0.771 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.771 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.976 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.986 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.013 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.015 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.056 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.066 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.163 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.165 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.275 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.278 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.321 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.335 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.387 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.402 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.444 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    1.455 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    1.508 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    1.521 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    1.547 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    1.549 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    1.613 | 
     | master_clock_r_REG0_S2/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.009 |   0.879 |    1.622 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin master_clock_r_REG2597_S12_IP/C 
Endpoint:   master_clock_r_REG2597_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1226_S21_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.870
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.970
  Arrival Time                  1.713
  Slack Time                    0.743
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.332 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.332 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.048 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.058 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.086 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.088 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.132 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.142 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.240 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.243 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.350 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.362 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.389 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.394 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.457 | 
     | CORE_Clock__L7_I27/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.461 | 
     | CORE_Clock__L7_I27/Q             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.232 |    0.488 | 
     | CORE_Clock__L8_I52/A             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.235 |    0.492 | 
     | CORE_Clock__L8_I52/Q             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.287 |    0.544 | 
     | CORE_Clock__L9_I87/A             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.290 |    0.547 | 
     | CORE_Clock__L9_I87/Q             |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.039 |   1.330 |    0.586 | 
     | CORE_Clock__L10_I169/A           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.333 |    0.590 | 
     | CORE_Clock__L10_I169/Q           |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.379 |    0.636 | 
     | master_clock_r_REG1226_S21_IP/C  |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.001 |   1.380 |    0.637 | 
     | master_clock_r_REG1226_S21_IP/Q  |   ^   | n18329               | DFSEC1  | 0.333 |   1.713 |    0.970 | 
     | master_clock_r_REG2597_S12_IP/SD |   ^   | n18329               | DFSEC1  | 0.000 |   1.713 |    0.970 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.772 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.772 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.977 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.987 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.014 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.016 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.057 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.066 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.164 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.167 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.274 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.286 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.313 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.318 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.381 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.385 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.434 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   0.706 |    1.450 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   0.768 |    1.512 | 
     | CORE_Clock__L9_I85/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   0.771 |    1.515 | 
     | CORE_Clock__L9_I85/Q            |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.040 |   0.811 |    1.554 | 
     | CORE_Clock__L10_I165/A          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   0.814 |    1.557 | 
     | CORE_Clock__L10_I165/Q          |   ^   | CORE_Clock__L10_N165 | CLKIN15 | 0.052 |   0.865 |    1.609 | 
     | master_clock_r_REG2597_S12_IP/C |   ^   | CORE_Clock__L10_N165 | DFSEC1  | 0.004 |   0.870 |    1.613 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin master_clock_r_REG601_S26/C 
Endpoint:   master_clock_r_REG601_S26/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG599_S24/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.851
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.951
  Arrival Time                  1.700
  Slack Time                    0.750
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |   -0.338 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.338 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.042 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.052 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.080 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.082 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.126 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.136 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.234 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.236 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.346 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.099 |    0.349 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.140 |    0.391 | 
     | CORE_Clock__L6_I8/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.151 |    0.401 | 
     | CORE_Clock__L6_I8/Q          |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   1.200 |    0.451 | 
     | CORE_Clock__L7_I18/A         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   1.215 |    0.466 | 
     | CORE_Clock__L7_I18/Q         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   1.258 |    0.508 | 
     | CORE_Clock__L8_I36/A         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.269 |    0.519 | 
     | CORE_Clock__L8_I36/Q         |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   1.314 |    0.564 | 
     | CORE_Clock__L9_I67/A         |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.321 |    0.571 | 
     | CORE_Clock__L9_I67/Q         |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.360 |    0.610 | 
     | CORE_Clock__L10_I129/A       |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.363 |    0.613 | 
     | CORE_Clock__L10_I129/Q       |   ^   | CORE_Clock__L10_N129 | CLKIN15 | 0.048 |   1.411 |    0.661 | 
     | master_clock_r_REG599_S24/C  |   ^   | CORE_Clock__L10_N129 | DFSC1   | 0.004 |   1.414 |    0.665 | 
     | master_clock_r_REG599_S24/Q  |   ^   | n31033               | DFSC1   | 0.286 |   1.700 |    0.951 | 
     | master_clock_r_REG601_S26/SD |   ^   | n31033               | DFSP1   | 0.000 |   1.700 |    0.951 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.778 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.778 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.983 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.993 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.020 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.022 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.063 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.073 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.170 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.172 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.282 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   0.536 |    1.285 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   0.577 |    1.327 | 
     | CORE_Clock__L6_I8/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   0.587 |    1.337 | 
     | CORE_Clock__L6_I8/Q         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   0.637 |    1.387 | 
     | CORE_Clock__L7_I18/A        |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   0.652 |    1.402 | 
     | CORE_Clock__L7_I18/Q        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   0.695 |    1.444 | 
     | CORE_Clock__L8_I36/A        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   0.706 |    1.455 | 
     | CORE_Clock__L8_I36/Q        |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   0.751 |    1.500 | 
     | CORE_Clock__L9_I67/A        |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   0.758 |    1.507 | 
     | CORE_Clock__L9_I67/Q        |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   0.797 |    1.546 | 
     | CORE_Clock__L10_I129/A      |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   0.799 |    1.549 | 
     | CORE_Clock__L10_I129/Q      |   ^   | CORE_Clock__L10_N129 | CLKIN15 | 0.048 |   0.848 |    1.597 | 
     | master_clock_r_REG601_S26/C |   ^   | CORE_Clock__L10_N129 | DFSP1   | 0.003 |   0.851 |    1.600 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin master_clock_r_REG2884_S8_IP/C 
Endpoint:   master_clock_r_REG2884_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2890_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.892
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.993
  Arrival Time                  1.742
  Slack Time                    0.750
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.338 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.338 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.042 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.052 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.080 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.082 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.126 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.136 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.234 | 
     | CORE_Clock__L4_I4/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.236 | 
     | CORE_Clock__L4_I4/Q             |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.346 | 
     | CORE_Clock__L5_I4/A             |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.099 |    0.349 | 
     | CORE_Clock__L5_I4/Q             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.140 |    0.391 | 
     | CORE_Clock__L6_I8/A             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.151 |    0.401 | 
     | CORE_Clock__L6_I8/Q             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   1.200 |    0.451 | 
     | CORE_Clock__L7_I18/A            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   1.215 |    0.466 | 
     | CORE_Clock__L7_I18/Q            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   1.258 |    0.508 | 
     | CORE_Clock__L8_I35/A            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.269 |    0.519 | 
     | CORE_Clock__L8_I35/Q            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.050 |   1.319 |    0.569 | 
     | CORE_Clock__L9_I66/A            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.329 |    0.579 | 
     | CORE_Clock__L9_I66/Q            |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.368 |    0.618 | 
     | CORE_Clock__L10_I128/A          |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.003 |   1.371 |    0.621 | 
     | CORE_Clock__L10_I128/Q          |   ^   | CORE_Clock__L10_N128 | CLKIN15 | 0.053 |   1.424 |    0.674 | 
     | master_clock_r_REG2890_S8_IP/C  |   ^   | CORE_Clock__L10_N128 | DFSEC1  | 0.005 |   1.429 |    0.679 | 
     | master_clock_r_REG2890_S8_IP/Q  |   ^   | n28913               | DFSEC1  | 0.313 |   1.742 |    0.993 | 
     | master_clock_r_REG2884_S8_IP/SD |   ^   | n28913               | DFSEC1  | 0.000 |   1.742 |    0.993 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    0.778 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.778 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.983 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.993 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.020 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.022 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.063 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.073 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.170 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.173 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.280 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.282 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.325 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.329 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.395 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.411 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.460 | 
     | CORE_Clock__L8_I48/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    1.472 | 
     | CORE_Clock__L8_I48/Q           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    1.535 | 
     | CORE_Clock__L9_I82/A           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   0.790 |    1.539 | 
     | CORE_Clock__L9_I82/Q           |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.040 |   0.830 |    1.580 | 
     | CORE_Clock__L10_I158/A         |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   0.833 |    1.583 | 
     | CORE_Clock__L10_I158/Q         |   ^   | CORE_Clock__L10_N158 | CLKIN15 | 0.053 |   0.886 |    1.636 | 
     | master_clock_r_REG2884_S8_IP/C |   ^   | CORE_Clock__L10_N158 | DFSEC1  | 0.007 |   0.892 |    1.642 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin master_clock_r_REG1065_S20/C 
Endpoint:   master_clock_r_REG1065_S20/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1064_S20/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.855
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.955
  Arrival Time                  1.705
  Slack Time                    0.750
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |   -0.339 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.339 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.041 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.051 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.079 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.081 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.126 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.135 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.233 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.236 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.343 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.355 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.382 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.387 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.451 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.455 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.251 |    0.500 | 
     | CORE_Clock__L8_I54/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.263 |    0.513 | 
     | CORE_Clock__L8_I54/Q          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.322 |    0.571 | 
     | CORE_Clock__L9_I91/A          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.324 |    0.574 | 
     | CORE_Clock__L9_I91/Q          |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.042 |   1.366 |    0.616 | 
     | CORE_Clock__L10_I177/A        |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.004 |   1.370 |    0.619 | 
     | CORE_Clock__L10_I177/Q        |   ^   | CORE_Clock__L10_N177 | CLKIN15 | 0.047 |   1.417 |    0.666 | 
     | master_clock_r_REG1064_S20/C  |   ^   | CORE_Clock__L10_N177 | DFSC3   | 0.003 |   1.419 |    0.669 | 
     | master_clock_r_REG1064_S20/Q  |   ^   | n30638               | DFSC3   | 0.286 |   1.705 |    0.955 | 
     | master_clock_r_REG1065_S20/SD |   ^   | n30638               | DFSP1   | 0.000 |   1.705 |    0.955 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.028 |    0.779 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.779 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.984 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.994 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.021 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.023 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.064 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.073 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.171 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.174 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.280 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.293 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.320 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.325 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.388 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.392 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   0.688 |    1.438 | 
     | CORE_Clock__L8_I54/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   0.700 |    1.450 | 
     | CORE_Clock__L8_I54/Q         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   0.759 |    1.509 | 
     | CORE_Clock__L9_I91/A         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   0.761 |    1.512 | 
     | CORE_Clock__L9_I91/Q         |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.042 |   0.803 |    1.553 | 
     | CORE_Clock__L10_I177/A       |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.004 |   0.807 |    1.557 | 
     | CORE_Clock__L10_I177/Q       |   ^   | CORE_Clock__L10_N177 | CLKIN15 | 0.047 |   0.854 |    1.604 | 
     | master_clock_r_REG1065_S20/C |   ^   | CORE_Clock__L10_N177 | DFSP1   | 0.001 |   0.855 |    1.605 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin master_clock_r_REG1404_S7_IP/C 
Endpoint:   master_clock_r_REG1404_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG978_S13_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.871
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.971
  Arrival Time                  1.722
  Slack Time                    0.751
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |   -0.339 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.339 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.041 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.051 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.079 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.081 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.125 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.135 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.232 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.237 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.341 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.350 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.376 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.381 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.460 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.211 |    0.460 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.258 |    0.507 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.015 |   1.273 |    0.522 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.335 |    0.584 | 
     | CORE_Clock__L9_I34/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.338 |    0.587 | 
     | CORE_Clock__L9_I34/Q            |   v   | CORE_Clock__L9_N34  | CLKIN15 | 0.022 |   1.360 |    0.609 | 
     | CORE_Clock__L10_I66/A           |   v   | CORE_Clock__L9_N34  | CLKIN15 | 0.000 |   1.360 |    0.609 | 
     | CORE_Clock__L10_I66/Q           |   ^   | CORE_Clock__L10_N66 | CLKIN15 | 0.049 |   1.409 |    0.658 | 
     | master_clock_r_REG978_S13_IP/C  |   ^   | CORE_Clock__L10_N66 | DFSEC1  | 0.003 |   1.412 |    0.661 | 
     | master_clock_r_REG978_S13_IP/Q  |   ^   | n30693              | DFSEC1  | 0.310 |   1.722 |    0.971 | 
     | master_clock_r_REG1404_S7_IP/SD |   ^   | n30693              | DFSEC1  | 0.000 |   1.722 |    0.971 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.779 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.779 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.984 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.995 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.022 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.024 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.064 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.074 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.171 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.176 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.280 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.289 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.315 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.320 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.399 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.399 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.446 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.460 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.522 | 
     | CORE_Clock__L9_I32/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.004 |   0.775 |    1.525 | 
     | CORE_Clock__L9_I32/Q           |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.040 |   0.814 |    1.565 | 
     | CORE_Clock__L10_I62/A          |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.003 |   0.817 |    1.568 | 
     | CORE_Clock__L10_I62/Q          |   ^   | CORE_Clock__L10_N62 | CLKIN15 | 0.050 |   0.868 |    1.619 | 
     | master_clock_r_REG1404_S7_IP/C |   ^   | CORE_Clock__L10_N62 | DFSEC1  | 0.003 |   0.871 |    1.622 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin master_clock_r_REG1201_S7_IP/C 
Endpoint:   master_clock_r_REG1201_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1199_S12_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.871
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.971
  Arrival Time                  1.725
  Slack Time                    0.754
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |   -0.343 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.343 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.037 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.048 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.075 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.078 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.122 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.132 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.229 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.234 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.338 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.347 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.373 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.378 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.457 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.215 |    0.461 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.261 |    0.507 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.267 |    0.513 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.327 |    0.572 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.329 |    0.575 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.369 |    0.615 | 
     | CORE_Clock__L10_I67/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.003 |   1.371 |    0.617 | 
     | CORE_Clock__L10_I67/Q           |   ^   | CORE_Clock__L10_N67 | CLKIN15 | 0.049 |   1.421 |    0.667 | 
     | master_clock_r_REG1199_S12_IP/C |   ^   | CORE_Clock__L10_N67 | DFSEC1  | 0.001 |   1.422 |    0.668 | 
     | master_clock_r_REG1199_S12_IP/Q |   ^   | n30519              | DFSEC1  | 0.303 |   1.725 |    0.971 | 
     | master_clock_r_REG1201_S7_IP/SD |   ^   | n30519              | DFSEC1  | 0.000 |   1.725 |    0.971 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.782 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.782 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.987 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.998 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.025 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.027 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.067 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.077 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.174 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.179 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.283 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.292 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.318 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.323 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.402 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.402 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.449 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.463 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.525 | 
     | CORE_Clock__L9_I32/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.004 |   0.775 |    1.529 | 
     | CORE_Clock__L9_I32/Q           |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.040 |   0.814 |    1.568 | 
     | CORE_Clock__L10_I62/A          |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.003 |   0.817 |    1.571 | 
     | CORE_Clock__L10_I62/Q          |   ^   | CORE_Clock__L10_N62 | CLKIN15 | 0.050 |   0.868 |    1.622 | 
     | master_clock_r_REG1201_S7_IP/C |   ^   | CORE_Clock__L10_N62 | DFSEC1  | 0.003 |   0.871 |    1.625 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin master_clock_r_REG2595_S7_IP/C 
Endpoint:   master_clock_r_REG2595_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1256_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.865
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.965
  Arrival Time                  1.720
  Slack Time                    0.755
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.343 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.343 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.037 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.047 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.075 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.077 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.121 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.131 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.229 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.232 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.339 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.351 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.378 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.383 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.446 | 
     | CORE_Clock__L7_I27/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.450 | 
     | CORE_Clock__L7_I27/Q            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.232 |    0.477 | 
     | CORE_Clock__L8_I52/A            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.235 |    0.481 | 
     | CORE_Clock__L8_I52/Q            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.287 |    0.533 | 
     | CORE_Clock__L9_I87/A            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.290 |    0.536 | 
     | CORE_Clock__L9_I87/Q            |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.039 |   1.330 |    0.575 | 
     | CORE_Clock__L10_I168/A          |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.333 |    0.578 | 
     | CORE_Clock__L10_I168/Q          |   ^   | CORE_Clock__L10_N168 | CLKIN15 | 0.051 |   1.384 |    0.629 | 
     | master_clock_r_REG1256_S8_IP/C  |   ^   | CORE_Clock__L10_N168 | DFSEC1  | 0.001 |   1.385 |    0.631 | 
     | master_clock_r_REG1256_S8_IP/Q  |   ^   | n18287               | DFSEC1  | 0.335 |   1.720 |    0.965 | 
     | master_clock_r_REG2595_S7_IP/SD |   ^   | n18287               | DFSEC1  | 0.000 |   1.720 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.783 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.783 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.988 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    0.998 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.025 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.027 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.068 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.077 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.175 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.180 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.283 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.292 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.318 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.323 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.403 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.403 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.449 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.463 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.525 | 
     | CORE_Clock__L9_I31/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   0.774 |    1.528 | 
     | CORE_Clock__L9_I31/Q           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   0.812 |    1.567 | 
     | CORE_Clock__L10_I61/A          |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   0.814 |    1.569 | 
     | CORE_Clock__L10_I61/Q          |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   0.863 |    1.618 | 
     | master_clock_r_REG2595_S7_IP/C |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.002 |   0.865 |    1.620 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin master_clock_r_REG968_S12_IP/C 
Endpoint:   master_clock_r_REG968_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1280_S9_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.872
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.972
  Arrival Time                  1.728
  Slack Time                    0.755
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.344 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.344 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.036 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.047 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.074 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.076 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.121 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.131 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.228 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.231 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.338 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.350 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.377 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.383 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.446 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.450 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.498 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.517 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.578 | 
     | CORE_Clock__L9_I83/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.581 | 
     | CORE_Clock__L9_I83/Q            |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.377 |    0.621 | 
     | CORE_Clock__L10_I160/A          |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.002 |   1.378 |    0.623 | 
     | CORE_Clock__L10_I160/Q          |   ^   | CORE_Clock__L10_N160 | CLKIN15 | 0.046 |   1.425 |    0.670 | 
     | master_clock_r_REG1280_S9_IP/C  |   ^   | CORE_Clock__L10_N160 | DFSEC1  | 0.001 |   1.426 |    0.670 | 
     | master_clock_r_REG1280_S9_IP/Q  |   ^   | n30468               | DFSEC1  | 0.302 |   1.728 |    0.972 | 
     | master_clock_r_REG968_S12_IP/SD |   ^   | n30468               | DFSEC1  | 0.000 |   1.728 |    0.972 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    0.783 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.783 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.988 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    0.999 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.026 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.028 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.068 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.078 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.176 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.179 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.285 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.297 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.325 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.330 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.393 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.397 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.446 | 
     | CORE_Clock__L8_I50/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.464 | 
     | CORE_Clock__L8_I50/Q           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    1.526 | 
     | CORE_Clock__L9_I83/A           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    1.529 | 
     | CORE_Clock__L9_I83/Q           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   0.813 |    1.569 | 
     | CORE_Clock__L10_I161/A         |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.003 |   0.816 |    1.572 | 
     | CORE_Clock__L10_I161/Q         |   ^   | CORE_Clock__L10_N161 | CLKIN15 | 0.053 |   0.870 |    1.625 | 
     | master_clock_r_REG968_S12_IP/C |   ^   | CORE_Clock__L10_N161 | DFSEC1  | 0.003 |   0.872 |    1.628 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin master_clock_r_REG429_S8/C 
Endpoint:   master_clock_r_REG429_S8/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG428_S8/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.849
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.707
  Slack Time                    0.758
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                    |         |       |  Time   |   Time   | 
     |-----------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock              |         |       |   0.412 |   -0.346 | 
     | PAD_Clock/PAD               |   ^   | Clock              | ICUP    | 0.000 |   0.412 |   -0.346 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock         | ICUP    | 0.380 |   0.792 |    0.034 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock         | CLKIN12 | 0.010 |   0.802 |    0.044 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.072 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.832 |    0.074 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.876 |    0.118 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.886 |    0.128 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.973 |    0.215 | 
     | CORE_Clock__L4_I1/A         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.973 |    0.215 | 
     | CORE_Clock__L4_I1/Q         |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.104 |   1.077 |    0.319 | 
     | CORE_Clock__L5_I1/A         |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.010 |   1.087 |    0.330 | 
     | CORE_Clock__L5_I1/Q         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.043 |   1.131 |    0.373 | 
     | CORE_Clock__L6_I3/A         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.151 |    0.393 | 
     | CORE_Clock__L6_I3/Q         |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.069 |   1.220 |    0.462 | 
     | CORE_Clock__L7_I6/A         |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.224 |    0.466 | 
     | CORE_Clock__L7_I6/Q         |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.037 |   1.261 |    0.503 | 
     | CORE_Clock__L8_I12/A        |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.012 |   1.273 |    0.515 | 
     | CORE_Clock__L8_I12/Q        |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.072 |   1.345 |    0.587 | 
     | master_clock_r_REG428_S8/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.348 |    0.590 | 
     | master_clock_r_REG428_S8/QN |   v   | n31161             | DFSE1   | 0.359 |   1.707 |    0.949 | 
     | master_clock_r_REG429_S8/SD |   v   | n31161             | DFSE1   | 0.000 |   1.707 |    0.949 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    0.786 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.786 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.991 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.001 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.028 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.030 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.071 | 
     | CORE_Clock__L3_I1/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.081 | 
     | CORE_Clock__L3_I1/Q        |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.097 |   0.420 |    1.178 | 
     | CORE_Clock__L4_I3/A        |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.005 |   0.425 |    1.183 | 
     | CORE_Clock__L4_I3/Q        |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.098 |   0.524 |    1.281 | 
     | CORE_Clock__L5_I3/A        |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   0.527 |    1.285 | 
     | CORE_Clock__L5_I3/Q        |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   0.580 |    1.338 | 
     | CORE_Clock__L6_I6/A        |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   0.603 |    1.361 | 
     | CORE_Clock__L6_I6/Q        |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   0.664 |    1.422 | 
     | CORE_Clock__L7_I15/A       |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   0.667 |    1.425 | 
     | CORE_Clock__L7_I15/Q       |   v   | CORE_Clock__L7_N15   | CLKIN15 | 0.028 |   0.695 |    1.453 | 
     | CORE_Clock__L8_I29/A       |   v   | CORE_Clock__L7_N15   | CLKIN15 | 0.008 |   0.703 |    1.461 | 
     | CORE_Clock__L8_I29/Q       |   ^   | CORE_Clock__L8_N29   | CLKIN15 | 0.052 |   0.754 |    1.512 | 
     | CORE_Clock__L9_I57/A       |   ^   | CORE_Clock__L8_N29   | CLKIN15 | 0.003 |   0.757 |    1.515 | 
     | CORE_Clock__L9_I57/Q       |   v   | CORE_Clock__L9_N57   | CLKIN15 | 0.039 |   0.796 |    1.554 | 
     | CORE_Clock__L10_I110/A     |   v   | CORE_Clock__L9_N57   | CLKIN15 | 0.002 |   0.798 |    1.556 | 
     | CORE_Clock__L10_I110/Q     |   ^   | CORE_Clock__L10_N110 | CLKIN15 | 0.050 |   0.848 |    1.606 | 
     | master_clock_r_REG429_S8/C |   ^   | CORE_Clock__L10_N110 | DFSE1   | 0.001 |   0.849 |    1.607 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin master_clock_r_REG1271_S13_IP/C 
Endpoint:   master_clock_r_REG1271_S13_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG958_S13_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.891
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.991
  Arrival Time                  1.750
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.347 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.347 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.033 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.043 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.071 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.073 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.117 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.127 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.225 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.228 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.334 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.337 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.380 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.384 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.450 | 
     | CORE_Clock__L7_I24/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.224 |    0.466 | 
     | CORE_Clock__L7_I24/Q             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   1.273 |    0.515 | 
     | CORE_Clock__L8_I47/A             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.019 |   1.293 |    0.534 | 
     | CORE_Clock__L8_I47/Q             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.063 |   1.356 |    0.597 | 
     | CORE_Clock__L9_I80/A             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   1.360 |    0.601 | 
     | CORE_Clock__L9_I80/Q             |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.038 |   1.398 |    0.640 | 
     | CORE_Clock__L10_I154/A           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.003 |   1.401 |    0.642 | 
     | CORE_Clock__L10_I154/Q           |   ^   | CORE_Clock__L10_N154 | CLKIN15 | 0.042 |   1.443 |    0.684 | 
     | master_clock_r_REG958_S13_IP/C   |   ^   | CORE_Clock__L10_N154 | DFSEC1  | 0.001 |   1.444 |    0.686 | 
     | master_clock_r_REG958_S13_IP/Q   |   ^   | n30711               | DFSEC1  | 0.306 |   1.750 |    0.991 | 
     | master_clock_r_REG1271_S13_IP/SD |   ^   | n30711               | DFSEC1  | 0.000 |   1.750 |    0.991 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.787 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.787 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.002 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.029 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.031 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.072 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.082 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.179 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.182 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.288 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.291 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.334 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.338 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.404 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.420 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.469 | 
     | CORE_Clock__L8_I47/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.019 |   0.730 |    1.488 | 
     | CORE_Clock__L8_I47/Q            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.063 |   0.793 |    1.551 | 
     | CORE_Clock__L9_I79/A            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.003 |   0.796 |    1.554 | 
     | CORE_Clock__L9_I79/Q            |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.039 |   0.835 |    1.594 | 
     | CORE_Clock__L10_I153/A          |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.003 |   0.838 |    1.596 | 
     | CORE_Clock__L10_I153/Q          |   ^   | CORE_Clock__L10_N153 | CLKIN15 | 0.052 |   0.889 |    1.648 | 
     | master_clock_r_REG1271_S13_IP/C |   ^   | CORE_Clock__L10_N153 | DFSEC1  | 0.002 |   0.891 |    1.650 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin master_clock_r_REG2985_S2/C 
Endpoint:   master_clock_r_REG2985_S2/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2984_S2/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.885
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.985
  Arrival Time                  1.744
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |   -0.347 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.347 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.033 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.043 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.071 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.073 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.117 | 
     | CORE_Clock__L3_I1/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.127 | 
     | CORE_Clock__L3_I1/Q          |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.097 |   0.983 |    0.224 | 
     | CORE_Clock__L4_I3/A          |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.005 |   0.989 |    0.230 | 
     | CORE_Clock__L4_I3/Q          |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.098 |   1.087 |    0.328 | 
     | CORE_Clock__L5_I3/A          |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   1.091 |    0.332 | 
     | CORE_Clock__L5_I3/Q          |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   1.143 |    0.384 | 
     | CORE_Clock__L6_I6/A          |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   1.166 |    0.407 | 
     | CORE_Clock__L6_I6/Q          |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   1.227 |    0.468 | 
     | CORE_Clock__L7_I14/A         |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   1.231 |    0.472 | 
     | CORE_Clock__L7_I14/Q         |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.049 |   1.279 |    0.520 | 
     | CORE_Clock__L8_I27/A         |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.010 |   1.289 |    0.530 | 
     | CORE_Clock__L8_I27/Q         |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.059 |   1.348 |    0.589 | 
     | CORE_Clock__L9_I53/A         |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.003 |   1.351 |    0.592 | 
     | CORE_Clock__L9_I53/Q         |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.043 |   1.393 |    0.634 | 
     | CORE_Clock__L10_I102/A       |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.004 |   1.397 |    0.638 | 
     | CORE_Clock__L10_I102/Q       |   ^   | CORE_Clock__L10_N102 | CLKIN15 | 0.049 |   1.447 |    0.688 | 
     | master_clock_r_REG2984_S2/C  |   ^   | CORE_Clock__L10_N102 | DFSP1   | 0.002 |   1.449 |    0.690 | 
     | master_clock_r_REG2984_S2/Q  |   ^   | n28826               | DFSP1   | 0.296 |   1.744 |    0.985 | 
     | master_clock_r_REG2985_S2/SD |   ^   | n28826               | DFSC3   | 0.000 |   1.744 |    0.985 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.787 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.787 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.992 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.003 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.030 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.032 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.072 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.082 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.097 |   0.420 |    1.179 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.005 |   0.425 |    1.184 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.098 |   0.524 |    1.283 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   0.527 |    1.286 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   0.580 |    1.339 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   0.603 |    1.362 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   0.664 |    1.423 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   0.667 |    1.426 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.049 |   0.716 |    1.475 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.010 |   0.726 |    1.485 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.059 |   0.784 |    1.543 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.003 |   0.788 |    1.547 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.043 |   0.830 |    1.589 | 
     | CORE_Clock__L10_I102/A      |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.004 |   0.834 |    1.593 | 
     | CORE_Clock__L10_I102/Q      |   ^   | CORE_Clock__L10_N102 | CLKIN15 | 0.049 |   0.884 |    1.642 | 
     | master_clock_r_REG2985_S2/C |   ^   | CORE_Clock__L10_N102 | DFSC3   | 0.002 |   0.885 |    1.644 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin master_clock_r_REG327_S8/C 
Endpoint:   master_clock_r_REG327_S8/SD     (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1241_S12_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.853
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.953
  Arrival Time                  1.712
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.348 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.348 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.032 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.043 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.070 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.073 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.117 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.127 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.224 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.227 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.334 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.337 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.379 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.383 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.449 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    0.466 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   1.257 |    0.498 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.267 |    0.508 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.323 |    0.564 | 
     | CORE_Clock__L9_I77/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.326 |    0.567 | 
     | CORE_Clock__L9_I77/Q            |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.366 |    0.607 | 
     | CORE_Clock__L10_I149/A          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   1.368 |    0.609 | 
     | CORE_Clock__L10_I149/Q          |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.046 |   1.414 |    0.655 | 
     | master_clock_r_REG1241_S12_IP/C |   ^   | CORE_Clock__L10_N149 | DFSEC1  | 0.002 |   1.416 |    0.657 | 
     | master_clock_r_REG1241_S12_IP/Q |   ^   | n30498               | DFSEC1  | 0.296 |   1.712 |    0.953 | 
     | master_clock_r_REG327_S8/SD     |   ^   | n30498               | DFSP1   | 0.000 |   1.712 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    0.787 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.787 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.992 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.003 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.030 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.032 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.072 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.082 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.179 | 
     | CORE_Clock__L4_I5/A        |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.182 | 
     | CORE_Clock__L4_I5/Q        |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.289 | 
     | CORE_Clock__L5_I6/A        |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.292 | 
     | CORE_Clock__L5_I6/Q        |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.334 | 
     | CORE_Clock__L6_I12/A       |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.338 | 
     | CORE_Clock__L6_I12/Q       |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.404 | 
     | CORE_Clock__L7_I22/A       |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.421 | 
     | CORE_Clock__L7_I22/Q       |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.453 | 
     | CORE_Clock__L8_I45/A       |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.463 | 
     | CORE_Clock__L8_I45/Q       |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    1.519 | 
     | CORE_Clock__L9_I77/A       |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    1.522 | 
     | CORE_Clock__L9_I77/Q       |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   0.803 |    1.562 | 
     | CORE_Clock__L10_I149/A     |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   0.805 |    1.564 | 
     | CORE_Clock__L10_I149/Q     |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.046 |   0.851 |    1.610 | 
     | master_clock_r_REG327_S8/C |   ^   | CORE_Clock__L10_N149 | DFSP1   | 0.002 |   0.853 |    1.612 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin master_clock_r_REG1389_S12_IP/C 
Endpoint:   master_clock_r_REG1389_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG933_S12_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.891
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.991
  Arrival Time                  1.750
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.348 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.348 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.032 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.043 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.070 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.073 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.117 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.127 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.224 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.227 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.334 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.337 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.379 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.383 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.449 | 
     | CORE_Clock__L7_I24/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.224 |    0.465 | 
     | CORE_Clock__L7_I24/Q             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   1.273 |    0.514 | 
     | CORE_Clock__L8_I47/A             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.019 |   1.293 |    0.534 | 
     | CORE_Clock__L8_I47/Q             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.063 |   1.356 |    0.597 | 
     | CORE_Clock__L9_I80/A             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   1.360 |    0.601 | 
     | CORE_Clock__L9_I80/Q             |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.038 |   1.398 |    0.639 | 
     | CORE_Clock__L10_I154/A           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.003 |   1.401 |    0.642 | 
     | CORE_Clock__L10_I154/Q           |   ^   | CORE_Clock__L10_N154 | CLKIN15 | 0.042 |   1.443 |    0.684 | 
     | master_clock_r_REG933_S12_IP/C   |   ^   | CORE_Clock__L10_N154 | DFSEC1  | 0.002 |   1.445 |    0.686 | 
     | master_clock_r_REG933_S12_IP/Q   |   ^   | n30735               | DFSEC1  | 0.304 |   1.750 |    0.991 | 
     | master_clock_r_REG1389_S12_IP/SD |   ^   | n30735               | DFSEC1  | 0.000 |   1.750 |    0.991 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.787 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.787 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.030 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.032 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.072 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.082 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.179 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.182 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.289 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.292 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.334 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.338 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.404 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.420 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.469 | 
     | CORE_Clock__L8_I47/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.019 |   0.730 |    1.489 | 
     | CORE_Clock__L8_I47/Q            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.063 |   0.793 |    1.552 | 
     | CORE_Clock__L9_I79/A            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.003 |   0.796 |    1.555 | 
     | CORE_Clock__L9_I79/Q            |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.039 |   0.835 |    1.594 | 
     | CORE_Clock__L10_I153/A          |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.003 |   0.838 |    1.597 | 
     | CORE_Clock__L10_I153/Q          |   ^   | CORE_Clock__L10_N153 | CLKIN15 | 0.052 |   0.889 |    1.648 | 
     | master_clock_r_REG1389_S12_IP/C |   ^   | CORE_Clock__L10_N153 | DFSEC1  | 0.001 |   0.891 |    1.650 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin master_clock_r_REG1005_S8_IP/C 
Endpoint:   master_clock_r_REG1005_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2764_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.865
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.965
  Arrival Time                  1.724
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |   -0.348 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.348 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.032 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.043 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.070 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.072 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.117 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.126 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.224 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.229 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.333 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.342 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.368 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.373 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.452 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.215 |    0.456 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.261 |    0.502 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.267 |    0.508 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.327 |    0.567 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.329 |    0.570 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.369 |    0.609 | 
     | CORE_Clock__L10_I68/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.002 |   1.371 |    0.612 | 
     | CORE_Clock__L10_I68/Q           |   ^   | CORE_Clock__L10_N68 | CLKIN15 | 0.050 |   1.421 |    0.662 | 
     | master_clock_r_REG2764_S8_IP/C  |   ^   | CORE_Clock__L10_N68 | DFSEC1  | 0.001 |   1.422 |    0.663 | 
     | master_clock_r_REG2764_S8_IP/Q  |   ^   | n29024              | DFSEC1  | 0.303 |   1.724 |    0.965 | 
     | master_clock_r_REG1005_S8_IP/SD |   ^   | n29024              | DFSEC1  | 0.000 |   1.724 |    0.965 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.787 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.787 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.992 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.003 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.030 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.032 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.072 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.082 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.179 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.184 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.288 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.297 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.323 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.328 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.407 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.407 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.454 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.468 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.530 | 
     | CORE_Clock__L9_I31/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   0.774 |    1.533 | 
     | CORE_Clock__L9_I31/Q           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   0.812 |    1.572 | 
     | CORE_Clock__L10_I60/A          |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   0.814 |    1.574 | 
     | CORE_Clock__L10_I60/Q          |   ^   | CORE_Clock__L10_N60 | CLKIN15 | 0.047 |   0.861 |    1.621 | 
     | master_clock_r_REG1005_S8_IP/C |   ^   | CORE_Clock__L10_N60 | DFSEC1  | 0.004 |   0.865 |    1.624 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin master_clock_r_REG2867_S8_IP/C 
Endpoint:   master_clock_r_REG2867_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1197_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.870
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.970
  Arrival Time                  1.730
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |   -0.348 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.348 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.032 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.042 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.070 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.072 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.116 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.126 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.224 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.229 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.333 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.341 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.368 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.372 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.452 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.215 |    0.456 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.261 |    0.502 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.267 |    0.508 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.327 |    0.567 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.329 |    0.570 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.369 |    0.609 | 
     | CORE_Clock__L10_I68/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.002 |   1.371 |    0.612 | 
     | CORE_Clock__L10_I68/Q           |   ^   | CORE_Clock__L10_N68 | CLKIN15 | 0.050 |   1.421 |    0.662 | 
     | master_clock_r_REG1197_S8_IP/C  |   ^   | CORE_Clock__L10_N68 | DFSEC1  | 0.001 |   1.422 |    0.663 | 
     | master_clock_r_REG1197_S8_IP/Q  |   ^   | n30521              | DFSEC1  | 0.307 |   1.730 |    0.970 | 
     | master_clock_r_REG2867_S8_IP/SD |   ^   | n30521              | DFSEC1  | 0.000 |   1.730 |    0.970 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.788 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.788 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.993 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.003 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.030 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.032 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.073 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.082 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.179 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.185 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.288 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.297 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.323 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.328 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.407 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.408 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.454 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.468 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.530 | 
     | CORE_Clock__L9_I32/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.004 |   0.775 |    1.534 | 
     | CORE_Clock__L9_I32/Q           |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.040 |   0.814 |    1.574 | 
     | CORE_Clock__L10_I62/A          |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.003 |   0.817 |    1.577 | 
     | CORE_Clock__L10_I62/Q          |   ^   | CORE_Clock__L10_N62 | CLKIN15 | 0.050 |   0.868 |    1.627 | 
     | master_clock_r_REG2867_S8_IP/C |   ^   | CORE_Clock__L10_N62 | DFSEC1  | 0.002 |   0.870 |    1.630 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin master_clock_r_REG325_S14/C 
Endpoint:   master_clock_r_REG325_S14/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG29_S8_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.863
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.963
  Arrival Time                  1.723
  Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |   -0.349 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.349 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.031 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.041 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.069 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.071 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.116 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.125 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.223 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.225 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.335 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.099 |    0.339 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.140 |    0.380 | 
     | CORE_Clock__L6_I8/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.151 |    0.390 | 
     | CORE_Clock__L6_I8/Q          |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   1.200 |    0.440 | 
     | CORE_Clock__L7_I18/A         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   1.215 |    0.455 | 
     | CORE_Clock__L7_I18/Q         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   1.258 |    0.498 | 
     | CORE_Clock__L8_I35/A         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.269 |    0.508 | 
     | CORE_Clock__L8_I35/Q         |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.050 |   1.319 |    0.559 | 
     | CORE_Clock__L9_I66/A         |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.329 |    0.568 | 
     | CORE_Clock__L9_I66/Q         |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.368 |    0.608 | 
     | CORE_Clock__L10_I128/A       |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.003 |   1.371 |    0.611 | 
     | CORE_Clock__L10_I128/Q       |   ^   | CORE_Clock__L10_N128 | CLKIN15 | 0.053 |   1.424 |    0.663 | 
     | master_clock_r_REG29_S8_IP/C |   ^   | CORE_Clock__L10_N128 | DFSEC1  | 0.002 |   1.426 |    0.665 | 
     | master_clock_r_REG29_S8_IP/Q |   ^   | n31510               | DFSEC1  | 0.297 |   1.723 |    0.963 | 
     | master_clock_r_REG325_S14/SD |   ^   | n31510               | DFSP1   | 0.000 |   1.723 |    0.963 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.789 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.789 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.994 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.004 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.031 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.033 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.073 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.083 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.181 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.183 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.293 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   0.536 |    1.296 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   0.577 |    1.337 | 
     | CORE_Clock__L6_I8/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   0.587 |    1.348 | 
     | CORE_Clock__L6_I8/Q         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   0.637 |    1.398 | 
     | CORE_Clock__L7_I18/A        |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   0.652 |    1.413 | 
     | CORE_Clock__L7_I18/Q        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   0.695 |    1.455 | 
     | CORE_Clock__L8_I35/A        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   0.706 |    1.466 | 
     | CORE_Clock__L8_I35/Q        |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.050 |   0.756 |    1.516 | 
     | CORE_Clock__L9_I66/A        |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   0.766 |    1.526 | 
     | CORE_Clock__L9_I66/Q        |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   0.805 |    1.565 | 
     | CORE_Clock__L10_I128/A      |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.003 |   0.808 |    1.568 | 
     | CORE_Clock__L10_I128/Q      |   ^   | CORE_Clock__L10_N128 | CLKIN15 | 0.053 |   0.861 |    1.621 | 
     | master_clock_r_REG325_S14/C |   ^   | CORE_Clock__L10_N128 | DFSP1   | 0.002 |   0.863 |    1.623 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin master_clock_r_REG3035_S3/C 
Endpoint:   master_clock_r_REG3035_S3/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3060_S2/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.857
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.957
  Arrival Time                  1.717
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |   -0.349 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.349 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.031 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.041 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.069 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.071 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.115 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.125 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.223 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.986 |    0.225 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.095 |    0.335 | 
     | CORE_Clock__L5_I5/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.099 |    0.338 | 
     | CORE_Clock__L5_I5/Q          |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   1.142 |    0.381 | 
     | CORE_Clock__L6_I11/A         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.156 |    0.395 | 
     | CORE_Clock__L6_I11/Q         |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   1.202 |    0.442 | 
     | CORE_Clock__L7_I21/A         |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   1.210 |    0.450 | 
     | CORE_Clock__L7_I21/Q         |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   1.262 |    0.501 | 
     | CORE_Clock__L8_I44/A         |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   1.270 |    0.509 | 
     | CORE_Clock__L8_I44/Q         |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.047 |   1.317 |    0.556 | 
     | CORE_Clock__L9_I76/A         |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.008 |   1.324 |    0.564 | 
     | CORE_Clock__L9_I76/Q         |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.040 |   1.364 |    0.603 | 
     | CORE_Clock__L10_I146/A       |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.003 |   1.368 |    0.607 | 
     | CORE_Clock__L10_I146/Q       |   ^   | CORE_Clock__L10_N146 | CLKIN15 | 0.049 |   1.417 |    0.656 | 
     | master_clock_r_REG3060_S2/C  |   ^   | CORE_Clock__L10_N146 | DFSP1   | 0.002 |   1.420 |    0.659 | 
     | master_clock_r_REG3060_S2/Q  |   ^   | n28811               | DFSP1   | 0.298 |   1.717 |    0.957 | 
     | master_clock_r_REG3035_S3/SD |   ^   | n28811               | DFSP1   | 0.000 |   1.717 |    0.957 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.789 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.789 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.994 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.004 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.031 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.034 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.074 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.084 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.181 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.183 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.293 | 
     | CORE_Clock__L5_I5/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.296 | 
     | CORE_Clock__L5_I5/Q         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.339 | 
     | CORE_Clock__L6_I11/A        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.354 | 
     | CORE_Clock__L6_I11/Q        |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.400 | 
     | CORE_Clock__L7_I21/A        |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.408 | 
     | CORE_Clock__L7_I21/Q        |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    1.460 | 
     | CORE_Clock__L8_I44/A        |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    1.468 | 
     | CORE_Clock__L8_I44/Q        |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.047 |   0.754 |    1.514 | 
     | CORE_Clock__L9_I76/A        |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.007 |   0.761 |    1.522 | 
     | CORE_Clock__L9_I76/Q        |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.040 |   0.801 |    1.562 | 
     | CORE_Clock__L10_I146/A      |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.003 |   0.804 |    1.565 | 
     | CORE_Clock__L10_I146/Q      |   ^   | CORE_Clock__L10_N146 | CLKIN15 | 0.049 |   0.854 |    1.615 | 
     | master_clock_r_REG3035_S3/C |   ^   | CORE_Clock__L10_N146 | DFSP1   | 0.003 |   0.857 |    1.617 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin master_clock_r_REG1415_S23_IP/C 
Endpoint:   master_clock_r_REG1415_S23_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1272_S23_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.854
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.954
  Arrival Time                  1.716
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.350 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.350 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.030 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.040 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.068 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.070 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.115 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.124 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.222 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.225 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.332 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.335 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.377 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.381 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.447 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    0.463 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   1.257 |    0.496 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.267 |    0.506 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.323 |    0.562 | 
     | CORE_Clock__L9_I78/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.326 |    0.565 | 
     | CORE_Clock__L9_I78/Q             |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.366 |    0.604 | 
     | CORE_Clock__L10_I150/A           |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.368 |    0.607 | 
     | CORE_Clock__L10_I150/Q           |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   1.415 |    0.654 | 
     | master_clock_r_REG1272_S23_IP/C  |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.002 |   1.416 |    0.655 | 
     | master_clock_r_REG1272_S23_IP/Q  |   ^   | n30475               | DFSEC1  | 0.299 |   1.716 |    0.954 | 
     | master_clock_r_REG1415_S23_IP/SD |   ^   | n30475               | DFSEC1  | 0.000 |   1.716 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.790 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.790 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.995 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.005 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.032 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.034 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.074 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.084 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.182 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.184 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.291 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.294 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.336 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.340 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.406 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.423 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.455 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.465 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    1.521 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    1.524 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.802 |    1.564 | 
     | CORE_Clock__L10_I150/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    1.566 | 
     | CORE_Clock__L10_I150/Q          |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   0.852 |    1.613 | 
     | master_clock_r_REG1415_S23_IP/C |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.003 |   0.854 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin master_clock_r_REG921_S11/C 
Endpoint:   master_clock_r_REG921_S11/SD    (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2795_S21_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.866
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.966
  Arrival Time                  1.728
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |   -0.350 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.350 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.030 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.040 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.068 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.070 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.115 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.124 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.222 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.225 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.332 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.344 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.371 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.376 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.440 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.444 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.492 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.511 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.572 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.575 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.376 |    0.614 | 
     | CORE_Clock__L10_I163/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.378 |    0.617 | 
     | CORE_Clock__L10_I163/Q          |   ^   | CORE_Clock__L10_N163 | CLKIN15 | 0.051 |   1.429 |    0.668 | 
     | master_clock_r_REG2795_S21_IP/C |   ^   | CORE_Clock__L10_N163 | DFSEC1  | 0.001 |   1.430 |    0.669 | 
     | master_clock_r_REG2795_S21_IP/Q |   ^   | n28998               | DFSEC1  | 0.298 |   1.728 |    0.966 | 
     | master_clock_r_REG921_S11/SD    |   ^   | n28998               | DFSP3   | 0.000 |   1.728 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    0.790 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.790 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.995 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.005 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.032 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.034 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.074 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.084 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.182 | 
     | CORE_Clock__L4_I7/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.185 | 
     | CORE_Clock__L4_I7/Q         |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.291 | 
     | CORE_Clock__L5_I8/A         |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.304 | 
     | CORE_Clock__L5_I8/Q         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.331 | 
     | CORE_Clock__L6_I14/A        |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.336 | 
     | CORE_Clock__L6_I14/Q        |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.399 | 
     | CORE_Clock__L7_I26/A        |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.403 | 
     | CORE_Clock__L7_I26/Q        |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.452 | 
     | CORE_Clock__L8_I51/A        |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   0.706 |    1.468 | 
     | CORE_Clock__L8_I51/Q        |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   0.768 |    1.530 | 
     | CORE_Clock__L9_I85/A        |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   0.771 |    1.533 | 
     | CORE_Clock__L9_I85/Q        |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.040 |   0.811 |    1.572 | 
     | CORE_Clock__L10_I165/A      |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   0.814 |    1.575 | 
     | CORE_Clock__L10_I165/Q      |   ^   | CORE_Clock__L10_N165 | CLKIN15 | 0.052 |   0.865 |    1.627 | 
     | master_clock_r_REG921_S11/C |   ^   | CORE_Clock__L10_N165 | DFSP3   | 0.001 |   0.866 |    1.628 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin master_clock_r_REG1340_S11_IP/C 
Endpoint:   master_clock_r_REG1340_S11_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG940_S11_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.869
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.969
  Arrival Time                  1.731
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.350 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.350 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.030 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.040 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.068 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.070 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.114 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.124 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.222 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.225 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.332 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.344 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.371 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.376 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.440 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.443 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.492 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.511 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.572 | 
     | CORE_Clock__L9_I83/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.575 | 
     | CORE_Clock__L9_I83/Q             |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.377 |    0.615 | 
     | CORE_Clock__L10_I160/A           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.002 |   1.378 |    0.617 | 
     | CORE_Clock__L10_I160/Q           |   ^   | CORE_Clock__L10_N160 | CLKIN15 | 0.046 |   1.425 |    0.664 | 
     | master_clock_r_REG940_S11_IP/C   |   ^   | CORE_Clock__L10_N160 | DFSEC1  | 0.001 |   1.426 |    0.664 | 
     | master_clock_r_REG940_S11_IP/Q   |   ^   | n30728               | DFSEC1  | 0.305 |   1.731 |    0.969 | 
     | master_clock_r_REG1340_S11_IP/SD |   ^   | n30728               | DFSEC1  | 0.000 |   1.731 |    0.969 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.790 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.790 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.995 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.005 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.032 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.034 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.075 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.084 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.182 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.185 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.292 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.304 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.331 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.336 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.399 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.403 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.452 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.471 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    1.532 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    1.535 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   0.813 |    1.574 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   0.815 |    1.577 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   0.867 |    1.628 | 
     | master_clock_r_REG1340_S11_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.002 |   0.869 |    1.631 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin master_clock_r_REG1367_S12_IP/C 
Endpoint:   master_clock_r_REG1367_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1394_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.872
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.972
  Arrival Time                  1.734
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.350 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.350 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.030 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.040 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.068 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.070 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.114 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.124 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.222 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.225 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.332 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.344 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.371 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.376 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.439 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.443 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.492 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.511 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.572 | 
     | CORE_Clock__L9_I83/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.575 | 
     | CORE_Clock__L9_I83/Q             |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.377 |    0.615 | 
     | CORE_Clock__L10_I160/A           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.002 |   1.378 |    0.617 | 
     | CORE_Clock__L10_I160/Q           |   ^   | CORE_Clock__L10_N160 | CLKIN15 | 0.046 |   1.425 |    0.663 | 
     | master_clock_r_REG1394_S12_IP/C  |   ^   | CORE_Clock__L10_N160 | DFSEC1  | 0.001 |   1.426 |    0.665 | 
     | master_clock_r_REG1394_S12_IP/Q  |   ^   | n30360               | DFSEC1  | 0.308 |   1.734 |    0.972 | 
     | master_clock_r_REG1367_S12_IP/SD |   ^   | n30360               | DFSEC1  | 0.000 |   1.734 |    0.972 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.790 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.790 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.995 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.005 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.032 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.034 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.075 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.085 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.182 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.185 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.292 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.304 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.331 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.336 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.399 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.403 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.452 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.471 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    1.532 | 
     | CORE_Clock__L9_I83/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    1.535 | 
     | CORE_Clock__L9_I83/Q            |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   0.813 |    1.575 | 
     | CORE_Clock__L10_I161/A          |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.003 |   0.816 |    1.578 | 
     | CORE_Clock__L10_I161/Q          |   ^   | CORE_Clock__L10_N161 | CLKIN15 | 0.053 |   0.870 |    1.631 | 
     | master_clock_r_REG1367_S12_IP/C |   ^   | CORE_Clock__L10_N161 | DFSEC1  | 0.003 |   0.872 |    1.634 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin master_clock_r_REG223_S8_IP/C 
Endpoint:   master_clock_r_REG223_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1421_S8_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.885
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.985
  Arrival Time                  1.747
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |   -0.350 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.350 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.030 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.040 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.068 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.070 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.114 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.124 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.222 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.225 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.331 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.344 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.371 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.376 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.439 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.443 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.492 | 
     | CORE_Clock__L8_I50/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.510 | 
     | CORE_Clock__L8_I50/Q           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.572 | 
     | CORE_Clock__L9_I83/A           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.575 | 
     | CORE_Clock__L9_I83/Q           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.377 |    0.615 | 
     | CORE_Clock__L10_I161/A         |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.003 |   1.379 |    0.618 | 
     | CORE_Clock__L10_I161/Q         |   ^   | CORE_Clock__L10_N161 | CLKIN15 | 0.053 |   1.433 |    0.671 | 
     | master_clock_r_REG1421_S8_IP/C |   ^   | CORE_Clock__L10_N161 | DFSEC1  | 0.002 |   1.435 |    0.673 | 
     | master_clock_r_REG1421_S8_IP/Q |   ^   | n30334               | DFSEC1  | 0.312 |   1.747 |    0.985 | 
     | master_clock_r_REG223_S8_IP/SD |   ^   | n30334               | DFSEC1  | 0.000 |   1.747 |    0.985 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.028 |    0.790 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.790 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.995 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.005 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.032 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.034 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.075 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.085 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.182 | 
     | CORE_Clock__L4_I5/A           |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.185 | 
     | CORE_Clock__L4_I5/Q           |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.292 | 
     | CORE_Clock__L5_I6/A           |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.294 | 
     | CORE_Clock__L5_I6/Q           |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.337 | 
     | CORE_Clock__L6_I12/A          |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.341 | 
     | CORE_Clock__L6_I12/Q          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.407 | 
     | CORE_Clock__L7_I24/A          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.423 | 
     | CORE_Clock__L7_I24/Q          |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.472 | 
     | CORE_Clock__L8_I48/A          |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    1.484 | 
     | CORE_Clock__L8_I48/Q          |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    1.547 | 
     | CORE_Clock__L9_I82/A          |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   0.790 |    1.551 | 
     | CORE_Clock__L9_I82/Q          |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.040 |   0.830 |    1.592 | 
     | CORE_Clock__L10_I159/A        |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   0.833 |    1.595 | 
     | CORE_Clock__L10_I159/Q        |   ^   | CORE_Clock__L10_N159 | CLKIN15 | 0.050 |   0.884 |    1.645 | 
     | master_clock_r_REG223_S8_IP/C |   ^   | CORE_Clock__L10_N159 | DFSEC1  | 0.002 |   0.885 |    1.647 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin master_clock_r_REG1212_S12_IP/C 
Endpoint:   master_clock_r_REG1212_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2893_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.854
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.954
  Arrival Time                  1.717
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.114 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.221 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.224 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.331 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.333 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.376 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.380 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.446 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    0.462 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   1.257 |    0.495 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.267 |    0.505 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.323 |    0.561 | 
     | CORE_Clock__L9_I77/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.326 |    0.564 | 
     | CORE_Clock__L9_I77/Q             |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.366 |    0.603 | 
     | CORE_Clock__L10_I148/A           |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   1.368 |    0.606 | 
     | CORE_Clock__L10_I148/Q           |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   1.416 |    0.654 | 
     | master_clock_r_REG2893_S12_IP/C  |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.002 |   1.418 |    0.655 | 
     | master_clock_r_REG2893_S12_IP/Q  |   ^   | n28910               | DFSEC1  | 0.299 |   1.717 |    0.954 | 
     | master_clock_r_REG1212_S12_IP/SD |   ^   | n28910               | DFSEC1  | 0.000 |   1.717 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.006 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.033 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.035 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.075 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.085 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.185 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.292 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.295 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.341 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.407 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.424 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.456 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.466 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    1.522 | 
     | CORE_Clock__L9_I77/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    1.525 | 
     | CORE_Clock__L9_I77/Q            |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   0.803 |    1.565 | 
     | CORE_Clock__L10_I148/A          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   0.805 |    1.568 | 
     | CORE_Clock__L10_I148/Q          |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   0.853 |    1.615 | 
     | master_clock_r_REG1212_S12_IP/C |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.001 |   0.854 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin master_clock_r_REG951_S7_IP/C 
Endpoint:   master_clock_r_REG951_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1293_S7_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.863
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.963
  Arrival Time                  1.726
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.114 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.221 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.226 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.330 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.338 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.365 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.370 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.449 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.211 |    0.449 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.258 |    0.496 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.015 |   1.273 |    0.511 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.335 |    0.573 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.338 |    0.576 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.377 |    0.615 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.002 |   1.379 |    0.617 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.045 |   1.424 |    0.662 | 
     | master_clock_r_REG1293_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   1.427 |    0.664 | 
     | master_clock_r_REG1293_S7_IP/Q |   ^   | n30456              | DFSEC1  | 0.299 |   1.726 |    0.963 | 
     | master_clock_r_REG951_S7_IP/SD |   ^   | n30456              | DFSEC1  | 0.000 |   1.726 |    0.963 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock               |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.006 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.033 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.035 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.075 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.085 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.182 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.188 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.291 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.300 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.326 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.331 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.410 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.410 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.457 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.015 |   0.710 |    1.472 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   0.772 |    1.534 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   0.775 |    1.537 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   0.814 |    1.576 | 
     | CORE_Clock__L10_I65/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.002 |   0.816 |    1.578 | 
     | CORE_Clock__L10_I65/Q         |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.045 |   0.861 |    1.623 | 
     | master_clock_r_REG951_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.002 |   0.863 |    1.626 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin master_clock_r_REG2887_S12_IP/C 
Endpoint:   master_clock_r_REG2887_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG993_S12_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.856
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.956
  Arrival Time                  1.718
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.221 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.224 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.331 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.333 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.376 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.380 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.446 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    0.462 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   1.257 |    0.494 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.267 |    0.505 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.323 |    0.560 | 
     | CORE_Clock__L9_I77/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.326 |    0.563 | 
     | CORE_Clock__L9_I77/Q             |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.366 |    0.603 | 
     | CORE_Clock__L10_I148/A           |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   1.368 |    0.606 | 
     | CORE_Clock__L10_I148/Q           |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   1.416 |    0.654 | 
     | master_clock_r_REG993_S12_IP/C   |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.003 |   1.419 |    0.656 | 
     | master_clock_r_REG993_S12_IP/Q   |   ^   | n30679               | DFSEC1  | 0.299 |   1.718 |    0.956 | 
     | master_clock_r_REG2887_S12_IP/SD |   ^   | n30679               | DFSEC1  | 0.000 |   1.718 |    0.956 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.006 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.033 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.035 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.085 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.186 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.292 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.295 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.342 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.408 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.424 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.456 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.466 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    1.522 | 
     | CORE_Clock__L9_I77/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    1.525 | 
     | CORE_Clock__L9_I77/Q            |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   0.803 |    1.565 | 
     | CORE_Clock__L10_I148/A          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   0.805 |    1.568 | 
     | CORE_Clock__L10_I148/Q          |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   0.853 |    1.615 | 
     | master_clock_r_REG2887_S12_IP/C |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.003 |   0.856 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin master_clock_r_REG1224_S14_IP/C 
Endpoint:   master_clock_r_REG1224_S14_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2617_S14_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.868
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.968
  Arrival Time                  1.731
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.221 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.226 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.330 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.338 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.365 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.369 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.449 | 
     | CORE_Clock__L7_I9/A              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.211 |    0.449 | 
     | CORE_Clock__L7_I9/Q              |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.258 |    0.495 | 
     | CORE_Clock__L8_I17/A             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.272 |    0.510 | 
     | CORE_Clock__L8_I17/Q             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   1.334 |    0.571 | 
     | CORE_Clock__L9_I31/A             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.337 |    0.575 | 
     | CORE_Clock__L9_I31/Q             |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   1.376 |    0.613 | 
     | CORE_Clock__L10_I61/A            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.378 |    0.615 | 
     | CORE_Clock__L10_I61/Q            |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.426 |    0.664 | 
     | master_clock_r_REG2617_S14_IP/C  |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.001 |   1.428 |    0.665 | 
     | master_clock_r_REG2617_S14_IP/Q  |   ^   | n29166              | DFSEC1  | 0.303 |   1.731 |    0.968 | 
     | master_clock_r_REG1224_S14_IP/SD |   ^   | n29166              | DFSEC1  | 0.000 |   1.731 |    0.968 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.006 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.033 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.035 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.186 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.293 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.305 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.332 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.337 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.401 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.404 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.453 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   0.706 |    1.469 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   0.768 |    1.531 | 
     | CORE_Clock__L9_I85/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   0.771 |    1.534 | 
     | CORE_Clock__L9_I85/Q            |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.040 |   0.811 |    1.573 | 
     | CORE_Clock__L10_I164/A          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   0.813 |    1.576 | 
     | CORE_Clock__L10_I164/Q          |   ^   | CORE_Clock__L10_N164 | CLKIN15 | 0.051 |   0.865 |    1.627 | 
     | master_clock_r_REG1224_S14_IP/C |   ^   | CORE_Clock__L10_N164 | DFSEC1  | 0.003 |   0.868 |    1.631 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin master_clock_r_REG1266_S21_IP/C 
Endpoint:   master_clock_r_REG1266_S21_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1324_S21_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.869
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.969
  Arrival Time                  1.732
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.221 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.224 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.331 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.343 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.370 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.375 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.438 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.442 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.491 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.510 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.571 | 
     | CORE_Clock__L9_I84/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.574 | 
     | CORE_Clock__L9_I84/Q             |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.376 |    0.613 | 
     | CORE_Clock__L10_I162/A           |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.379 |    0.616 | 
     | CORE_Clock__L10_I162/Q           |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   1.430 |    0.667 | 
     | master_clock_r_REG1324_S21_IP/C  |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.002 |   1.432 |    0.670 | 
     | master_clock_r_REG1324_S21_IP/Q  |   ^   | n30427               | DFSEC1  | 0.300 |   1.732 |    0.969 | 
     | master_clock_r_REG1266_S21_IP/SD |   ^   | n30427               | DFSEC1  | 0.000 |   1.732 |    0.969 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.006 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.033 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.035 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.186 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.293 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.305 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.332 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.337 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.401 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.404 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.453 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.472 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    1.533 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    1.536 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   0.813 |    1.575 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   0.816 |    1.578 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   0.867 |    1.629 | 
     | master_clock_r_REG1266_S21_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.002 |   0.869 |    1.632 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin master_clock_r_REG1250_S7_IP/C 
Endpoint:   master_clock_r_REG1250_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2595_S7_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.865
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.965
  Arrival Time                  1.728
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.226 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.329 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.338 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.364 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.369 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.449 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.211 |    0.449 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.258 |    0.495 | 
     | CORE_Clock__L8_I17/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.272 |    0.509 | 
     | CORE_Clock__L8_I17/Q            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   1.334 |    0.571 | 
     | CORE_Clock__L9_I31/A            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.337 |    0.574 | 
     | CORE_Clock__L9_I31/Q            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   1.376 |    0.613 | 
     | CORE_Clock__L10_I61/A           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.378 |    0.615 | 
     | CORE_Clock__L10_I61/Q           |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.426 |    0.664 | 
     | master_clock_r_REG2595_S7_IP/C  |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.002 |   1.429 |    0.666 | 
     | master_clock_r_REG2595_S7_IP/Q  |   ^   | n29184              | DFSEC1  | 0.299 |   1.728 |    0.965 | 
     | master_clock_r_REG1250_S7_IP/SD |   ^   | n29184              | DFSEC1  | 0.000 |   1.728 |    0.965 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.006 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.033 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.035 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.188 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.292 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.300 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.327 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.331 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.457 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.472 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.533 | 
     | CORE_Clock__L9_I31/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   0.774 |    1.537 | 
     | CORE_Clock__L9_I31/Q           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   0.812 |    1.575 | 
     | CORE_Clock__L10_I61/A          |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   0.814 |    1.577 | 
     | CORE_Clock__L10_I61/Q          |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   0.863 |    1.626 | 
     | master_clock_r_REG1250_S7_IP/C |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.002 |   0.865 |    1.628 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin master_clock_r_REG1255_S21_IP/C 
Endpoint:   master_clock_r_REG1255_S21_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1254_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.822
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.923
  Arrival Time                  1.685
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.351 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.351 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.029 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.067 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.224 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.330 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.342 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.370 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.375 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.438 | 
     | CORE_Clock__L7_I27/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.442 | 
     | CORE_Clock__L7_I27/Q             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.232 |    0.469 | 
     | CORE_Clock__L8_I52/A             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.235 |    0.472 | 
     | CORE_Clock__L8_I52/Q             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.287 |    0.524 | 
     | CORE_Clock__L9_I87/A             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.290 |    0.528 | 
     | CORE_Clock__L9_I87/Q             |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.039 |   1.330 |    0.567 | 
     | CORE_Clock__L10_I169/A           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.333 |    0.570 | 
     | CORE_Clock__L10_I169/Q           |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.379 |    0.616 | 
     | master_clock_r_REG1254_S12_IP/C  |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.001 |   1.380 |    0.617 | 
     | master_clock_r_REG1254_S12_IP/Q  |   ^   | n30488               | DFSEC1  | 0.305 |   1.685 |    0.923 | 
     | master_clock_r_REG1255_S21_IP/SD |   ^   | n30488               | DFSEC1  | 0.000 |   1.685 |    0.923 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.186 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.293 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.305 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.332 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.338 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.401 | 
     | CORE_Clock__L7_I27/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.405 | 
     | CORE_Clock__L7_I27/Q            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   0.668 |    1.431 | 
     | CORE_Clock__L8_I52/A            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   0.672 |    1.435 | 
     | CORE_Clock__L8_I52/Q            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   0.724 |    1.487 | 
     | CORE_Clock__L9_I87/A            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   0.727 |    1.490 | 
     | CORE_Clock__L9_I87/Q            |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.039 |   0.767 |    1.530 | 
     | CORE_Clock__L10_I168/A          |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   0.770 |    1.533 | 
     | CORE_Clock__L10_I168/Q          |   ^   | CORE_Clock__L10_N168 | CLKIN15 | 0.051 |   0.821 |    1.584 | 
     | master_clock_r_REG1255_S21_IP/C |   ^   | CORE_Clock__L10_N168 | DFSEC1  | 0.002 |   0.822 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin master_clock_r_REG1344_S8_IP/C 
Endpoint:   master_clock_r_REG1344_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1400_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.864
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.964
  Arrival Time                  1.727
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.225 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.329 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.338 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.364 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.369 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.448 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.211 |    0.448 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.258 |    0.495 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.015 |   1.273 |    0.510 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.335 |    0.572 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.338 |    0.575 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.377 |    0.614 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   1.379 |    0.616 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.045 |   1.425 |    0.662 | 
     | master_clock_r_REG1400_S8_IP/C  |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   1.427 |    0.664 | 
     | master_clock_r_REG1400_S8_IP/Q  |   ^   | n30355              | DFSEC1  | 0.300 |   1.727 |    0.964 | 
     | master_clock_r_REG1344_S8_IP/SD |   ^   | n30355              | DFSEC1  | 0.000 |   1.727 |    0.964 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.188 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.292 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.301 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.327 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.332 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.458 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.015 |   0.710 |    1.473 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   0.772 |    1.535 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   0.775 |    1.538 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   0.814 |    1.577 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.002 |   0.816 |    1.579 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.045 |   0.862 |    1.625 | 
     | master_clock_r_REG1344_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   0.864 |    1.627 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin master_clock_r_REG2770_S23_IP/C 
Endpoint:   master_clock_r_REG2770_S23_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2607_S8_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.860
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.960
  Arrival Time                  1.723
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.223 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.330 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.333 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.375 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.379 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.445 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    0.462 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   1.257 |    0.494 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.267 |    0.504 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.323 |    0.560 | 
     | CORE_Clock__L9_I78/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.326 |    0.563 | 
     | CORE_Clock__L9_I78/Q             |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.366 |    0.602 | 
     | CORE_Clock__L10_I151/A           |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.368 |    0.605 | 
     | CORE_Clock__L10_I151/Q           |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   1.419 |    0.656 | 
     | master_clock_r_REG2607_S8_IP/C   |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.003 |   1.423 |    0.660 | 
     | master_clock_r_REG2607_S8_IP/Q   |   ^   | n29175               | DFSEC1  | 0.300 |   1.723 |    0.960 | 
     | master_clock_r_REG2770_S23_IP/SD |   ^   | n29175               | DFSEC1  | 0.000 |   1.723 |    0.960 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.186 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.293 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.296 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.342 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.408 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.425 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.457 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.467 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    1.523 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    1.526 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.802 |    1.566 | 
     | CORE_Clock__L10_I151/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    1.568 | 
     | CORE_Clock__L10_I151/Q          |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   0.856 |    1.619 | 
     | master_clock_r_REG2770_S23_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.004 |   0.860 |    1.623 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin master_clock_r_REG1171_S13_IP/C 
Endpoint:   master_clock_r_REG1171_S13_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1169_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.860
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.960
  Arrival Time                  1.723
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.225 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.329 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.338 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.364 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.369 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.448 | 
     | CORE_Clock__L7_I10/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.215 |    0.452 | 
     | CORE_Clock__L7_I10/Q             |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.261 |    0.498 | 
     | CORE_Clock__L8_I19/A             |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.267 |    0.504 | 
     | CORE_Clock__L8_I19/Q             |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.327 |    0.563 | 
     | CORE_Clock__L9_I35/A             |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.329 |    0.566 | 
     | CORE_Clock__L9_I35/Q             |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.369 |    0.606 | 
     | CORE_Clock__L10_I67/A            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.003 |   1.371 |    0.608 | 
     | CORE_Clock__L10_I67/Q            |   ^   | CORE_Clock__L10_N67 | CLKIN15 | 0.049 |   1.421 |    0.658 | 
     | master_clock_r_REG1169_S12_IP/C  |   ^   | CORE_Clock__L10_N67 | DFSEC1  | 0.002 |   1.423 |    0.660 | 
     | master_clock_r_REG1169_S12_IP/Q  |   ^   | n30542              | DFSEC1  | 0.300 |   1.723 |    0.960 | 
     | master_clock_r_REG1171_S13_IP/SD |   ^   | n30542              | DFSEC1  | 0.000 |   1.723 |    0.960 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.188 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.292 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.301 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.327 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.332 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   0.652 |    1.415 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.047 |   0.698 |    1.461 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   0.704 |    1.467 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   0.763 |    1.526 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   0.766 |    1.529 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   0.805 |    1.569 | 
     | CORE_Clock__L10_I67/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.003 |   0.808 |    1.571 | 
     | CORE_Clock__L10_I67/Q           |   ^   | CORE_Clock__L10_N67 | CLKIN15 | 0.049 |   0.858 |    1.621 | 
     | master_clock_r_REG1171_S13_IP/C |   ^   | CORE_Clock__L10_N67 | DFSEC1  | 0.002 |   0.860 |    1.623 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin master_clock_r_REG2871_S12_IP/C 
Endpoint:   master_clock_r_REG2871_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2872_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.882
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.982
  Arrival Time                  1.745
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.039 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.069 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.123 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.986 |    0.223 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.093 |    0.330 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.333 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   1.138 |    0.375 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.379 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.208 |    0.445 | 
     | CORE_Clock__L7_I24/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.224 |    0.461 | 
     | CORE_Clock__L7_I24/Q             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   1.273 |    0.510 | 
     | CORE_Clock__L8_I48/A             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   1.286 |    0.522 | 
     | CORE_Clock__L8_I48/Q             |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   1.349 |    0.586 | 
     | CORE_Clock__L9_I81/A             |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   1.352 |    0.589 | 
     | CORE_Clock__L9_I81/Q             |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   1.392 |    0.629 | 
     | CORE_Clock__L10_I157/A           |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.003 |   1.395 |    0.632 | 
     | CORE_Clock__L10_I157/Q           |   ^   | CORE_Clock__L10_N157 | CLKIN15 | 0.048 |   1.442 |    0.679 | 
     | master_clock_r_REG2872_S12_IP/C  |   ^   | CORE_Clock__L10_N157 | DFSEC1  | 0.003 |   1.446 |    0.682 | 
     | master_clock_r_REG2872_S12_IP/Q  |   ^   | n28924               | DFSEC1  | 0.300 |   1.745 |    0.982 | 
     | master_clock_r_REG2871_S12_IP/SD |   ^   | n28924               | DFSEC1  | 0.000 |   1.745 |    0.982 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.791 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.791 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.996 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.186 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.293 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.296 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.342 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.408 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.424 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    1.473 | 
     | CORE_Clock__L8_I48/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    1.486 | 
     | CORE_Clock__L8_I48/Q            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    1.549 | 
     | CORE_Clock__L9_I81/A            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   0.789 |    1.552 | 
     | CORE_Clock__L9_I81/Q            |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   0.829 |    1.592 | 
     | CORE_Clock__L10_I157/A          |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   0.832 |    1.595 | 
     | CORE_Clock__L10_I157/Q          |   ^   | CORE_Clock__L10_N157 | CLKIN15 | 0.048 |   0.879 |    1.642 | 
     | master_clock_r_REG2871_S12_IP/C |   ^   | CORE_Clock__L10_N157 | DFSEC1  | 0.003 |   0.882 |    1.645 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin master_clock_r_REG1433_S15_IP/C 
Endpoint:   master_clock_r_REG1433_S15_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1434_S13_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.862
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.962
  Arrival Time                  1.726
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.038 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.068 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.113 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.122 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.225 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.329 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.337 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.364 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.369 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.448 | 
     | CORE_Clock__L7_I9/A              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.211 |    0.448 | 
     | CORE_Clock__L7_I9/Q              |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.258 |    0.495 | 
     | CORE_Clock__L8_I17/A             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.272 |    0.509 | 
     | CORE_Clock__L8_I17/Q             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   1.334 |    0.571 | 
     | CORE_Clock__L9_I31/A             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.337 |    0.574 | 
     | CORE_Clock__L9_I31/Q             |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   1.376 |    0.612 | 
     | CORE_Clock__L10_I60/A            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.378 |    0.614 | 
     | CORE_Clock__L10_I60/Q            |   ^   | CORE_Clock__L10_N60 | CLKIN15 | 0.047 |   1.425 |    0.661 | 
     | master_clock_r_REG1434_S13_IP/C  |   ^   | CORE_Clock__L10_N60 | DFSEC1  | 0.002 |   1.426 |    0.663 | 
     | master_clock_r_REG1434_S13_IP/Q  |   ^   | n30322              | DFSEC1  | 0.299 |   1.726 |    0.962 | 
     | master_clock_r_REG1433_S15_IP/SD |   ^   | n30322              | DFSEC1  | 0.000 |   1.726 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.028 |    0.792 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.792 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.997 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.076 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.086 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.183 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.189 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.292 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.301 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.327 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.332 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.411 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.458 | 
     | CORE_Clock__L8_I17/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   0.709 |    1.472 | 
     | CORE_Clock__L8_I17/Q            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.062 |   0.771 |    1.534 | 
     | CORE_Clock__L9_I31/A            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   0.774 |    1.537 | 
     | CORE_Clock__L9_I31/Q            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.038 |   0.812 |    1.576 | 
     | CORE_Clock__L10_I60/A           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   0.814 |    1.578 | 
     | CORE_Clock__L10_I60/Q           |   ^   | CORE_Clock__L10_N60 | CLKIN15 | 0.047 |   0.861 |    1.625 | 
     | master_clock_r_REG1433_S15_IP/C |   ^   | CORE_Clock__L10_N60 | DFSEC1  | 0.001 |   0.862 |    1.626 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin master_clock_r_REG1323_S12_IP/C 
Endpoint:   master_clock_r_REG1323_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1381_S21_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.870
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.970
  Arrival Time                  1.733
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.802 |    0.038 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    0.068 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.876 |    0.112 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.886 |    0.122 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.983 |    0.220 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.223 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.093 |    0.330 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.105 |    0.342 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   1.133 |    0.369 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.138 |    0.374 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.201 |    0.437 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.205 |    0.441 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   1.253 |    0.490 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.272 |    0.509 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   1.334 |    0.570 | 
     | CORE_Clock__L9_I84/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.336 |    0.573 | 
     | CORE_Clock__L9_I84/Q             |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.376 |    0.612 | 
     | CORE_Clock__L10_I162/A           |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.379 |    0.615 | 
     | CORE_Clock__L10_I162/Q           |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   1.430 |    0.666 | 
     | master_clock_r_REG1381_S21_IP/C  |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.003 |   1.433 |    0.669 | 
     | master_clock_r_REG1381_S21_IP/Q  |   ^   | n30373               | DFSEC1  | 0.301 |   1.733 |    0.970 | 
     | master_clock_r_REG1323_S12_IP/SD |   ^   | n30373               | DFSEC1  | 0.000 |   1.733 |    0.970 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    0.792 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    0.792 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    0.997 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.036 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.184 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.187 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.294 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.306 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.333 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.338 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.401 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.405 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.454 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.473 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    1.534 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    1.537 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   0.813 |    1.576 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   0.815 |    1.579 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   0.867 |    1.630 | 
     | master_clock_r_REG1323_S12_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.003 |   0.870 |    1.633 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin master_clock_r_REG974_S8_IP/C 
Endpoint:   master_clock_r_REG974_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG975_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.865
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.965
  Arrival Time                  1.729
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |   -0.352 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |   -0.352 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.380 |   0.792 |    0.028 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.802 |    0.038 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.066 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.068 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.876 |    0.112 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.886 |    0.122 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.983 |    0.219 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.988 |    0.225 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   1.092 |    0.328 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.101 |    0.337 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   1.127 |    0.363 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.132 |    0.368 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   1.211 |    0.447 | 
     | CORE_Clock__L7_I12/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.003 |   1.214 |    0.450 | 
     | CORE_Clock__L7_I12/Q           |   v   | CORE_Clock__L7_N12  | CLKIN15 | 0.047 |   1.261 |    0.497 | 
     | CORE_Clock__L8_I23/A           |   v   | CORE_Clock__L7_N12  | CLKIN15 | 0.011 |   1.272 |    0.509 | 
     | CORE_Clock__L8_I23/Q           |   ^   | CORE_Clock__L8_N23  | CLKIN15 | 0.060 |   1.333 |    0.569 | 
     | CORE_Clock__L9_I45/A           |   ^   | CORE_Clock__L8_N23  | CLKIN15 | 0.003 |   1.336 |    0.572 | 
     | CORE_Clock__L9_I45/Q           |   v   | CORE_Clock__L9_N45  | CLKIN15 | 0.039 |   1.374 |    0.611 | 
     | CORE_Clock__L10_I87/A          |   v   | CORE_Clock__L9_N45  | CLKIN15 | 0.003 |   1.377 |    0.613 | 
     | CORE_Clock__L10_I87/Q          |   ^   | CORE_Clock__L10_N87 | CLKIN15 | 0.044 |   1.421 |    0.658 | 
     | master_clock_r_REG975_S8_IP/C  |   ^   | CORE_Clock__L10_N87 | DFSEC1  | 0.001 |   1.422 |    0.659 | 
     | master_clock_r_REG975_S8_IP/Q  |   ^   | n30696              | DFSEC1  | 0.306 |   1.729 |    0.965 | 
     | master_clock_r_REG974_S8_IP/SD |   ^   | n30696              | DFSEC1  | 0.000 |   1.729 |    0.965 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock               |         |       |   0.028 |    0.792 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   0.028 |    0.792 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 0.205 |   0.233 |    0.997 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.010 |   0.244 |    1.007 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.027 |   0.271 |    1.034 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.273 |    1.037 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.040 |   0.313 |    1.077 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.323 |    1.087 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.097 |   0.420 |    1.184 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.425 |    1.189 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.104 |   0.529 |    1.293 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   0.538 |    1.301 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.026 |   0.564 |    1.328 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   0.569 |    1.333 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.079 |   0.648 |    1.412 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   0.648 |    1.412 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   0.695 |    1.459 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.015 |   0.710 |    1.474 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   0.772 |    1.536 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   0.775 |    1.539 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   0.814 |    1.578 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.002 |   0.816 |    1.580 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.045 |   0.862 |    1.625 | 
     | master_clock_r_REG974_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   0.865 |    1.629 | 
     +----------------------------------------------------------------------------------------------------+ 

