#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145806ca0 .scope module, "pc_tb" "pc_tb" 2 1;
 .timescale 0 0;
v0x14581e6a0_0 .var "clk", 0 0;
v0x14581e740_0 .var "pc_in", 31 0;
v0x14581e7f0_0 .net "pc_out", 31 0, v0x14581e4e0_0;  1 drivers
v0x14581e8c0_0 .var "reset", 0 0;
S_0x145806e10 .scope module, "dut" "pc" 2 9, 3 1 0, S_0x145806ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x145805700_0 .net "clk", 0 0, v0x14581e6a0_0;  1 drivers
v0x14581e430_0 .net "pc_in", 31 0, v0x14581e740_0;  1 drivers
v0x14581e4e0_0 .var "pc_out", 31 0;
v0x14581e5a0_0 .net "reset", 0 0, v0x14581e8c0_0;  1 drivers
E_0x14580e640 .event posedge, v0x145805700_0;
    .scope S_0x145806e10;
T_0 ;
    %wait E_0x14580e640;
    %load/vec4 v0x14581e5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x14581e430_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x14581e4e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x145806ca0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x14581e6a0_0;
    %inv;
    %assign/vec4 v0x14581e6a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x145806ca0;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "pc_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145806ca0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14581e6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14581e8c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x14581e7f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 28 "$display", "Test Reset : FAIL" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 30 "$display", "Test Reset: PASS" {0 0 0};
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14581e8c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x14581e740_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x14581e7f0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 36 "$display", "Test 1 : FAIL" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 38 "$display", "Test 1 : PASS" {0 0 0};
T_2.3 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x14581e740_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x14581e7f0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 2 42 "$display", "Test 2 : FAIL" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 44 "$display", "Test 2 : PASS" {0 0 0};
T_2.5 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x14581e740_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x14581e7f0_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 2 48 "$display", "Test 3 : FAIL" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 50 "$display", "Test 3 : PASS" {0 0 0};
T_2.7 ;
    %vpi_call 2 53 "$display", "Simulation finished" {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pc_tb.v";
    "pc.v";
