# Reading D:/QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do Practica_FSM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Juan/Escritorio/Master/Cuatrimestre\ A/Sistemas\ Digitales\ Programables/sdp/juan_sdp/Practica_FSM {D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/Practica_FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:08 on Nov 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM" D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/Practica_FSM.v 
# -- Compiling module Practica_FSM
# ** Warning: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/Practica_FSM.v(9): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/Practica_FSM.v(9): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Practica_FSM
# End time: 09:53:08 on Nov 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -vlog01compat -work work +incdir+D:/Juan/Escritorio/Master/Cuatrimestre\ A/Sistemas\ Digitales\ Programables/sdp/juan_sdp/Practica_FSM {D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/test_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:08 on Nov 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM" D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/test_fsm.v 
# -- Compiling module tb_fsm_gen
# 
# Top level modules:
# 	tb_fsm_gen
# End time: 09:53:08 on Nov 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test_fsm
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test_fsm 
# Start time: 09:53:08 on Nov 16,2021
# ** Error: (vsim-3170) Could not find 'test_fsm'.
#         Searched libraries:
#             D:/QUARTUS/modelsim_ase/altera/verilog/altera
#             D:/QUARTUS/modelsim_ase/altera/verilog/220model
#             D:/QUARTUS/modelsim_ase/altera/verilog/sgate
#             D:/QUARTUS/modelsim_ase/altera/verilog/altera_mf
#             D:/QUARTUS/modelsim_ase/altera/verilog/altera_lnsim
#             D:/QUARTUS/modelsim_ase/altera/verilog/cycloneive
#             D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/simulation/modelsim/rtl_work
#             D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Practica_FSM/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Practica_FSM_run_msim_rtl_verilog.do PAUSED at line 12
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# End time: 09:53:54 on Nov 16,2021, Elapsed time: 0:00:46
# Errors: 1, Warnings: 0
