-- VHDL for IBM SMS ALD page 45.50.13.1
-- Title: BACKSPACE CONTROL LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/3/2020 3:51:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_50_13_1_BACKSPACE_CONTROL_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MS_CONS_WM_CONTROL:	 in STD_LOGIC;
		MS_CONSOLE_OUTPUT_ERROR:	 in STD_LOGIC;
		PS_CONS_CYCLE_LATCH_RESET:	 in STD_LOGIC;
		MS_WM_INPUT:	 in STD_LOGIC;
		PS_CONS_ERROR_CONTROL:	 in STD_LOGIC;
		PS_CONS_CHAR_CONTROL:	 in STD_LOGIC;
		PS_CONS_WM_CONTROL:	 in STD_LOGIC;
		MS_CONS_PRINTER_NOT_BUSY:	 in STD_LOGIC;
		PS_CONS_CYCLE_LATCH_SET:	 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_ERROR:	 in STD_LOGIC;
		PS_CONS_BACK_SPACE_CONTROL:	 out STD_LOGIC;
		MS_CONS_BACK_SPACE_CONTROL:	 out STD_LOGIC;
		MS_CONS_ERROR_BACKSPACE_SET:	 out STD_LOGIC);
end ALD_45_50_13_1_BACKSPACE_CONTROL_LATCH;

architecture behavioral of ALD_45_50_13_1_BACKSPACE_CONTROL_LATCH is 

	signal OUT_2A_C: STD_LOGIC;
	signal OUT_3B_P: STD_LOGIC;
	signal OUT_3B_P_Latch: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_2B_NoPin_Latch: STD_LOGIC;
	signal OUT_1B_B: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_P: STD_LOGIC;
	signal OUT_3G_F: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_2A_C <= NOT OUT_DOT_3B;
	OUT_3B_P_Latch <= NOT(MS_PROGRAM_RESET_4 AND OUT_2B_NoPin );
	OUT_2B_NoPin_Latch <= NOT(OUT_DOT_3B AND OUT_DOT_3F AND OUT_3H_E );
	OUT_1B_B <= NOT OUT_2B_NoPin;
	OUT_3C_C <= NOT(OUT_DOT_4D AND OUT_4F_D );
	OUT_4D_G <= NOT(MS_CONS_WM_CONTROL AND PS_CONS_CHAR_CONTROL );
	OUT_4E_F <= NOT(MS_CONSOLE_OUTPUT_ERROR AND PS_CONS_CYCLE_LATCH_RESET );
	OUT_4F_D <= NOT(PS_CONS_ERROR_CONTROL AND PS_CONS_CYCLE_LATCH_RESET );
	OUT_3F_P <= NOT(MS_WM_INPUT );
	OUT_3G_F <= NOT(PS_CONS_WM_CONTROL AND MS_CONS_PRINTER_NOT_BUSY AND PS_CONS_CYCLE_LATCH_SET );
	OUT_3H_E <= NOT(PS_CONS_CYCLE_LATCH_SET AND PS_CONS_CHAR_CONTROL AND PS_CONSOLE_OUTPUT_ERROR );
	OUT_DOT_3B <= OUT_3B_P OR OUT_3C_C;
	OUT_DOT_4D <= OUT_4D_G OR OUT_4E_F;
	OUT_DOT_3F <= OUT_3F_P OR OUT_3G_F;

	PS_CONS_BACK_SPACE_CONTROL <= OUT_2A_C;
	MS_CONS_BACK_SPACE_CONTROL <= OUT_1B_B;
	MS_CONS_ERROR_BACKSPACE_SET <= OUT_3H_E;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_P_Latch,
		Q => OUT_3B_P,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_NoPin_Latch,
		Q => OUT_2B_NoPin,
		QBar => OPEN );


end;
