/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 11180
License: Customer

Current time: 	Sun Nov 25 19:52:39 CST 2018
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1500x1000
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 32 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	Tinaht
User home directory: C:/Users/Tinaht
User working directory: C:/Users/Tinaht/Desktop/MIPS32_CPU
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2018.2
RDI_DATADIR: C:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/Tinaht/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/Tinaht/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/Tinaht/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/Tinaht/Desktop/MIPS32_CPU/vivado.log
Vivado journal file location: 	C:/Users/Tinaht/Desktop/MIPS32_CPU/vivado.jou
Engine tmp dir: 	C:/Users/Tinaht/Desktop/MIPS32_CPU/.Xil/Vivado-11180-DESKTOP-FHA49RP

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2018.2
XILINX_SDK: C:/Xilinx/SDK/2018.2
XILINX_VIVADO: C:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2018.2


GUI allocated memory:	198 MB
GUI max memory:		3,052 MB
Engine allocated memory: 560 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 48 MB (+47647kb) [00:00:06]
// [Engine Memory]: 476 MB (+347916kb) [00:00:06]
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: C:\Users\Tinaht\Desktop\MIPS32_CPU\thinpad_top.xpr. Version: Vivado v2018.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// [GUI Memory]: 56 MB (+6241kb) [00:00:09]
// [Engine Memory]: 562 MB (+64489kb) [00:00:09]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 596 MB (+6939kb) [00:00:11]
// [GUI Memory]: 62 MB (+3319kb) [00:00:12]
// [Engine Memory]: 646 MB (+20446kb) [00:00:13]
// [GUI Memory]: 66 MB (+297kb) [00:00:13]
// Tcl Message: open_project C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'E:/thinpad_top' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 662 MB. GUI used memory: 39 MB. Current time: 11/25/18 7:52:45 PM CST
// Project name: thinpad_top; location: C:/Users/Tinaht/Desktop/MIPS32_CPU; part: xc7a100tfgg676-2L
// Tcl Message: open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 866.781 ; gain = 150.719 
dismissDialog("Open Project"); // bx (ck)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// PAPropertyPanels.initPanels (inst_mem.test.v) elapsed time: 0.3s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, inst_mem.test.v]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, inst_mem.test.v]", 8, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/test/inst_mem.test.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/test/inst_mem.test.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, data_mem.test.v]", 9, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/test/data_mem.test.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/test/data_mem.test.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example, Verilog]", 26, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
// O (ck):  Re-customize IP : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 725 MB. GUI used memory: 41 MB. Current time: 11/25/18 7:53:07 PM CST
// [Engine Memory]: 747 MB (+72360kb) [00:00:37]
// [GUI Memory]: 69 MB (+387kb) [00:00:42]
// [Engine Memory]: 824 MB (+41395kb) [00:00:42]
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
// [GUI Memory]: 77 MB (+4318kb) [00:00:45]
// Elapsed time: 31 seconds
setText("PRIM IN FREQ", "25"); // z (cK, r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// Elapsed time: 11 seconds
setText("PRIM IN FREQ", "20"); // z (cK, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Re-customize IP"); // r (ck)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list CONFIG.PRIM_IN_FREQ {20} CONFIG.CLKIN1_JITTER_PS {500.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {50.000} CONFIG.MMCM_CLKIN1_PERIOD {50.000} CONFIG.CLKOUT1_JITTER {434.081} CONFIG.CLKOUT1_PHASE_ERROR {301.005} CONFIG.CLKOUT2_JITTER {382.942} CONFIG.CLKOUT2_PHASE_ERROR {301.005}] [get_ips pll_example] 
// r (ck): Re-customize IP: addNotify
// bx (r):  Re-customize IP : addNotify
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// aI (ck): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bx (r)
// TclEventType: FILE_SET_CHANGE
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (Q, aI)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a (Q, aI)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all pll_example] } 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs -jobs 4 pll_example_synth_1 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 19:54:22 2018] Launched pll_example_synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/pll_example_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 853 MB. GUI used memory: 52 MB. Current time: 11/25/18 7:54:27 PM CST
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 13 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 447ms to process. Increasing delay to 2000 ms.
// [GUI Memory]: 82 MB (+1009kb) [00:02:37]
// [Engine Memory]: 877 MB (+12769kb) [00:02:39]
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): No Implementation Results Available: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 903 MB. GUI used memory: 58 MB. Current time: 11/25/18 7:55:12 PM CST
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
dismissDialog("No Implementation Results Available"); // A (ck)
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_LAUNCH
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// [GUI Memory]: 88 MB (+1991kb) [00:02:43]
// Tcl Message: [Sun Nov 25 19:55:14 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 19:55:14 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 1080ms to process. Increasing delay to 3000 ms.
// [GUI Memory]: 93 MB (+564kb) [00:04:15]
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// ah (ck): Implementation Failed: addNotify
// [GUI Memory]: 99 MB (+1291kb) [00:05:28]
// Elapsed time: 175 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, DRC, Physical Configuration, Physical design rule, MMCME2_ADV, [DRC PDRC-34] MMCM_adv_ClkFrequency_div_no_dclk: The computed value 2500.000 MHz (CLKIN1_PERIOD, net clk_in1_pll_example) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X0Y3 (cell clock_gen/inst/mmcm_adv_inst) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1440.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please run update_timing to update the MMCM settings. If that does not work, adjust either the input period CLKINx_PERIOD (20.000000), multiplication factor CLKFBOUT_MULT_F (50.000000) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.. ]", 18, false); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, DRC, Physical Configuration, Physical design rule, MMCME2_ADV, [DRC PDRC-34] MMCM_adv_ClkFrequency_div_no_dclk: The computed value 2500.000 MHz (CLKIN1_PERIOD, net clk_in1_pll_example) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X0Y3 (cell clock_gen/inst/mmcm_adv_inst) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1440.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please run update_timing to update the MMCM settings. If that does not work, adjust either the input period CLKINx_PERIOD (20.000000), multiplication factor CLKFBOUT_MULT_F (50.000000) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.. ]", 18, false, false, false, false, false, true); // ah (O, ck) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, DRC, Physical Configuration, Physical design rule, MMCME2_ADV, [DRC PDRC-34] MMCM_adv_ClkFrequency_div_no_dclk: The computed value 2500.000 MHz (CLKIN1_PERIOD, net clk_in1_pll_example) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X0Y3 (cell clock_gen/inst/mmcm_adv_inst) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1440.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please run update_timing to update the MMCM settings. If that does not work, adjust either the input period CLKINx_PERIOD (20.000000), multiplication factor CLKFBOUT_MULT_F (50.000000) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.. ]", 18, false); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, DRC, Physical Configuration, Physical design rule, MMCME2_ADV, [DRC PDRC-34] MMCM_adv_ClkFrequency_div_no_dclk: The computed value 2500.000 MHz (CLKIN1_PERIOD, net clk_in1_pll_example) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X0Y3 (cell clock_gen/inst/mmcm_adv_inst) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1440.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please run update_timing to update the MMCM settings. If that does not work, adjust either the input period CLKINx_PERIOD (20.000000), multiplication factor CLKFBOUT_MULT_F (50.000000) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.. ]", 18, false, false, false, false, false, true); // ah (O, ck) - Double Click
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Re-customize IP"); // r (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// r (ck): Re-customize IP: addNotify
// bx (r):  Re-customize IP : addNotify
// Tcl Message: set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.CLKOUT1_JITTER {285.743} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {249.363} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips pll_example] 
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// aI (ck): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bx (r)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all pll_example] } 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run pll_example_synth_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 4 pll_example_synth_1 
// Tcl Message: [Sun Nov 25 19:58:46 2018] Launched pll_example_synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/pll_example_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 932 MB. GUI used memory: 74 MB. Current time: 11/25/18 7:59:37 PM CST
// [Engine Memory]: 932 MB (+11645kb) [00:07:07]
// Elapsed time: 118 seconds
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Log", 2); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Reports", 3); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aE (Q, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (A)
dismissDialog("Synthesis is Out-of-date"); // A (ck)
selectTab((HResource) null, (HResource) null, "Reports", 3); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Log", 2); // aE (Q, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 21, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bx (ck):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// [GUI Memory]: 104 MB (+342kb) [00:08:46]
// Tcl Message: open_hw 
dismissDialog("Open Hardware Manager"); // bx (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// [GUI Memory]: 109 MB (+31kb) [00:08:50]
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 20:01:22 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 20:01:22 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (ay, ck)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (ck): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: HW_SESSION_CLOSE
dismissDialog("Confirm Close"); // A (ck)
// Tcl Message: close_hw 
// bx (ck):  CLose Hardware Manager : addNotify
dismissDialog("CLose Hardware Manager"); // bx (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example, XDC]", 28, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
// [GUI Memory]: 117 MB (+2774kb) [00:09:02]
dismissDialog("Re-customize IP"); // O (ck)
dismissDialog("Re-customize IP"); // r (ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking 472ms to process. Increasing delay to 3000 ms.
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 192 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
// [GUI Memory]: 128 MB (+5518kb) [00:12:28]
dismissDialog("Re-customize IP"); // O (ck)
// Elapsed time: 14 seconds
setText("PRIM IN FREQ", "25"); // z (cK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.PRIM_IN_FREQ {25} CONFIG.CLKIN1_JITTER_PS {400.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {40.000} CONFIG.MMCM_CLKIN1_PERIOD {40.000} CONFIG.CLKOUT1_JITTER {430.445} CONFIG.CLKOUT1_PHASE_ERROR {237.727} CONFIG.CLKOUT2_JITTER {376.237} CONFIG.CLKOUT2_PHASE_ERROR {237.727}] [get_ips pll_example] 
// TclEventType: FILE_SET_CHANGE
// aI (ck): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all pll_example] } 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run pll_example_synth_1 
// TclEventType: RUN_MODIFY
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 4 pll_example_synth_1 
// Tcl Message: [Sun Nov 25 20:05:23 2018] Launched pll_example_synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/pll_example_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 10 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 964 MB. GUI used memory: 96 MB. Current time: 11/25/18 8:06:12 PM CST
// Elapsed time: 53 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 20:06:26 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 20:06:26 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// ah (ck): Implementation Failed: addNotify
// Elapsed time: 173 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Implementation Failed"); // ah (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
// [GUI Memory]: 135 MB (+391kb) [00:17:29]
// Elapsed time: 134 seconds
setText("PRIM IN FREQ", "50"); // z (cK, r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
// Elapsed time: 16 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 0); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.CLKOUT1_JITTER {285.743} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {249.363} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips pll_example] 
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// aI (ck): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all pll_example] } 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pll_example, cache-ID = 0542f2c5b19de052; cache size = 0.250 MB. 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// Tcl Message: catch { [ delete_ip_run [get_ips -all pll_example] ] } 
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1043 ms. Increasing delay to 3000 ms.
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [Project 1-386] Moving file 'C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' from fileset 'pll_example' to fileset 'sources_1'. 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet 
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// Tcl Message: INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 11 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATION_OF_OUTPUT_PRODUCTS_COMPLETED_OK", "OK"); // JButton (A, G)
// [GUI Memory]: 143 MB (+1057kb) [00:19:58]
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date 
// Tcl Message: [Sun Nov 25 20:12:40 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 20:12:40 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// [Engine Memory]: 979 MB (+103kb) [00:20:47]
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// [GUI Memory]: 151 MB (+1357kb) [00:23:27]
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 202 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 65 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP]", 22); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, pll_example]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, pll_example]", 23, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 987 MB. GUI used memory: 119 MB. Current time: 11/25/18 8:17:13 PM CST
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
// Elapsed time: 166 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 0); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "MMCM Settings", 3); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "MMCM Settings", 3); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "MMCM Settings", 3); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // cJ (C, r)
dismissDialog("Re-customize IP"); // r (ck)
// Elapsed time: 92 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, pll_example]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, pll_example]", 23, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
setText("CLKOUT2 REQUESTED OUT FREQ", "2"); // z (cK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// [Engine Memory]: 4,715 MB (+3865993kb) [00:29:39]
// HMemoryUtils.trashcanNow. Engine heap size: 4,806 MB. GUI used memory: 129 MB. Current time: 11/25/18 8:22:11 PM CST
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// Elapsed time: 38 seconds
selectRadioButton((HResource) null, "User-Controlled Off-Chip"); // cE
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
// HMemoryUtils.trashcanNow. Engine heap size: 5,442 MB. GUI used memory: 130 MB. Current time: 11/25/18 8:22:33 PM CST
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
closeMainWindow("thinpad_top - [C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.xpr] - Vivado 2018.2"); // ck
// A (ck): Exit Vivado: addNotify
// [Engine Memory]: 5,442 MB (+515219kb) [00:30:03]
dismissDialog("Re-customize IP"); // r (ck)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (A)
dismissDialog("Exit Vivado"); // A (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, pll_example]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, pll_example]", 23, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
// [GUI Memory]: 165 MB (+6793kb) [00:30:14]
dismissDialog("Re-customize IP"); // O (ck)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
setText("CLKOUT2 REQUESTED OUT FREQ", "10"); // z (cK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
setText("CLKOUT2 REQUESTED OUT FREQ", "5"); // z (cK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// r (ck): Re-customize IP: addNotify
// bx (r):  Re-customize IP : addNotify
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {64.000} CONFIG.MMCM_CLKOUT1_DIVIDE {128} CONFIG.CLKOUT1_JITTER {854.016} CONFIG.CLKOUT1_PHASE_ERROR {919.522} CONFIG.CLKOUT2_JITTER {943.481} CONFIG.CLKOUT2_PHASE_ERROR {919.522}] [get_ips pll_example] 
// aI (ck): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bx (r)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all pll_example] } 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 4 pll_example_synth_1 
// Tcl Message: [Sun Nov 25 20:23:04 2018] Launched pll_example_synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/pll_example_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 11 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'cv' command handler elapsed time: 3 seconds
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [GUI Memory]: 174 MB (+249kb) [00:30:49]
// Tcl Message: [Sun Nov 25 20:23:20 2018] Launched pll_example_synth_1, synth_1... Run output will be captured here: pll_example_synth_1: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/pll_example_synth_1/runme.log synth_1: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 20:23:20 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// [GUI Memory]: 186 MB (+2960kb) [00:32:00]
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 280 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 93 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, thinpad_top.xdc]", 25, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, ram_controller.v]", 20, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources]", 22, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources]", 22); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example]", 23, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example]", 23, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example, Design Checkpoint]", 29, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
// [GUI Memory]: 200 MB (+5359kb) [00:37:19]
dismissDialog("Re-customize IP"); // O (ck)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
// Elapsed time: 32 seconds
dismissDialog("Re-customize IP"); // r (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 19 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("thinpad_top.v", 213, 214, false, false, false, true, false); // ce (w, ck) - Popup Trigger
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 43 seconds
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // h (cM, ck)
selectCodeEditor("thinpad_top.v", 272, 255, false, false, false, true, false); // ce (w, ck) - Popup Trigger
// Elapsed time: 14 seconds
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // h (cM, ck)
selectCodeEditor("thinpad_top.v", 153, 133); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 153, 133, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 124, 144); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 217, 157, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 186, 206, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 239, 252); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 248, 267); // ce (w, ck)
// Elapsed time: 48 seconds
selectCodeEditor("thinpad_top.v", 294, 140); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 304, 123); // ce (w, ck)
// Elapsed time: 73 seconds
selectCodeEditor("thinpad_top.v", 199, 201); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 222, 245); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 230, 263); // ce (w, ck)
// Elapsed time: 51 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 25, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
dismissDialog("Re-customize IP"); // r (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 20:35:19 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 20:35:19 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectCodeEditor("thinpad_top.v", 231, 288); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 231, 288, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 184, 288); // ce (w, ck)
// Elapsed time: 20 seconds
selectCodeEditor("thinpad_top.v", 93, 180); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 126, 155); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 133, 119); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 149, 107); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 335 seconds
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 97 seconds
selectCodeEditor("thinpad_top.v", 116, 73); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 251, 140); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 272, 193); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 137, 111); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 220, 138); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 110, 79); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
selectCodeEditor("thinpad_top.v", 210, 153); // ce (w, ck)
// [GUI Memory]: 217 MB (+7144kb) [00:51:28]
// Elapsed time: 88 seconds
selectCodeEditor("thinpad_top.v", 318, 190); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 167, 273); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 109, 187); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 142, 191); // ce (w, ck)
// Elapsed time: 72 seconds
selectCodeEditor("thinpad_top.v", 197, 140); // ce (w, ck)
// Elapsed time: 61 seconds
selectCodeEditor("thinpad_top.v", 183, 339); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 186, 349); // ce (w, ck)
// [GUI Memory]: 230 MB (+1943kb) [00:55:24]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 95 seconds
selectCodeEditor("thinpad_top.v", 98, 322); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 126, 338); // ce (w, ck)
// Elapsed time: 106 seconds
selectCodeEditor("thinpad_top.v", 250, 44); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 315, 92); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 134, 53); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 248, 59); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 263, 49); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("thinpad_top.v", 379, 240); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 359, 212); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 359, 212); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 168, 157); // ce (w, ck)
// Elapsed time: 49 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 5,442 MB. GUI used memory: 162 MB. Current time: 11/25/18 8:52:34 PM CST
// Elapsed time: 52 seconds
selectCodeEditor("thinpad_top.v", 170, 180); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 177, 79); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 186, 105); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 94, 164); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu.v", 2); // k (j, ck)
selectCodeEditor("alu.v", 159, 108); // ce (w, ck)
selectCodeEditor("alu.v", 152, 98); // ce (w, ck)
selectCodeEditor("alu.v", 152, 94); // ce (w, ck)
selectCodeEditor("alu.v", 195, 91); // ce (w, ck)
selectCodeEditor("alu.v", 202, 112); // ce (w, ck)
// Elapsed time: 58 seconds
selectCodeEditor("alu.v", 219, 324); // ce (w, ck)
// Elapsed time: 74 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1, false, true); // k (j, ck) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
unMinimizeFrame(RDIResource.RDIViews_PROPERTIES, "IP Properties"); // aw
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("exe_mem.v", 242, 426); // ce (w, ck)
selectCodeEditor("exe_mem.v", 265, 344); // ce (w, ck)
// Elapsed time: 53 seconds
selectCodeEditor("exe_mem.v", 243, 382, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("exe_mem.v", 243, 382, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("exe_mem.v", 144, 273); // ce (w, ck)
selectCodeEditor("exe_mem.v", 459, 317); // ce (w, ck)
// Elapsed time: 35 seconds
selectCodeEditor("exe_mem.v", 79, 279); // ce (w, ck)
selectCodeEditor("exe_mem.v", 81, 279); // ce (w, ck)
selectCodeEditor("exe_mem.v", 81, 279, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 83, 294); // ce (w, ck)
selectCodeEditor("exe_mem.v", 83, 294, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 75, 312); // ce (w, ck)
selectCodeEditor("exe_mem.v", 85, 317); // ce (w, ck)
selectCodeEditor("exe_mem.v", 85, 317, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 29 seconds
selectCodeEditor("exe_mem.v", 127, 436, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("exe_mem.v", 168, 91); // ce (w, ck)
selectCodeEditor("exe_mem.v", 146, 272); // ce (w, ck)
selectCodeEditor("exe_mem.v", 204, 249); // ce (w, ck)
selectCodeEditor("exe_mem.v", 137, 223); // ce (w, ck)
selectCodeEditor("exe_mem.v", 145, 240); // ce (w, ck)
selectCodeEditor("exe_mem.v", 484, 289); // ce (w, ck)
selectCodeEditor("exe_mem.v", 484, 287); // ce (w, ck)
selectCodeEditor("exe_mem.v", 471, 278); // ce (w, ck)
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("mem.v", 202, 147); // ce (w, ck)
// Elapsed time: 74 seconds
selectCodeEditor("mem.v", 166, 56); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("mem.v", 142, 299); // ce (w, ck)
selectCodeEditor("mem.v", 142, 299, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem.v", 142, 299); // ce (w, ck)
selectCodeEditor("mem.v", 142, 299); // ce (w, ck)
selectCodeEditor("mem.v", 161, 320); // ce (w, ck)
selectCodeEditor("mem.v", 161, 320, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem.v", 161, 320); // ce (w, ck)
selectCodeEditor("mem.v", 151, 280); // ce (w, ck)
// Elapsed time: 35 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("mem_wb.v", 226, 307); // ce (w, ck)
// Elapsed time: 50 seconds
selectCodeEditor("mem_wb.v", 197, 202); // ce (w, ck)
// Elapsed time: 78 seconds
selectCodeEditor("mem_wb.v", 213, 306); // ce (w, ck)
selectCodeEditor("mem_wb.v", 163, 341); // ce (w, ck)
selectCodeEditor("mem_wb.v", 136, 363); // ce (w, ck)
selectCodeEditor("mem_wb.v", 150, 351); // ce (w, ck)
selectCodeEditor("mem_wb.v", 384, 393); // ce (w, ck)
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
// Elapsed time: 112 seconds
selectCodeEditor("thinpad_top.v", 685, 225); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib]", 2, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/modules/cp0_reg.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 10 seconds
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Sources"); // c (ck)
// Tcl Message: add_files -norecurse C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/modules/cp0_reg.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("cp0_reg.v", 308, 295, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 294, 269); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 784 ms to process. Increasing delay to 2000 ms.
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 21:07:30 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 21:07:30 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectCodeEditor("cp0_reg.v", 457, 197); // ce (w, ck)
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 406ms to process. Increasing delay to 3000 ms.
selectCodeEditor("cp0_reg.v", 356, 256); // ce (w, ck)
// TclEventType: RUN_FAILED
// ah (ck): Synthesis Failed: addNotify
// Elapsed time: 42 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'mem_wb' [C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/modules/mem_wb.v:5]. ]", 6, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Tinaht\Desktop\MIPS32_CPU\thinpad_top.srcs\sources_1\modules\mem_wb.v;-;;-;16;-;line;-;5;-;;-;16;-;"); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'cp0_data_int' does not exist for instance '_mem' of module 'mem' [C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/modules/thinpad_top.v:461]. ]", 5, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Tinaht\Desktop\MIPS32_CPU\thinpad_top.srcs\sources_1\modules\thinpad_top.v;-;;-;16;-;line;-;461;-;;-;16;-;"); // ah (O, ck)
selectCodeEditor("thinpad_top.v", 99, 197); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1]", 4, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Tinaht\Desktop\MIPS32_CPU\thinpad_top.srcs\sources_1\modules\mem_wb.v;-;;-;16;-;line;-;5;-;;-;16;-;"); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'cp0_data_int' does not exist for instance '_mem' of module 'mem' [C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.srcs/sources_1/modules/thinpad_top.v:461]. ]", 5, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Tinaht\Desktop\MIPS32_CPU\thinpad_top.srcs\sources_1\modules\thinpad_top.v;-;;-;16;-;line;-;461;-;;-;16;-;"); // ah (O, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 21:09:13 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 21:09:13 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 368 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 57 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 120, 113); // ce (w, ck)
selectCodeEditor("control.v", 329, 186); // ce (w, ck)
selectCodeEditor("control.v", 344, 174); // ce (w, ck)
// Elapsed time: 88 seconds
selectCodeEditor("control.v", 459, 313); // ce (w, ck)
// Elapsed time: 21 seconds
selectCodeEditor("control.v", 280, 283, false, false, false, true, false); // ce (w, ck) - Popup Trigger
// Elapsed time: 122 seconds
selectCodeEditor("control.v", 212, 216); // ce (w, ck)
selectCodeEditor("control.v", 197, 238); // ce (w, ck)
selectCodeEditor("control.v", 213, 315); // ce (w, ck)
// Elapsed time: 19 seconds
selectCodeEditor("control.v", 467, 177); // ce (w, ck)
// Elapsed time: 27 seconds
selectCodeEditor("control.v", 160, 197); // ce (w, ck)
selectCodeEditor("control.v", 112, 307); // ce (w, ck)
selectCodeEditor("control.v", 348, 210); // ce (w, ck)
selectCodeEditor("control.v", 351, 331); // ce (w, ck)
selectCodeEditor("control.v", 277, 41); // ce (w, ck)
selectCodeEditor("control.v", 280, 165); // ce (w, ck)
selectCodeEditor("control.v", 443, 47); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("control.v", 383, 201); // ce (w, ck)
// Elapsed time: 51 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, wb_end.v]", 17, false); // B (D, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 5,442 MB. GUI used memory: 163 MB. Current time: 11/25/18 9:22:35 PM CST
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, wb_end.v]", 17, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("mem_wb.v", 204, 164); // ce (w, ck)
selectCodeEditor("mem_wb.v", 204, 164, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 204, 164); // ce (w, ck)
selectCodeEditor("mem_wb.v", 194, 146); // ce (w, ck)
selectCodeEditor("mem_wb.v", 194, 146, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 194, 146); // ce (w, ck)
selectCodeEditor("mem_wb.v", 186, 94); // ce (w, ck)
selectCodeEditor("mem_wb.v", 186, 94, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 186, 94); // ce (w, ck)
selectCodeEditor("mem_wb.v", 205, 94); // ce (w, ck)
selectCodeEditor("mem_wb.v", 205, 94, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 205, 94); // ce (w, ck)
selectCodeEditor("mem_wb.v", 208, 109); // ce (w, ck)
selectCodeEditor("mem_wb.v", 208, 109, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 208, 109); // ce (w, ck)
selectCodeEditor("mem_wb.v", 233, 111); // ce (w, ck)
selectCodeEditor("mem_wb.v", 233, 111, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 233, 111); // ce (w, ck)
selectCodeEditor("mem_wb.v", 237, 124); // ce (w, ck)
selectCodeEditor("mem_wb.v", 237, 124, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 237, 124); // ce (w, ck)
selectCodeEditor("mem_wb.v", 207, 99); // ce (w, ck)
selectCodeEditor("mem_wb.v", 207, 99, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 176, 97); // ce (w, ck)
selectCodeEditor("mem_wb.v", 176, 97, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 176, 97); // ce (w, ck)
selectCodeEditor("mem_wb.v", 185, 132); // ce (w, ck)
selectCodeEditor("mem_wb.v", 185, 132, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 185, 132); // ce (w, ck)
selectCodeEditor("mem_wb.v", 209, 158); // ce (w, ck)
selectCodeEditor("mem_wb.v", 209, 158, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 209, 158); // ce (w, ck)
selectCodeEditor("mem_wb.v", 228, 184); // ce (w, ck)
selectCodeEditor("mem_wb.v", 228, 184, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 228, 184); // ce (w, ck)
selectCodeEditor("mem_wb.v", 239, 190); // ce (w, ck)
selectCodeEditor("mem_wb.v", 239, 190, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 239, 190); // ce (w, ck)
selectCodeEditor("mem_wb.v", 250, 200); // ce (w, ck)
selectCodeEditor("mem_wb.v", 250, 200, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 250, 200); // ce (w, ck)
selectCodeEditor("mem_wb.v", 253, 210); // ce (w, ck)
selectCodeEditor("mem_wb.v", 253, 210, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 253, 210); // ce (w, ck)
selectCodeEditor("mem_wb.v", 230, 184); // ce (w, ck)
selectCodeEditor("mem_wb.v", 230, 184, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 230, 184); // ce (w, ck)
selectCodeEditor("mem_wb.v", 231, 181); // ce (w, ck)
selectCodeEditor("mem_wb.v", 231, 181); // ce (w, ck)
selectCodeEditor("mem_wb.v", 231, 181); // ce (w, ck)
selectCodeEditor("mem_wb.v", 172, 175); // ce (w, ck)
selectCodeEditor("mem_wb.v", 172, 175, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 172, 175); // ce (w, ck)
selectCodeEditor("mem_wb.v", 158, 159); // ce (w, ck)
selectCodeEditor("mem_wb.v", 158, 159, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 158, 159); // ce (w, ck)
selectCodeEditor("mem_wb.v", 176, 171); // ce (w, ck)
selectCodeEditor("mem_wb.v", 176, 171, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 176, 171); // ce (w, ck)
selectCodeEditor("mem_wb.v", 164, 165); // ce (w, ck)
selectCodeEditor("mem_wb.v", 164, 165, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 164, 165); // ce (w, ck)
selectCodeEditor("mem_wb.v", 173, 171); // ce (w, ck)
selectCodeEditor("mem_wb.v", 173, 171, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 173, 171); // ce (w, ck)
selectCodeEditor("mem_wb.v", 206, 158); // ce (w, ck)
selectCodeEditor("mem_wb.v", 206, 158); // ce (w, ck)
selectCodeEditor("mem_wb.v", 206, 158, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 206, 158); // ce (w, ck)
selectCodeEditor("mem_wb.v", 280, 179); // ce (w, ck)
selectCodeEditor("mem_wb.v", 223, 252); // ce (w, ck)
selectCodeEditor("mem_wb.v", 123, 126); // ce (w, ck)
selectCodeEditor("mem_wb.v", 123, 126, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 123, 126); // ce (w, ck)
selectCodeEditor("mem_wb.v", 145, 127); // ce (w, ck)
selectCodeEditor("mem_wb.v", 145, 127, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 161, 148); // ce (w, ck)
selectCodeEditor("mem_wb.v", 161, 148, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 161, 148); // ce (w, ck)
selectCodeEditor("mem_wb.v", 172, 221); // ce (w, ck)
selectCodeEditor("mem_wb.v", 172, 221, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 172, 221); // ce (w, ck)
selectCodeEditor("mem_wb.v", 179, 248); // ce (w, ck)
selectCodeEditor("mem_wb.v", 179, 248, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 179, 248); // ce (w, ck)
selectCodeEditor("mem_wb.v", 186, 256); // ce (w, ck)
selectCodeEditor("mem_wb.v", 210, 267); // ce (w, ck)
selectCodeEditor("mem_wb.v", 210, 267, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 210, 267); // ce (w, ck)
selectCodeEditor("mem_wb.v", 213, 244); // ce (w, ck)
selectCodeEditor("mem_wb.v", 211, 129); // ce (w, ck)
selectCodeEditor("mem_wb.v", 211, 129, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 211, 129); // ce (w, ck)
selectCodeEditor("mem_wb.v", 225, 132); // ce (w, ck)
selectCodeEditor("mem_wb.v", 225, 132, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 231, 132); // ce (w, ck)
selectCodeEditor("mem_wb.v", 231, 132, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 235, 136); // ce (w, ck)
selectCodeEditor("mem_wb.v", 235, 136); // ce (w, ck)
selectCodeEditor("mem_wb.v", 235, 136); // ce (w, ck)
selectCodeEditor("mem_wb.v", 245, 118); // ce (w, ck)
selectCodeEditor("mem_wb.v", 245, 118, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 262, 127); // ce (w, ck)
selectCodeEditor("mem_wb.v", 262, 127, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 267, 127); // ce (w, ck)
selectCodeEditor("mem_wb.v", 267, 127, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 273, 131); // ce (w, ck)
selectCodeEditor("mem_wb.v", 273, 131, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 193, 130); // ce (w, ck)
selectCodeEditor("mem_wb.v", 193, 130, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 193, 130); // ce (w, ck)
selectCodeEditor("mem_wb.v", 211, 131); // ce (w, ck)
selectCodeEditor("mem_wb.v", 156, 131); // ce (w, ck)
selectCodeEditor("mem_wb.v", 156, 131, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 156, 131); // ce (w, ck)
selectCodeEditor("mem_wb.v", 174, 132); // ce (w, ck)
selectCodeEditor("mem_wb.v", 225, 191); // ce (w, ck)
selectCodeEditor("mem_wb.v", 225, 191, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 225, 191); // ce (w, ck)
selectCodeEditor("mem_wb.v", 225, 191); // ce (w, ck)
selectCodeEditor("mem_wb.v", 243, 186); // ce (w, ck)
selectCodeEditor("mem_wb.v", 243, 186, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 243, 186); // ce (w, ck)
selectCodeEditor("mem_wb.v", 267, 204); // ce (w, ck)
selectCodeEditor("mem_wb.v", 267, 204, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 267, 204); // ce (w, ck)
selectCodeEditor("mem_wb.v", 267, 204); // ce (w, ck)
selectCodeEditor("mem_wb.v", 277, 206); // ce (w, ck)
selectCodeEditor("mem_wb.v", 277, 206, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 277, 206); // ce (w, ck)
selectCodeEditor("mem_wb.v", 278, 215); // ce (w, ck)
selectCodeEditor("mem_wb.v", 278, 215, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 278, 215); // ce (w, ck)
selectCodeEditor("mem_wb.v", 278, 215); // ce (w, ck)
selectCodeEditor("mem_wb.v", 275, 204); // ce (w, ck)
selectCodeEditor("mem_wb.v", 275, 204, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 275, 204); // ce (w, ck)
selectCodeEditor("mem_wb.v", 285, 199); // ce (w, ck)
selectCodeEditor("mem_wb.v", 285, 199, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 285, 199); // ce (w, ck)
selectCodeEditor("mem_wb.v", 266, 181); // ce (w, ck)
selectCodeEditor("mem_wb.v", 266, 181, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 266, 181); // ce (w, ck)
selectCodeEditor("mem_wb.v", 220, 159); // ce (w, ck)
selectCodeEditor("mem_wb.v", 220, 159, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 220, 159); // ce (w, ck)
selectCodeEditor("mem_wb.v", 203, 142); // ce (w, ck)
selectCodeEditor("mem_wb.v", 203, 142, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 203, 142); // ce (w, ck)
selectCodeEditor("mem_wb.v", 211, 134); // ce (w, ck)
selectCodeEditor("mem_wb.v", 211, 134, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 211, 129); // ce (w, ck)
selectCodeEditor("mem_wb.v", 211, 129, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 211, 129); // ce (w, ck)
selectCodeEditor("mem_wb.v", 204, 116); // ce (w, ck)
selectCodeEditor("mem_wb.v", 204, 116, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 192, 100); // ce (w, ck)
selectCodeEditor("mem_wb.v", 192, 100, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 192, 100); // ce (w, ck)
selectCodeEditor("mem_wb.v", 193, 91); // ce (w, ck)
selectCodeEditor("mem_wb.v", 193, 91, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 193, 91); // ce (w, ck)
selectCodeEditor("mem_wb.v", 141, 109); // ce (w, ck)
selectCodeEditor("mem_wb.v", 150, 121); // ce (w, ck)
selectCodeEditor("mem_wb.v", 150, 121, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 150, 121); // ce (w, ck)
selectCodeEditor("mem_wb.v", 167, 139); // ce (w, ck)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1]", 31, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("mem_wb.v", 312, 283); // ce (w, ck)
selectCodeEditor("mem_wb.v", 312, 283, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 312, 283); // ce (w, ck)
selectCodeEditor("mem_wb.v", 254, 283); // ce (w, ck)
selectCodeEditor("mem_wb.v", 254, 283, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 254, 283); // ce (w, ck)
selectCodeEditor("mem_wb.v", 257, 288); // ce (w, ck)
selectCodeEditor("mem_wb.v", 257, 288, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 257, 288); // ce (w, ck)
selectCodeEditor("mem_wb.v", 266, 288); // ce (w, ck)
selectCodeEditor("mem_wb.v", 266, 288, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 282, 307); // ce (w, ck)
selectCodeEditor("mem_wb.v", 282, 307, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 282, 307); // ce (w, ck)
selectCodeEditor("mem_wb.v", 282, 307); // ce (w, ck)
selectCodeEditor("mem_wb.v", 267, 274); // ce (w, ck)
selectCodeEditor("mem_wb.v", 267, 274, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 267, 274); // ce (w, ck)
selectCodeEditor("mem_wb.v", 246, 255); // ce (w, ck)
selectCodeEditor("mem_wb.v", 246, 255, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 246, 255); // ce (w, ck)
selectCodeEditor("mem_wb.v", 189, 220); // ce (w, ck)
selectCodeEditor("mem_wb.v", 189, 220, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 189, 220); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, SEG7_LUT.v]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, SEG7_LUT.v]", 3, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 222, 69); // ce (w, ck)
selectCodeEditor("control.v", 222, 69, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 226, 68); // ce (w, ck)
selectCodeEditor("control.v", 226, 68); // ce (w, ck)
selectCodeEditor("control.v", 226, 68); // ce (w, ck)
selectCodeEditor("control.v", 239, 70); // ce (w, ck)
selectCodeEditor("control.v", 257, 69); // ce (w, ck)
selectCodeEditor("control.v", 257, 69, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 257, 69); // ce (w, ck)
selectCodeEditor("control.v", 222, 69); // ce (w, ck)
selectCodeEditor("control.v", 222, 69, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 222, 69); // ce (w, ck)
selectCodeEditor("control.v", 235, 69); // ce (w, ck)
selectCodeEditor("control.v", 235, 69, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 235, 69); // ce (w, ck)
selectCodeEditor("control.v", 235, 69); // ce (w, ck)
selectCodeEditor("control.v", 235, 69); // ce (w, ck)
selectCodeEditor("control.v", 235, 69); // ce (w, ck)
selectCodeEditor("control.v", 248, 71); // ce (w, ck)
selectCodeEditor("control.v", 248, 71, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 248, 71); // ce (w, ck)
selectCodeEditor("control.v", 211, 70); // ce (w, ck)
selectCodeEditor("control.v", 211, 70, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 211, 70); // ce (w, ck)
selectCodeEditor("control.v", 211, 70); // ce (w, ck)
selectCodeEditor("control.v", 216, 69); // ce (w, ck)
selectCodeEditor("control.v", 216, 69, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 216, 69); // ce (w, ck)
selectCodeEditor("control.v", 228, 69); // ce (w, ck)
selectCodeEditor("control.v", 228, 69, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 228, 69); // ce (w, ck)
selectCodeEditor("control.v", 252, 68); // ce (w, ck)
selectCodeEditor("control.v", 252, 68, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 225, 67); // ce (w, ck)
selectCodeEditor("control.v", 225, 67, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 225, 67); // ce (w, ck)
selectCodeEditor("control.v", 225, 67); // ce (w, ck)
selectCodeEditor("control.v", 225, 67); // ce (w, ck)
selectCodeEditor("control.v", 225, 67); // ce (w, ck)
selectCodeEditor("control.v", 228, 66); // ce (w, ck)
selectCodeEditor("control.v", 228, 66, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 228, 66); // ce (w, ck)
selectCodeEditor("control.v", 200, 68); // ce (w, ck)
selectCodeEditor("control.v", 200, 68, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 200, 68); // ce (w, ck)
selectCodeEditor("control.v", 184, 72); // ce (w, ck)
selectCodeEditor("control.v", 184, 72, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 184, 72); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 39 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 26, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("mem_wb.v", 187, 191); // ce (w, ck)
selectCodeEditor("mem_wb.v", 134, 130); // ce (w, ck)
selectCodeEditor("mem_wb.v", 134, 130, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 134, 130); // ce (w, ck)
selectCodeEditor("mem_wb.v", 134, 129); // ce (w, ck)
selectCodeEditor("mem_wb.v", 134, 129); // ce (w, ck)
selectCodeEditor("mem_wb.v", 107, 101); // ce (w, ck)
selectCodeEditor("mem_wb.v", 107, 101, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mem_wb.v", 107, 101); // ce (w, ck)
selectCodeEditor("mem_wb.v", 88, 92); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 335, 122); // ce (w, ck)
selectCodeEditor("control.v", 271, 77); // ce (w, ck)
selectCodeEditor("control.v", 277, 60); // ce (w, ck)
selectCodeEditor("control.v", 92, 63, true, false, false, false, false); // ce (w, ck) - Shift Key
typeControlKey((HResource) null, "control.v", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "control.v", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "control.v", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "control.v", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "control.v", 'c'); // ce (w, ck)
selectCodeEditor("control.v", 278, 167); // ce (w, ck)
selectCodeEditor("control.v", 476, 151); // ce (w, ck)
selectCodeEditor("control.v", 462, 171); // ce (w, ck)
selectCodeEditor("control.v", 464, 171); // ce (w, ck)
selectCodeEditor("control.v", 469, 166); // ce (w, ck)
typeControlKey((HResource) null, "control.v", 'v'); // ce (w, ck)
selectCodeEditor("control.v", 228, 181); // ce (w, ck)
selectCodeEditor("control.v", 376, 199); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("control.v", 282, 186); // ce (w, ck)
selectCodeEditor("control.v", 200, 199); // ce (w, ck)
selectCodeEditor("control.v", 214, 199); // ce (w, ck)
selectCodeEditor("control.v", 193, 199); // ce (w, ck)
selectCodeEditor("control.v", 149, 197); // ce (w, ck)
// Elapsed time: 41 seconds
selectCodeEditor("control.v", 572, 109); // ce (w, ck)
// Elapsed time: 22 seconds
selectCodeEditor("control.v", 320, 134); // ce (w, ck)
selectCodeEditor("control.v", 319, 199); // ce (w, ck)
selectCodeEditor("control.v", 285, 151); // ce (w, ck)
selectCodeEditor("control.v", 648, 225); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("control.v", 125, 138); // ce (w, ck)
selectCodeEditor("control.v", 127, 177); // ce (w, ck)
selectCodeEditor("control.v", 68, 193); // ce (w, ck)
selectCodeEditor("control.v", 88, 176); // ce (w, ck)
selectCodeEditor("control.v", 128, 192); // ce (w, ck)
selectCodeEditor("control.v", 254, 58); // ce (w, ck)
selectCodeEditor("control.v", 180, 105); // ce (w, ck)
selectCodeEditor("control.v", 214, 166); // ce (w, ck)
selectCodeEditor("control.v", 321, 294); // ce (w, ck)
selectCodeEditor("control.v", 431, 297); // ce (w, ck)
selectCodeEditor("control.v", 494, 294); // ce (w, ck)
selectCodeEditor("control.v", 372, 145); // ce (w, ck)
selectCodeEditor("control.v", 426, 149); // ce (w, ck)
selectCodeEditor("control.v", 413, 177); // ce (w, ck)
selectCodeEditor("control.v", 442, 258); // ce (w, ck)
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
selectCodeEditor("control.v", 56, 89); // ce (w, ck)
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ad (ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// A (ck): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (A)
dismissDialog("Run Synthesis"); // A (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 21:28:25 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 21:28:25 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// Elapsed time: 77 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("mem_wb.v", 265, 121); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// PAPropertyPanels.initPanels (mem_wb.v) elapsed time: 0.2s
// TclEventType: RUN_STEP_COMPLETED
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1349 ms. Increasing delay to 3000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 1418 ms to process. Increasing delay to 2000 ms.
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 270 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 851 seconds
selectCodeEditor("mem_wb.v", 159, 192); // ce (w, ck)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("cp0_reg.v", 171, 136); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 171, 136, false, false, false, true, false); // ce (w, ck) - Popup Trigger
// Elapsed time: 70 seconds
selectCodeEditor("cp0_reg.v", 119, 242); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 119, 242, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 187, 229); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 119, 276); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 119, 276); // ce (w, ck)
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1327 ms. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 5,442 MB. GUI used memory: 162 MB. Current time: 11/25/18 9:52:36 PM CST
// Elapsed time: 176 seconds
selectCodeEditor("cp0_reg.v", 113, 174); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 113, 174, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 113, 164); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 113, 164, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 164, 206); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 164, 206, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 196, 206); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 169, 200); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 202, 197); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 160, 201); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 203, 200); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("cp0_reg.v", 177, 200); // ce (w, ck)
// Elapsed time: 22 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
selectCodeEditor("cp0_reg.v", 140, 134); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 21:54:11 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 21:54:11 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 159, 171); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 21 seconds
selectCodeEditor("alu.v", 167, 107); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 1287 seconds
selectCodeEditor("alu.v", 202, 216); // ce (w, ck)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 209, 179, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("control.v", 150, 162); // ce (w, ck)
selectCodeEditor("control.v", 288, 115); // ce (w, ck)
selectCodeEditor("control.v", 288, 115); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bx (ck):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 22:16:57 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 22:16:57 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Implementation Completed: addNotify
// Elapsed time: 298 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Implementation Completed"); // ah (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sun Nov 25 22:21:59 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 5,442 MB. GUI used memory: 162 MB. Current time: 11/25/18 10:22:40 PM CST
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 182 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 5,442 MB. GUI used memory: 162 MB. Current time: 11/25/18 10:52:40 PM CST
// Elapsed time: 1900 seconds
selectCodeEditor("control.v", 235, 235); // ce (w, ck)
// Elapsed time: 88 seconds
selectCodeEditor("control.v", 593, 166); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cp0_reg.v", 6); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
selectCodeEditor("cp0_reg.v", 190, 196); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 22:58:45 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 22:58:45 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectCodeEditor("cp0_reg.v", 263, 121); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("cp0_reg.v", 147, 167); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 147, 167, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 147, 167); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 193, 159); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 193, 159, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 193, 159); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 193, 159, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 198, 204); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 198, 204); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 198, 204, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 198, 204); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 198, 204); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 137, 100); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 137, 100, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 137, 100); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 161, 125); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 161, 125, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 161, 125); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 204, 128); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 204, 128, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 212, 125); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 212, 125, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 212, 125); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 245, 125); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 245, 125, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 173, 138); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 173, 138, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 219, 121); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 219, 121, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 219, 121); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 186, 137); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 186, 137, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 235, 136); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 135, 205); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 135, 205, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 207, 221); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 207, 221); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 237, 199); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 237, 199, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 260, 165); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 260, 165, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 303, 147); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 303, 147, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 287, 257); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 287, 257, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 310, 266); // ce (w, ck)
// Elapsed time: 26 seconds
selectCodeEditor("cp0_reg.v", 105, 92); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 105, 92, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 105, 92); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 128, 107); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 128, 107, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 157, 157); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 157, 157, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 157, 157); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 208, 166); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 243, 184); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 134, 183); // ce (w, ck)
selectCodeEditor("alu.v", 241, 200); // ce (w, ck)
selectCodeEditor("alu.v", 167, 206); // ce (w, ck)
selectCodeEditor("alu.v", 167, 206); // ce (w, ck)
selectCodeEditor("alu.v", 167, 206, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 146, 198); // ce (w, ck)
selectCodeEditor("alu.v", 146, 198, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 145, 159); // ce (w, ck)
selectCodeEditor("alu.v", 100, 208); // ce (w, ck)
selectCodeEditor("alu.v", 100, 208, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 107, 183); // ce (w, ck)
selectCodeEditor("alu.v", 107, 183, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 116, 186); // ce (w, ck)
selectCodeEditor("alu.v", 116, 186, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: RUN_COMPLETED
// Elapsed time: 76 seconds
selectCodeEditor("alu.v", 102, 332); // ce (w, ck)
selectCodeEditor("alu.v", 141, 303); // ce (w, ck)
selectCodeEditor("alu.v", 124, 190); // ce (w, ck)
selectCodeEditor("alu.v", 174, 132); // ce (w, ck)
selectCodeEditor("alu.v", 214, 136); // ce (w, ck)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 174 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 85 seconds
selectCodeEditor("alu.v", 92, 139); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("alu.v", 295, 303); // ce (w, ck)
selectCodeEditor("alu.v", 225, 289); // ce (w, ck)
selectCodeEditor("alu.v", 233, 274); // ce (w, ck)
selectCodeEditor("alu.v", 165, 196); // ce (w, ck)
selectCodeEditor("alu.v", 165, 196, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 214, 201); // ce (w, ck)
// Elapsed time: 30 seconds
selectCodeEditor("alu.v", 214, 201); // ce (w, ck)
selectCodeEditor("alu.v", 187, 160); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("alu.v", 279, 186); // ce (w, ck)
selectCodeEditor("alu.v", 245, 136); // ce (w, ck)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 166, 161); // ce (w, ck)
selectCodeEditor("control.v", 186, 146); // ce (w, ck)
selectCodeEditor("control.v", 220, 166); // ce (w, ck)
selectCodeEditor("control.v", 317, 174); // ce (w, ck)
selectCodeEditor("control.v", 376, 166); // ce (w, ck)
selectCodeEditor("control.v", 227, 157); // ce (w, ck)
selectCodeEditor("control.v", 256, 168); // ce (w, ck)
selectCodeEditor("control.v", 252, 181); // ce (w, ck)
selectCodeEditor("control.v", 292, 189); // ce (w, ck)
selectCodeEditor("control.v", 322, 197); // ce (w, ck)
selectCodeEditor("control.v", 293, 164); // ce (w, ck)
selectCodeEditor("control.v", 339, 193); // ce (w, ck)
selectCodeEditor("control.v", 371, 217); // ce (w, ck)
selectCodeEditor("control.v", 330, 182); // ce (w, ck)
selectCodeEditor("control.v", 318, 147); // ce (w, ck)
selectCodeEditor("control.v", 289, 97); // ce (w, ck)
selectCodeEditor("control.v", 319, 114); // ce (w, ck)
selectCodeEditor("control.v", 336, 145); // ce (w, ck)
selectCodeEditor("control.v", 346, 178); // ce (w, ck)
selectCodeEditor("control.v", 357, 195); // ce (w, ck)
selectCodeEditor("control.v", 325, 179); // ce (w, ck)
selectCodeEditor("control.v", 344, 191); // ce (w, ck)
selectCodeEditor("control.v", 350, 180); // ce (w, ck)
selectCodeEditor("control.v", 359, 185); // ce (w, ck)
selectCodeEditor("control.v", 290, 179); // ce (w, ck)
selectCodeEditor("control.v", 317, 199); // ce (w, ck)
selectCodeEditor("control.v", 247, 178); // ce (w, ck)
selectCodeEditor("control.v", 280, 202); // ce (w, ck)
selectCodeEditor("control.v", 174, 160); // ce (w, ck)
selectCodeEditor("control.v", 174, 160, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 206, 161); // ce (w, ck)
selectCodeEditor("control.v", 243, 158); // ce (w, ck)
selectCodeEditor("control.v", 243, 158, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 300, 162); // ce (w, ck)
selectCodeEditor("control.v", 317, 158); // ce (w, ck)
selectCodeEditor("control.v", 317, 158, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 303, 171); // ce (w, ck)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("id_exe.v", 395, 255, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 334, 244); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, jump_control.v]", 15, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
// Elapsed time: 14 seconds
selectCodeEditor("thinpad_top.v", 146, 133); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 146, 133, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 106, 105); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 106, 105, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 174, 119); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 98, 90); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 102, 95); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 102, 95, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("thinpad_top.v", 101, 151); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 101, 151, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 101, 151); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 126, 147); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 136, 163); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 136, 163, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 175, 173); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 175, 173, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 175, 173); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 222, 191); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 186, 180); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 207, 205); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 207, 205, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 233, 230); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 130, 147); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 130, 147, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 144, 152); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 144, 152, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 144, 152); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 144, 152); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 135, 232); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 143, 255); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 149, 262); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 149, 262, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 154, 263); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 169, 194); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 93, 170); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 93, 170, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 112, 183); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 112, 183, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 148, 203); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 148, 203, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 161, 216); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 161, 216, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 196, 232); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 196, 232, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 196, 232); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 211, 242); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 211, 242, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 211, 242); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 243, 256); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 116, 195); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 116, 195, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 116, 195); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 146, 173); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 146, 173, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 146, 173); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 166, 166); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 166, 166, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 175, 192); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 175, 192, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 193, 201); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 193, 201, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("thinpad_top.v", 201, 213); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 253, 212, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 253, 212, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 222, 129); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 199, 128); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("if_id.v", 117, 230, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectCodeEditor("control.v", 364, 261); // ce (w, ck)
selectCodeEditor("control.v", 364, 261, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("control.v", 239, 98); // ce (w, ck)
selectCodeEditor("control.v", 239, 98, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 272, 82); // ce (w, ck)
selectCodeEditor("control.v", 272, 82, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 272, 82); // ce (w, ck)
selectCodeEditor("control.v", 323, 123); // ce (w, ck)
selectCodeEditor("control.v", 323, 123, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 323, 123); // ce (w, ck)
selectCodeEditor("control.v", 328, 212); // ce (w, ck)
selectCodeEditor("control.v", 328, 212, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 328, 212); // ce (w, ck)
selectCodeEditor("control.v", 356, 236); // ce (w, ck)
selectCodeEditor("control.v", 406, 257); // ce (w, ck)
selectCodeEditor("control.v", 428, 266); // ce (w, ck)
selectCodeEditor("control.v", 428, 266, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 428, 266); // ce (w, ck)
selectCodeEditor("control.v", 400, 255); // ce (w, ck)
selectCodeEditor("control.v", 238, 147); // ce (w, ck)
selectCodeEditor("control.v", 238, 147, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 238, 147); // ce (w, ck)
selectCodeEditor("control.v", 311, 204); // ce (w, ck)
// Elapsed time: 13 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "load", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "load"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "load"); // l (aQ, ck)
selectCodeEditor("control.v", 375, 257); // ce (w, ck)
selectCodeEditor("control.v", 375, 257, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 375, 257); // ce (w, ck)
selectCodeEditor("control.v", 381, 221); // ce (w, ck)
selectCodeEditor("control.v", 381, 221, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 381, 221); // ce (w, ck)
selectCodeEditor("control.v", 381, 221); // ce (w, ck)
selectCodeEditor("control.v", 383, 225); // ce (w, ck)
selectCodeEditor("control.v", 383, 225); // ce (w, ck)
selectCodeEditor("control.v", 383, 225); // ce (w, ck)
selectCodeEditor("control.v", 383, 225); // ce (w, ck)
selectCodeEditor("control.v", 318, 236); // ce (w, ck)
selectCodeEditor("control.v", 318, 236, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 290, 217); // ce (w, ck)
selectCodeEditor("control.v", 290, 217, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 290, 217); // ce (w, ck)
selectCodeEditor("control.v", 292, 227); // ce (w, ck)
selectCodeEditor("control.v", 292, 227, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 292, 227); // ce (w, ck)
selectCodeEditor("control.v", 304, 231); // ce (w, ck)
selectCodeEditor("control.v", 304, 231, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 304, 231); // ce (w, ck)
selectCodeEditor("control.v", 269, 216); // ce (w, ck)
// Elapsed time: 16 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 23:11:02 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 23:11:02 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cp0_reg.v", 6); // k (j, ck)
// bx (ck):  Update Design Hierarchy : addNotify
dismissDialog("Update Design Hierarchy"); // bx (ck)
selectCodeEditor("cp0_reg.v", 186, 72, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectButton(RDIResourceCommand.RDICommands_COPY, (String) null); // B (f, ck)
selectButton(RDIResourceCommand.RDICommands_COPY, (String) null); // B (f, ck)
selectCodeEditor("cp0_reg.v", 182, 114); // ce (w, ck)
// Elapsed time: 130 seconds
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 11); // u (O, ck)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 11); // u (O, ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 2581 ms. Increasing delay to 4000 ms.
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 323 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, thinpad_top.xdc]", 29, false); // B (D, ck)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP, pll_example]", 26, true); // B (D, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ck)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
setText("CLKOUT2 REQUESTED OUT FREQ", "1"); // z (cK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// Elapsed time: 37 seconds
setText("CLKOUT2 REQUESTED OUT FREQ", "2"); // z (cK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// [Engine Memory]: 6,021 MB (+321936kb) [03:28:44]
// HMemoryUtils.trashcanNow. Engine heap size: 6,068 MB. GUI used memory: 178 MB. Current time: 11/25/18 11:21:17 PM CST
// Elapsed time: 37 seconds
setText("CLKOUT2 REQUESTED OUT FREQ", "5"); // z (cK, r)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Re-customize IP"); // r (ck)
// Elapsed time: 59 seconds
selectCodeEditor("cp0_reg.v", 360, 197); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 228, 140); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 303, 214); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 357, 238); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 298, 182); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 311, 200); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 331, 219); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 339, 229); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 339, 229); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 188, 178); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 188, 178, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 188, 178); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 230, 188); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 230, 188, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 230, 188, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 336, 169); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("cp0_reg.v", 168, 135, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 132, 118); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 281, 122); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_wb.v", 5); // k (j, ck)
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ck):  Re-customize IP : addNotify
// r (ck): Re-customize IP: addNotify
// Elapsed time: 21 seconds
dismissDialog("Re-customize IP"); // O (ck)
dismissDialog("Re-customize IP"); // r (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 233, 174); // ce (w, ck)
selectCodeEditor("alu.v", 233, 174); // ce (w, ck)
selectCodeEditor("alu.v", 329, 216); // ce (w, ck)
selectCodeEditor("alu.v", 329, 216); // ce (w, ck)
selectCodeEditor("alu.v", 329, 216); // ce (w, ck)
selectCodeEditor("alu.v", 221, 147); // ce (w, ck)
selectCodeEditor("alu.v", 329, 250); // ce (w, ck)
selectCodeEditor("alu.v", 147, 159); // ce (w, ck)
selectCodeEditor("alu.v", 147, 159, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("alu.v", 105, 168); // ce (w, ck)
selectCodeEditor("alu.v", 287, 175); // ce (w, ck)
selectCodeEditor("alu.v", 181, 175); // ce (w, ck)
selectCodeEditor("alu.v", 208, 231); // ce (w, ck)
selectCodeEditor("alu.v", 136, 155); // ce (w, ck)
selectCodeEditor("alu.v", 185, 155); // ce (w, ck)
selectCodeEditor("alu.v", 185, 155); // ce (w, ck)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 59 seconds
selectCodeEditor("control.v", 199, 216); // ce (w, ck)
selectCodeEditor("control.v", 256, 221); // ce (w, ck)
selectCodeEditor("control.v", 198, 217); // ce (w, ck)
selectCodeEditor("control.v", 295, 217); // ce (w, ck)
// Elapsed time: 41 seconds
selectCodeEditor("control.v", 415, 137); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("control.v", 505, 132); // ce (w, ck)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 23:26:59 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 23:26:59 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectCodeEditor("control.v", 228, 170); // ce (w, ck)
// bx (ck):  Update Design Hierarchy : addNotify
dismissDialog("Update Design Hierarchy"); // bx (ck)
// Elapsed time: 22 seconds
selectCodeEditor("control.v", 154, 155); // ce (w, ck)
selectCodeEditor("control.v", 154, 155, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 154, 155); // ce (w, ck)
selectCodeEditor("control.v", 193, 162); // ce (w, ck)
selectCodeEditor("control.v", 193, 162, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 193, 162); // ce (w, ck)
selectCodeEditor("control.v", 148, 162); // ce (w, ck)
selectCodeEditor("control.v", 148, 162, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 148, 162); // ce (w, ck)
selectCodeEditor("control.v", 190, 171); // ce (w, ck)
selectCodeEditor("control.v", 190, 171, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 190, 171); // ce (w, ck)
selectCodeEditor("control.v", 164, 179); // ce (w, ck)
selectCodeEditor("control.v", 164, 179, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 164, 179); // ce (w, ck)
selectCodeEditor("control.v", 126, 180); // ce (w, ck)
selectCodeEditor("control.v", 126, 180, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 126, 180); // ce (w, ck)
selectCodeEditor("control.v", 175, 179); // ce (w, ck)
selectCodeEditor("control.v", 175, 179, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 175, 179); // ce (w, ck)
selectCodeEditor("control.v", 224, 175); // ce (w, ck)
selectCodeEditor("control.v", 224, 175, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 224, 175); // ce (w, ck)
selectCodeEditor("control.v", 192, 145); // ce (w, ck)
selectCodeEditor("control.v", 192, 145, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 192, 145); // ce (w, ck)
selectCodeEditor("control.v", 211, 154); // ce (w, ck)
selectCodeEditor("control.v", 211, 154, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 211, 154); // ce (w, ck)
selectCodeEditor("control.v", 229, 162); // ce (w, ck)
selectCodeEditor("control.v", 229, 162, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 179, 179); // ce (w, ck)
selectCodeEditor("control.v", 179, 179, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 197, 179); // ce (w, ck)
selectCodeEditor("control.v", 197, 179, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 153, 167); // ce (w, ck)
selectCodeEditor("control.v", 153, 167, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 153, 167); // ce (w, ck)
selectCodeEditor("control.v", 135, 166); // ce (w, ck)
selectCodeEditor("control.v", 135, 166, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 170, 154); // ce (w, ck)
selectCodeEditor("control.v", 170, 154, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 170, 154); // ce (w, ck)
// Elapsed time: 42 seconds
selectCodeEditor("control.v", 338, 295); // ce (w, ck)
selectCodeEditor("control.v", 303, 228); // ce (w, ck)
selectCodeEditor("control.v", 333, 121); // ce (w, ck)
selectCodeEditor("control.v", 333, 121, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 382, 103); // ce (w, ck)
selectCodeEditor("control.v", 433, 123); // ce (w, ck)
selectCodeEditor("control.v", 474, 129); // ce (w, ck)
selectCodeEditor("control.v", 368, 135); // ce (w, ck)
selectCodeEditor("control.v", 418, 141); // ce (w, ck)
selectCodeEditor("control.v", 431, 142); // ce (w, ck)
selectCodeEditor("control.v", 431, 142, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 431, 142); // ce (w, ck)
selectCodeEditor("control.v", 486, 142); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("control.v", 226, 252); // ce (w, ck)
selectCodeEditor("control.v", 244, 238); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 29 seconds
selectCodeEditor("alu.v", 139, 258); // ce (w, ck)
selectCodeEditor("alu.v", 139, 258, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 139, 258); // ce (w, ck)
selectCodeEditor("alu.v", 175, 263); // ce (w, ck)
selectCodeEditor("alu.v", 175, 263, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 175, 263); // ce (w, ck)
selectCodeEditor("alu.v", 175, 263); // ce (w, ck)
selectCodeEditor("alu.v", 135, 264); // ce (w, ck)
selectCodeEditor("alu.v", 135, 264, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 135, 264); // ce (w, ck)
selectCodeEditor("alu.v", 188, 187); // ce (w, ck)
selectCodeEditor("alu.v", 188, 187, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 188, 187); // ce (w, ck)
selectCodeEditor("alu.v", 125, 165); // ce (w, ck)
selectCodeEditor("alu.v", 125, 165, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 125, 165); // ce (w, ck)
selectCodeEditor("alu.v", 164, 178); // ce (w, ck)
selectCodeEditor("alu.v", 164, 178, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 164, 178); // ce (w, ck)
selectCodeEditor("alu.v", 223, 181); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// Elapsed time: 48 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("exe_mem.v", 206, 161); // ce (w, ck)
selectCodeEditor("exe_mem.v", 206, 161, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 206, 161); // ce (w, ck)
selectCodeEditor("exe_mem.v", 209, 141); // ce (w, ck)
selectCodeEditor("exe_mem.v", 209, 141, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 209, 141); // ce (w, ck)
selectCodeEditor("exe_mem.v", 248, 216); // ce (w, ck)
selectCodeEditor("exe_mem.v", 248, 216); // ce (w, ck)
selectCodeEditor("exe_mem.v", 248, 216, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 248, 216); // ce (w, ck)
selectCodeEditor("exe_mem.v", 248, 216); // ce (w, ck)
selectCodeEditor("exe_mem.v", 272, 201); // ce (w, ck)
selectCodeEditor("exe_mem.v", 272, 201, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 272, 201); // ce (w, ck)
selectCodeEditor("exe_mem.v", 301, 188); // ce (w, ck)
selectCodeEditor("exe_mem.v", 301, 188, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 301, 188); // ce (w, ck)
selectCodeEditor("exe_mem.v", 290, 205); // ce (w, ck)
selectCodeEditor("exe_mem.v", 290, 205, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 269, 236); // ce (w, ck)
selectCodeEditor("exe_mem.v", 269, 236, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 269, 236); // ce (w, ck)
selectCodeEditor("exe_mem.v", 290, 294); // ce (w, ck)
selectCodeEditor("exe_mem.v", 256, 333); // ce (w, ck)
selectCodeEditor("exe_mem.v", 256, 333, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 308, 335); // ce (w, ck)
selectCodeEditor("exe_mem.v", 314, 315); // ce (w, ck)
selectCodeEditor("exe_mem.v", 314, 315, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 346, 305); // ce (w, ck)
selectCodeEditor("exe_mem.v", 346, 305, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 346, 305); // ce (w, ck)
selectCodeEditor("exe_mem.v", 361, 300); // ce (w, ck)
selectCodeEditor("exe_mem.v", 361, 300, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 361, 300); // ce (w, ck)
selectCodeEditor("exe_mem.v", 328, 270); // ce (w, ck)
selectCodeEditor("exe_mem.v", 328, 270, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 328, 270); // ce (w, ck)
selectCodeEditor("exe_mem.v", 328, 270); // ce (w, ck)
selectCodeEditor("exe_mem.v", 354, 287); // ce (w, ck)
selectCodeEditor("exe_mem.v", 170, 175); // ce (w, ck)
selectCodeEditor("exe_mem.v", 173, 134); // ce (w, ck)
selectCodeEditor("exe_mem.v", 173, 134, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 203, 141); // ce (w, ck)
selectCodeEditor("exe_mem.v", 203, 141, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 225, 180); // ce (w, ck)
selectCodeEditor("exe_mem.v", 225, 180, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 225, 180); // ce (w, ck)
selectCodeEditor("exe_mem.v", 253, 215); // ce (w, ck)
selectCodeEditor("exe_mem.v", 226, 129); // ce (w, ck)
selectCodeEditor("exe_mem.v", 226, 129, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 235, 135); // ce (w, ck)
selectCodeEditor("exe_mem.v", 235, 135, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 235, 135); // ce (w, ck)
selectCodeEditor("exe_mem.v", 262, 154); // ce (w, ck)
selectCodeEditor("exe_mem.v", 262, 154, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 262, 154); // ce (w, ck)
selectCodeEditor("exe_mem.v", 258, 177); // ce (w, ck)
selectCodeEditor("exe_mem.v", 258, 177, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 258, 177); // ce (w, ck)
selectCodeEditor("exe_mem.v", 269, 182); // ce (w, ck)
selectCodeEditor("exe_mem.v", 269, 182, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 306, 197); // ce (w, ck)
selectCodeEditor("exe_mem.v", 306, 197, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 306, 197); // ce (w, ck)
selectCodeEditor("exe_mem.v", 328, 197); // ce (w, ck)
selectCodeEditor("exe_mem.v", 328, 197, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 363, 213); // ce (w, ck)
// Elapsed time: 28 seconds
selectCodeEditor("exe_mem.v", 287, 290); // ce (w, ck)
selectCodeEditor("exe_mem.v", 287, 290, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 281, 257); // ce (w, ck)
selectCodeEditor("exe_mem.v", 312, 292); // ce (w, ck)
selectCodeEditor("exe_mem.v", 312, 292, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("exe_mem.v", 280, 248); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: RUN_STEP_COMPLETED
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mov_cond"); // l (aQ, ck)
// Elapsed time: 48 seconds
selectCodeEditor("control.v", 287, 84); // ce (w, ck)
selectCodeEditor("control.v", 328, 43); // ce (w, ck)
selectCodeEditor("control.v", 328, 43); // ce (w, ck)
selectCodeEditor("control.v", 331, 52); // ce (w, ck)
selectCodeEditor("control.v", 300, 222); // ce (w, ck)
// [GUI Memory]: 242 MB (+921kb) [03:40:12]
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 184 seconds
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 108 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 103 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_addr_in", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_addr_in"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_addr", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_addr"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_raddr", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_raddr"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_raddr"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_raddr"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_raddr"); // l (aQ, ck)
// Elapsed time: 56 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "cp0_raddr"); // l (aQ, ck)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 47 seconds
selectCodeEditor("cp0_reg.v", 174, 253); // ce (w, ck)
// Elapsed time: 20 seconds
selectCodeEditor("cp0_reg.v", 362, 363); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sun Nov 25 23:41:59 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Sun Nov 25 23:41:59 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 676ms to process. Increasing delay to 4000 ms.
selectCodeEditor("cp0_reg.v", 217, 240); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 263, 253); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 204, 218); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "exe_mem.v", 3); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "exe_mem.v", 3, false, true); // k (j, ck) - Double Click
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "thinpad_top.v", 1, false, true); // k (j, ck) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu.v", 2); // k (j, ck)
selectCodeEditor("alu.v", 389, 257); // ce (w, ck)
selectCodeEditor("alu.v", 148, 409); // ce (w, ck)
selectCodeEditor("alu.v", 158, 313); // ce (w, ck)
selectCodeEditor("alu.v", 190, 274); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// PAPropertyPanels.initPanels (cp0_reg.v) elapsed time: 0.2s
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 458 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,068 MB. GUI used memory: 187 MB. Current time: 11/25/18 11:51:20 PM CST
// Elapsed time: 227 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
unMinimizeFrame(RDIResource.RDIViews_PROPERTIES, "IP Properties"); // aw
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 78 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, vga.v]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, vga.v]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, SEG7_LUT.v]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, SEG7_LUT.v]", 3, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, uart_controller.v]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, uart_controller.v]", 6, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, pc.v]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, pc.v]", 8, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, forward.v]", 18, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, forward.v]", 18, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 85 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 162 seconds
selectCodeEditor("control.v", 337, 254); // ce (w, ck)
selectCodeEditor("control.v", 343, 305); // ce (w, ck)
// Elapsed time: 101 seconds
selectCodeEditor("control.v", 244, 236); // ce (w, ck)
selectCodeEditor("control.v", 244, 236, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 264, 255); // ce (w, ck)
selectCodeEditor("control.v", 264, 255, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 272, 255); // ce (w, ck)
selectCodeEditor("control.v", 219, 235); // ce (w, ck)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, forward.v]", 18, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, forward.v]", 18, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, wb_end.v]", 17, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, wb_end.v]", 17, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("wb_end.v", 129, 302); // ce (w, ck)
selectCodeEditor("wb_end.v", 129, 302, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("wb_end.v", 135, 260); // ce (w, ck)
selectCodeEditor("wb_end.v", 139, 314); // ce (w, ck)
selectCodeEditor("wb_end.v", 161, 350); // ce (w, ck)
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, registers.v]", 14, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, registers.v]", 14, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 18 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)", true); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
selectCodeEditor("thinpad_top.v", 237, 418); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 243, 428); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 282, 457); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 356, 441); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem_wb.v]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)", true); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address)"); // l (aQ, ck)
selectCodeEditor("thinpad_top.v", 361, 345, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false, false, false, false, false, true); // B (D, ck) - Double Click
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "address"); // l (aQ, ck)
selectCodeEditor("exe_mem.v", 272, 413); // ce (w, ck)
selectCodeEditor("exe_mem.v", 338, 408); // ce (w, ck)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, uart_controller.v]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_in", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_in"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_in"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_in"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_in"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_exe", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_exe"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_exe"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address_exe"); // l (aQ, ck)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address", true); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "reg_write_address"); // l (aQ, ck)
selectCodeEditor("id_exe.v", 368, 457); // ce (w, ck)
selectCodeEditor("id_exe.v", 284, 495); // ce (w, ck)
selectCodeEditor("id_exe.v", 306, 491); // ce (w, ck)
selectCodeEditor("id_exe.v", 303, 471); // ce (w, ck)
selectCodeEditor("id_exe.v", 322, 479); // ce (w, ck)
selectCodeEditor("id_exe.v", 373, 480); // ce (w, ck)
selectCodeEditor("id_exe.v", 412, 484); // ce (w, ck)
selectCodeEditor("id_exe.v", 412, 484, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 457, 484); // ce (w, ck)
selectCodeEditor("id_exe.v", 457, 484, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 512, 487); // ce (w, ck)
selectCodeEditor("id_exe.v", 422, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 445, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 359, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 400, 487); // ce (w, ck)
selectCodeEditor("id_exe.v", 459, 481); // ce (w, ck)
// Elapsed time: 47 seconds
selectCodeEditor("id_exe.v", 253, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 282, 481); // ce (w, ck)
selectCodeEditor("id_exe.v", 304, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 199, 461); // ce (w, ck)
selectCodeEditor("id_exe.v", 199, 461, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 247, 479); // ce (w, ck)
selectCodeEditor("id_exe.v", 247, 479, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 247, 479); // ce (w, ck)
selectCodeEditor("id_exe.v", 272, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 272, 483, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 313, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 386, 473); // ce (w, ck)
selectCodeEditor("id_exe.v", 386, 473, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 404, 479); // ce (w, ck)
selectCodeEditor("id_exe.v", 404, 479, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 404, 479); // ce (w, ck)
selectCodeEditor("id_exe.v", 457, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 457, 485, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 300, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 300, 485, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 300, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 300, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 300, 485, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 22 seconds
selectCodeEditor("id_exe.v", 293, 503); // ce (w, ck)
selectCodeEditor("id_exe.v", 273, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 293, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 293, 483, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 322, 487); // ce (w, ck)
selectCodeEditor("id_exe.v", 322, 487, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 322, 487); // ce (w, ck)
selectCodeEditor("id_exe.v", 355, 490); // ce (w, ck)
selectCodeEditor("id_exe.v", 355, 490, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 325, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 325, 482, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 25 seconds
selectCodeEditor("id_exe.v", 516, 321, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 238, 264); // ce (w, ck)
selectCodeEditor("id_exe.v", 243, 274); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 110 seconds
selectCodeEditor("id_exe.v", 289, 466, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 289, 466, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 289, 466, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 136, 370); // ce (w, ck)
selectCodeEditor("id_exe.v", 166, 257); // ce (w, ck)
selectCodeEditor("id_exe.v", 224, 251); // ce (w, ck)
selectCodeEditor("id_exe.v", 335, 287); // ce (w, ck)
selectCodeEditor("id_exe.v", 335, 287, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 280, 287); // ce (w, ck)
selectCodeEditor("id_exe.v", 229, 436); // ce (w, ck)
selectCodeEditor("id_exe.v", 266, 451); // ce (w, ck)
selectCodeEditor("id_exe.v", 267, 468); // ce (w, ck)
selectCodeEditor("id_exe.v", 261, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 322, 491); // ce (w, ck)
selectCodeEditor("id_exe.v", 243, 489); // ce (w, ck)
selectCodeEditor("id_exe.v", 313, 491); // ce (w, ck)
selectCodeEditor("id_exe.v", 245, 495); // ce (w, ck)
selectCodeEditor("id_exe.v", 259, 481); // ce (w, ck)
selectCodeEditor("id_exe.v", 313, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 258, 485); // ce (w, ck)
selectCodeEditor("id_exe.v", 282, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 254, 470); // ce (w, ck)
selectCodeEditor("id_exe.v", 287, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 258, 474); // ce (w, ck)
selectCodeEditor("id_exe.v", 288, 484); // ce (w, ck)
selectCodeEditor("id_exe.v", 246, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 250, 483, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("id_exe.v", 264, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 264, 459); // ce (w, ck)
selectCodeEditor("id_exe.v", 251, 482); // ce (w, ck)
selectCodeEditor("id_exe.v", 256, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 243, 483); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("id_exe.v", 726, 483); // ce (w, ck)
selectCodeEditor("id_exe.v", 391, 424); // ce (w, ck)
selectCodeEditor("id_exe.v", 425, 392); // ce (w, ck)
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 292, 270); // ce (w, ck)
selectCodeEditor("control.v", 393, 276); // ce (w, ck)
selectCodeEditor("control.v", 393, 276, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 393, 276); // ce (w, ck)
selectCodeEditor("control.v", 267, 169); // ce (w, ck)
selectCodeEditor("control.v", 337, 183); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("control.v", 282, 249); // ce (w, ck)
selectCodeEditor("control.v", 466, 269); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("control.v", 272, 227); // ce (w, ck)
selectCodeEditor("control.v", 269, 237); // ce (w, ck)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("thinpad_top.v", 233, 287); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 275, 300); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 277, 340); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 233, 253); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 237, 260); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 237, 260, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("thinpad_top.v", 137, 323); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 241, 445); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 235, 455); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 187, 491); // ce (w, ck)
selectCodeEditor("thinpad_top.v", 195, 473); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("thinpad_top.v", 160, 314); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, thinpad_top.v]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("id_exe.v", 486, 453); // ce (w, ck)
// Elapsed time: 36 seconds
selectCodeEditor("id_exe.v", 419, 392); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'cv' command handler elapsed time: 3 seconds
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Nov 26 00:14:44 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Mon Nov 26 00:14:44 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
// bx (ck):  Update Design Hierarchy : addNotify
dismissDialog("Update Design Hierarchy"); // bx (ck)
selectCodeEditor("control.v", 278, 309); // ce (w, ck)
selectCodeEditor("control.v", 278, 309); // ce (w, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
selectCodeEditor("control.v", 144, 266); // ce (w, ck)
selectCodeEditor("control.v", 144, 266, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 133, 240); // ce (w, ck)
selectCodeEditor("control.v", 133, 240, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 169, 300); // ce (w, ck)
selectCodeEditor("control.v", 169, 300, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 169, 300); // ce (w, ck)
selectCodeEditor("control.v", 204, 322); // ce (w, ck)
unMinimizeFrame(PAResourceOtoP.PAViews_COMPILATION, "Log"); // aw
selectTab(PAResourceItoN.LogView_TABBED_PANE, (HResource) null, "Synthesis", 2); // i (A, ck)
selectTab(PAResourceItoN.LogView_TABBED_PANE, "MonitorView", (HResource) null, "Simulation", 2, false, true); // i (A, ck) - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 6,068 MB. GUI used memory: 190 MB. Current time: 11/26/18 12:21:19 AM CST
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 412 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 46 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("cp0_reg.v", 227, 239, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 253, 264); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 64 seconds
selectCodeEditor("cp0_reg.v", 329, 175); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 179, 215, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("alu.v", 115, 163); // ce (w, ck)
selectCodeEditor("alu.v", 99, 286); // ce (w, ck)
selectCodeEditor("alu.v", 76, 164); // ce (w, ck)
selectCodeEditor("alu.v", 204, 162); // ce (w, ck)
// Elapsed time: 119 seconds
selectCodeEditor("alu.v", 198, 261); // ce (w, ck)
selectCodeEditor("alu.v", 194, 140); // ce (w, ck)
// Elapsed time: 64 seconds
selectCodeEditor("alu.v", 142, 110); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, pll_example, IP]", 25, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
// Elapsed time: 10 seconds
applyEscape(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, (String) null); // B (D, ck)
selectCodeEditor("cp0_reg.v", 180, 132); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 213, 120); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 274, 123); // ce (w, ck)
// Elapsed time: 24 seconds
selectCodeEditor("cp0_reg.v", 175, 79); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 256, 120); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 274, 128); // ce (w, ck)
// Elapsed time: 54 seconds
selectCodeEditor("cp0_reg.v", 505, 167); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 319, 219, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, ram_controller.v]", 20, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, exe_mem.v]", 12, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 87 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu.v", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "exe_mem.v", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem.v", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "control.v", 7); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cp0_reg.v", 6); // k (j, ck)
selectCodeEditor("cp0_reg.v", 347, 189); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 347, 189, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 196, 208); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu.v", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "exe_mem.v", 3); // k (j, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal", true); // l (aQ, ck)
selectCodeEditor("exe_mem.v", 281, 110, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("exe_mem.v", 161, 103); // ce (w, ck)
selectCodeEditor("exe_mem.v", 161, 103, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("exe_mem.v", 277, 152); // ce (w, ck)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, if_id.v]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "jal"); // l (aQ, ck)
// Elapsed time: 18 seconds
selectCodeEditor("id_exe.v", 416, 227); // ce (w, ck)
// Elapsed time: 29 seconds
selectCodeEditor("id_exe.v", 416, 227, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("id_exe.v", 295, 195); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem.v", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_wb.v", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cp0_reg.v", 6); // k (j, ck)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 135, 266); // ce (w, ck)
selectCodeEditor("alu.v", 135, 266, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 135, 266); // ce (w, ck)
selectCodeEditor("alu.v", 146, 264); // ce (w, ck)
selectCodeEditor("alu.v", 146, 264, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 146, 264); // ce (w, ck)
selectCodeEditor("alu.v", 152, 271); // ce (w, ck)
selectCodeEditor("alu.v", 152, 271, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 152, 271); // ce (w, ck)
selectCodeEditor("alu.v", 177, 276); // ce (w, ck)
selectCodeEditor("alu.v", 177, 276, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 177, 276); // ce (w, ck)
selectCodeEditor("alu.v", 170, 289); // ce (w, ck)
selectCodeEditor("alu.v", 170, 289, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 170, 289); // ce (w, ck)
selectCodeEditor("alu.v", 140, 286); // ce (w, ck)
selectCodeEditor("alu.v", 140, 286, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 140, 286); // ce (w, ck)
selectCodeEditor("alu.v", 164, 296); // ce (w, ck)
selectCodeEditor("alu.v", 164, 296, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 164, 296); // ce (w, ck)
selectCodeEditor("alu.v", 141, 312); // ce (w, ck)
selectCodeEditor("alu.v", 141, 312, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 141, 312); // ce (w, ck)
selectCodeEditor("alu.v", 151, 311); // ce (w, ck)
selectCodeEditor("alu.v", 151, 311, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 151, 311); // ce (w, ck)
selectCodeEditor("alu.v", 151, 310); // ce (w, ck)
selectCodeEditor("alu.v", 151, 310); // ce (w, ck)
selectCodeEditor("alu.v", 151, 310); // ce (w, ck)
selectCodeEditor("alu.v", 168, 306); // ce (w, ck)
selectCodeEditor("alu.v", 168, 306, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 168, 306); // ce (w, ck)
selectCodeEditor("alu.v", 180, 305); // ce (w, ck)
selectCodeEditor("alu.v", 180, 305, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 180, 305); // ce (w, ck)
selectCodeEditor("alu.v", 221, 289); // ce (w, ck)
selectCodeEditor("alu.v", 221, 289, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 221, 289); // ce (w, ck)
selectCodeEditor("alu.v", 248, 292); // ce (w, ck)
selectCodeEditor("alu.v", 248, 292, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 248, 292); // ce (w, ck)
selectCodeEditor("alu.v", 187, 286); // ce (w, ck)
selectCodeEditor("alu.v", 187, 286, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 187, 286); // ce (w, ck)
selectCodeEditor("alu.v", 155, 275); // ce (w, ck)
selectCodeEditor("alu.v", 155, 275, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 155, 275); // ce (w, ck)
selectCodeEditor("alu.v", 123, 278); // ce (w, ck)
selectCodeEditor("alu.v", 123, 278, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 123, 278); // ce (w, ck)
selectCodeEditor("alu.v", 161, 292); // ce (w, ck)
selectCodeEditor("alu.v", 161, 292, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 161, 292); // ce (w, ck)
selectCodeEditor("alu.v", 162, 283); // ce (w, ck)
selectCodeEditor("alu.v", 162, 283, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 162, 283); // ce (w, ck)
selectCodeEditor("alu.v", 186, 290); // ce (w, ck)
selectCodeEditor("alu.v", 138, 290); // ce (w, ck)
selectCodeEditor("alu.v", 138, 290, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 138, 290); // ce (w, ck)
selectCodeEditor("alu.v", 170, 292); // ce (w, ck)
selectCodeEditor("alu.v", 181, 283); // ce (w, ck)
selectCodeEditor("alu.v", 265, 274); // ce (w, ck)
// Elapsed time: 153 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ad (ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// A (ck): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (A)
dismissDialog("Run Synthesis"); // A (ck)
selectCodeEditor("alu.v", 199, 188); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("cp0_reg.v", 197, 64); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("cp0_reg.v", 311, 170); // ce (w, ck)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 30 seconds
selectCodeEditor("alu.v", 147, 134); // ce (w, ck)
selectCodeEditor("alu.v", 162, 120); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("alu.v", 294, 184); // ce (w, ck)
selectCodeEditor("alu.v", 217, 224); // ce (w, ck)
selectCodeEditor("alu.v", 170, 219); // ce (w, ck)
selectCodeEditor("alu.v", 224, 327); // ce (w, ck)
selectCodeEditor("alu.v", 217, 282); // ce (w, ck)
selectCodeEditor("alu.v", 255, 285); // ce (w, ck)
selectCodeEditor("alu.v", 310, 281); // ce (w, ck)
selectCodeEditor("alu.v", 337, 292); // ce (w, ck)
selectCodeEditor("alu.v", 323, 286); // ce (w, ck)
selectCodeEditor("alu.v", 365, 303); // ce (w, ck)
selectCodeEditor("alu.v", 324, 286); // ce (w, ck)
selectCodeEditor("alu.v", 362, 294); // ce (w, ck)
selectCodeEditor("alu.v", 285, 264); // ce (w, ck)
selectCodeEditor("alu.v", 365, 299); // ce (w, ck)
selectCodeEditor("alu.v", 312, 281); // ce (w, ck)
selectCodeEditor("alu.v", 362, 295); // ce (w, ck)
selectCodeEditor("alu.v", 272, 256); // ce (w, ck)
selectCodeEditor("alu.v", 282, 264); // ce (w, ck)
selectCodeEditor("alu.v", 326, 286); // ce (w, ck)
selectCodeEditor("alu.v", 364, 299); // ce (w, ck)
selectCodeEditor("alu.v", 358, 295); // ce (w, ck)
selectCodeEditor("alu.v", 367, 300); // ce (w, ck)
selectCodeEditor("alu.v", 332, 269); // ce (w, ck)
selectCodeEditor("alu.v", 361, 295); // ce (w, ck)
selectCodeEditor("alu.v", 331, 270); // ce (w, ck)
selectCodeEditor("alu.v", 367, 294); // ce (w, ck)
selectCodeEditor("alu.v", 364, 302); // ce (w, ck)
selectCodeEditor("alu.v", 378, 281); // ce (w, ck)
selectCodeEditor("alu.v", 370, 290); // ce (w, ck)
selectCodeEditor("alu.v", 383, 305); // ce (w, ck)
selectCodeEditor("alu.v", 360, 286); // ce (w, ck)
selectCodeEditor("alu.v", 359, 286, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 396, 311); // ce (w, ck)
selectCodeEditor("alu.v", 398, 309); // ce (w, ck)
selectCodeEditor("alu.v", 364, 285); // ce (w, ck)
selectCodeEditor("alu.v", 373, 290); // ce (w, ck)
selectCodeEditor("alu.v", 331, 261); // ce (w, ck)
selectCodeEditor("alu.v", 360, 280); // ce (w, ck)
selectCodeEditor("alu.v", 365, 281); // ce (w, ck)
selectCodeEditor("alu.v", 327, 278); // ce (w, ck)
// Elapsed time: 31 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, control.v]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("control.v", 391, 271); // ce (w, ck)
selectCodeEditor("control.v", 315, 257); // ce (w, ck)
selectCodeEditor("control.v", 378, 262); // ce (w, ck)
selectCodeEditor("control.v", 274, 272); // ce (w, ck)
selectCodeEditor("control.v", 319, 266); // ce (w, ck)
selectCodeEditor("control.v", 373, 266); // ce (w, ck)
selectCodeEditor("control.v", 285, 251); // ce (w, ck)
selectCodeEditor("control.v", 333, 267); // ce (w, ck)
selectCodeEditor("control.v", 298, 262); // ce (w, ck)
selectCodeEditor("control.v", 175, 255); // ce (w, ck)
selectCodeEditor("control.v", 128, 253); // ce (w, ck)
selectCodeEditor("control.v", 85, 249); // ce (w, ck)
selectCodeEditor("control.v", 46, 248); // ce (w, ck)
selectCodeEditor("control.v", 275, 305); // ce (w, ck)
selectCodeEditor("control.v", 198, 274); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("control.v", 123, 301); // ce (w, ck)
selectCodeEditor("control.v", 123, 301, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("control.v", 145, 308); // ce (w, ck)
selectCodeEditor("control.v", 169, 315); // ce (w, ck)
selectCodeEditor("control.v", 135, 311); // ce (w, ck)
selectCodeEditor("control.v", 226, 323); // ce (w, ck)
selectCodeEditor("control.v", 255, 322); // ce (w, ck)
selectCodeEditor("control.v", 229, 309); // ce (w, ck)
selectCodeEditor("control.v", 266, 316); // ce (w, ck)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, id_exe.v]", 11, false, false, false, false, false, true); // B (D, ck) - Double Click
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1679 ms. Increasing delay to 4000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 6,068 MB. GUI used memory: 189 MB. Current time: 11/26/18 9:55:20 AM CST
// Elapsed time: 33533 seconds
selectCodeEditor("id_exe.v", 148, 254); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "wb_end.v", 8); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "control.v", 7); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, alu.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("alu.v", 78, 211); // ce (w, ck)
selectCodeEditor("alu.v", 78, 211, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 78, 211); // ce (w, ck)
selectCodeEditor("alu.v", 107, 221); // ce (w, ck)
selectCodeEditor("alu.v", 107, 221, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 107, 221); // ce (w, ck)
selectCodeEditor("alu.v", 118, 231); // ce (w, ck)
selectCodeEditor("alu.v", 118, 231, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 118, 231); // ce (w, ck)
selectCodeEditor("alu.v", 131, 257); // ce (w, ck)
selectCodeEditor("alu.v", 131, 257, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 131, 257); // ce (w, ck)
selectCodeEditor("alu.v", 131, 245); // ce (w, ck)
selectCodeEditor("alu.v", 131, 245, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 131, 245); // ce (w, ck)
selectCodeEditor("alu.v", 131, 245); // ce (w, ck)
selectCodeEditor("alu.v", 131, 245, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 131, 245); // ce (w, ck)
selectCodeEditor("alu.v", 89, 150); // ce (w, ck)
selectCodeEditor("alu.v", 89, 150, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 89, 150); // ce (w, ck)
selectCodeEditor("alu.v", 135, 137); // ce (w, ck)
selectCodeEditor("alu.v", 135, 137, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 135, 137); // ce (w, ck)
selectCodeEditor("alu.v", 147, 128); // ce (w, ck)
selectCodeEditor("alu.v", 147, 128, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 147, 128); // ce (w, ck)
selectCodeEditor("alu.v", 127, 101); // ce (w, ck)
selectCodeEditor("alu.v", 127, 101, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 127, 101); // ce (w, ck)
selectCodeEditor("alu.v", 137, 76); // ce (w, ck)
selectCodeEditor("alu.v", 137, 76, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 137, 76); // ce (w, ck)
selectCodeEditor("alu.v", 161, 78); // ce (w, ck)
selectCodeEditor("alu.v", 161, 78, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 161, 78); // ce (w, ck)
selectCodeEditor("alu.v", 204, 84); // ce (w, ck)
selectCodeEditor("alu.v", 204, 84, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 204, 84); // ce (w, ck)
selectCodeEditor("alu.v", 209, 109); // ce (w, ck)
selectCodeEditor("alu.v", 209, 109, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 209, 109); // ce (w, ck)
selectCodeEditor("alu.v", 206, 200); // ce (w, ck)
selectCodeEditor("alu.v", 206, 200, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 206, 200); // ce (w, ck)
selectCodeEditor("alu.v", 174, 262); // ce (w, ck)
selectCodeEditor("alu.v", 174, 262, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 174, 262); // ce (w, ck)
selectCodeEditor("alu.v", 176, 267); // ce (w, ck)
selectCodeEditor("alu.v", 176, 267, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 176, 267); // ce (w, ck)
selectCodeEditor("alu.v", 214, 162); // ce (w, ck)
selectCodeEditor("alu.v", 214, 162, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 214, 162); // ce (w, ck)
selectCodeEditor("alu.v", 220, 132); // ce (w, ck)
selectCodeEditor("alu.v", 220, 132, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 220, 132); // ce (w, ck)
selectCodeEditor("alu.v", 234, 139); // ce (w, ck)
selectCodeEditor("alu.v", 234, 139); // ce (w, ck)
selectCodeEditor("alu.v", 234, 139, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 234, 139); // ce (w, ck)
selectCodeEditor("alu.v", 234, 139); // ce (w, ck)
selectCodeEditor("alu.v", 234, 139); // ce (w, ck)
selectCodeEditor("alu.v", 163, 102); // ce (w, ck)
selectCodeEditor("alu.v", 147, 87); // ce (w, ck)
selectCodeEditor("alu.v", 167, 96); // ce (w, ck)
selectCodeEditor("alu.v", 200, 104); // ce (w, ck)
selectCodeEditor("alu.v", 233, 116); // ce (w, ck)
selectCodeEditor("alu.v", 284, 86); // ce (w, ck)
selectCodeEditor("alu.v", 314, 97); // ce (w, ck)
selectCodeEditor("alu.v", 457, 102); // ce (w, ck)
// Elapsed time: 33 seconds
selectCodeEditor("alu.v", 345, 118); // ce (w, ck)
selectCodeEditor("alu.v", 290, 126); // ce (w, ck)
selectCodeEditor("alu.v", 290, 126, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 207, 146); // ce (w, ck)
selectCodeEditor("alu.v", 195, 290); // ce (w, ck)
selectCodeEditor("alu.v", 195, 290, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 195, 290); // ce (w, ck)
selectCodeEditor("alu.v", 152, 274); // ce (w, ck)
selectCodeEditor("alu.v", 152, 274, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("alu.v", 152, 274); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Resetting Runs"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bx (ck):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Nov 26 09:59:53 2018] Launched synth_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/synth_1/runme.log [Mon Nov 26 09:59:53 2018] Launched impl_1... Run output will be captured here: C:/Users/Tinaht/Desktop/MIPS32_CPU/thinpad_top.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// Elapsed time: 67 seconds
selectCodeEditor("alu.v", 227, 265); // ce (w, ck)
selectCodeEditor("alu.v", 340, 312); // ce (w, ck)
selectCodeEditor("alu.v", 311, 282); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 424 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (ck)
// Elapsed time: 33 seconds
selectCodeEditor("alu.v", 236, 286); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, cp0_reg.v]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("cp0_reg.v", 178, 73); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 178, 73, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 178, 73); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 185, 80); // ce (w, ck)
// Elapsed time: 12 seconds
selectCodeEditor("cp0_reg.v", 276, 183, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("cp0_reg.v", 276, 183, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, mem.v]", 21, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cp0_reg.v", 6); // k (j, ck)
// Elapsed time: 53 seconds
selectCodeEditor("cp0_reg.v", 148, 278); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 288, 228); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 196, 171); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 163, 187); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 171, 193); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 180, 197); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 131, 186); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 131, 186, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("cp0_reg.v", 134, 167); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 134, 167); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 167, 171); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 97, 118); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 97, 118, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 97, 118); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 130, 121); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 130, 121, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 130, 121); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 130, 121); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 164, 136); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 164, 136, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 164, 136); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 84, 74); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 84, 74, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 84, 74); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 94, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 94, 81, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 115, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 115, 81, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 115, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 115, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 115, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 115, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 115, 81); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 141, 83); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 141, 83, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 141, 83); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 114, 82); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 114, 82, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 114, 82); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 130, 98); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 147, 112); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 147, 112, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 147, 112); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 188, 162); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 188, 162); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 188, 162, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 188, 162); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 196, 157); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 196, 157, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 196, 157); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 205, 147); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 205, 147, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 205, 147); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 225, 157); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 220, 231); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("cp0_reg.v", 209, 294); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 209, 294, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 209, 294); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 180, 272); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 180, 272, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 180, 272); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 180, 272); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 194, 252); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 194, 252, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 194, 252); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 214, 253); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 214, 253, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 214, 253); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 214, 253); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 214, 253); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 201, 251); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 201, 251, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 221, 252); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 264, 249); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 264, 249, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 264, 249); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 312, 249); // ce (w, ck)
// Elapsed time: 24 seconds
selectCodeEditor("cp0_reg.v", 160, 141); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 160, 141, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 160, 141); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 177, 152); // ce (w, ck)
selectCodeEditor("cp0_reg.v", 177, 152, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("cp0_reg.v", 177, 152); // ce (w, ck)
