<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineCombinerPattern.h source code [llvm/llvm/include/llvm/CodeGen/MachineCombinerPattern.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MachineCombinerPattern "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MachineCombinerPattern.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='MachineCombinerPattern.h.html'>MachineCombinerPattern.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/MachineCombinerPattern.h - Instruction pattern supported by</i></td></tr>
<tr><th id="2">2</th><td><i>// combiner  ------*- C++ -*-===//</i></td></tr>
<tr><th id="3">3</th><td><i>//</i></td></tr>
<tr><th id="4">4</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="5">5</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="6">6</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>// This file defines instruction pattern supported by combiner</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_MACHINECOMBINERPATTERN_H">LLVM_CODEGEN_MACHINECOMBINERPATTERN_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_MACHINECOMBINERPATTERN_H" data-ref="_M/LLVM_CODEGEN_MACHINECOMBINERPATTERN_H">LLVM_CODEGEN_MACHINECOMBINERPATTERN_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i class="doc">/// These are instruction patterns matched by the machine combiner pass.</i></td></tr>
<tr><th id="20">20</th><td><b>enum</b> <b>class</b> <dfn class="type def" id="llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</dfn> {</td></tr>
<tr><th id="21">21</th><td>  <i>// These are commutative variants for reassociating a computation chain. See</i></td></tr>
<tr><th id="22">22</th><td><i>  // the comments before getMachineCombinerPatterns() in TargetInstrInfo.cpp.</i></td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_AX_BY" title='llvm::MachineCombinerPattern::REASSOC_AX_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_BY" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_AX_BY">REASSOC_AX_BY</dfn>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_AX_YB" title='llvm::MachineCombinerPattern::REASSOC_AX_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_YB" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_AX_YB">REASSOC_AX_YB</dfn>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_XA_BY" title='llvm::MachineCombinerPattern::REASSOC_XA_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_BY" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XA_BY">REASSOC_XA_BY</dfn>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_XA_YB" title='llvm::MachineCombinerPattern::REASSOC_XA_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_YB" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XA_YB">REASSOC_XA_YB</dfn>,</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td>  <i>// These are patterns matched by the PowerPC to reassociate FMA chains.</i></td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</dfn>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</dfn>,</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <i>// These are patterns matched by the PowerPC to reassociate FMA and FSUB to</i></td></tr>
<tr><th id="33">33</th><td><i>  // reduce register pressure.</i></td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::REASSOC_XY_BAC" title='llvm::MachineCombinerPattern::REASSOC_XY_BAC' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BAC" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BAC">REASSOC_XY_BAC</dfn>,</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i>// These are multiply-add patterns matched by the AArch64 machine combiner.</i></td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP1">MULADDW_OP1</dfn>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP2">MULADDW_OP2</dfn>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBW_OP1" title='llvm::MachineCombinerPattern::MULSUBW_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP1">MULSUBW_OP1</dfn>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP2">MULSUBW_OP2</dfn>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDWI_OP1" title='llvm::MachineCombinerPattern::MULADDWI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDWI_OP1">MULADDWI_OP1</dfn>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBWI_OP1" title='llvm::MachineCombinerPattern::MULSUBWI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBWI_OP1">MULSUBWI_OP1</dfn>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDX_OP1" title='llvm::MachineCombinerPattern::MULADDX_OP1' data-ref="llvm::MachineCombinerPattern::MULADDX_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDX_OP1">MULADDX_OP1</dfn>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDX_OP2" title='llvm::MachineCombinerPattern::MULADDX_OP2' data-ref="llvm::MachineCombinerPattern::MULADDX_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDX_OP2">MULADDX_OP2</dfn>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBX_OP1" title='llvm::MachineCombinerPattern::MULSUBX_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBX_OP1">MULSUBX_OP1</dfn>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBX_OP2" title='llvm::MachineCombinerPattern::MULSUBX_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBX_OP2">MULSUBX_OP2</dfn>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDXI_OP1" title='llvm::MachineCombinerPattern::MULADDXI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDXI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDXI_OP1">MULADDXI_OP1</dfn>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBXI_OP1" title='llvm::MachineCombinerPattern::MULSUBXI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBXI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBXI_OP1">MULSUBXI_OP1</dfn>,</td></tr>
<tr><th id="50">50</th><td>  <i>// NEON integers vectors</i></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv8i8_OP1" title='llvm::MachineCombinerPattern::MULADDv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP1">MULADDv8i8_OP1</dfn>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv8i8_OP2" title='llvm::MachineCombinerPattern::MULADDv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP2">MULADDv8i8_OP2</dfn>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv16i8_OP1" title='llvm::MachineCombinerPattern::MULADDv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP1">MULADDv16i8_OP1</dfn>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv16i8_OP2" title='llvm::MachineCombinerPattern::MULADDv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP2">MULADDv16i8_OP2</dfn>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i16_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP1">MULADDv4i16_OP1</dfn>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i16_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP2">MULADDv4i16_OP2</dfn>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv8i16_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP1">MULADDv8i16_OP1</dfn>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv8i16_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP2">MULADDv8i16_OP2</dfn>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv2i32_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP1">MULADDv2i32_OP1</dfn>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv2i32_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP2">MULADDv2i32_OP2</dfn>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i32_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP1">MULADDv4i32_OP1</dfn>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i32_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP2">MULADDv4i32_OP2</dfn>,</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv8i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP1">MULSUBv8i8_OP1</dfn>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv8i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP2">MULSUBv8i8_OP2</dfn>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv16i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP1">MULSUBv16i8_OP1</dfn>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv16i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP2">MULSUBv16i8_OP2</dfn>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP1">MULSUBv4i16_OP1</dfn>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP2">MULSUBv4i16_OP2</dfn>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv8i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP1">MULSUBv8i16_OP1</dfn>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv8i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP2">MULSUBv8i16_OP2</dfn>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv2i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP1">MULSUBv2i32_OP1</dfn>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv2i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP2">MULSUBv2i32_OP2</dfn>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP1">MULSUBv4i32_OP1</dfn>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP2">MULSUBv4i32_OP2</dfn>,</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP1">MULADDv4i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP2">MULADDv4i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP1">MULADDv8i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP2">MULADDv8i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP1">MULADDv2i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP2">MULADDv2i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP1">MULADDv4i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP2">MULADDv4i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP1">MULSUBv4i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP2">MULSUBv4i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP1">MULSUBv8i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP2">MULSUBv8i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP1">MULSUBv2i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP2">MULSUBv2i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP1">MULSUBv4i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP2">MULSUBv4i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i>// Floating Point</i></td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULADDH_OP1" title='llvm::MachineCombinerPattern::FMULADDH_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP1">FMULADDH_OP1</dfn>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULADDH_OP2" title='llvm::MachineCombinerPattern::FMULADDH_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP2">FMULADDH_OP2</dfn>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULSUBH_OP1" title='llvm::MachineCombinerPattern::FMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP1">FMULSUBH_OP1</dfn>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULSUBH_OP2" title='llvm::MachineCombinerPattern::FMULSUBH_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP2">FMULSUBH_OP2</dfn>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP1">FMULADDS_OP1</dfn>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP2">FMULADDS_OP2</dfn>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP1">FMULSUBS_OP1</dfn>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP2">FMULSUBS_OP2</dfn>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULADDD_OP1" title='llvm::MachineCombinerPattern::FMULADDD_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP1">FMULADDD_OP1</dfn>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP2">FMULADDD_OP2</dfn>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULSUBD_OP1" title='llvm::MachineCombinerPattern::FMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP1">FMULSUBD_OP1</dfn>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP2">FMULSUBD_OP2</dfn>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FNMULSUBH_OP1" title='llvm::MachineCombinerPattern::FNMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBH_OP1">FNMULSUBH_OP1</dfn>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBS_OP1">FNMULSUBS_OP1</dfn>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBD_OP1">FNMULSUBD_OP1</dfn>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP1">FMLAv1i64_indexed_OP1</dfn>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</dfn>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4f16_OP1" title='llvm::MachineCombinerPattern::FMLAv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP1">FMLAv4f16_OP1</dfn>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4f16_OP2" title='llvm::MachineCombinerPattern::FMLAv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP2">FMLAv4f16_OP2</dfn>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv8f16_OP1" title='llvm::MachineCombinerPattern::FMLAv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP1">FMLAv8f16_OP1</dfn>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv8f16_OP2" title='llvm::MachineCombinerPattern::FMLAv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP2">FMLAv8f16_OP2</dfn>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP2">FMLAv2f32_OP2</dfn>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2f32_OP1" title='llvm::MachineCombinerPattern::FMLAv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP1">FMLAv2f32_OP1</dfn>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2f64_OP1" title='llvm::MachineCombinerPattern::FMLAv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP1">FMLAv2f64_OP1</dfn>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP2">FMLAv2f64_OP2</dfn>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP1">FMLAv4i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP2">FMLAv4i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP1">FMLAv8i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP2">FMLAv8i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</dfn>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4f32_OP1" title='llvm::MachineCombinerPattern::FMLAv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP1">FMLAv4f32_OP1</dfn>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP2">FMLAv4f32_OP2</dfn>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</dfn>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4f16_OP1" title='llvm::MachineCombinerPattern::FMLSv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP1">FMLSv4f16_OP1</dfn>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4f16_OP2" title='llvm::MachineCombinerPattern::FMLSv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP2">FMLSv4f16_OP2</dfn>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv8f16_OP1" title='llvm::MachineCombinerPattern::FMLSv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP1">FMLSv8f16_OP1</dfn>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv8f16_OP2" title='llvm::MachineCombinerPattern::FMLSv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP2">FMLSv8f16_OP2</dfn>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2f32_OP1" title='llvm::MachineCombinerPattern::FMLSv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP1">FMLSv2f32_OP1</dfn>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2f32_OP2" title='llvm::MachineCombinerPattern::FMLSv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP2">FMLSv2f32_OP2</dfn>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2f64_OP1" title='llvm::MachineCombinerPattern::FMLSv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP1">FMLSv2f64_OP1</dfn>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2f64_OP2" title='llvm::MachineCombinerPattern::FMLSv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP2">FMLSv2f64_OP2</dfn>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP1">FMLSv4i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP2">FMLSv4i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP1">FMLSv8i16_indexed_OP1</dfn>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP2">FMLSv8i16_indexed_OP2</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</dfn>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</dfn>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</dfn>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4f32_OP1" title='llvm::MachineCombinerPattern::FMLSv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP1">FMLSv4f32_OP1</dfn>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4f32_OP2" title='llvm::MachineCombinerPattern::FMLSv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP2">FMLSv4f32_OP2</dfn>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</dfn>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</dfn></td></tr>
<tr><th id="157">157</th><td>};</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="162">162</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>