#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  9 09:09:41 2021
# Process ID: 10920
# Current directory: V:/cpu/Minisys-1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6308 V:\cpu\Minisys-1_2\Minisys-1_2.xpr
# Log file: V:/cpu/Minisys-1_2/vivado.log
# Journal file: V:/cpu/Minisys-1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/Minisys-1_2/Minisys-1_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1133.422 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/Minisys-1_2/Minisys-1_2.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jul  9 09:23:30 2021] Launched synth_1...
Run output will be captured here: V:/cpu/Minisys-1_2/Minisys-1_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul  9 09:25:07 2021] Launched impl_1...
Run output will be captured here: V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  9 09:28:29 2021] Launched impl_1...
Run output will be captured here: V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2804.688 ; gain = 1671.266
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/Minisys-1_2/Minisys-1_2.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Jul  9 09:39:02 2021] Launched synth_1...
Run output will be captured here: V:/cpu/Minisys-1_2/Minisys-1_2.runs/synth_1/runme.log
[Fri Jul  9 09:39:02 2021] Launched impl_1...
Run output will be captured here: V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  9 09:46:03 2021] Launched impl_1...
Run output will be captured here: V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'minisys_sim'
INFO: [Vivado 12-12490] The selected simulation model for 'uart_bmpg_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'minisys_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj minisys_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.gen/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.gen/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.gen/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALU_Result' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'read_register_1_address' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/idecode32.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcplus4' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ifetc32.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ioread_data' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ioread.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ledout' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/leds.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
WARNING: [VRFC 10-3676] redeclaration of ansi port 'write_data' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/memorio.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
WARNING: [VRFC 10-3676] redeclaration of ansi port 'switchrdata' is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/switchs.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sim_1/imports/sim/minisys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim'
"xelab -wto a6a2caf6f9824326b6bad08884631cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minisys_sim_behav xil_defaultlib.minisys_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a6a2caf6f9824326b6bad08884631cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minisys_sim_behav xil_defaultlib.minisys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start_pg' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sim_1/imports/sim/minisys_sim.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sim_1/imports/sim/minisys_sim.v:37]
WARNING: [VRFC 10-5021] port 'Jrn' is not connected on this instance [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.Executs32
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.minisys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/xsim.dir/minisys_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim/xsim.dir/minisys_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  9 09:49:23 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  9 09:49:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2853.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/Minisys-1_2/Minisys-1_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "minisys_sim_behav -key {Behavioral:sim_1:Functional:minisys_sim} -tclbatch {minisys_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source minisys_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module minisys_sim.u.ROM.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module minisys_sim.u.memory.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'minisys_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2892.828 ; gain = 52.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2948.543 ; gain = 55.715
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  9 10:30:14 2021...
