#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  6 13:17:50 2023
# Process ID: 2896
# Current directory: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18272 C:\Users\jiangyi\Desktop\Lab02 CPU Environment Building\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/CPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Logic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.891 ; gain = 0.000
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name ROM_B
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {ROM_B} CONFIG.memory_type {rom}] [get_ips ROM_B]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ROM_B' to 'ROM_B' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_B/ROM_B.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_B'...
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name ROM_D
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {ROM_D} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/I_mem.coe}] [get_ips ROM_D]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ROM_D' to 'ROM_D' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/I_mem.coe' provided. It will be converted relative to IP Instance files '../../../../I_mem.coe'
generate_target {instantiation_template} [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D/ROM_D.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D/ROM_D.xci}}]
generate_target all [get_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D/ROM_D.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
export_ip_user_files -of_objects [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D/ROM_D.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D/ROM_D.xci}}] -directory {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files} -ipstatic_source_dir {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name SSeg7_Dev -vendor xilinx.com -library user -version 1.0 -module_name SSeg7_Dev_0
generate_target {instantiation_template} [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SSeg7_Dev_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}]
generate_target all [get_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SSeg7_Dev_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SSeg7_Dev_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SSeg7_Dev_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}] -directory {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files} -ipstatic_source_dir {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v}}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/CPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Logic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary'.
set_property  ip_repo_paths  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/CPU} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev} {c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Logic} {c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/MUX} {c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/CPU'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Logic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/CPU'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Logic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/CPU'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Logic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary'.
add_files -norecurse {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}}
ipx::open_ipxact_file {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}
ipx::unload_core {c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}
ipx::open_ipxact_file {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}
ipx::unload_core {c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name RAM_B
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {RAM_B} CONFIG.coefficient_file {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/D_mem.coe}] [get_ips RAM_B]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM_B' to 'RAM_B' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/D_mem.coe' provided. It will be converted relative to IP Instance files '../../../../D_mem.coe'
generate_target {instantiation_template} [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_B'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}]
generate_target all [get_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_B'...
export_ip_user_files -of_objects [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}] -directory {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files} -ipstatic_source_dir {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_B/ROM_B.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_B/ROM_B.xci}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/component.xml}}
export_ip_user_files -of_objects  [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0.xci}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  6 16:24:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Thu Apr  6 16:24:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.891 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2558.879 ; gain = 1372.988
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2581.719 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
add_files -norecurse {{C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/VGA/VGA.srcs/sources_1/new/vga_debugger.mem} {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/IP/Supplementary/VGA/VGA.srcs/sources_1/new/font_8x16.mem}}
export_ip_user_files -of_objects  [get_files D:/font_8x16.mem] -no_script -reset -force -quiet
remove_files  D:/font_8x16.mem
export_ip_user_files -of_objects  [get_files D:/vga_debugger.mem] -no_script -reset -force -quiet
remove_files  D:/vga_debugger.mem
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  6 16:53:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.746 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.887 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  6 17:12:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Thu Apr  6 17:12:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.887 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/Lab02 CPU Environment Building/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.500 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 17:20:24 2023...
