\doxysubsubsection{Peripheral ADC get clock source}
\hypertarget{group___r_c_c___l_l___e_c___a_d_c}{}\label{group___r_c_c___l_l___e_c___a_d_c}\index{Peripheral ADC get clock source@{Peripheral ADC get clock source}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE}}~(((uint32\+\_\+t)\mbox{\hyperlink{group___r_c_c___l_l___private___constants_ga53d0a35120bb5c1cf1c71c5386b24d5d}{RCC\+\_\+\+OFFSET\+\_\+\+CCIPR}} $<$$<$ 24U) \texorpdfstring{$\vert$}{|} ((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a0aab625c06cf9ed5462d0f434c8f7}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos}} $<$$<$ 16U) \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d9c287f2166d40c0738e4877410c30}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a0aab625c06cf9ed5462d0f434c8f7}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos}}))
\end{DoxyCompactItemize}


\doxysubsubsubsection{Description détaillée}


\doxysubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330}\index{Peripheral ADC get clock source@{Peripheral ADC get clock source}!LL\_RCC\_ADC12\_CLKSOURCE@{LL\_RCC\_ADC12\_CLKSOURCE}}
\index{LL\_RCC\_ADC12\_CLKSOURCE@{LL\_RCC\_ADC12\_CLKSOURCE}!Peripheral ADC get clock source@{Peripheral ADC get clock source}}
\doxysubsubsubsubsection{\texorpdfstring{LL\_RCC\_ADC12\_CLKSOURCE}{LL\_RCC\_ADC12\_CLKSOURCE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330} 
\#define LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE~(((uint32\+\_\+t)\mbox{\hyperlink{group___r_c_c___l_l___private___constants_ga53d0a35120bb5c1cf1c71c5386b24d5d}{RCC\+\_\+\+OFFSET\+\_\+\+CCIPR}} $<$$<$ 24U) \texorpdfstring{$\vert$}{|} ((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a0aab625c06cf9ed5462d0f434c8f7}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos}} $<$$<$ 16U) \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d9c287f2166d40c0738e4877410c30}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a0aab625c06cf9ed5462d0f434c8f7}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos}}))}

ADC12 Clock source selection 