[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM2931DT-5.0G production of ON SEMICONDUCTOR from the text:DATA SHEET\nwww. onsemi.com\n© Semiconductor Components Industries, LLC, 2013\nOctober, 2021 − Rev. 291 Publication Order Number:\nLM2931/DLDO Voltage Regulator  -\nAdjustable Output, Load\nDump Protection\n60 V, 100 mA\nLM2931, NCV2931 Series\nThe LM2931 series consists of positive fixed and adjustable output\nvoltage regulators that are specifically designed to maintain proper\nregulation with an extremely low input −to−output voltage differential.\nThese devices are capable of supplying output currents in excess of100 mA and feature a low bias current of 0.4 mA at 10 mA output.\nDesigned primarily to survive in the harsh automotive environment,\nthese devices will protect all external load circuitry from input faultconditions caused by reverse battery connection, two battery jumpstarts, and excessive line transients during load dump. This series also\nincludes internal current limiting, thermal shutdown, and additionally,\nis able to withstand temporary power −up with mirror −image insertion.\nDue to the low dropout voltage and bias current specifications, the\nLM2931 series is ideally suited fo r battery powered industrial and\nconsumer equipment where an exte nsion of useful battery life is\ndesirable. The ‘C’ suffix adjustable output regulators feature an outputinhibit pin which is extremely useful in microprocessor −based systems.\nFeatures\n•Input−to−Output V oltage Differential of < 0.6 V @ 100 mA\n•Output Current in Excess of 100 mA\n•Low Bias Current\n•60 V Load Dump Protection\n•−50 V Reverse Transient Protection\n•Internal Current Limiting with Thermal Shutdown\n•Temporary Mirror −Image Protection\n•Ideally Suited for Battery Powered Equipment\n•Economical 5 −Lead TO−220 Package with Two Optional Leadforms\n•Available in Surface Mount SOP −8, D2PAK and DPAK Packages\n•High Accuracy ( ±2.5%) Reference (LM2931AC) Available\n•NCV Prefix for Automotive and Other Applications Requiring\nUnique Site and Control Change Requirements; AEC −Q100\nQualified and PPAP Capable\n•Pb−Free Packages are Available\nApplications\n•Battery Powered Consumer Products\n•Hand−held Instruments\n•Camcorders and CamerasTO−92\nZ SUFFIX\nCASE 29 −10FIXED OUTPUT VOLTAGE\nPin 1. Output\n2. Ground\n3. Input\nTO−220\nT SUFFIX\nCASE 221AB\nPin 1. Input\n2. Ground\n3. OutputDPAK\nDT SUFFIX\nCASE 369C\nD2PAK\nD2T SUFFIX\nCASE 936\nTO−220\nTH SUFFIX\nCASE 314AADJUSTABLE OUTPUT VOLTAGE\nPin 1. Adjust\n2. Output\nInhibit\n3. Ground4. Input\n5. OutputTO−220\nTV SUFFIX\nCASE 314B\nTO−220\nT SUFFIX\nCASE 314D\nD2PAK\nD2T SUFFIX\nCASE 936A\nSee detailed ordering and shipping information on page 12 of\nthis data sheet.ORDERING INFORMATION\nSee general marking and heatsink information in the device\nmarking section on page 14 of this data sheet.DEVICE MARKING INFORMATION1\n2\n3\n1\n3\n1\n3\n1\n51\n1\n5\n1\n5\n1\n513SOT−223\nST SUFFIX\nCASE 318H1\n2\n31\nLM2931, NCV2931 Series\nwww. onsemi.com\n2FIXED\n(Top View)N.C.\nGND\nInputN.C.\nGND\nOutput 1854ADJUSTABLE\n(Top View)Output\nInhibit\nGND\nInputAdjust\nGND\nOutput 1854SOIC−8\nD SUFFIX\nCASE 751\n18\nRepresentative Schematic Diagram\n*Deleted on Adjustable RegulatorsInput\nOutput\n30 k *\nAdjust\n92.8 k *\nGround350\n5006.0 k6.0\n30 k\nOutput\nInhibit\nEPI\nBias50 k\n5.8 V\n10 k 11.5 k3.0 k3.94 k30 k 30 k\n180 k 184 k6.8 V\n35 k48 k\nThis device contains 26 active transistors.\nLM2931, NCV2931 Series\nwww. onsemi.com\n3MAXIMUM RATINGS\nRating Symbol Value Unit\nInput Voltage Continuous VI 40 Vdc\nTransient Input Voltage ( /C0116 ≤ 100 ms) VI(/C0116) 60 Vpk\nTransient Reverse Polarity Input Voltage −VI(/C0116) −50− Vpk\n1.0% Duty Cycle, /C0116 ≤ 100 ms\nElectrostatic Discharge Sensitivity (ESD)\n  Human Body Model (HBM) Class 2, JESD22 A114 −C\n  Machine Model (MM) Class A, JESD22 A115 −A\n  Charged Device Model (CDM), JESD22 C101 −C−\n−−2000\n200\n2000VVV\nPower Dissipation\nCase 29 (TO −92 Type)\nTA = 25 °C PD Internally Limited W\nThermal Resistance, Junction −to−Ambient R/C0113JA 178 °C/W\nThermal Resistance, Junction −to−Case R/C0113JC 83 °C/W\nCase 221A, 314A, 314B and 314D (TO −220 Type)\nTA = 25 °C PD Internally Limited W\nThermal Resistance, Junction −to−Ambient R/C0113JA 65 °C/W\nThermal Resistance, Junction −to−Case R/C0113JC 5.0 °C/W\nCase 318H (SOT −223)\nTA = 25 °C PD Internally Limited W\nThermal Resistance, Junction −to−Ambient R/C0113JA 242 °C/W\nThermal Resistance, Junction −to−Case R/C0113JC 21 °C/W\nCase 369A (DPAK) (Note 1)\nTA = 25 °C PD Internally Limited W\nThermal Resistance, Junction −to−Ambient R/C0113JA 92 °C/W\nThermal Resistance, Junction −to−Case R/C0113JC 6.0 °C/W\nCase 751 (SOP −8) (Note 2)\nTA = 25 °C PD Internally Limited W\nThermal Resistance, Junction −to−Ambient R/C0113JA 160 °C/W\nThermal Resistance, Junction −to−Case R/C0113JC 25 °C/W\nCase 936 and 936A (D2PAK) (Note 3)\nTA = 25 °C PD Internally Limited W\nThermal Resistance, Junction −to−Ambient R/C0113JA 70 °C/W\nThermal Resistance, Junction −to−Case R/C0113JC 5.0 °C/W\nOperating Ambient Temperature Range TA −40 to +125 °C\nOperating Die Junction Temperature TJ +150 °C\nStorage Temperature Range Tstg −65 to +150 °C\nStresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device function ality\nshould not be assumed, damage may occur and reliability may be affected.\n1. DPAK Junction −to−Ambient Thermal Resistance is for vertical mounting. Refer to Figure 25  for board mounted Thermal Resistance.\n2. SOP−8 Junction −to−Ambient Thermal Resistance is for minimum recommended pad size. Refer to Figure 24 for Thermal Resistance\nvariation versus pad size.\n3. D2PAK Junction −to−Ambient Thermal Resistance is for vertical mounting. Refer to Figure 26 for board mounted Thermal Resistance.\n4. NCV rated devices are subjected to and meet the AECQ −100 quality standards.\nLM2931, NCV2931 Series\nwww. onsemi.com\n4ELECTRICAL CHARACTERISTICS (Vin = 14 V, I O = 10 mA, C O = 100 /C0109F, C O(ESR)  = 0.3 /C0087, TA = 25 °C [Note 5])\nCharacteristic SymbolLM2931−5.0/NCV2931 −5.0 LM2931A −5.0/NCV2931A −5.0\nUnit Min Typ Max Min Typ Max\nFIXED OUTPUT\nOutput Voltage VO V\nVin = 14 V, I O = 10 mA, T A = 25 °C 4.75 5.0 5.25 4.81 5.0 5.19\nVin = 6.0 V to 26 V, I O ≤ 100 mA,\nTA = −40° to +125 °C4.50 − 5.50 4.75 − 5.25\nLine Regulation Reg line mV\nVin = 9.0 V to 16 V − 2.0 10 − 2.0 10\nVin = 6.0 V to 26 V − 4.0 30 − 4.0 30\nLoad Regulation (I O = 5.0 mA to 100 mA) Reg load − 14 50 − 14 50 mV\nOutput Impedance ZO m/C0087\nIO = 10 mA, /C0068IO = 1.0 mA, f = 100 Hz to\n10 kHz− 200 − − 200 −\nBias Current IB mA\nVin = 14 V, I O = 100 mA, T A = 25 °C − 5.8 30 − 5.8 30\nVin = 6.0 V to 26 V, I O = 10 mA, T A = −40° to\n+125 °C− 0.4 1.0 − 0.4 1.0\nOutput Noise Voltage (f = 10 Hz to 100 kHz) Vn − 700 − − 700 − /C0109Vrms\nLong Term Stability S − 20 − − 20 − mV/kHR\nRipple Rejection (f = 120 Hz) RR 60 90 − 60 90 − dB\nDropout Voltage VI−VO V\nIO = 10 mA − 0.015 0.2 − 0.015 0.2\nIO = 100 mA − 0.16 0.6 − 0.16 0.6\nOver−Voltage Shutdown Threshold Vth(OV) 26 29.5 40 26 29.5 40 V\nOutput Voltage with Reverse Polarity Input\n(Vin = −15 V)−VO−0.3 0 − −0.3 0 − V\n5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.\n6. NCV devices are qualified for automotive use.\nLM2931, NCV2931 Series\nwww. onsemi.com\n5ELECTRICAL CHARACTERISTICS (Vin = 14 V, I O = 10 mA, C O = 100 /C0109F, C O(ESR)  = 0.3 /C0087, TA = 25 °C [Note 7])\nLM2931C/NCV2931C LM2931AC/NCV2931AC\nCharacteristic Symbol Min Typ Max Min Typ Max Unit\nADJUSTABLE OUTPUT\nReference Voltage (Note 8, Figure 18) Vref V\nIO = 10 mA, T A = 25 °C 1.14 1.20 1.26 1.17 1.20 1.23\nIO ≤ 100 mA, T A = −40 to +125 °C 1.08 − 1.32 1.15 − 1.25\nOutput Voltage Range VO range 3.0 to\n242.7 to\n29.5− 3.0 to\n242.7 to\n29.5− V\nLine Regulation (V in = V O + 0.6 V to 26 V) Reg line − 0.2 1.5 − 0.2 1.5 mV/V\nLoad Regulation (I O = 5.0 mA to 100 mA) Reg load − 0.3 1.0 − 0.3 1.0 %/V\nOutput Impedance ZO m/C0087/C0047V\nIO = 10 mA, /C0068IO = 1.0 mA, f = 10 Hz to 10 kHz − 40 − − 40 −\nBias Current IB mA\nIO = 100 mA − 6.0 − − 6.0 −\nIO = 10 mA − 0.4 1.0 − 0.4 1.0\nOutput Inhibited (V th(OI) = 2.5 V) − 0.2 1.0 − 0.2 1.0\nAdjustment Pin Current IAdj − 0.2 − − 0.2 − /C0109A\nOutput Noise Voltage (f = 10 Hz to 100 kHz) Vn − 140 − − 140 − /C0109Vrms/V\nLong−Term Stability S − 0.4 − − 0.4 − %/kHR\nRipple Rejection (f = 120 Hz) RR 0.10 0.003 − 0.10 0.003 − %/V\nDropout Voltage VI−VO V\nIO = 10 mA − 0.015 0.2 − 0.015 0.2\nIO = 100 mA − 0.16 0.6 − 0.16 0.6\nOver−Voltage Shutdown Threshold Vth(OV) 26 29.5 40 26 29.5 40 V\nOutput Voltage with Reverse Polarity Input\n(Vin = −15 V)−VO−0.3 0 −−0.3 0 − V\nOutput Inhibit Threshold Voltages Vth(OI) V\nOutput “On”: T A = 25 °C − 2.15 1.90 − 2.15 1.90\nTA = −40° to +125 °C − − 1.20 − − 1.20\nOutput “Off”: T A = 25 °C 2.50 2.26 − 2.50 2.26 −\nTA = −40° to +125 °C 3.25 − − 3.25 − −\nOutput Inhibit Threshold Current (V th(OI) = 2.5 V) Ith(OI) − 30 50 − 30 50 /C0109A\n7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.\n8. The reference voltage on the adjustable device is measured from the output to the adjust pin across R 1.\nLM2931, NCV2931 Series\nwww. onsemi.com\n6\nIO = 100 mA\nIO = 10 mA, OUTPUT VOLTAGE (V)OV\n-Vin O , DROPOUT VOLTAGE (mV) V\nVin, INPUT VOLTAGE (V)-20 -10 0 10 20 30 40 50 6001.02.03.04.05.06.0\nVout = 5.0 V\nRL = 500 /C0087\nTA = 25°C, OUTPUT CURRENT (mA)O\nVin, INPUT VOLTAGE (V)50150250350\n0 5.0 10 15 20 25 30ITJ = -40 °C\nTJ = 25°C\nTJ = 85°C\nVin\n(10 V/DIV)VO\n(5.0 V/DIV)0\n0\nt, TIME (50 ms/DIV), INPUT VOLTAGE , OUTPUT VOLTAGE , OUTPUT VOLTAGE (V)O\nVin, INPUT VOLTAGE (V)01.02.03.04.05.06.0\n0 1.0 2.0 3.0 4.0 5.0 6.0VTJ, JUNCTION TEMPERATURE ( °C)0100200300\n0 25 50 75 100 125IO = 50 mA-Vin O\nIO, OUTPUT CURRENT (mA)0 20 40 60 80 10004080120160200 Vin = 14 V\n/C0068Vout = 100 mV\nTJ = 25°C, DROPOUT VOLTAGE (mV) V\nVout = 5.0 V\nRL = 50 /C0087\nCO = 100 /C0109F\n/C0116 = 150 ms\nTA = 25°CVCC = 15 V\nVFB1 = 5.05 VDashed lines below V in = 5.0 V\nare for Adjustable output devices only.Figure 1. Dropout Voltage versus Output CurrentVin = 14 V\n/C0068Vout = 100 mV\nVout = 5.0 V\nTA = 25°C\nRL = 50 /C0087 IO = 100 mAFigure 1. Dropout Voltage versus Output Current Figure 2. Dropout Voltage versus\nJunction Temperature\nFigure 3. Peak Output Current versus Input Voltage Figure 4. Output Voltage versus Input Voltage\nFigure 5. Output Voltage versus Input Voltage Figure 6. Load Dump Characteristics\nLM2931, NCV2931 Series\nwww. onsemi.com\n7IB, BIAS CURRENT (mA)\nIB, BIAS CURRENT (mA)IB\nVin, INPUT VOLTAGE (V)02.04.06.08.01012\n-20 -10 0 10 20 30 40 50 60RL = 50 /C0087, BIAS CURRENT (mA)\nTJ, JUNCTION TEMPERATURE ( °C)-55 -25 0 25 50 75 100 12502.04.06.08.0\nIO = 100 mARR, RIPPLE REJECTION RATIO (dB)\nf, FREQUENCY (Hz)5565758595\n10 100 1.0 k 1.0 M 10 MCO(ESR)  = 0.15 /C0087\nTantulum\nRR, RIPPLE REJECTION RATIO (dB)8595\n0 20 40 60 80 100\nIO, OUTPUT CURRENT (mA)Ω\nf, FREQUENCY (Hz), OUTPUT IMPEDANCE (  /C8201 )O\n00.40.81.21.62.0\n10 100 1.0 k 10 k 100 k 1.0 M 10 MICO(ESR)  = 0.3 /C0087\nElectrolyticCO(ESR)  = 0.15 /C0087\nTantulum02.04.06.08.0\n0 20 40 60 80 100\nIO, OUTPUT CURRENT (mA)\nIO = 0 mAIO = 50 mAVout = 5.0 V\nTJ = 25°C\nVin = 14 V\nVout = 5.0 V\nIO = 10 mA\nDIO = 1.0 mA\nCO = 100 /C0109F\nTJ = 25°CVin = 14 V\nVout = 5.0 V\n6575Vin = 14 V\nVout = 5.0 V\nf = 120 HzT\nJ = 25°CVin = 14 V\nVout = 5.0 V\nDVin = 100 mV\nRL = 500 /C0087\nCO = 100 /C0109F\nTJ = 25°C\nCO(ESR)  = 0.3 /C0087\nElectrolytic\n10 k 100 kFigure 7. Bias Current versus Input Voltage Figure 8. Bias Current versus Output Current\nFigure 9. Bias Current versus Junction Temperature Figure 10. Output Impedance versus Frequency\nFigure 11. Ripple Rejection versus Frequency Figure 12. Ripple Rejection versus Output CurrentRL = 100 /C0087\nRL = 500 /C0087Vin = 14 V\nVout = 5.0 V\nTJ = 25°C\nLM2931, NCV2931 Series\nwww. onsemi.com\n8\n, REFERENCE VOLTAGE (V)ref\nVO, OUTPUT VOLTAGE (V)1.1601.1801.2001.2201.240\n0 3.0 6.0 9.0 12 15 18 21 24V18.5\n14\nt, TIME (10 /C0109s/DIV)Vout = 5.0 V\nRL = 500 /C0087\nCO = 100 /C0109F\nCO(ESR)  = 0.3 /C0087\nTA = 25°C100\n0\nt, TIME (10 /C0109s/DIV)\nVO, OUTPUT VOLTAGE (V)Vth(on/off) , OUTPUT INHIBIT‐THRESHOLDS (V)\n2.02.12.2\n0 3.0 6.0 9.0 12 15 18 21 24Output  “On"Output  “Off"\n2.42.52.6\n2.3LM2931C Adjustable\nIO = 10 mA\nVin = V out + 1.0 V\nTA = 25°CVin = 14 V\nVout = 5.0 V\nCin = 1000 /C0109F\nCO = 100 /C0109F\nCO(ESR)  = 0.3 /C0087\nTA = 25°C\nLM2931C Adjustable\nIO = 10 mA\nVin = V out + 1.0 V\nTA = 25°C\nOUTPUT CURRENT,\nI       (mA)out ΔOUTPUT VOLTAGE DEVIATION,\nO, (2.0 mV/DIV)VINPUT VOLTAGE,\nV   , (V)in ΔOUTPUT VOLTAGE DEVIATION,\nO, (2.0 mV/DIV)V\nFigure 13. Line Regulation Figure 14. Load Regulation\nFigure 15. Reference Voltage versus Output Voltage Figure 16. Output Inhibit −Thresholds \nversus Output Voltage\nAPPLICATIONS INFORMATION\nThe LM2931 series regulators are designed with many\nprotection features making them essentially blow −out\nproof. These features include internal current limiting,\nthermal shutdown, overvoltage and reverse polarity input\nprotection, and the capability to withstand temporarypower−up with mirror −image insertion. T ypical application\ncircuits for the fixed and adjustable output device are shown\nin Figures 17 and 18.\nThe input bypass capacitor C\nin is recommended if the\nregulator is located an appreciable distance ( ≥ 4″) from the\nsupply input filter. This will reduce the circuit’s sensitivity\nto the input line impedance at high frequencies.\nThis regulator series is not internally compensated and\nthus requires an external output capacitor for stability. Thecapacitance value required is dependent upon the loadcurrent, output voltage for the adjustable regulator, and thetype of capacitor selected. The least stable condition isencountered at maximum load current and minimum output\nvoltage. Figure 22 shows that for operation in the “Stable”\nregion, under the conditions specified, the magnitude of the\noutput capacitor impedance |Z\nO| must not exceed 0.4 /C0087. Thislimit must be observed over the entire operating temperature\nrange of the regulator circuit.\nWith economical electrolytic capacitors, cold temperature\noperation can pose a serious stability problem. As the\nelectrolyte freezes, around −30°C, the capacitance will\ndecrease and the equivalent series resistance (ESR) willincrease drastically, causing the circuit to oscillate. Qualityelectrolytic capacitors with extended temperature ranges of\n−40° to +85 °C and −55° to +105 °C are readily available.\nSolid ta ntalum capacitors may be a better choice if small size\nis a requirement, however, the maximum ⏐Z\nO⏐ limit over\ntemperature must be observed.\nNote that in the stable region, the output noise voltage is\nlinearly proportional to ⏐ZO⏐. In effect, C O dictates the high\nfrequency roll−off point of the circuit. Operation in the area\ntitled “Marginally Stable” will cause the output of theregulator to exhibit random bursts of oscillation that decayin an under −damped fashion. Continuous oscillation occurs\nwhen operating in the area titled “Unstable”. It is suggested\nthat oven testing of the entire circuit be performed with\nmaximum load, minimum input voltage, and minimumambient temperature.\nLM2931, NCV2931 Series\nwww. onsemi.com\n9Figure 17. Fixed Output Regulator Figure 18. Adjustable Output Regulator\nFigure 19. (5.0 A) Low Differential\nVoltage RegulatorFigure 20. Current Boost Regulator with\nShort Circuit Projection\nFigure 21. Constant Intensity Lamp FlasherVinInput Output\nVout\nCOIBGNDCin\n0.1LM2931 -5.0\nFixed\nOutput\nSwitch Position 1 = Output “On",  2 = Output “Off"LM2931C\nAdjustable\nOutputVin\nCin\n0.1Vout\nCOOutput Input\n51 k\n12Output\nInhibit Adjust\nGNDIAdjR1\nR2 IB\nThe LM2931 series can be current boosted with a PNP transistor. The\nD45VH7, on a heatsink, will provide an output current of 5.0 A with an  input\nto output voltage differential of approximately 1.0 V. Resistor R inconjunction with the V\nBE of the PNP determines when the pass transistor\nbegins conducting. This circuit is not short circuit proof.Input\n≥ 6.0 VD45VH7\n5.0 V @ 5.0 A\nOutput\n100+\n100+68\nLM2931 -5.0\nLM2931CInput\n6.4 V to 30 V2.0 k\n8.2 k100+\nCM\n#345\n100+33 k6.2 V\nfosc = 2.2 Hz022.5/C8201k/C8201/C0119/C8201R1/C8201R2\nR1/C8201/C0041/C8201R2Vout/C8201/C0043/C8201Vref/C8201/C04661/C8201/C0041/C8201R2\nR1/C0467/C8201/C0041/C8201IAdj/C8201R2\nR\nThe circuit of Figure 19 can be modified to provide supply protection against\nshort circuits by adding the current sense resistor R SC and an additional PNP\ntransistor. The current sensing PNP must be capable of  handling the short\ncircuit current of the LM2931. Safe operating area of both transistors must be\nconsidered under worst case conditions.Input\nRRSC\nOutput\nLM2931 -5.0\n100 100++\nLM2931, NCV2931 Series\nwww. onsemi.com\n100.200.30\n0.00ESR (Ohms)\nFigure 22. Output Noise Voltage vs.\nOutput Capacitor ImpedanceFigure 23. Output Capacitor ESR Stability vs.\nOutput Load CurrentOUTPUT CURRENT (mA)10 50 90 1000.500.60\nNote - Optimum stability uses a 22 /C0109F\noutput capacitor. Output capacitor values\nbelow 10 /C0109F are not recommended.Unstable\nStable\n0.11.0\n0.01 Vn, OUTPUT NOISE VOLTAGE (mVrms)\n|ZO|, MAGNITUDE OF CAPACITOR IMPEDANCE (m /C0087)10 100 1.0 k 10 k10100\nVin = 5.6 V\nVout = 5.0 V\nIO = 100 mA\nVnrms 10 Hz to 10 MHz\n|ZO| @ 40 kHz\nTA = 25°CUnstable\nMarginally\nStable\nStable\n00.100.40\n20 60 30 70 40 8022 /C0109F10 /C0109F\n47 /C0109F\n100 /C0109F\n405060708090100\n00.40.81.21.62.02.4\n01 02 0 3 0 25 15 5.0\nL, LENGTH OF COPPER (mm)PD(max)  for T A = 50°C\nMinimum\nSize Pad\nPDL\nL\nÎÎÎÎÎÎÎÎÎÎÎÎ\nÎÎÎÎ\n, MAXIMUM POWER DISSIPATION (W)Free Air\nMounted\nVertically30507090110130150\n0.40.81.21.62.02.42.8\n02 0 3 0 5 0 40 10\nL, LENGTH OF COPPER (mm)170 3.2\nR/C0113JA\nPDR , THERMAL RESISTANCEJAθ\nJUNCTION-TO-AIR (  C/W) °\n, MAXIMUM POWER DISSIPATION (W)\nÎÎÎÎÎÎ\nÎÎÎÎÎÎÎÎÎ\nÎÎÎÎÎÎ2.0 oz.\nCopperGraph represents symmetrical layout\n3.0 mm LL\nR/C0113JA2.0 oz. CopperR , THERMAL RESISTANCEJAθ\nJUNCTION-TO-AIR (  C/W) °Figure 24. SOP −8 Thermal Resistance and Maximum\nPower Dissipation versus P.C.B. Copper Length\nFigure 25. DPAK Thermal Resistance and Maximum\nPower Dissipation versus P.C.B. Copper LengthPD(max)  for T A = 50°C\nLM2931, NCV2931 Series\nwww. onsemi.com\n11050100150200250300\n0.00.61.01.21.41.8\n01 02 0 3 0 25 15 5.0\nL, LENGTH OF COPPER (mm)PD(max)  for T A = 50 °CR/C0113JA, THERMAL RESISTANCE,\nJUNCTION −TO−AIR ( °CW)\nPD, MAXIMUM POWER DISSIPATION (W)R/C0113JAL\nL2.0 oz. CopperÎÎÎÎÎÎÎÎÎ\n0.41.6\n0.20.8304050607080\n1.01.52.02.53.03.5\n01 02 0 3 0 25 15 5.0\nL, LENGTH OF COPPER (mm)PD(max)  for T A = 50°C\nMinimum\nSize Pad2.0 oz. Copper\nL\nL\nÎÎÎÎÎÎÎÎ\nÎÎÎÎ\nÎÎÎÎ\nFree Air\nMounted\nVertically\nPD, MAXIMUM POWER DISSIPATION (W)R/C0113JAR , THERMAL RESISTANCEJAθ\nJUNCTION-TO-AIR (  C/W) °\nFigure 26. 3 −Pin and 5 −Pin D2PAK\nThermal Resistance and Maximum Power\nDissipation versus P.C.B. Copper Length\nFigure 27. SOT −223 Thermal Resistance and Maximum\nPower Dissipation vs. P.C.B. Copper Length\nDEFINITIONS\nDropout Voltage − The input/output voltage differential\nat which the regulator output no longer maintains regulationagainst further reductions in input voltage. Measured when\nthe output decreases 100 mV from nominal value at 14 V\ninput, dropout voltage is affected by junction temperatureand load current.\nLine Regulation − The change in output voltage for a\nchange in the input voltage. The measurement is made under\nconditions of low dissipation or by using pulse techniquessuch that the average chip temperature is not significantlyaffected.\nLoad Regulation − The change in output voltage for a\nchange in load current at constant chip temperature.Maximum Power Dissipation − The maximum total\ndevice dissipation for which the regulator will operatewithin specifications.\nBias Current − That part of the input current that is not\ndelivered to the load.\nOutput Noise Voltage − The rms AC voltage at the\noutput, with constant load and no input ripple, measuredover a specified frequency range.\nLong−Term Stability − Output voltage stability under\naccelerated life test conditions with the maximum ratedvoltage listed in the devices electrical characteristics and\nmaximum power dissipation.\nLM2931, NCV2931 Series\nwww. onsemi.com\n12ORDERING INFORMATION  \nDeviceOutput\nPackage Shipping† Voltage Tolerance\nLM2931AD −5.0G 5.0 V /C00343.8% SOIC−8\n(Pb−Free)98 Units / Rail\nLM2931AD −5.0R2G 5.0 V /C00343.8% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nLM2931ADT −5.0RKG 5.0 V /C00343.8% DPAK\n(Pb−Free)2500 / VacPk\nLM2931AD2T −5R4G 5.0 V /C00343.8% D2PAK\n(Pb−Free)800 / VacPk Reel\nLM2931AT −5.0G 5.0 V /C00343.8% TO−220\n(Pb−Free)50 Units / Rail\nLM2931AZ −5.0G 5.0 V /C00343.8% TO−92\n(Pb−Free)2000 / Inner Bag\nLM2931AZ −5.0RAG 5.0 V /C00343.8% TO−92\n(Pb−Free)2000 / Tape & Reel\nLM2931AZ −5.0RPG 5.0 V /C00343.8% TO−92\n(Pb−Free)2000 / Ammo Pack\nLM2931D −5.0R2G 5.0 V /C00345.0% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nLM2931D2T −5.0R4G 5.0 V /C00345.0% D2PAK\n(Pb−Free)800 / VacPk Reel\nLM2931DT −5.0G 5.0 V /C00345.0% DPAK\n(Pb−Free)75 Units / Rail\nLM2931T −5.0G 5.0 V /C00345.0% TO−220\n(Pb−Free)50 Units / Rail\nLM2931Z −5.0G 5.0 V /C00345.0% TO−92\n(Pb−Free)2000 / Inner Bag\nLM2931Z −5.0RAG 5.0 V /C00345.0% TO−92\n(Pb−Free)2000 / Tape & Reel\nLM2931Z −5.0RPG 5.0 V /C00345.0% TO−92\n(Pb−Free)2000 / Ammo Pack\nLM2931CDG Adjustable /C00345.0% SOIC−8\n(Pb−Free)98 Units / Rail\nLM2931CDR2G Adjustable /C00345.0% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nLM2931ACDR2G Adjustable /C00342.0% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nLM2931ACD2TR4G Adjustable /C00342.0% D2PAK\n(Pb−Free)800 / VacPk Reel\nNCV2931ACDR2G* Adjustable /C00342.5% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nNCV2931AD −5.0R2G* 5.0 V /C00343.8% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nNCV2931AST −5.0T3G* 5.0 V /C00343.8% SOT−223\n(Pb−Free)4000 / Tape & Reel\nNCV2931AZ −5.0G* 5.0 V /C00343.8% TO−92\n(Pb−Free)2000 / Inner Bag\n†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Spe-\ncifications Brochure, BRD8011/D.\n*NCV2931: T low = −40°C, T high = +125 °C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site\nand Control Change Requirements; AEC −Q100 Qualified and PPAP Capable.\nLM2931, NCV2931 Series\nwww. onsemi.com\n13ORDERING INFORMATION (continued)\nOutput\nDevice Shipping†Package Tolerance Voltage\nNCV2931AZ −5.0RAG* 5.0 V /C00343.8% TO−92\n(Pb−Free)2000 / Tape & Reel\nNCV2931CDR2G* Adjustable /C00345.0% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nNCV2931D −5.0R2G* 5.0 V /C00345.0% SOIC−8\n(Pb−Free)2500 / Tape & Reel\nNCV2931ADT5.0RKG* 5.0 V /C00343.8% DPAK\n(Pb−Free)2500 / Tape & Reel\nNCV2931DT −5.0RKG* 5.0 V /C00345.0% DPAK\n(Pb−Free)2500 / Tape & Reel\nNCV2931ACD2TR4G* Adjustable /C00342.5% D2PAK\n(Pb−Free)800 / VacPk Reel\nNCV2931D2T5.0R4G* 5.0 V /C00345.0% D2PAK\n(Pb−Free)800 / VacPk Reel\n†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Spe-\ncifications Brochure, BRD8011/D.\n*NCV2931: T low = −40°C, T high = +125 °C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site\nand Control Change Requirements; AEC −Q100 Qualified and PPAP Capable.\nLM2931, NCV2931 Series\nwww. onsemi.com\n14SOIC−8\nD SUFFIX\nCASE 751\nA = Assembly Location\nWL, L = Wafer Lot\nYY, Y = YearWW, W = Work Week\nG or /C0071 = Pb−Free DeviceMARKING DIAGRAMS\nAWLYWWGLM\n2931AT−5TO−220\nT SUFFIX\nCASE 221A\n2931T−5.0LMTO−220\nT SUFFIX\nCASE 221A\nAWLYWWG931A5G\nALYWWDPAK\nDT SUFFIX\nCASE 369A\n2931G\nALYWWDPAK\nDT SUFFIX\nCASE 369A\nLM\n2931AD2T −5.0\nAWLYWWGD2PAK\nD2T SUFFIX\nCASE 936\nLM\n2931AD2T −5\nAWLYWWGD2PAK\nD2T SUFFIX\nCASE 936\nLM\n2931D2T −5\nAWLYWWGD2PAK\nD2T SUFFIX\nCASE 936\nTO−220\nT SUFFIX\nCASE 314DALYWW\nLM\n2931ACTV\nAWLYWWGD2PAK\nD2T SUFFIX\nCASE 936A\nLM\n2931ACD2T\nAWLYWWGD2PAK\nD2T SUFFIX\nCASE 936A\nLM\n2931CT\nAWLYWWG\n2931A\nZ−5.0\nALYWTO−92\nZ SUFFIX\nCASE 029\n2931Z\n−5.0\nALYWTO−92\nZ SUFFIX\nCASE 029Heatsink surface connected to Pin 2.Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.\nHeatsink surface (shown as terminal 6 in\ncase outline drawing) is connected to Pin 3.Heatsink surface\nconnected to Pin 3.\n*\n*This marking diagram also applies to NCV2931.* *\n*\nSOT−223\nST SUFFIX\nCASE 318H\nALYW\n2931A /C0071\n/C0071\n1 23SOIC−8\nD SUFFIX\nCASE 751SOIC−8\nD SUFFIX\nCASE 751SOIC−8\nD SUFFIX\nCASE 751\n*2931A\nALYW\n /C0071\n18\n2931A\nALYW5\n /C0071\n18\n2931C\nALYW\n /C0071\n18\n2931\nALYW5\n /C0071\n18\nTO−220, SINGLE GAUGE\nCASE 221AB −01\nISSUE A\nDATE 16 NOV 2010\nSCALE 1:1NOTES:\n1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.2. CONTROLLING DIMENSION: INCHES.3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND\nLEAD IRREGULARITIES ARE ALLOWED.\n4. PRODUCT SHIPPED PRIOR TO 2008 HAD DIMENSIONS\nS = 0.045 - 0.055 INCHES (1.143 - 1.397 MM)\nSTYLE 1:\nPIN 1. BASE\n2. COLLECTOR3. EMITTER4. COLLECTORSTYLE 2:\nPIN 1. BASE\n2. EMITTER3. COLLECTOR4. EMITTER\nSTYLE 3:\nPIN 1. CATHODE\n2. ANODE3. GATE4. ANODESTYLE 4:\nPIN 1. MAIN TERMINAL 1\n2. MAIN TERMINAL 23. GATE4. MAIN TERMINAL 2\nSTYLE 7:\nPIN 1. CATHODE\n2. ANODE3. CATHODE4. ANODE\nSTYLE 10:\nPIN 1. GATE\n2. SOURCE3. DRAIN4. SOURCESTYLE 5:\nPIN 1. GATE\n2. DRAIN3. SOURCE4. DRAINSTYLE 8:\nPIN 1. CATHODE\n2. ANODE3. EXTERNAL TRIP/DELAY4. ANODESTYLE 6:\nPIN 1. ANODE\n2. CATHODE3. ANODE4. CATHODE\nSTYLE 9:\nPIN 1. GATE\n2. COLLECTOR3. EMITTER4. COLLECTORSTYLE 11:\nPIN 1. DRAIN\n2. SOURCE3. GATE4. SOURCEDIM MIN MAX MIN MAXMILLIMETERS INCHES\nA 0.570 0.620 14.48 15.75\nB 0.380 0.405 9.66 10.28\nC 0.160 0.190 4.07 4.82\nD 0.025 0.035 0.64 0.88\nF 0.142 0.147 3.61 3.73\nG 0.095 0.105 2.42 2.66\nH 0.110 0.155 2.80 3.93\nJ 0.018 0.025 0.46 0.64\nK 0.500 0.562 12.70 14.27\nL 0.045 0.060 1.15 1.52\nN 0.190 0.210 4.83 5.33\nQ 0.100 0.120 2.54 3.04\nR 0.080 0.110 2.04 2.79\nS 0.020 0.024 0.508 0.61\nT 0.235 0.255 5.97 6.47\nU 0.000 0.050 0.00 1.27\nV 0.045 --- 1.15 ---\nZ --- 0.080 --- 2.04B\nQ\nH\nZ\nL\nV\nG\nNA\nKF\n12 34\nDSEATING\nPLANE−T−\nC\nS T\nU\nR\nJMECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98AON23085D DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 TO−220, SINGLE GAUGE\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nTO−92 (TO−226) 1 WATT\nCASE 29 −10\nISSUE D\nDATE 05 MAR 2021\nSTYLES AND MARKING ON PAGE 3SCALE 1:1\n12312\nBENT LEAD STRAIGHT LEAD3MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98AON52857E DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 3 TO−92 (TO−226) 1 WATT\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nTO−92 (TO−226) 1 WATT\nCASE 29 −10\nISSUE D\nDATE 05 MAR 2021\nSTYLES AND MARKING ON PAGE 3MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98AON52857E DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 3 TO−92 (TO−226) 1 WATT\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nTO−92 (TO−226) 1 WATT\nCASE 29 −10\nISSUE D\nDATE 05 MAR 2021\nSTYLE 1:\nPIN 1. EMITTER\n2. BASE3. COLLECTOR\nSTYLE 6:\nPIN 1. GATE\n2. SOURCE & SUBSTRATE\n3. DRAIN\nSTYLE 11:\nPIN 1. ANODE\n2. CATHODE & ANODE3. CATHODE\nSTYLE 16:\nPIN 1. ANODE\n2. GATE\n3. CATHODE\nSTYLE 21:\nPIN 1. COLLECTOR\n2. EMITTER3. BASE\nSTYLE 26:\nPIN 1. V\nCC\n2. GROUND 2\n3. OUTPUT\nSTYLE 31:\nPIN 1. GATE\n2. DRAIN\n3. SOURCESTYLE 2:\nPIN 1. BASE\n2. EMITTER3. COLLECTOR\nSTYLE 7:\nPIN 1. SOURCE\n2. DRAIN\n3. GATE\nSTYLE 12:\nPIN 1. MAIN TERMINAL 1\n2. GATE3. MAIN TERMINAL 2\nSTYLE 17:\nPIN 1. COLLECTOR\n2. BASE\n3. EMITTER\nSTYLE 22:\nPIN 1. SOURCE\n2. GATE3. DRAIN\nSTYLE 27:\nPIN 1. MT\n2. SUBSTRATE3. MT\nSTYLE 32:\nPIN 1. BASE\n2. COLLECTOR\n3. EMITTERSTYLE 3:\nPIN 1. ANODE\n2. ANODE3. CATHODE\nSTYLE 8:\nPIN 1. DRAIN\n2. GATE\n3. SOURCE & SUBSTRATE\nSTYLE 13:\nPIN 1. ANODE 1\n2. GATE3. CATHODE 2\nSTYLE 18:\nPIN 1. ANODE\n2. CATHODE\n3. NOT CONNECTED\nSTYLE 23:\nPIN 1. GATE\n2. SOURCE3. DRAIN\nSTYLE 28:\nPIN 1. CATHODE\n2. ANODE3. GATE\nSTYLE 33:\nPIN 1. RETURN\n2. INPUT\n3. OUTPUTSTYLE 4:\nPIN 1. CATHODE\n2. CATHODE3. ANODE\nSTYLE 9:\nPIN 1. BASE 1\n2. EMITTER\n3. BASE 2\nSTYLE 14:\nPIN 1. EMITTER\n2. COLLECTOR3. BASE\nSTYLE 19:\nPIN 1. GATE\n2. ANODE\n3. CATHODE\nSTYLE 24:\nPIN 1. EMITTER\n2. COLLECTOR/ANODE3. CATHODE\nSTYLE 29:\nPIN 1. NOT CONNECTED\n2. ANODE3. CATHODE\nSTYLE 34:\nPIN 1. INPUT\n2. GROUND\n3. LOGICSTYLE 5:\nPIN 1. DRAIN\n2. SOURCE3. GATE\nSTYLE 10:\nPIN 1. CATHODE\n2. GATE\n3. ANODE\nSTYLE 15:\nPIN 1. ANODE 1\n2. CATHODE3. ANODE 2\nSTYLE 20:\nPIN 1. NOT CONNECTED\n2. CATHODE\n3. ANODE\nSTYLE 25:\nPIN 1. MT 1\n2. GATE3. MT 2\nSTYLE 30:\nPIN 1. DRAIN\n2. GATE3. SOURCE\nSTYLE 35:\nPIN 1. GATE\n2. COLLECTOR\n3. EMITTER\nXXXX = Specific Device Code\nA = Assembly Location\nL = Wafer LotY = YearW = Work Week\n/C0071 = Pb−Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.GENERIC\nMARKING DIAGRAM*\nXXXXX\nXXXXX\nALYW /C0071\n/C0071\n(Note: Microdot may be in either location)\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98AON52857E DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 3 OF 3 TO−92 (TO−226) 1 WATT\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nCASE 314B −05\nISSUE LDATE 01/07/1994TO−220 5 LEAD OFFSET\nSCALE 1:1\nSTYLE 5:\nPIN 1. GATE\n2. MIRROR3. DRAIN\n4. KELVIN\n5. SOURCEV\nSTYLE 1 THRU 4:\nCANCELLEDQ\nKFUAB\nG−P−\nM 0.10 (0.254) P M T5XJ\nM 0.24 (0.610) TOPTIONAL \nCHAMFER\nS LWEC\nH\nN\n−T−SEATING\nPLANENOTES:\n1. DIMENSIONING AND TOLERANCING PER ANSI\nY14.5M, 1982.\n2. CONTROLLING DIMENSION: INCH.3. DIMENSION D DOES NOT INCLUDE\nINTERCONNECT BAR (DAMBAR) PROTRUSION.DIMENSION D INCLUDING PROTRUSION SHALLNOT EXCEED 0.043 (1.092) MAXIMUM.\nDIM MIN MAX MIN MAXMILLIMETERS INCHES\nA 0.572 0.613 14.529 15.570\nB 0.390 0.415 9.906 10.541\nC 0.170 0.180 4.318 4.572\nD 0.025 0.038 0.635 0.965\nE 0.048 0.055 1.219 1.397\nF 0.850 0.935 21.590 23.749\nG 0.067 BSC 1.702 BSC\nH 0.166 BSC 4.216 BSC\nJ 0.015 0.025 0.381 0.635\nK 0.900 1.100 22.860 27.940\nL 0.320 0.365 8.128 9.271\nN 0.320 BSC 8.128 BSC\nQ 0.140 0.153 3.556 3.886\nS --- 0.620 --- 15.748\nU 0.468 0.505 11.888 12.827\nV --- 0.735 --- 18.669\nW 0.090 0.110 2.286 2.7945XDMECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42218B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 TO−220 5 LEAD OFFSET\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nTO−220 5−LEAD\nCASE 314D −04\nISSUE H\nDATE 29 JAN 2010\nSCALE 1:1\nSTYLE 1 THRU 4:\n1. OBSOLETE\nA = Assembly Location\nWL = Wafer Lot\nY = YearWW = Work WeekG = Pb −Free PackageGENERIC\nMARKING DIAGRAM*\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator, “G” or microdot “ /C0071”,\nmay or may not be present.XX\nXXXXXXXXX\nAWLYWWG\n1−Q−\n12345U\nK\nDGAB1\n5 PLJ\nHLEC\nMQ M 0.356 (0.014) TSEATING\nPLANE−T−\nDIM MIN MAX MIN MAXMILLIMETERS INCHES\nA 0.572 0.613 14.529 15.570\nB 0.390 0.415 9.906 10.541\nC 0.170 0.180 4.318 4.572\nD 0.025 0.038 0.635 0.965\nE 0.048 0.055 1.219 1.397\nG 0.067 BSC 1.702 BSC\nH 0.087 0.112 2.210 2.845\nJ 0.015 0.025 0.381 0.635\nK 0.977 1.045 24.810 26.543\nL 0.320 0.365 8.128 9.271\nQ 0.140 0.153 3.556 3.886\nU 0.105 0.117 2.667 2.972NOTES:\n1. DIMENSIONING AND TOLERANCING PER ANSI\nY14.5M, 1982.\n2. CONTROLLING DIMENSION: INCH.3. DIMENSION D DOES NOT INCLUDE\nINTERCONNECT BAR (DAMBAR) PROTRUSION.DIMENSION D INCLUDING PROTRUSION SHALLNOT EXCEED 10.92 (0.043) MAXIMUM.\nB1 0.375 0.415 9.525 10.541B\nDETAIL A-A\nB1B\nDETAIL A −AMECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42220B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 TO−220 5−LEAD\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOT−223\nCASE 318H\nISSUE B\nDATE 13 MAY 2020\nSCALE 2:1\n1A = Assembly Location\nY = Year\nW = Work WeekXXXXX = Specific Device Code\n/C0071 = Pb−Free PackageGENERIC\nMARKING DIAGRAM*\nAYW\nXXXXX /C0071\n/C0071(Note: Microdot may be in either location)\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASH70634A DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 SOT−223\n© Semiconductor Components Industries, LLC, 2018 www.onsemi.com\nDPAK (SINGLE GAUGE)\nCASE 369C\nISSUE F\nDATE 21 JUL 2015\nSCALE 1:1\nSTYLE 1:\nPIN 1. BASE\n2. COLLECTOR3. EMITTER\n4. COLLECTORSTYLE 2:\nPIN 1. GATE\n2. DRAIN3. SOURCE\n4. DRAINSTYLE 3:\nPIN 1. ANODE\n2. CATHODE3. ANODE\n4. CATHODESTYLE 4:\nPIN 1. CATHODE\n2. ANODE3. GATE\n4. ANODESTYLE 5:\nPIN 1. GATE\n2. ANODE3. CATHODE\n4. ANODE\nSTYLE 6:\nPIN 1. MT1\n2. MT23. GATE\n4. MT2STYLE 7:\nPIN 1. GATE\n2. COLLECTOR3. EMITTER\n4. COLLECTOR12\n34\nSTYLE 8:\nPIN 1. N/C\n2. CATHODE3. ANODE\n4. CATHODESTYLE 9:\nPIN 1. ANODE\n2. CATHODE3. RESISTOR ADJUST\n4. CATHODESTYLE 10:\nPIN 1. CATHODE\n2. ANODE3. CATHODE\n4. ANODEbDE\nb3\nL3\nL4\nb2\nM 0.005 (0.13) Cc2A\ncC\nZ\nDIM MIN MAX MIN MAXMILLIMETERS INCHES\nD 0.235 0.245 5.97 6.22\nE 0.250 0.265 6.35 6.73A 0.086 0.094 2.18 2.38\nb 0.025 0.035 0.63 0.89\nc2 0.018 0.024 0.46 0.61b2 0.028 0.045 0.72 1.14\nc0.018 0.024 0.46 0.61\ne 0.090 BSC 2.29 BSCb3 0.180 0.215 4.57 5.46\nL4−−− 0.040 −−− 1.01L 0.055 0.070 1.40 1.78\nL3 0.035 0.050 0.89 1.27\nZ 0.155 −−− 3.93 −−−NOTES:\n1. DIMENSIONING AND TOLERANCING PER ASME\nY14.5M, 1994.\n2. CONTROLLING DIMENSION: INCHES.3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-\nMENSIONS b3, L3 and Z.\n4. DIMENSIONS D AND E DO NOT INCLUDE MOLD\nFLASH, PROTRUSIONS, OR BURRS. MOLDFLASH, PROTRUSIONS, OR GATE BURRS SHALLNOT EXCEED 0.006 INCHES PER SIDE.\n5. DIMENSIONS D AND E ARE DETERMINED AT THE\nOUTERMOST EXTREMES OF THE PLASTIC BODY.\n6. DATUMS A AND B ARE DETERMINED AT DATUM\nPLANE H.\n7. OPTIONAL MOLD FEATURE.12 34\nXXXXXX = Device Code\nA = Assembly Location\nL = Wafer LotY =  YearWW = Work Week\nG = Pb −Free PackageAYWW\nXXX\nXXXXXGXXXXXXG\nALYWW\nDiscrete IC\n5.80\n0.2282.58\n0.102\n1.60\n0.0636.20\n0.2443.00\n0.118\n6.17\n0.243\n/C0466mm\ninches/C0467 SCALE 3:1GENERIC\nMARKING DIAGRAM*\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*H 0.370 0.410 9.40 10.41A1 0.000 0.005 0.00 0.13\nL1 0.114 REF 2.90 REF\nL2 0.020 BSC 0.51 BSC\nA1H DETAIL A\nSEATING\nPLANEA\nB\nC\nL1LH\nL2GAUGE\nPLANE\nDETAIL A\nROTATED 90  CW /C0053eBOTTOM VIEW\nZ\nBOTTOM VIEWSIDE VIEW\nTOP VIEW\nALTERNATE\nCONSTRUCTIONSNOTE 7\nZ\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\n98AON10527D DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 DPAK (SINGLE GAUGE)\nonsemi  and                     are trademarks of Semiconductor Components Industries, LLC dba onsemi  or its subsidiaries in the United States and/or other countries. onsemi  reserves\nthe right to make changes without further notice to any products herein. onsemi  makes no warranty, representation or guarantee regarding the suitability of its products for any particular\npurpose, nor does onsemi  assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all l iability, including without limitation\nspecial, consequential or incidental damages. onsemi  does not convey any license under its patent rights nor the rights of others.\n© Semiconductor Components Industries, LLC, 2018 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSEATING\nPLANE1\n45 8\nN\nJX 45/C0095KNOTES:\n1. DIMENSIONING AND TOLERANCING PER\nANSI Y14.5M, 1982.\n2. CONTROLLING DIMENSION: MILLIMETER.3. DIMENSION A AND B DO NOT INCLUDE\nMOLD PROTRUSION.\n4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)\nPER SIDE.\n5. DIMENSION D DOES NOT INCLUDE DAMBAR\nPROTRUSION. ALLOWABLE DAMBARPROTRUSION SHALL BE 0.127 (0.005) TOTAL\nIN EXCESS OF THE D DIMENSION AT\nMAXIMUM MATERIAL CONDITION.\n6. 751−01 THRU 751 −06 ARE OBSOLETE. NEW\nSTANDARD IS 751 −07.A\nB S\nD HC\n0.10 (0.004)SCALE 1:1\nSTYLES ON PAGE 2DIM\nAMIN MAX MIN MAXINCHES\n4.80 5.00 0.189 0.197MILLIMETERS\nB 3.80 4.00 0.150 0.157\nC 1.35 1.75 0.053 0.069\nD 0.33 0.51 0.013 0.020\nG 1.27 BSC 0.050 BSC\nH 0.10 0.25 0.004 0.010\nJ 0.19 0.25 0.007 0.010\nK 0.40 1.27 0.016 0.050\nM 0  8  0  8  \nN 0.25 0.50 0.010 0.020\nS 5.80 6.20 0.228 0.244−X−\n−Y−\nGMY M 0.25 (0.010)\n−Z−\nY M 0.25 (0.010) Z SXSM\n/C0095/C0095/C0095/C0095\nXXXXX = Specific Device Code\nA = Assembly Location\nL = Wafer LotY = YearW = Work Week\n/C0071 = Pb−Free PackageGENERIC\nMARKING DIAGRAM*18\nXXXXX\nALYWX\n18\nIC DiscreteXXXXXX\nAYWW\n /C0071\n18\n1.52\n0.060\n7.0\n0.275\n0.6\n0.0241.2700.0504.0\n0.155\n/C0466mm\ninches/C0467 SCALE 6:1\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\nDiscreteXXXXXX\nAYWW\n18\n(Pb−Free)XXXXX\nALYWX\n /C0071\n18\nIC\n(Pb−Free)\nXXXXXX = Specific Device Code\nA = Assembly Location\nY = YearWW = Work Week\n/C0071 = Pb−Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 2 SOIC−8 NB\nonsemi  and                     are trademarks of Semiconductor Components Industries, LLC dba onsemi  or its subsidiaries in the United States and/or other countries. onsemi  reserves\nthe right to make changes without further notice to any products herein. onsemi  makes no warranty, representation or guarantee regarding the suitability of its products for any particular\npurpose, nor does onsemi  assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all l iability, including without limitation\nspecial, consequential or incidental damages. onsemi  does not convey any license under its patent rights nor the rights of others.\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSTYLE 4:\nPIN 1. ANODE\n2. ANODE3. ANODE4. ANODE\n5. ANODE\n6. ANODE7. ANODE8. COMMON CATHODESTYLE 1:\nPIN 1. EMITTER\n2. COLLECTOR3. COLLECTOR4. EMITTER\n5. EMITTER\n6. BASE7. BASE8. EMITTERSTYLE 2:\nPIN 1. COLLECTOR, DIE, #1\n2. COLLECTOR, #13. COLLECTOR, #24. COLLECTOR, #2\n5. BASE, #2\n6. EMITTER, #27. BASE, #18. EMITTER, #1STYLE 3:\nPIN 1. DRAIN, DIE #1\n2. DRAIN, #13. DRAIN, #24. DRAIN, #2\n5. GATE, #2\n6. SOURCE, #27. GATE, #18. SOURCE, #1\nSTYLE 6:\nPIN 1. SOURCE\n2. DRAIN3. DRAIN4. SOURCE\n5. SOURCE\n6. GATE7. GATE8. SOURCESTYLE 5:\nPIN 1. DRAIN\n2. DRAIN3. DRAIN4. DRAIN\n5. GATE\n6. GATE7. SOURCE8. SOURCESTYLE 7:\nPIN 1. INPUT\n2. EXTERNAL  BYPASS3. THIRD STAGE SOURCE4. GROUND\n5. DRAIN\n6. GATE 37. SECOND STAGE Vd8. FIRST STAGE VdSTYLE 8:\nPIN 1. COLLECTOR, DIE #1\n2. BASE, #13. BASE, #24. COLLECTOR, #2\n5. COLLECTOR, #2\n6. EMITTER, #27. EMITTER, #18. COLLECTOR, #1\nSTYLE 9:\nPIN 1. EMITTER,  COMMON\n2. COLLECTOR, DIE #13. COLLECTOR, DIE #24. EMITTER, COMMON\n5. EMITTER, COMMON\n6. BASE, DIE #27. BASE, DIE #18. EMITTER, COMMONSTYLE 10:\nPIN 1. GROUND\n2. BIAS 13. OUTPUT4. GROUND\n5. GROUND\n6. BIAS 27. INPUT8. GROUNDSTYLE 11:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. DRAIN 27. DRAIN 18. DRAIN 1STYLE 12:\nPIN 1. SOURCE\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 14:\nPIN 1. N −SOURCE\n2. N−GATE\n3. P−SOURCE\n4. P−GATE\n5. P−DRAIN\n6. P−DRAIN\n7. N−DRAIN\n8. N−DRAINSTYLE 13:\nPIN 1. N.C.\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAINSTYLE 15:\nPIN 1. ANODE 1\n2. ANODE 13. ANODE 14. ANODE 1\n5. CATHODE, COMMON\n6. CATHODE, COMMON7. CATHODE, COMMON8. CATHODE, COMMONSTYLE 16:\nPIN 1. EMITTER, DIE #1\n2. BASE, DIE #13. EMITTER, DIE #24. BASE, DIE #2\n5. COLLECTOR, DIE #2\n6. COLLECTOR, DIE #27. COLLECTOR, DIE #18. COLLECTOR, DIE #1\nSTYLE 17:\nPIN 1. VCC\n2. V2OUT3. V1OUT4. TXE\n5. RXE\n6. VEE7. GND8. ACCSTYLE 18:\nPIN 1. ANODE\n2. ANODE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. CATHODE8. CATHODESTYLE 19:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. MIRROR 27. DRAIN 18. MIRROR 1STYLE 20:\nPIN 1. SOURCE (N)\n2. GATE (N)3. SOURCE (P)4. GATE (P)\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 21:\nPIN 1. CATHODE 1\n2. CATHODE 23. CATHODE 34. CATHODE 4\n5. CATHODE 5\n6. COMMON ANODE7. COMMON ANODE8. CATHODE 6STYLE 22:\nPIN 1. I/O LINE 1\n2. COMMON CATHODE/VCC3. COMMON CATHODE/VCC4. I/O LINE 3\n5. COMMON ANODE/GND\n6. I/O LINE 47. I/O LINE 58. COMMON ANODE/GNDSTYLE 23:\nPIN 1. LINE 1 IN\n2. COMMON ANODE/GND3. COMMON ANODE/GND4. LINE 2 IN\n5. LINE 2 OUT\n6. COMMON ANODE/GND7. COMMON ANODE/GND8. LINE 1 OUTSTYLE 24:\nPIN 1. BASE\n2. EMITTER3. COLLECTOR/ANODE4. COLLECTOR/ANODE\n5. CATHODE\n6. CATHODE7. COLLECTOR/ANODE8. COLLECTOR/ANODE\nSTYLE 25:\nPIN 1. VIN\n2. N/C3. REXT4. GND\n5. IOUT\n6. IOUT7. IOUT8. IOUTSTYLE 26:\nPIN 1. GND\n2. dv/dt3. ENABLE4. ILIMIT\n5. SOURCE\n6. SOURCE7. SOURCE8. VCCSTYLE 27:\nPIN 1. ILIMIT\n2. OVLO3. UVLO4. INPUT+\n5. SOURCE\n6. SOURCE7. SOURCE8. DRAINSTYLE 28:\nPIN 1. SW_TO_GND\n2. DASIC_OFF3. DASIC_SW_DET4. GND\n5. V_MON\n6. VBULK7. VBULK8. VIN\nSTYLE 29:\nPIN 1. BASE, DIE #1\n2. EMITTER, #13. BASE, #24. EMITTER, #2\n5. COLLECTOR, #2\n6. COLLECTOR, #27. COLLECTOR, #18. COLLECTOR, #1STYLE 30:\nPIN 1. DRAIN 1\n2. DRAIN 13. GATE 24. SOURCE 2\n5. SOURCE 1/DRAIN 2\n6. SOURCE 1/DRAIN 27. SOURCE 1/DRAIN 28. GATE 1\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 2 SOIC−8 NB\nonsemi  and                     are trademarks of Semiconductor Components Industries, LLC dba onsemi  or its subsidiaries in the United States and/or other countries. onsemi  reserves\nthe right to make changes without further notice to any products herein. onsemi  makes no warranty, representation or guarantee regarding the suitability of its products for any particular\npurpose, nor does onsemi  assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all l iability, including without limitation\nspecial, consequential or incidental damages. onsemi  does not convey any license under its patent rights nor the rights of others.\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSCALE 1:1D2PAK\nCASE 936 −03\nISSUE E\nDATE 29 SEP 2015\n0VUTERMINAL 4NOTES:\n1. DIMENSIONING AND TOLERANCING PER ANSI\nY14.5M, 1982.\n2. CONTROLLING DIMENSION: INCHES.3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS\nA AND K.\n4. DIMENSIONS U AND V ESTABLISH A MINIMUM\nMOUNTING SURFACE FOR TERMINAL 4.\n5. DIMENSIONS A AND B DO NOT INCLUDE MOLD\nFLASH OR GATE PROTRUSIONS.  MOLD FLASHAND GATE PROTRUSIONS NOT TO EXCEED\n0.025 (0.635) MAXIMUM.\n6. SINGLE GAUGE DESIGN WILL BE SHIPPED AF\xad\nTER FPCN EXPIRATION IN OCTOBER 2011.\nDIM\nAMIN MAX MIN MAXMILLIMETERS\n0.386 0.403 9.804 10.236INCHES\nB 0.356 0.368 9.042 9.347\nC 0.170 0.180 4.318 4.572\nD 0.026 0.036 0.660 0.914\nE 0.045 0.055 1.143 1.397\nF 0.051 REF 1.295 REF\nG 0.100 BSC 2.540 BSC\nH 0.539 0.579 13.691 14.707\nJ 0.125 MAX 3.175 MAX\nK 0.050 REF 1.270 REF\nL 0.000 0.010 0.000 0.254\nM 0.088 0.102 2.235 2.591\nN 0.018 0.026 0.457 0.660\nP 0.058 0.078 1.473 1.981\nR\nS 0.116 REF 2.946 REF\nU 0.200 MIN 5.080 MIN\nV 0.250 MIN 6.350 MIN/C0095A\n12 3K\nFB\nJS\nH\nD\nM 0.010 (0.254) TE OPTIONAL\nCHAMFER\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\n8.380\n5.080\nDIMENSIONS: MILLIMETERSPITCH2X16.155\n1.0162X10.490\n3.504XXXXXXG\nALYWWGENERIC\nMARKING DIAGRAM*\nXXXXXX = Specific Device Code\nA = Assembly Location\nL = Wafer LotY = YearWW = Work Week\nG = Pb −Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator, “G” or microdot “ /C0071”,\nmay or may not be present.BOTTOM VIEW\nOPTIONAL CONSTRUCTIONSTOP VIEWSIDE VIEW\nDUAL GAUGEBOTTOM VIEW\nLT\nP\nRDETAIL CSEATING\nPLANE2XG\nNMCONSTRUCTIONDC\nDETAIL CE OPTIONAL\nCHAMFER\nSIDE VIEW\nSINGLE GAUGE\nCONSTRUCTIONSC\nDETAIL CT T\nD\nE 0.018 0.026 0.457 0.660 S\n8/C0095 0/C0095 8/C0095MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASH01005A DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1  D2PAK\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nD2PAK 5−LEAD\nCASE 936A −02\nISSUE E\nDATE 28 JUL 2021\nSCALE 1:1\nGENERIC\nMARKING DIAGRAM*\nxxxxxx = Device Code\nA = Assembly Location\nWL = Wafer LotY =  YearWW = Work Week\nG = Pb −Free Packagexx\nxxxxxxxxx\nAWLYWWG\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASH01006A DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 D2PAK 5 −LEAD\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nonsemi ,  , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC  dba “ onsemi ” or its af filiates\nand/or subsidiaries in the United States and/or other countries. onsemi  owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.\nA listing of onsemi ’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent −Marking.pdf . onsemi  reserves the right to make changes at any time to any\nproducts or information herein, without notice. The information herein is provided “as −is” and onsemi  makes no warranty, representation or guarantee regarding the accuracy of the\ninformation, product features, availability, functionality, or suitability of its products for any particular purpose, nor does  onsemi  assume any liability arising out of the application or use\nof any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequentia l or incidental damages. Buyer is responsible for its products\nand applications using onsemi  products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or a pplications information\nprovided by onsemi . “Typical” parameters which may be provided in onsemi  data sheets and/or specifications can and do vary in different applications and actual performance may\nvary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s te chnical experts. onsemi  does not convey any license\nunder any of its intellectual property rights nor the rights of others. onsemi  products are not designed, intended, or authorized for use as a critical component in life support systems\nor any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any de vices intended for implantation in the human body. Should\nBuyer purchase or use onsemi  products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi  and its of ficers, employees, subsidiaries, affiliates,\nand distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death\nassociated with such unintended or unauthorized use, even if such claim alleges that onsemi  was negligent regarding the design or manufacture of the part. onsemi  is an Equal\nOpportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in a ny manner.\nPUBLICATION ORDERING INFORMATION\nTECHNICAL SUPPORT\nNorth American Technical Support:\nVoice Mail: 1 800 −282−9855 Toll Free USA/Canada\nPhone: 011 421 33 790 2910LITERATURE FULFILLMENT :\nEmail Requests to:  orderlit@onsemi.com\nonsemi Website:  www.onsemi.comEurope, Middle East and Africa Technical Support:\nPhone: 00421 33 790 2910\nFor additional information, please contact your local Sales Representative\n◊\n'}]
!==============================================================================!
### Component Summary: LM2931DT-5.0G

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (Continuous): 40 V
  - Transient Input Voltage: 60 V
  - Reverse Polarity Input Voltage: -50 V

- **Current Ratings:**
  - Output Current: Up to 100 mA

- **Power Consumption:**
  - Low Bias Current: 0.4 mA at 10 mA output

- **Operating Temperature Range:**
  - Ambient Temperature: -40°C to +125°C
  - Junction Temperature: Up to +150°C

- **Package Type:**
  - DPAK (5-lead)

- **Special Features:**
  - Low dropout voltage (< 0.6 V @ 100 mA)
  - Load dump protection (60 V)
  - Reverse transient protection (-50 V)
  - Internal current limiting and thermal shutdown
  - Temporary mirror-image insertion protection
  - AEC-Q100 qualified for automotive applications

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (according to JEDEC J-STD-020E)

**Description:**
The LM2931DT-5.0G is a low dropout linear voltage regulator designed to provide a stable output voltage of 5.0 V. It is part of the LM2931 series, which includes both fixed and adjustable output voltage regulators. This component is particularly suited for automotive applications due to its robust design, which includes features to protect against input faults such as reverse battery connections and load dump conditions.

**Typical Applications:**
The LM2931DT-5.0G is commonly used in:
- Battery-powered consumer products
- Hand-held instruments
- Automotive electronics
- Camcorders and cameras
- Microprocessor-based systems where low dropout voltage and low bias current are critical for extending battery life.

This voltage regulator is ideal for applications requiring reliable voltage regulation in harsh environments, making it a preferred choice for automotive and industrial applications.