Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,2229
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012249582214280963
power__switching__total,0.0004483590309973806
power__leakage__total,7.906937184998242E-7
power__total,0.001674107974395156
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2637182491471544
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2629177505681844
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12035289772103402
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.367769269891783
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120353
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.264410
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2664536167125873
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26406724776481566
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6331189640641891
timing__setup__ws__corner:nom_slow_1p08V_125C,10.86378129316339
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.633119
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.580610
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2640767679275211
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26234218318036495
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29886161058504424
timing__setup__ws__corner:nom_typ_1p20V_25C,11.186746068339335
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.298862
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.019146
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2637182491471544
clock__skew__worst_setup,0.26234218318036495
timing__hold__ws,0.12035289772103402
timing__setup__ws,10.86378129316339
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120353
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.580610
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1172
design__instance__area__stdcell,20266.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.70027
design__instance__utilization__stdcell,0.70027
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,55
design__instance__area__class:inverter,301.19
design__instance__count__class:sequential_cell,146
design__instance__area__class:sequential_cell,7237.64
design__instance__count__class:multi_input_combinational_cell,608
design__instance__area__class:multi_input_combinational_cell,6368.54
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,298
design__instance__area__class:timing_repair_buffer,5112.98
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24164.8
design__violations,0
design__instance__count__class:clock_buffer,51
design__instance__area__class:clock_buffer,1170.29
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,223
global_route__vias,7584
global_route__wirelength,41636
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1175
route__net__special,2
route__drc_errors__iter:0,299
route__wirelength__iter:0,25633
route__drc_errors__iter:1,73
route__wirelength__iter:1,25333
route__drc_errors__iter:2,59
route__wirelength__iter:2,25272
route__drc_errors__iter:3,0
route__wirelength__iter:3,25277
route__drc_errors,0
route__wirelength,25277
route__vias,6805
route__vias__singlecut,6805
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,373.98
design__instance__count__class:fill_cell,1057
design__instance__area__class:fill_cell,8674.65
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,29
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,29
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,29
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,29
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19954
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19974
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000459265
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000430225
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000241995
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000430225
design_powergrid__voltage__worst,0.000430225
design_powergrid__voltage__worst__net:VPWR,1.19954
design_powergrid__drop__worst,0.000459265
design_powergrid__drop__worst__net:VPWR,0.000459265
design_powergrid__voltage__worst__net:VGND,0.000430225
design_powergrid__drop__worst__net:VGND,0.000430225
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0002579999999999999828192986939257025369442999362945556640625
ir__drop__worst,0.00045899999999999998960553693194697189028374850749969482421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
