/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 168 208 336 224)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CLK_sys" (rect 5 0 52 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 112 224 168 248))
)
(pin
	(input)
	(rect 184 352 352 368)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "EN" (rect 5 0 21 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 128 368 184 392))
)
(pin
	(output)
	(rect 520 336 696 352)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "COUT" (rect 90 0 118 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 696 352 760 376))
)
(symbol
	(rect 360 184 520 264)
	(text "CNT24B" (rect 5 0 46 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 160 32)
		(output)
		(text "count[23..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "count[23..0]" (rect 90 27 149 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 64))
	)
)
(symbol
	(rect 376 312 504 392)
	(text "audio" (rect 5 0 30 12)(font "Arial" ))
	(text "inst5" (rect 8 64 31 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "EN" (rect 0 0 15 12)(font "Arial" ))
		(text "EN" (rect 21 43 36 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 128 32)
		(output)
		(text "L" (rect 0 0 5 12)(font "Arial" ))
		(text "L" (rect 103 27 108 39)(font "Arial" ))
		(line (pt 128 32)(pt 112 32))
	)
	(drawing
		(rectangle (rect 16 16 112 64))
	)
)
(connector
	(pt 336 216)
	(pt 360 216)
)
(connector
	(text "CLK[23..0]" (rect 536 200 585 217)(font "Intel Clear" ))
	(pt 520 216)
	(pt 592 216)
	(bus)
)
(connector
	(text "CLK[17]" (rect 256 320 294 337)(font "Intel Clear" ))
	(pt 376 344)
	(pt 288 344)
)
(connector
	(pt 504 344)
	(pt 520 344)
)
(connector
	(pt 376 360)
	(pt 352 360)
)
