

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 13:01:18 PST 2020

#=== Post-Implementation Resource usage ===
CLB:            275
LUT:            245
FF:             435
DSP:              0
BRAM:          2583
SRL:              0
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.877
CP achieved post-implementation:    5.867
Timing not met
