Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/XC3S400AN/final/Sun07111128_all/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to D:/XC3S400AN/final/Sun07111128_all/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: SSP3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SSP3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SSP3"
Output Format                      : NGC
Target Device                      : xc3s400an-4-fgg400

---- Source Options
Top Module Name                    : SSP3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : SSP3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "EnhaVarMaker.v" in library work
Compiling verilog file "EnhaSel.v" in library work
Module <EnhaVarMaker> compiled
Compiling verilog file "Avg_to_Enha_Buff.v" in library work
Module <EnhaSel> compiled
Compiling verilog file "WhiteAndBlack.v" in library work
Module <Avg_to_Enha_Buff> compiled
Compiling verilog file "max.v" in library work
Module <WhiteAndBlack> compiled
Compiling verilog file "EnhaMain.v" in library work
Module <max> compiled
Compiling verilog file "AverageEn.v" in library work
Module <EnhaMain> compiled
Compiling verilog file "WB24code.v" in library work
Module <Average> compiled
Compiling verilog file "V_Dutys2.v" in library work
Module <WhiteAndBlack24s> compiled
Compiling verilog file "V_count.v" in library work
Module <V_Dutys> compiled
Compiling verilog file "V_address.v" in library work
Module <V_count> compiled
Compiling verilog file "RGB_to_Y.v" in library work
Module <V_address> compiled
Compiling verilog file "oPixelData2.v" in library work
Module <RGB_to_Y> compiled
Compiling verilog file "ModeSelect1.v" in library work
Module <PixelData> compiled
Compiling verilog file "max24code.v" in library work
Module <ModeSelect> compiled
Compiling verilog file "InOutBuff.v" in library work
Module <max24s> compiled
Compiling verilog file "H_count.v" in library work
Module <InUnitBuff> compiled
Compiling verilog file "GiveSingalok.v" in library work
Module <H_Count> compiled
Compiling verilog file "enOU_rstALG.v" in library work
Module <GiveSingalNan> compiled
Compiling verilog file "enha24code.v" in library work
Module <enOU_rstALG> compiled
Compiling verilog file "DE_hub.v" in library work
Module <EnhaMain24s> compiled
Compiling verilog file "BDSelect.v" in library work
Module <DE_hub> compiled
Compiling verilog file "avg24code.v" in library work
Module <BDSelect> compiled
Compiling verilog file "SPI_out.v" in library work
Module <Average24s> compiled
Compiling verilog file "reg16_nbp102.v" in library work
Module <SPI_out> compiled
Compiling verilog file "OutUnits2.v" in library work
Module <reg16_nbp10> compiled
Compiling verilog file "InUnit3code.v" in library work
Module <OutUnits> compiled
Compiling verilog file "GSNan.v" in library work
Module <InUnit3> compiled
Compiling verilog file "algo24code2.v" in library work
Module <GSNan> compiled
Compiling verilog file "ttTP2.v" in library work
Module <algorithm24s> compiled
Compiling verilog file "TM.v" in library work
Module <ttTP> compiled
Compiling verilog file "SPI_OUT10code.v" in library work
Module <assemble> compiled
Compiling verilog file "ROM8RAM8.v" in library work
Module <SPI_OUT10> compiled
Compiling verilog file "FSM_DIVs.v" in library work
Module <ROM8RAM8> compiled
Compiling verilog file "SSP3_1Ram_code.v" in library work
Module <FSM_DIVs> compiled
Module <OBUF8_HXILINX_SSP3> compiled
Module <SSP3> compiled
No errors in compilation
Analysis of file <"SSP3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SSP3> in library <work>.

Analyzing hierarchy for module <SPI_OUT10> in library <work>.

Analyzing hierarchy for module <ROM8RAM8> in library <work> with parameters.
	RAM_ADDR_BITS = "00000000000000000000000000001001"
	RAM_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <assemble> in library <work>.

Analyzing hierarchy for module <ttTP> in library <work>.

Analyzing hierarchy for module <OBUF8_HXILINX_SSP3> in library <work>.

Analyzing hierarchy for module <OBUF8_HXILINX_SSP3> in library <work>.

Analyzing hierarchy for module <OBUF8_HXILINX_SSP3> in library <work>.

Analyzing hierarchy for module <OBUF8_HXILINX_SSP3> in library <work>.

Analyzing hierarchy for module <FSM_DIVs> in library <work> with parameters.
	ROM_WIDTH = "00000000000000000000000000001001"
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	S5 = "101"
	S6 = "110"
	S7 = "111"

Analyzing hierarchy for module <SPI_out> in library <work>.

Analyzing hierarchy for module <reg16_nbp10> in library <work>.

Analyzing hierarchy for module <GSNan> in library <work>.

Analyzing hierarchy for module <InUnit3> in library <work>.

Analyzing hierarchy for module <algorithm24s> in library <work>.

Analyzing hierarchy for module <OutUnits> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	W0 = "010"
	W1 = "011"
	W2 = "100"
	W3 = "101"

Analyzing hierarchy for module <GiveSingalNan> in library <work> with parameters.
	H_ACT = "00000000000000000000011110000000"
	H_BACK = "00000000000000000000000010010100"
	H_BLANK = "00000000000000000000000100011000"
	H_FRONT = "00000000000000000000000001011000"
	H_SYNC = "00000000000000000000000000101100"
	H_TOTAL = "00000000000000000000100010011000"
	V_ACT = "00000000000000000000010000111000"
	V_BACK = "00000000000000000000000000100100"
	V_BLANK = "00000000000000000000000000101101"
	V_FRONT = "00000000000000000000000000000100"
	V_SYNC = "00000000000000000000000000000101"
	V_TOTAL = "00000000000000000000010001100101"
	lines = "00000000000000000000100010011000"
	pixel = "00000000000000000000000000000001"

Analyzing hierarchy for module <V_count> in library <work>.

Analyzing hierarchy for module <RGB_to_Y> in library <work>.

Analyzing hierarchy for module <H_Count> in library <work>.

Analyzing hierarchy for module <DE_hub> in library <work> with parameters.
	H00 = "00001"
	H01 = "00010"
	H02 = "00011"
	H03 = "00100"
	H04 = "00101"
	H05 = "00110"
	H06 = "00111"
	H07 = "01000"
	H08 = "01001"
	H09 = "01010"
	H10 = "01011"
	H11 = "01100"
	H12 = "01101"
	H13 = "01110"
	H14 = "01111"
	H15 = "10000"
	H16 = "10001"
	H17 = "10010"
	H18 = "10011"
	H19 = "10100"
	H20 = "10101"
	H21 = "10110"
	H22 = "10111"
	H23 = "11000"
	S0 = "00000"

Analyzing hierarchy for module <V_Dutys> in library <work> with parameters.
	S0 = "00"
	S1 = "01"
	S2 = "10"
	S3 = "11"

Analyzing hierarchy for module <V_address> in library <work> with parameters.
	V_BACK = "00000100101"

Analyzing hierarchy for module <PixelData> in library <work> with parameters.
	H0 = "00001"
	H1 = "00010"
	H10 = "01011"
	H11 = "01100"
	H12 = "01101"
	H13 = "01110"
	H14 = "01111"
	H15 = "10000"
	H16 = "10001"
	H17 = "10010"
	H18 = "10011"
	H19 = "10100"
	H2 = "00011"
	H20 = "10101"
	H21 = "10110"
	H22 = "10111"
	H23 = "11000"
	H3 = "00100"
	H4 = "00101"
	H5 = "00110"
	H6 = "00111"
	H7 = "01000"
	H8 = "01001"
	H9 = "01010"
	S0 = "00000"

Analyzing hierarchy for module <enOU_rstALG> in library <work>.

Analyzing hierarchy for module <InUnitBuff> in library <work>.

Analyzing hierarchy for module <ModeSelect> in library <work>.

Analyzing hierarchy for module <max24s> in library <work>.

Analyzing hierarchy for module <Average24s> in library <work>.

Analyzing hierarchy for module <WhiteAndBlack24s> in library <work>.

Analyzing hierarchy for module <EnhaMain24s> in library <work>.

Analyzing hierarchy for module <BDSelect> in library <work>.

Analyzing hierarchy for module <max> in library <work>.

Analyzing hierarchy for module <Average> in library <work>.

Analyzing hierarchy for module <WhiteAndBlack> in library <work>.

Analyzing hierarchy for module <EnhaMain> in library <work>.

Analyzing hierarchy for module <Avg_to_Enha_Buff> in library <work>.

Analyzing hierarchy for module <EnhaVarMaker> in library <work>.

Analyzing hierarchy for module <EnhaSel> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SSP3>.
Module <SSP3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_329_0" for instance <XLXI_329> in unit <SSP3>.
    Set user-defined property "HU_SET =  XLXI_330_1" for instance <XLXI_330> in unit <SSP3>.
    Set user-defined property "HU_SET =  XLXI_331_2" for instance <XLXI_331> in unit <SSP3>.
    Set user-defined property "HU_SET =  XLXI_340_3" for instance <XLXI_340> in unit <SSP3>.
Analyzing module <SPI_OUT10> in library <work>.
Module <SPI_OUT10> is correct for synthesis.
 
Analyzing module <SPI_out> in library <work>.
Module <SPI_out> is correct for synthesis.
 
Analyzing module <reg16_nbp10> in library <work>.
Module <reg16_nbp10> is correct for synthesis.
 
Analyzing module <ROM8RAM8> in library <work>.
	RAM_ADDR_BITS = 32'sb00000000000000000000000000001001
	RAM_WIDTH = 32'sb00000000000000000000000000001000
INFO:Xst:2546 - "ROM8RAM8.v" line 41: reading initialization file "ROM.data".
INFO:Xst:2546 - "ROM8RAM8.v" line 42: reading initialization file "RAM.data".
Module <ROM8RAM8> is correct for synthesis.
 
Analyzing module <assemble> in library <work>.
Module <assemble> is correct for synthesis.
 
Analyzing module <GSNan> in library <work>.
Module <GSNan> is correct for synthesis.
 
Analyzing module <GiveSingalNan> in library <work>.
	H_ACT = 32'sb00000000000000000000011110000000
	H_BACK = 32'sb00000000000000000000000010010100
	H_BLANK = 32'sb00000000000000000000000100011000
	H_FRONT = 32'sb00000000000000000000000001011000
	H_SYNC = 32'sb00000000000000000000000000101100
	H_TOTAL = 32'sb00000000000000000000100010011000
	V_ACT = 32'sb00000000000000000000010000111000
	V_BACK = 32'sb00000000000000000000000000100100
	V_BLANK = 32'sb00000000000000000000000000101101
	V_FRONT = 32'sb00000000000000000000000000000100
	V_SYNC = 32'sb00000000000000000000000000000101
	V_TOTAL = 32'sb00000000000000000000010001100101
	lines = 32'sb00000000000000000000100010011000
	pixel = 32'sb00000000000000000000000000000001
Module <GiveSingalNan> is correct for synthesis.
 
Analyzing module <InUnit3> in library <work>.
Module <InUnit3> is correct for synthesis.
 
Analyzing module <V_count> in library <work>.
Module <V_count> is correct for synthesis.
 
Analyzing module <RGB_to_Y> in library <work>.
Module <RGB_to_Y> is correct for synthesis.
 
Analyzing module <H_Count> in library <work>.
Module <H_Count> is correct for synthesis.
 
Analyzing module <DE_hub> in library <work>.
	H00 = 5'b00001
	H01 = 5'b00010
	H02 = 5'b00011
	H03 = 5'b00100
	H04 = 5'b00101
	H05 = 5'b00110
	H06 = 5'b00111
	H07 = 5'b01000
	H08 = 5'b01001
	H09 = 5'b01010
	H10 = 5'b01011
	H11 = 5'b01100
	H12 = 5'b01101
	H13 = 5'b01110
	H14 = 5'b01111
	H15 = 5'b10000
	H16 = 5'b10001
	H17 = 5'b10010
	H18 = 5'b10011
	H19 = 5'b10100
	H20 = 5'b10101
	H21 = 5'b10110
	H22 = 5'b10111
	H23 = 5'b11000
	S0 = 5'b00000
Module <DE_hub> is correct for synthesis.
 
Analyzing module <V_Dutys> in library <work>.
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
	S3 = 2'b11
Module <V_Dutys> is correct for synthesis.
 
Analyzing module <V_address> in library <work>.
	V_BACK = 11'b00000100101
Module <V_address> is correct for synthesis.
 
Analyzing module <PixelData> in library <work>.
	H0 = 5'b00001
	H1 = 5'b00010
	H10 = 5'b01011
	H11 = 5'b01100
	H12 = 5'b01101
	H13 = 5'b01110
	H14 = 5'b01111
	H15 = 5'b10000
	H16 = 5'b10001
	H17 = 5'b10010
	H18 = 5'b10011
	H19 = 5'b10100
	H2 = 5'b00011
	H20 = 5'b10101
	H21 = 5'b10110
	H22 = 5'b10111
	H23 = 5'b11000
	H3 = 5'b00100
	H4 = 5'b00101
	H5 = 5'b00110
	H6 = 5'b00111
	H7 = 5'b01000
	H8 = 5'b01001
	H9 = 5'b01010
	S0 = 5'b00000
Module <PixelData> is correct for synthesis.
 
Analyzing module <enOU_rstALG> in library <work>.
Module <enOU_rstALG> is correct for synthesis.
 
Analyzing module <InUnitBuff> in library <work>.
Module <InUnitBuff> is correct for synthesis.
 
Analyzing module <algorithm24s> in library <work>.
Module <algorithm24s> is correct for synthesis.
 
Analyzing module <ModeSelect> in library <work>.
Module <ModeSelect> is correct for synthesis.
 
Analyzing module <max24s> in library <work>.
Module <max24s> is correct for synthesis.
 
Analyzing module <max> in library <work>.
Module <max> is correct for synthesis.
 
Analyzing module <Average24s> in library <work>.
Module <Average24s> is correct for synthesis.
 
Analyzing module <Average> in library <work>.
Module <Average> is correct for synthesis.
 
Analyzing module <WhiteAndBlack24s> in library <work>.
Module <WhiteAndBlack24s> is correct for synthesis.
 
Analyzing module <WhiteAndBlack> in library <work>.
Module <WhiteAndBlack> is correct for synthesis.
 
Analyzing module <EnhaMain24s> in library <work>.
Module <EnhaMain24s> is correct for synthesis.
 
Analyzing module <EnhaMain> in library <work>.
Module <EnhaMain> is correct for synthesis.
 
Analyzing module <Avg_to_Enha_Buff> in library <work>.
Module <Avg_to_Enha_Buff> is correct for synthesis.
 
Analyzing module <EnhaVarMaker> in library <work>.
INFO:Xst:2546 - "EnhaVarMaker.v" line 45: reading initialization file "Enha.mem".
Module <EnhaVarMaker> is correct for synthesis.
 
Analyzing module <EnhaSel> in library <work>.
Module <EnhaSel> is correct for synthesis.
 
Analyzing module <BDSelect> in library <work>.
Module <BDSelect> is correct for synthesis.
 
Analyzing module <OutUnits> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	W0 = 3'b010
	W1 = 3'b011
	W2 = 3'b100
	W3 = 3'b101
Module <OutUnits> is correct for synthesis.
 
Analyzing module <ttTP> in library <work>.
Module <ttTP> is correct for synthesis.
 
Analyzing module <OBUF8_HXILINX_SSP3.1> in library <work>.
Module <OBUF8_HXILINX_SSP3.1> is correct for synthesis.
 
Analyzing module <OBUF8_HXILINX_SSP3.2> in library <work>.
Module <OBUF8_HXILINX_SSP3.2> is correct for synthesis.
 
Analyzing module <OBUF8_HXILINX_SSP3.3> in library <work>.
Module <OBUF8_HXILINX_SSP3.3> is correct for synthesis.
 
Analyzing module <OBUF8_HXILINX_SSP3.4> in library <work>.
Module <OBUF8_HXILINX_SSP3.4> is correct for synthesis.
 
Analyzing module <FSM_DIVs> in library <work>.
	ROM_WIDTH = 32'sb00000000000000000000000000001001
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	S5 = 3'b101
	S6 = 3'b110
	S7 = 3'b111
Module <FSM_DIVs> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM8RAM8>.
    Related source file is "ROM8RAM8.v".
    Found 512x8-bit dual-port RAM <Mram_ROM> for signal <ROM>.
    Found 512x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <O_dataA>.
    Found 8-bit register for signal <O_dataO>.
    Found 1-bit register for signal <enable_O>.
    Summary:
	inferred   2 RAM(s).
	inferred  17 D-type flip-flop(s).
Unit <ROM8RAM8> synthesized.


Synthesizing Unit <ttTP>.
    Related source file is "ttTP2.v".
    Found 8-bit register for signal <oTP>.
    Found 9-bit comparator equal for signal <en$cmp_eq0000> created at line 19.
    Found 8-bit register for signal <tTP>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ttTP> synthesized.


Synthesizing Unit <OBUF8_HXILINX_SSP3_1>.
    Related source file is "SSP3_1Ram_code.v".
Unit <OBUF8_HXILINX_SSP3_1> synthesized.


Synthesizing Unit <OBUF8_HXILINX_SSP3_2>.
    Related source file is "SSP3_1Ram_code.v".
Unit <OBUF8_HXILINX_SSP3_2> synthesized.


Synthesizing Unit <OBUF8_HXILINX_SSP3_3>.
    Related source file is "SSP3_1Ram_code.v".
Unit <OBUF8_HXILINX_SSP3_3> synthesized.


Synthesizing Unit <OBUF8_HXILINX_SSP3_4>.
    Related source file is "SSP3_1Ram_code.v".
Unit <OBUF8_HXILINX_SSP3_4> synthesized.


Synthesizing Unit <FSM_DIVs>.
    Related source file is "FSM_DIVs.v".
    Using one-hot encoding for signal <CS>.
    Found 16x9-bit ROM for signal <Dout_addr$mux0001> created at line 218.
    Found 9-bit register for signal <Dout_addr>.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <enable_Dout>.
    Found 4-bit up counter for signal <Count_A>.
    Found 8-bit up counter for signal <Count_B>.
    Found 4-bit up counter for signal <Count_C>.
    Found 7-bit up counter for signal <Count_D>.
    Found 8-bit register for signal <CS>.
    Found 9-bit register for signal <Dinit_addr>.
    Found 9-bit adder for signal <Dinit_addr$share0000>.
    Found 9-bit adder for signal <Dout_addr$addsub0000>.
    Found 1-bit register for signal <enable_A>.
    Found 1-bit register for signal <enable_B>.
    Found 9-bit up counter for signal <Htemp>.
    Found 1-bit register for signal <SPI_CS_16>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <FSM_DIVs> synthesized.


Synthesizing Unit <SPI_out>.
    Related source file is "SPI_out.v".
    Found finite state machine <FSM_0> for signal <Count_DATA>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | iClock (rising_edge)                           |
    | Reset              | Count_DATA$or0000 (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <oSDO>.
    Found 1-bit register for signal <oCS>.
    Found 1-bit register for signal <oSCLK>.
    Found 5-bit up counter for signal <Count_CS>.
    Found 24-bit register for signal <Data_buffer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <SPI_out> synthesized.


Synthesizing Unit <reg16_nbp10>.
    Related source file is "reg16_nbp102.v".
    Found 1-bit register for signal <CS_set>.
    Found 16-bit register for signal <Qout10>.
    Found 16-bit register for signal <Qout1>.
    Found 16-bit register for signal <Qout2>.
    Found 16-bit register for signal <Qout3>.
    Found 16-bit register for signal <Qout4>.
    Found 16-bit register for signal <Qout5>.
    Found 16-bit register for signal <Qout6>.
    Found 16-bit register for signal <Qout7>.
    Found 16-bit register for signal <Qout8>.
    Found 16-bit register for signal <Qout9>.
    Found 4-bit up counter for signal <CS_temp>.
    Summary:
	inferred   1 Counter(s).
	inferred 161 D-type flip-flop(s).
Unit <reg16_nbp10> synthesized.


Synthesizing Unit <OutUnits>.
    Related source file is "OutUnits2.v".
    Found finite state machine <FSM_1> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | iODCK (rising_edge)                            |
    | Reset              | iDE (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <tV_Address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 192-bit latch for signal <tBlockData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 32-to-1 multiplexer for signal <oData$mux0000> created at line 136.
    Found 5-bit up counter for signal <tH_Address>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
Unit <OutUnits> synthesized.


Synthesizing Unit <GiveSingalNan>.
    Related source file is "GiveSingalok.v".
    Found 1-bit register for signal <oVSYNC>.
    Found 1-bit register for signal <oDE>.
    Found 24-bit register for signal <oQE>.
    Found 1-bit register for signal <oHSYNC>.
    Found 12-bit up counter for signal <HSYNC_Count>.
    Found 1-bit register for signal <tDE>.
    Found 1-bit register for signal <tHSYNC>.
    Found 24-bit up accumulator for signal <tQE>.
    Found 1-bit register for signal <tVSYNC>.
    Found 1-bit register for signal <vDE>.
    Found 11-bit up counter for signal <VSYNC_Count>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred  31 D-type flip-flop(s).
Unit <GiveSingalNan> synthesized.


Synthesizing Unit <V_count>.
    Related source file is "V_count.v".
    Found 7-bit up counter for signal <oV_Block_Duty_Count>.
    Found 12-bit up counter for signal <oV_Count>.
    Found 12-bit comparator less for signal <oV_Block_Duty_Count$cmp_lt0000> created at line 23.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <V_count> synthesized.


Synthesizing Unit <RGB_to_Y>.
    Related source file is "RGB_to_Y.v".
WARNING:Xst:646 - Signal <tRGB<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <oY>.
    Found 9-bit register for signal <tB>.
    Found 1-bit register for signal <tDE0>.
    Found 1-bit register for signal <tDE1>.
    Found 1-bit register for signal <tDE2>.
    Found 1-bit register for signal <tDE3>.
    Found 12-bit register for signal <tG>.
    Found 8x4-bit multiplier for signal <tG$mult0000> created at line 58.
    Found 11-bit register for signal <tR>.
    Found 8x3-bit multiplier for signal <tR$mult0000> created at line 57.
    Found 12-bit register for signal <tRGB>.
    Found 12-bit adder for signal <tRGB$add0000> created at line 60.
    Found 12-bit adder for signal <tRGB$addsub0000> created at line 60.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <RGB_to_Y> synthesized.


Synthesizing Unit <H_Count>.
    Related source file is "H_count.v".
    Found 12-bit up counter for signal <oH_Count>.
    Found 7-bit up counter for signal <oH_Block_Duty_Count>.
    Found 1-bit register for signal <tDE1>.
    Found 1-bit register for signal <tDE2>.
    Found 1-bit register for signal <tDE3>.
    Found 1-bit register for signal <tDE4>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <H_Count> synthesized.


Synthesizing Unit <DE_hub>.
    Related source file is "DE_hub.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CS> of Case statement line 93 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CS> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <CS>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CS> of Case statement line 93 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CS> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 25-bit register for signal <CS>.
    Found 12-bit comparator lessequal for signal <en00$cmp_le0000> created at line 48.
    Found 12-bit comparator greatequal for signal <en01$cmp_ge0000> created at line 49.
    Found 12-bit comparator lessequal for signal <en01$cmp_le0000> created at line 49.
    Found 12-bit comparator greatequal for signal <en02$cmp_ge0000> created at line 50.
    Found 12-bit comparator lessequal for signal <en02$cmp_le0000> created at line 50.
    Found 12-bit comparator greatequal for signal <en03$cmp_ge0000> created at line 51.
    Found 12-bit comparator lessequal for signal <en03$cmp_le0000> created at line 51.
    Found 12-bit comparator greatequal for signal <en04$cmp_ge0000> created at line 52.
    Found 12-bit comparator lessequal for signal <en04$cmp_le0000> created at line 52.
    Found 12-bit comparator greatequal for signal <en05$cmp_ge0000> created at line 53.
    Found 12-bit comparator lessequal for signal <en05$cmp_le0000> created at line 53.
    Found 12-bit comparator greatequal for signal <en06$cmp_ge0000> created at line 54.
    Found 12-bit comparator lessequal for signal <en06$cmp_le0000> created at line 54.
    Found 12-bit comparator greatequal for signal <en07$cmp_ge0000> created at line 55.
    Found 12-bit comparator lessequal for signal <en07$cmp_le0000> created at line 55.
    Found 12-bit comparator greatequal for signal <en08$cmp_ge0000> created at line 56.
    Found 12-bit comparator lessequal for signal <en08$cmp_le0000> created at line 56.
    Found 12-bit comparator greatequal for signal <en09$cmp_ge0000> created at line 57.
    Found 12-bit comparator lessequal for signal <en09$cmp_le0000> created at line 57.
    Found 12-bit comparator greatequal for signal <en10$cmp_ge0000> created at line 58.
    Found 12-bit comparator lessequal for signal <en10$cmp_le0000> created at line 58.
    Found 12-bit comparator greatequal for signal <en11$cmp_ge0000> created at line 59.
    Found 12-bit comparator lessequal for signal <en11$cmp_le0000> created at line 59.
    Found 12-bit comparator greatequal for signal <en12$cmp_ge0000> created at line 60.
    Found 12-bit comparator lessequal for signal <en12$cmp_le0000> created at line 60.
    Found 12-bit comparator greatequal for signal <en13$cmp_ge0000> created at line 61.
    Found 12-bit comparator lessequal for signal <en13$cmp_le0000> created at line 61.
    Found 12-bit comparator greatequal for signal <en14$cmp_ge0000> created at line 62.
    Found 12-bit comparator lessequal for signal <en14$cmp_le0000> created at line 62.
    Found 12-bit comparator greatequal for signal <en15$cmp_ge0000> created at line 63.
    Found 12-bit comparator lessequal for signal <en15$cmp_le0000> created at line 63.
    Found 12-bit comparator greatequal for signal <en16$cmp_ge0000> created at line 64.
    Found 12-bit comparator lessequal for signal <en16$cmp_le0000> created at line 64.
    Found 12-bit comparator greatequal for signal <en17$cmp_ge0000> created at line 65.
    Found 12-bit comparator lessequal for signal <en17$cmp_le0000> created at line 65.
    Found 12-bit comparator greatequal for signal <en18$cmp_ge0000> created at line 66.
    Found 12-bit comparator lessequal for signal <en18$cmp_le0000> created at line 66.
    Found 12-bit comparator greatequal for signal <en19$cmp_ge0000> created at line 67.
    Found 12-bit comparator lessequal for signal <en19$cmp_le0000> created at line 67.
    Found 12-bit comparator greatequal for signal <en20$cmp_ge0000> created at line 68.
    Found 12-bit comparator lessequal for signal <en20$cmp_le0000> created at line 68.
    Found 12-bit comparator greatequal for signal <en21$cmp_ge0000> created at line 69.
    Found 12-bit comparator lessequal for signal <en21$cmp_le0000> created at line 69.
    Found 12-bit comparator greatequal for signal <en22$cmp_ge0000> created at line 70.
    Found 12-bit comparator lessequal for signal <en22$cmp_le0000> created at line 70.
    Found 12-bit comparator greatequal for signal <en23$cmp_ge0000> created at line 71.
    Found 12-bit comparator lessequal for signal <en23$cmp_le0000> created at line 71.
    Found 7-bit comparator lessequal for signal <outen$cmp_le0000> created at line 73.
    Summary:
	inferred  48 Comparator(s).
Unit <DE_hub> synthesized.


Synthesizing Unit <V_Dutys>.
    Related source file is "V_Dutys2.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CS> of Case statement line 82 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CS> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | tODCK (rising_edge)                            |
    | Reset              | iVSYNC_rst (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit register for signal <Count1>.
    Found 18-bit adder for signal <Count1$addsub0000> created at line 65.
    Found 18-bit register for signal <Count2>.
    Found 18-bit adder for signal <Count2$addsub0000> created at line 71.
    Found 18-bit comparator equal for signal <CS$cmp_eq0000> created at line 96.
    Found 18-bit comparator equal for signal <CS$cmp_eq0001> created at line 112.
    Found 1-bit register for signal <tODCK>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <V_Dutys> synthesized.


Synthesizing Unit <V_address>.
    Related source file is "V_address.v".
    Found 4-bit register for signal <oV_Address>.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0000> created at line 23.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0001> created at line 24.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0002> created at line 25.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0003> created at line 26.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0004> created at line 27.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0005> created at line 28.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0006> created at line 29.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0007> created at line 30.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0008> created at line 31.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0009> created at line 32.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0010> created at line 33.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0011> created at line 34.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0012> created at line 35.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0013> created at line 36.
    Found 12-bit comparator greatequal for signal <oV_Address$cmp_ge0014> created at line 37.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0000> created at line 23.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0001> created at line 24.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0002> created at line 25.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0003> created at line 26.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0004> created at line 27.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0005> created at line 28.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0006> created at line 29.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0007> created at line 30.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0008> created at line 31.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0009> created at line 32.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0010> created at line 33.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0011> created at line 34.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0012> created at line 35.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0013> created at line 36.
    Found 12-bit comparator less for signal <oV_Address$cmp_lt0014> created at line 37.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  30 Comparator(s).
Unit <V_address> synthesized.


Synthesizing Unit <PixelData>.
    Related source file is "oPixelData2.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CS> of Case statement line 115 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CS> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <CS>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CS> of Case statement line 115 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CS> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 25-bit register for signal <CS>.
    Found 12-bit comparator lessequal for signal <en00$cmp_le0000> created at line 38.
    Found 12-bit comparator greatequal for signal <en01$cmp_ge0000> created at line 39.
    Found 12-bit comparator lessequal for signal <en01$cmp_le0000> created at line 39.
    Found 12-bit comparator greatequal for signal <en02$cmp_ge0000> created at line 40.
    Found 12-bit comparator lessequal for signal <en02$cmp_le0000> created at line 40.
    Found 12-bit comparator greatequal for signal <en03$cmp_ge0000> created at line 41.
    Found 12-bit comparator lessequal for signal <en03$cmp_le0000> created at line 41.
    Found 12-bit comparator greatequal for signal <en04$cmp_ge0000> created at line 42.
    Found 12-bit comparator lessequal for signal <en04$cmp_le0000> created at line 42.
    Found 12-bit comparator greatequal for signal <en05$cmp_ge0000> created at line 43.
    Found 12-bit comparator lessequal for signal <en05$cmp_le0000> created at line 43.
    Found 12-bit comparator greatequal for signal <en06$cmp_ge0000> created at line 44.
    Found 12-bit comparator lessequal for signal <en06$cmp_le0000> created at line 44.
    Found 12-bit comparator greatequal for signal <en07$cmp_ge0000> created at line 45.
    Found 12-bit comparator lessequal for signal <en07$cmp_le0000> created at line 45.
    Found 12-bit comparator greatequal for signal <en08$cmp_ge0000> created at line 46.
    Found 12-bit comparator lessequal for signal <en08$cmp_le0000> created at line 46.
    Found 12-bit comparator greatequal for signal <en09$cmp_ge0000> created at line 47.
    Found 12-bit comparator lessequal for signal <en09$cmp_le0000> created at line 47.
    Found 12-bit comparator greatequal for signal <en10$cmp_ge0000> created at line 48.
    Found 12-bit comparator lessequal for signal <en10$cmp_le0000> created at line 48.
    Found 12-bit comparator greatequal for signal <en11$cmp_ge0000> created at line 49.
    Found 12-bit comparator lessequal for signal <en11$cmp_le0000> created at line 49.
    Found 12-bit comparator greatequal for signal <en12$cmp_ge0000> created at line 50.
    Found 12-bit comparator lessequal for signal <en12$cmp_le0000> created at line 50.
    Found 12-bit comparator greatequal for signal <en13$cmp_ge0000> created at line 51.
    Found 12-bit comparator lessequal for signal <en13$cmp_le0000> created at line 51.
    Found 12-bit comparator greatequal for signal <en14$cmp_ge0000> created at line 52.
    Found 12-bit comparator lessequal for signal <en14$cmp_le0000> created at line 52.
    Found 12-bit comparator greatequal for signal <en15$cmp_ge0000> created at line 53.
    Found 12-bit comparator lessequal for signal <en15$cmp_le0000> created at line 53.
    Found 12-bit comparator greatequal for signal <en16$cmp_ge0000> created at line 54.
    Found 12-bit comparator lessequal for signal <en16$cmp_le0000> created at line 54.
    Found 12-bit comparator greatequal for signal <en17$cmp_ge0000> created at line 55.
    Found 12-bit comparator lessequal for signal <en17$cmp_le0000> created at line 55.
    Found 12-bit comparator greatequal for signal <en18$cmp_ge0000> created at line 56.
    Found 12-bit comparator lessequal for signal <en18$cmp_le0000> created at line 56.
    Found 12-bit comparator greatequal for signal <en19$cmp_ge0000> created at line 57.
    Found 12-bit comparator lessequal for signal <en19$cmp_le0000> created at line 57.
    Found 12-bit comparator greatequal for signal <en20$cmp_ge0000> created at line 58.
    Found 12-bit comparator lessequal for signal <en20$cmp_le0000> created at line 58.
    Found 12-bit comparator greatequal for signal <en21$cmp_ge0000> created at line 59.
    Found 12-bit comparator lessequal for signal <en21$cmp_le0000> created at line 59.
    Found 12-bit comparator greatequal for signal <en22$cmp_ge0000> created at line 60.
    Found 12-bit comparator lessequal for signal <en22$cmp_le0000> created at line 60.
    Found 12-bit comparator greatequal for signal <en23$cmp_ge0000> created at line 61.
    Found 12-bit comparator lessequal for signal <en23$cmp_le0000> created at line 61.
    Summary:
	inferred  47 Comparator(s).
Unit <PixelData> synthesized.


Synthesizing Unit <enOU_rstALG>.
    Related source file is "enOU_rstALG.v".
    Found 9-bit up counter for signal <enOU_rstALG_Count>.
    Summary:
	inferred   1 Counter(s).
Unit <enOU_rstALG> synthesized.


Synthesizing Unit <InUnitBuff>.
    Related source file is "InOutBuff.v".
    Found 4-bit register for signal <oV_Address>.
    Found 1-bit register for signal <oALG_rst>.
    Found 192-bit register for signal <oPixelData>.
    Found 1-bit register for signal <oOU_en>.
    Found 1-bit register for signal <oV_Duty>.
    Found 7-bit register for signal <oV_Block_Duty_Count>.
    Found 24-bit register for signal <oH_Duty>.
    Summary:
	inferred 230 D-type flip-flop(s).
Unit <InUnitBuff> synthesized.


Synthesizing Unit <ModeSelect>.
    Related source file is "ModeSelect1.v".
    Found 4x4-bit ROM for signal <Select>.
    Summary:
	inferred   1 ROM(s).
Unit <ModeSelect> synthesized.


Synthesizing Unit <BDSelect>.
    Related source file is "BDSelect.v".
    Found 192-bit 4-to-1 multiplexer for signal <oBlockData>.
    Summary:
	inferred 192 Multiplexer(s).
Unit <BDSelect> synthesized.


Synthesizing Unit <max>.
    Related source file is "max.v".
    Found 8-bit register for signal <oBlockData>.
    Found 8-bit register for signal <temp_Data>.
    Found 8-bit comparator greatequal for signal <temp_Data$cmp_ge0000> created at line 29.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <max> synthesized.


Synthesizing Unit <Average>.
    Related source file is "AverageEn.v".
    Found 14-bit register for signal <oLineSum>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count$addsub0000> created at line 39.
    Found 14-bit register for signal <H_temp_Data>.
    Found 14-bit adder for signal <H_temp_Data$addsub0000> created at line 56.
    Found 32-bit comparator greater for signal <oBlockData$cmp_gt0000> created at line 25.
    Found 14-bit shifter logical right for signal <oBlockData$shift0000> created at line 25.
    Found 32-bit shifter logical right for signal <oBlockData$shift0001> created at line 25.
    Found 14-bit up accumulator for signal <V_temp_Data>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <Average> synthesized.


Synthesizing Unit <WhiteAndBlack>.
    Related source file is "WhiteAndBlack.v".
    Found 8-bit register for signal <oBlockData>.
    Found 10-bit comparator greater for signal <en1$cmp_gt0000> created at line 16.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <WhiteAndBlack> synthesized.


Synthesizing Unit <Avg_to_Enha_Buff>.
    Related source file is "Avg_to_Enha_Buff.v".
    Found 14-bit register for signal <oLineSum>.
    Found 1-bit register for signal <oWEA>.
    Found 8-bit register for signal <oBlockData>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <Avg_to_Enha_Buff> synthesized.


Synthesizing Unit <EnhaVarMaker>.
    Related source file is "EnhaVarMaker.v".
    Found 67x14-bit dual-port RAM <Mram_PreLineSum> for signal <PreLineSum>.
    Found 20-bit up accumulator for signal <oVar>.
    Found 14-bit comparator greater for signal <SubSel$cmp_gt0000> created at line 47.
    Found 14-bit register for signal <tA>.
    Found 14-bit register for signal <tB>.
    Found 7-bit register for signal <tV_BlockDutyCount>.
    Found 7-bit adder for signal <tV_BlockDutyCount$addsub0000> created at line 94.
    Found 14-bit register for signal <tVar>.
    Found 14-bit subtractor for signal <tVar$addsub0000> created at line 95.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <EnhaVarMaker> synthesized.


Synthesizing Unit <EnhaSel>.
    Related source file is "EnhaSel.v".
    Found 8-bit subtractor for signal <oBlockData>.
    Found 8-bit adder for signal <sum1$addsub0001> created at line 28.
    Found 8-bit adder carry out for signal <sum1$addsub0002> created at line 28.
    Found 9-bit comparator greater for signal <sum1$cmp_gt0000> created at line 28.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <EnhaSel> synthesized.


Synthesizing Unit <SPI_OUT10>.
    Related source file is "SPI_OUT10code.v".
Unit <SPI_OUT10> synthesized.


Synthesizing Unit <GSNan>.
    Related source file is "GSNan.v".
Unit <GSNan> synthesized.


Synthesizing Unit <InUnit3>.
    Related source file is "InUnit3code.v".
Unit <InUnit3> synthesized.


Synthesizing Unit <max24s>.
    Related source file is "max24code.v".
Unit <max24s> synthesized.


Synthesizing Unit <Average24s>.
    Related source file is "avg24code.v".
Unit <Average24s> synthesized.


Synthesizing Unit <WhiteAndBlack24s>.
    Related source file is "WB24code.v".
Unit <WhiteAndBlack24s> synthesized.


Synthesizing Unit <EnhaMain>.
    Related source file is "EnhaMain.v".
Unit <EnhaMain> synthesized.


Synthesizing Unit <EnhaMain24s>.
    Related source file is "enha24code.v".
Unit <EnhaMain24s> synthesized.


Synthesizing Unit <algorithm24s>.
    Related source file is "algo24code2.v".
Unit <algorithm24s> synthesized.


Synthesizing Unit <assemble>.
    Related source file is "TM.v".
Unit <assemble> synthesized.


Synthesizing Unit <SSP3>.
    Related source file is "SSP3_1Ram_code.v".
Unit <SSP3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 26
 512x8-bit dual-port RAM                               : 2
 67x14-bit dual-port RAM                               : 24
# ROMs                                                 : 2
 16x9-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Multipliers                                          : 2
 8x3-bit multiplier                                    : 1
 8x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 174
 12-bit adder                                          : 2
 14-bit adder                                          : 24
 14-bit subtractor                                     : 24
 18-bit adder                                          : 2
 2-bit adder                                           : 24
 7-bit adder                                           : 24
 8-bit adder                                           : 24
 8-bit adder carry out                                 : 24
 8-bit subtractor                                      : 24
 9-bit adder                                           : 2
# Counters                                             : 24
 11-bit up counter                                     : 1
 12-bit up counter                                     : 3
 4-bit up counter                                      : 3
 5-bit up counter                                      : 11
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 49
 14-bit up accumulator                                 : 24
 20-bit up accumulator                                 : 24
 24-bit up accumulator                                 : 1
# Registers                                            : 410
 1-bit register                                        : 80
 11-bit register                                       : 1
 12-bit register                                       : 2
 14-bit register                                       : 144
 16-bit register                                       : 10
 18-bit register                                       : 2
 192-bit register                                      : 1
 2-bit register                                        : 24
 24-bit register                                       : 12
 25-bit register                                       : 2
 4-bit register                                        : 2
 7-bit register                                        : 25
 8-bit register                                        : 102
 9-bit register                                        : 3
# Latches                                              : 2
 192-bit latch                                         : 1
 4-bit latch                                           : 1
# Comparators                                          : 249
 10-bit comparator greater                             : 24
 12-bit comparator greatequal                          : 61
 12-bit comparator less                                : 16
 12-bit comparator lessequal                           : 48
 14-bit comparator greater                             : 24
 18-bit comparator equal                               : 2
 32-bit comparator greater                             : 24
 7-bit comparator lessequal                            : 1
 8-bit comparator greatequal                           : 24
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 24
# Multiplexers                                         : 2
 192-bit 4-to-1 multiplexer                            : 1
 8-bit 32-to-1 multiplexer                             : 1
# Logic shifters                                       : 48
 14-bit shifter logical right                          : 24
 32-bit shifter logical right                          : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_327/IU/VD/CS/FSM> on signal <CS[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_327/OU/CS/FSM> on signal <CS[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 110
 100   | 111
 101   | 011
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/XLXI_1/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_2/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_3/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_4/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_5/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_6/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_7/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_8/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_9/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
Optimizing FSM <XLXI_1/XLXI_10/Count_DATA/FSM> on signal <Count_DATA[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 110
 0010  | 010
 0011  | 011
 0100  | 001
-------------------
Loading device for application Rf_Device from file '3s400a.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <EnhaVarMaker>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_PreLineSum> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 67-word x 14-bit                    |          |
    |     clkA           | connected to signal <iODCK>         | rise     |
    |     weA            | connected to signal <iWEA_0>        | high     |
    |     addrA          | connected to signal <iV_Block_Duty_Count> |          |
    |     diA            | connected to signal <iPreLineSum>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 67-word x 14-bit                    |          |
    |     addrB          | connected to signal <tV_BlockDutyCount> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <EnhaVarMaker> synthesized (advanced).

Synthesizing (advanced) Unit <RGB_to_Y>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tR_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tG_mult0000 by adding 1 register level(s).
Unit <RGB_to_Y> synthesized (advanced).

Synthesizing (advanced) Unit <SSP3>.
INFO:Xst - The RAM <XLXI_269/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <XLXI_269/O_dataA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <DVI_ODCK>      | rise     |
    |     weA            | connected to signal <XLXN_99>       | high     |
    |     addrA          | connected to signal <W_addr>        |          |
    |     diA            | connected to signal <I_dataA>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     enB            | connected to signal <enable_I>      | high     |
    |     addrB          | connected to signal <Dout_addr>     |          |
    |     doB            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <XLXI_269/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <XLXI_269/O_dataO>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <XLXN_82>       | high     |
    |     addrA          | connected to signal <W_addr>        |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     enB            | connected to signal <enable_I>      | high     |
    |     addrB          | connected to signal <Dout_addr>     |          |
    |     doB            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SSP3> synthesized (advanced).

Synthesizing (advanced) Unit <assemble>.
	Found pipelined multiplier on signal <IU/RGBY/tR_mult0000>:
		- 1 pipeline level(s) found in a register on signal <QE_GS<>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <IU/RGBY/tG_mult0000>:
		- 1 pipeline level(s) found in a register on signal <QE_GS>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier IU/RGBY/Mmult_tR_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier IU/RGBY/Mmult_tG_mult0000 by adding 1 register level(s).
Unit <assemble> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <oBlockData_0> in Unit <WhiteAndBlack> is equivalent to the following 7 FFs/Latches, which will be removed : <oBlockData_1> <oBlockData_2> <oBlockData_3> <oBlockData_4> <oBlockData_5> <oBlockData_6> <oBlockData_7> 
WARNING:Xst:1710 - FF/Latch <IU/RGBY/tB_0> (without init value) has a constant value of 0 in block <assemble>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GS/GSN/oQE_8> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_9> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_10> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_11> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_12> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_13> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_14> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_15> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_16> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_17> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_18> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_19> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_20> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_21> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_22> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <GS/GSN/oQE_23> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <IU/RGBY/tRGB_0> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <IU/RGBY/tRGB_1> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <IU/RGBY/tRGB_2> of sequential type is unconnected in block <assemble>.
WARNING:Xst:2677 - Node <IU/RGBY/tRGB_3> of sequential type is unconnected in block <assemble>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 26
 512x8-bit dual-port block RAM                         : 2
 67x14-bit dual-port distributed RAM                   : 24
# ROMs                                                 : 2
 16x9-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Multipliers                                          : 2
 8x3-bit registered multiplier                         : 1
 8x4-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 174
 12-bit adder                                          : 2
 14-bit adder                                          : 24
 14-bit subtractor                                     : 24
 18-bit adder                                          : 2
 2-bit adder                                           : 24
 7-bit adder                                           : 24
 8-bit adder                                           : 24
 8-bit adder carry out                                 : 24
 8-bit subtractor                                      : 24
 9-bit adder                                           : 2
# Counters                                             : 24
 11-bit up counter                                     : 1
 12-bit up counter                                     : 3
 4-bit up counter                                      : 3
 5-bit up counter                                      : 11
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 49
 14-bit up accumulator                                 : 24
 20-bit up accumulator                                 : 24
 24-bit up accumulator                                 : 1
# Registers                                            : 3761
 Flip-Flops                                            : 3761
# Latches                                              : 2
 192-bit latch                                         : 1
 4-bit latch                                           : 1
# Comparators                                          : 249
 10-bit comparator greater                             : 24
 12-bit comparator greatequal                          : 61
 12-bit comparator less                                : 16
 12-bit comparator lessequal                           : 48
 14-bit comparator greater                             : 24
 18-bit comparator equal                               : 2
 32-bit comparator greater                             : 24
 7-bit comparator lessequal                            : 1
 8-bit comparator greatequal                           : 24
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 24
# Multiplexers                                         : 2
 192-bit 4-to-1 multiplexer                            : 1
 8-bit 32-to-1 multiplexer                             : 1
# Logic shifters                                       : 48
 14-bit shifter logical right                          : 24
 32-bit shifter logical right                          : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <IU/RGBY/tDE0> in Unit <assemble> is equivalent to the following FF/Latch, which will be removed : <IU/HCo/tDE1> 
INFO:Xst:2261 - The FF/Latch <IU/RGBY/tDE1> in Unit <assemble> is equivalent to the following FF/Latch, which will be removed : <IU/HCo/tDE2> 
INFO:Xst:2261 - The FF/Latch <IU/RGBY/tDE2> in Unit <assemble> is equivalent to the following FF/Latch, which will be removed : <IU/HCo/tDE3> 
INFO:Xst:2261 - The FF/Latch <IU/RGBY/tDE3> in Unit <assemble> is equivalent to the following FF/Latch, which will be removed : <IU/HCo/tDE4> 
WARNING:Xst:1710 - FF/Latch <Count1_0> (without init value) has a constant value of 0 in block <V_Dutys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Count2_0> (without init value) has a constant value of 0 in block <V_Dutys>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SSP3> ...
INFO:Xst:2261 - The FF/Latch <XLXI_341/Dinit_addr_7> in Unit <SSP3> is equivalent to the following FF/Latch, which will be removed : <XLXI_341/Dinit_addr_8> 
INFO:Xst:2261 - The FF/Latch <XLXI_341/Dinit_addr_7> in Unit <SSP3> is equivalent to the following FF/Latch, which will be removed : <XLXI_341/Dinit_addr_8> 

Optimizing unit <OBUF8_HXILINX_SSP3_1> ...

Optimizing unit <OBUF8_HXILINX_SSP3_2> ...

Optimizing unit <OBUF8_HXILINX_SSP3_3> ...

Optimizing unit <OBUF8_HXILINX_SSP3_4> ...

Optimizing unit <ttTP> ...

Optimizing unit <SPI_out> ...

Optimizing unit <reg16_nbp10> ...

Optimizing unit <V_Dutys> ...

Optimizing unit <V_address> ...

Optimizing unit <InUnitBuff> ...

Optimizing unit <max> ...

Optimizing unit <Average> ...

Optimizing unit <Avg_to_Enha_Buff> ...

Optimizing unit <EnhaVarMaker> ...

Optimizing unit <EnhaSel> ...

Optimizing unit <OutUnits> ...

Optimizing unit <DE_hub> ...

Optimizing unit <PixelData> ...

Optimizing unit <max24s> ...

Optimizing unit <Average24s> ...

Optimizing unit <WhiteAndBlack24s> ...

Optimizing unit <EnhaMain24s> ...

Optimizing unit <assemble> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SSP3, actual ratio is 155.
Optimizing block <SSP3> to meet ratio 100 (+ 5) of 3584 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <SSP3>, final ratio is 158.
FlipFlop XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_01/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_01/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_01/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_01/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_01/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_02/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_02/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_02/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_02/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_02/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_03/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_03/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_03/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_03/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_03/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_04/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_04/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_04/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_04/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_04/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_05/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_05/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_05/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_05/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_05/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_06/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_06/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_06/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_06/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_06/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_07/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_07/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_07/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_07/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_07/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_08/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_08/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_08/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_08/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_08/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_09/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_09/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_09/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_09/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_09/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_10/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_10/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_10/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_10/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_10/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_11/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_11/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_11/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_11/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_11/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_12/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_12/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_12/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_12/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_12/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_13/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_13/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_13/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_13/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_13/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_14/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_14/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_14/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_14/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_14/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_15/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_15/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_15/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_15/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_15/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_16/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_16/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_16/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_16/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_16/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_17/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_17/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_17/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_17/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_17/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_18/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_18/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_18/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_18/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_18/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_19/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_19/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_19/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_19/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_19/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_20/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_20/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_20/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_20/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_20/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_21/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_21/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_21/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_21/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_21/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_22/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_22/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_22/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_22/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_22/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_23/U2/tV_BlockDutyCount_0 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_23/U2/tV_BlockDutyCount_1 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_23/U2/tV_BlockDutyCount_2 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_23/U2/tV_BlockDutyCount_3 has been replicated 3 time(s)
FlipFlop XLXI_327/ALG/E24/algo_Enha_23/U2/tV_BlockDutyCount_4 has been replicated 1 time(s)
FlipFlop XLXI_327/IU/IUBuf/oV_Block_Duty_Count_0 has been replicated 10 time(s)
FlipFlop XLXI_327/IU/IUBuf/oV_Block_Duty_Count_1 has been replicated 10 time(s)
FlipFlop XLXI_327/IU/IUBuf/oV_Block_Duty_Count_2 has been replicated 8 time(s)
FlipFlop XLXI_327/IU/IUBuf/oV_Block_Duty_Count_3 has been replicated 8 time(s)
FlipFlop XLXI_327/IU/IUBuf/oV_Duty has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <SSP3> :
	Found 2-bit shift register for signal <XLXI_327/IU/RGBY/tDE2>.
Unit <SSP3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5105
 Flip-Flops                                            : 5105
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SSP3.ngr
Top Level Output File Name         : SSP3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 173

Cell Usage :
# BELS                             : 14532
#      BUF                         : 2
#      GND                         : 1
#      INV                         : 123
#      LUT1                        : 595
#      LUT2                        : 2525
#      LUT2_D                      : 17
#      LUT2_L                      : 34
#      LUT3                        : 2724
#      LUT3_D                      : 310
#      LUT3_L                      : 149
#      LUT4                        : 2504
#      LUT4_D                      : 63
#      LUT4_L                      : 109
#      MULT_AND                    : 145
#      MUXCY                       : 2589
#      MUXF5                       : 730
#      MUXF6                       : 16
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 1887
# FlipFlops/Latches                : 5302
#      FD                          : 13
#      FDC                         : 2874
#      FDCE                        : 1441
#      FDE                         : 635
#      FDP                         : 18
#      FDPE                        : 17
#      FDR                         : 33
#      FDRE                        : 31
#      FDRS                        : 2
#      FDRSE                       : 21
#      FDS                         : 21
#      LD                          : 196
# RAMS                             : 1682
#      RAM16X1D                    : 1680
#      RAMB16BWE                   : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 171
#      IBUF                        : 60
#      OBUF                        : 111
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400anfgg400-4 

 Number of Slices:                     5899  out of   3584   164% (*) 
 Number of Slice Flip Flops:           5302  out of   7168    73%  
 Number of 4 input LUTs:              12514  out of   7168   174% (*) 
    Number used as logic:              9153
    Number used as Shift registers:       1
    Number used as RAMs:               3360
 Number of IOs:                         173
 Number of bonded IOBs:                 173  out of    311    55%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         4  out of     24    16%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clock                              | BUFGP                            | 580   |
DVI_ODCK                           | BUFGP                            | 6157  |
XLXI_327/IU/IUBuf/oOU_en1          | BUFG                             | 196   |
XLXI_327/IU/VD/tODCK1              | BUFG                             | 36    |
XLXI_327/GS/GSN/oHSYNC             | NONE(XLXI_327/IU/VCo/oV_Count_11)| 19    |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Control Signal                                                                              | Buffer(FF name)                                           | Load  |
--------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
XLXI_327/ALG/E24/algo_Enha_00/U2/iRST_inv(XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1:O)     | NONE(XLXI_327/ALG/E24/algo_Enha_01/U2/tVar_6)             | 420   |
XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_1(XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_1:O)| NONE(XLXI_327/ALG/E24/algo_Enha_23/U2/oVar_13)            | 420   |
XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_2(XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_2:O)| NONE(XLXI_327/ALG/E24/algo_Enha_17/U2/tA_9)               | 420   |
XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_3(XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_3:O)| NONE(XLXI_327/ALG/E24/algo_Enha_13/U2/tV_BlockDutyCount_0)| 420   |
XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_4(XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_4:O)| NONE(XLXI_327/ALG/E24/algo_Enha_08/UB/oLineSum_4)         | 420   |
XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_5(XLXI_327/ALG/E24/algo_Enha_23/UB/iRST_inv1_5:O)| NONE(XLXI_327/ALG/E24/algo_Enha_07/UB/oBlockData_0)       | 420   |
XLXI_327/ALG/M24/algo_max_00/iRST_inv(XLXI_327/ALG/M24/algo_max_23/iRST_inv1:O)             | NONE(XLXI_327/ALG/M24/algo_max_10/temp_Data_0)            | 384   |
XLXI_327/ALG/A24/algo_avg_00/iRST_inv(XLXI_327/ALG/A24/algo_avg_23/iRST_inv1:O)             | NONE(XLXI_327/ALG/A24/algo_avg_08/V_temp_Data_3)          | 336   |
XLXI_327/ALG/A24/algo_avg_23/iRST_inv1_1(XLXI_327/ALG/A24/algo_avg_23/iRST_inv1_1:O)        | NONE(XLXI_327/ALG/A24/algo_avg_19/V_temp_Data_3)          | 336   |
XLXI_327/GS/GSN/oVSYNC(XLXI_327/GS/GSN/oVSYNC:Q)                                            | NONE(XLXI_327/IU/IUBuf/oPixelData_64)                     | 330   |
XLXI_341/Count_A_cst(XLXI_270:O)                                                            | NONE(XLXI_1/XLXI_95/Qout2_14)                             | 203   |
XLXI_327/IU/HCo/tDE5_inv(XLXI_327/IU/HCo/tDE5_inv1:O)                                       | NONE(XLXI_327/IU/HD/CS_15)                                | 69    |
XLXI_327/IU/RGBY/tDE5_inv(XLXI_327/IU/RGBY/tDE5_inv1:O)                                     | NONE(XLXI_327/IU/RGBY/oY_7)                               | 47    |
XLXN_82(XLXI_326:G)                                                                         | NONE(XLXI_327/GS/GSN/VSYNC_Count_10)                      | 27    |
XLXI_327/ALG/W24/algo_wb_00/iRST_inv(XLXI_327/ALG/W24/algo_wb_00/iRST_inv1:O)               | NONE(XLXI_327/ALG/W24/algo_wb_23/oBlockData_0)            | 24    |
XLXI_327/IU/VD/CS_FSM_FFd2(XLXI_327/IU/VD/CS_FSM_FFd2:Q)                                    | NONE(XLXI_327/IU/OU_ALG/enOU_rstALG_Count_7)              | 9     |
DisTP/iRST_inv(DisTP/iRST_inv1_INV_0:O)                                                     | NONE(DisTP/oTP_5)                                         | 8     |
XLXI_327/IU/IUBuf/oOU_en1(XLXI_327/IU/IUBuf/oOU_en:Q)                                       | NONE(XLXI_327/OU/tH_Address_0)                            | 8     |
XLXI_327/IU/IUBuf/oH_Duty_0(XLXI_327/IU/IUBuf/oH_Duty_0:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_00/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_1(XLXI_327/IU/IUBuf/oH_Duty_1:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_01/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_10(XLXI_327/IU/IUBuf/oH_Duty_10:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_10/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_11(XLXI_327/IU/IUBuf/oH_Duty_11:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_11/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_12(XLXI_327/IU/IUBuf/oH_Duty_12:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_12/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_13(XLXI_327/IU/IUBuf/oH_Duty_13:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_13/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_14(XLXI_327/IU/IUBuf/oH_Duty_14:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_14/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_15(XLXI_327/IU/IUBuf/oH_Duty_15:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_15/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_16(XLXI_327/IU/IUBuf/oH_Duty_16:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_16/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_17(XLXI_327/IU/IUBuf/oH_Duty_17:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_17/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_18(XLXI_327/IU/IUBuf/oH_Duty_18:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_18/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_19(XLXI_327/IU/IUBuf/oH_Duty_19:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_19/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_2(XLXI_327/IU/IUBuf/oH_Duty_2:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_03/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_20(XLXI_327/IU/IUBuf/oH_Duty_20:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_20/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_21(XLXI_327/IU/IUBuf/oH_Duty_21:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_21/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_22(XLXI_327/IU/IUBuf/oH_Duty_22:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_22/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_23(XLXI_327/IU/IUBuf/oH_Duty_23:Q)                                | NONE(XLXI_327/ALG/A24/algo_avg_23/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_3(XLXI_327/IU/IUBuf/oH_Duty_3:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_02/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_4(XLXI_327/IU/IUBuf/oH_Duty_4:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_04/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_5(XLXI_327/IU/IUBuf/oH_Duty_5:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_05/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_6(XLXI_327/IU/IUBuf/oH_Duty_6:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_06/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_7(XLXI_327/IU/IUBuf/oH_Duty_7:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_07/count_1)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_8(XLXI_327/IU/IUBuf/oH_Duty_8:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_08/count_0)                | 2     |
XLXI_327/IU/IUBuf/oH_Duty_9(XLXI_327/IU/IUBuf/oH_Duty_9:Q)                                  | NONE(XLXI_327/ALG/A24/algo_avg_09/count_1)                | 2     |
XLXI_327/DE_GS_inv(XLXI_327/DE_GS_inv1_INV_0:O)                                             | NONE(XLXI_327/IU/RGBY/tDE0)                               | 1     |
--------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.083ns (Maximum Frequency: 110.096MHz)
   Minimum input arrival time before clock: 11.067ns
   Maximum output required time after clock: 8.180ns
   Maximum combinational path delay: 8.712ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.815ns (frequency: 146.735MHz)
  Total number of paths / destination ports: 5424 / 1203
-------------------------------------------------------------------------
Delay:               6.815ns (Levels of Logic = 10)
  Source:            XLXI_341/Count_A_2 (FF)
  Destination:       XLXI_341/Dout_addr_8 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: XLXI_341/Count_A_2 to XLXI_341/Dout_addr_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   1.126  XLXI_341/Count_A_2 (XLXI_341/Count_A_2)
     LUT4:I0->O            3   0.648   0.611  XLXI_341/Mrom_Dout_addr_mux00012 (XLXI_341/Mrom_Dout_addr_mux00012)
     LUT2:I1->O            1   0.643   0.000  XLXI_341/Madd_Dout_addr_addsub0000_lut<2> (XLXI_341/Madd_Dout_addr_addsub0000_lut<2>)
     MUXCY:S->O            1   0.632   0.000  XLXI_341/Madd_Dout_addr_addsub0000_cy<2> (XLXI_341/Madd_Dout_addr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_341/Madd_Dout_addr_addsub0000_cy<3> (XLXI_341/Madd_Dout_addr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_341/Madd_Dout_addr_addsub0000_cy<4> (XLXI_341/Madd_Dout_addr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_341/Madd_Dout_addr_addsub0000_cy<5> (XLXI_341/Madd_Dout_addr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_341/Madd_Dout_addr_addsub0000_cy<6> (XLXI_341/Madd_Dout_addr_addsub0000_cy<6>)
     MUXCY:CI->O           0   0.065   0.000  XLXI_341/Madd_Dout_addr_addsub0000_cy<7> (XLXI_341/Madd_Dout_addr_addsub0000_cy<7>)
     XORCY:CI->O           1   0.844   0.500  XLXI_341/Madd_Dout_addr_addsub0000_xor<8> (XLXI_341/Dout_addr_addsub0000<8>)
     LUT3:I1->O            1   0.643   0.000  XLXI_341/Dout_addr_mux0000<0> (XLXI_341/Dout_addr_mux0000<0>)
     FDE:D                     0.252          XLXI_341/Dout_addr_8
    ----------------------------------------
    Total                      6.815ns (4.578ns logic, 2.237ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DVI_ODCK'
  Clock period: 9.083ns (frequency: 110.096MHz)
  Total number of paths / destination ports: 400543 / 21525
-------------------------------------------------------------------------
Delay:               9.083ns (Levels of Logic = 14)
  Source:            XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_0_1 (FF)
  Destination:       XLXI_327/ALG/E24/algo_Enha_00/U2/tB_5 (FF)
  Source Clock:      DVI_ODCK rising
  Destination Clock: DVI_ODCK rising

  Data Path: XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_0_1 to XLXI_327/ALG/E24/algo_Enha_00/U2/tB_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.587  XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_0_1 (XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount_0_1)
     RAM16X1D:DPRA0->DPO    1   0.648   0.500  XLXI_327/ALG/E24/algo_Enha_00/U2/Mram_PreLineSum27 (XLXI_327/ALG/E24/algo_Enha_00/U2/N61)
     LUT3:I1->O            1   0.643   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/inst_LPM_MUX6_6 (XLXI_327/ALG/E24/algo_Enha_00/U2/inst_LPM_MUX6_6)
     MUXF5:I1->O           1   0.276   0.452  XLXI_327/ALG/E24/algo_Enha_00/U2/inst_LPM_MUX6_5_f5 (XLXI_327/ALG/E24/algo_Enha_00/U2/inst_LPM_MUX6_5_f5)
     LUT3:I2->O            3   0.648   0.611  XLXI_327/ALG/E24/algo_Enha_00/U2/tV_BlockDutyCount<6>71 (XLXI_327/ALG/E24/algo_Enha_00/U2/_varindex0000<6>)
     LUT2:I1->O            1   0.643   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_lut<0> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<0> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<1> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<2> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<3> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<4> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<5> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<6> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<6>)
     MUXCY:CI->O          28   0.269   1.293  XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<7> (XLXI_327/ALG/E24/algo_Enha_00/U2/Mcompar_SubSel_cmp_gt0000_cy<7>)
     LUT3:I2->O            1   0.648   0.000  XLXI_327/ALG/E24/algo_Enha_00/U2/tA_mux0000<9>1 (XLXI_327/ALG/E24/algo_Enha_00/U2/tA_mux0000<9>)
     FDC:D                     0.252          XLXI_327/ALG/E24/algo_Enha_00/U2/tA_4
    ----------------------------------------
    Total                      9.083ns (5.640ns logic, 3.443ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_327/IU/VD/tODCK1'
  Clock period: 7.381ns (frequency: 135.486MHz)
  Total number of paths / destination ports: 2605 / 70
-------------------------------------------------------------------------
Delay:               7.381ns (Levels of Logic = 10)
  Source:            XLXI_327/IU/VD/Count1_1 (FF)
  Destination:       XLXI_327/IU/VD/Count1_1 (FF)
  Source Clock:      XLXI_327/IU/VD/tODCK1 rising
  Destination Clock: XLXI_327/IU/VD/tODCK1 rising

  Data Path: XLXI_327/IU/VD/Count1_1 to XLXI_327/IU/VD/Count1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.534  XLXI_327/IU/VD/Count1_1 (XLXI_327/IU/VD/Count1_1)
     LUT4:I3->O            1   0.648   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_lut<0> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<0> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<1> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<2> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<3> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<4> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<5> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.269   0.423  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<6> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0000_cy<6>)
     LUT4:I3->O           19   0.648   1.088  XLXI_327/IU/VD/CS_FSM_FFd1-In1 (XLXI_327/IU/VD/CS_FSM_FFd1-In)
     LUT4:I3->O           34   0.648   1.263  XLXI_327/IU/VD/Count1_not00011 (XLXI_327/IU/VD/Count1_not0001)
     FDCE:CE                   0.312          XLXI_327/IU/VD/Count1_1
    ----------------------------------------
    Total                      7.381ns (4.073ns logic, 3.308ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_327/GS/GSN/oHSYNC'
  Clock period: 5.427ns (frequency: 184.264MHz)
  Total number of paths / destination ports: 194 / 19
-------------------------------------------------------------------------
Delay:               5.427ns (Levels of Logic = 9)
  Source:            XLXI_327/IU/VCo/oV_Count_0 (FF)
  Destination:       XLXI_327/IU/VCo/oV_Block_Duty_Count_5 (FF)
  Source Clock:      XLXI_327/GS/GSN/oHSYNC rising
  Destination Clock: XLXI_327/GS/GSN/oHSYNC rising

  Data Path: XLXI_327/IU/VCo/oV_Count_0 to XLXI_327/IU/VCo/oV_Block_Duty_Count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.591   1.211  XLXI_327/IU/VCo/oV_Count_0 (XLXI_327/IU/VCo/oV_Count_0)
     LUT1:I0->O            1   0.648   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<0>_rt (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<0> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<1> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<2> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<3> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<4> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<5> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<5>)
     MUXCY:CI->O           7   0.269   0.851  XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<6> (XLXI_327/IU/VCo/Mcompar_oV_Block_Duty_Count_cmp_lt0000_cy<6>)
     LUT4:I0->O            1   0.648   0.000  XLXI_327/IU/VCo/Mcount_oV_Block_Duty_Count_eqn_51 (XLXI_327/IU/VCo/Mcount_oV_Block_Duty_Count_eqn_5)
     FDC:D                     0.252          XLXI_327/IU/VCo/oV_Block_Duty_Count_5
    ----------------------------------------
    Total                      5.427ns (3.365ns logic, 2.062ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              5.821ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       XLXI_341/Count_A_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to XLXI_341/Count_A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.531  reset_IBUF (reset_IBUF)
     INV:I->O            211   0.648   1.399  XLXI_270 (XLXI_341/Count_A_cst)
     LUT2:I1->O           10   0.643   0.882  XLXI_341/Count_A_and00001 (XLXI_341/Count_A_and0000)
     FDRS:R                    0.869          XLXI_341/Count_A_0
    ----------------------------------------
    Total                      5.821ns (3.009ns logic, 2.812ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DVI_ODCK'
  Total number of paths / destination ports: 9183 / 2316
-------------------------------------------------------------------------
Offset:              9.664ns (Levels of Logic = 7)
  Source:            SW2<1> (PAD)
  Destination:       XLXI_327/ALG/E24/algo_Enha_12/UB/oBlockData_4 (FF)
  Destination Clock: DVI_ODCK rising

  Data Path: SW2<1> to XLXI_327/ALG/E24/algo_Enha_12/UB/oBlockData_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           301   0.849   1.347  SW2_1_IBUF (SW2_1_IBUF)
     BUF:I->O            302   0.648   1.490  SW2_1_IBUF_1 (SW2_1_IBUF_1)
     LUT3_D:I0->O          1   0.648   0.500  XLXI_327/ALG/A24/algo_avg_23/Sh10420 (XLXI_327/ALG/A24/algo_avg_23/Sh10420)
     LUT3_D:I1->LO         1   0.643   0.103  XLXI_327/ALG/A24/algo_avg_23/Sh10431 (N1910)
     LUT4:I3->O            8   0.648   0.789  XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000150 (XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000150)
     LUT3_D:I2->O          2   0.648   0.450  XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000191 (XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000)
     LUT4:I3->O            2   0.648   0.000  XLXI_327/ALG/A24/algo_avg_23/oBlockData<1>138 (XLXI_327/ALG/ABlockData<185>)
     FDC:D                     0.252          XLXI_327/ALG/E24/algo_Enha_23/UB/oBlockData_1
    ----------------------------------------
    Total                      9.664ns (4.984ns logic, 4.680ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_327/IU/IUBuf/oOU_en1'
  Total number of paths / destination ports: 5136 / 192
-------------------------------------------------------------------------
Offset:              11.067ns (Levels of Logic = 9)
  Source:            SW2<1> (PAD)
  Destination:       XLXI_327/OU/tBlockData_97 (LATCH)
  Destination Clock: XLXI_327/IU/IUBuf/oOU_en1 falling

  Data Path: SW2<1> to XLXI_327/OU/tBlockData_97
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           301   0.849   1.347  SW2_1_IBUF (SW2_1_IBUF)
     BUF:I->O            302   0.648   1.490  SW2_1_IBUF_1 (SW2_1_IBUF_1)
     LUT3_D:I0->O          1   0.648   0.500  XLXI_327/ALG/A24/algo_avg_23/Sh10420 (XLXI_327/ALG/A24/algo_avg_23/Sh10420)
     LUT3_D:I1->LO         1   0.643   0.103  XLXI_327/ALG/A24/algo_avg_23/Sh10431 (N1910)
     LUT4:I3->O            8   0.648   0.789  XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000150 (XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000150)
     LUT3_D:I2->O          2   0.648   0.450  XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000191 (XLXI_327/ALG/A24/algo_avg_23/oBlockData_cmp_gt0000)
     LUT4:I3->O            2   0.648   0.479  XLXI_327/ALG/A24/algo_avg_23/oBlockData<1>138 (XLXI_327/ALG/ABlockData<185>)
     LUT3:I2->O            1   0.648   0.000  XLXI_327/ALG/BDS/Mmux_oBlockData_494 (XLXI_327/ALG/BDS/Mmux_oBlockData_494)
     MUXF5:I0->O           1   0.276   0.000  XLXI_327/ALG/BDS/Mmux_oBlockData_2_f5_93 (XLXI_327/BD_ALG24<185>)
     LD:D                      0.252          XLXI_327/OU/tBlockData_185
    ----------------------------------------
    Total                     11.067ns (5.908ns logic, 5.159ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_327/IU/VD/tODCK1'
  Total number of paths / destination ports: 830 / 69
-------------------------------------------------------------------------
Offset:              8.432ns (Levels of Logic = 7)
  Source:            SW1<0> (PAD)
  Destination:       XLXI_327/IU/VD/Count1_1 (FF)
  Destination Clock: XLXI_327/IU/VD/tODCK1 rising

  Data Path: SW1<0> to XLXI_327/IU/VD/Count1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           431   0.849   1.531  SW1_0_IBUF (SW1_0_IBUF)
     LUT4:I0->O            1   0.648   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_lut<3> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_lut<3>)
     MUXCY:S->O            1   0.632   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_cy<3> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_cy<4> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_cy<4>)
     MUXCY:CI->O           2   0.269   0.479  XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_cy<5> (XLXI_327/IU/VD/Mcompar_CS_cmp_eq0001_cy<5>)
     LUT4:I2->O           19   0.648   1.088  XLXI_327/IU/VD/CS_FSM_FFd1-In1 (XLXI_327/IU/VD/CS_FSM_FFd1-In)
     LUT4:I3->O           34   0.648   1.263  XLXI_327/IU/VD/Count1_not00011 (XLXI_327/IU/VD/Count1_not0001)
     FDCE:CE                   0.312          XLXI_327/IU/VD/Count1_1
    ----------------------------------------
    Total                      8.432ns (4.071ns logic, 4.361ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 73 / 71
-------------------------------------------------------------------------
Offset:              8.180ns (Levels of Logic = 3)
  Source:            XLXI_341/HSYNC (FF)
  Destination:       AS10_HSYNC (PAD)
  Source Clock:      clock rising

  Data Path: XLXI_341/HSYNC to AS10_HSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  XLXI_341/HSYNC (XLXI_341/HSYNC)
     INV:I->O              1   0.648   0.420  XLXI_285 (XLXN_71)
     INV:I->O              1   0.648   0.420  XLXI_315 (AS1_HSYNC_OBUF)
     OBUF:I->O                 4.520          AS1_HSYNC_OBUF (AS1_HSYNC)
    ----------------------------------------
    Total                      8.180ns (6.407ns logic, 1.773ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DVI_ODCK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            DisTP/oTP_7 (FF)
  Destination:       TP<7> (PAD)
  Source Clock:      DVI_ODCK rising

  Data Path: DisTP/oTP_7 to TP<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  DisTP/oTP_7 (DisTP/oTP_7)
     OBUF:I->O                 4.520          TP_7_OBUF (TP<7>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               8.712ns (Levels of Logic = 4)
  Source:            SW2<1> (PAD)
  Destination:       SG2<1> (PAD)

  Data Path: SW2<1> to SG2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           301   0.849   1.347  SW2_1_IBUF (SW2_1_IBUF)
     BUF:I->O            302   0.648   1.347  SW2_1_IBUF_1 (SW2_1_IBUF_1)
     begin scope: 'XLXI_331'
     end scope: 'XLXI_331'
     OBUF:I->O                 4.520          SG2_1_OBUF (SG2<1>)
    ----------------------------------------
    Total                      8.712ns (6.017ns logic, 2.695ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 3819.00 secs
Total CPU time to Xst completion: 3819.58 secs
 
--> 

Total memory usage is 257776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :   24 (   0 filtered)

tered)
Number of warnings :   28 (   0 filtered)
Number of infos    :   24 (   0 filtered)

