
---------- Begin Simulation Statistics ----------
final_tick                                14031249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256041                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   433716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.50                       # Real time elapsed on the host
host_tick_rate                              301724762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11906794                       # Number of instructions simulated
sim_ops                                      20169287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014031                       # Number of seconds simulated
sim_ticks                                 14031249000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.806250                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872114                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2396                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003195                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5134811                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.356347                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443273                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          181                       # TLB misses on write requests
system.cpu0.numCycles                        28062498                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927687                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1906794                       # Number of instructions committed
system.cpu1.committedOps                      3241356                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.717042                       # CPI: cycles per instruction
system.cpu1.discardedOps                       909283                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     347224                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2015                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1236437                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4407                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       22979360                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067948                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     626797                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu1.numCycles                        28062367                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1797578     55.46%     55.52% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.54% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.58% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.59% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.65% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.03%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.72% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      6.16%     61.89% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      4.12%     66.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     66.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1100414     33.95%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3241356                       # Class of committed instruction
system.cpu1.tickCycles                        5083007                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       161250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        323542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       405711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       811487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            135                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       147483                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13767                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147973                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14319                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       485834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       485834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 485834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            162292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  162292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              162292                       # Request fanout histogram
system.membus.reqLayer4.occupancy           985650500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          857410750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429371                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429371                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429371                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429371                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13855                       # number of overall misses
system.cpu0.icache.overall_misses::total        13855                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    349552000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    349552000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    349552000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    349552000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443226                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005671                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005671                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25229.303501                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25229.303501                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25229.303501                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25229.303501                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13839                       # number of writebacks
system.cpu0.icache.writebacks::total            13839                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13855                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13855                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    335697000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    335697000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    335697000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    335697000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005671                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005671                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24229.303501                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24229.303501                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24229.303501                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24229.303501                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13839                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429371                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429371                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    349552000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    349552000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25229.303501                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25229.303501                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    335697000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    335697000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24229.303501                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24229.303501                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999034                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443226                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13855                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.342548                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999034                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559663                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559663                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861799                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861799                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226572                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226572                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233535                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233535                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4100987991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4100987991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4100987991                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4100987991                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095334                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037217                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037217                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038314                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038314                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18100.153554                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18100.153554                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17560.485542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17560.485542                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4859                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.256098                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60774                       # number of writebacks
system.cpu0.dcache.writebacks::total            60774                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8940                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8940                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8940                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8940                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3633276000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3633276000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3938076500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3938076500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16694.585355                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16694.585355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17789.165443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17789.165443                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2431727500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2431727500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039344                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039344                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14906.502096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14906.502096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2245603000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2245603000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13808.133851                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13808.133851                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1669260491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1669260491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26312.428925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26312.428925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1387673000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1387673000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25229.042052                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25229.042052                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          428                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          428                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6963                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6963                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.942092                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.942092                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    304800500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    304800500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 81432.139995                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 81432.139995                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998950                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.479047                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998950                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984047                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984047                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       617864                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          617864                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       617864                       # number of overall hits
system.cpu1.icache.overall_hits::total         617864                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8890                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8890                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8890                       # number of overall misses
system.cpu1.icache.overall_misses::total         8890                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    232969000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    232969000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    232969000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    232969000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       626754                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       626754                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       626754                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       626754                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014184                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014184                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014184                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014184                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26205.736783                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26205.736783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26205.736783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26205.736783                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8874                       # number of writebacks
system.cpu1.icache.writebacks::total             8874                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8890                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8890                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8890                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8890                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    224079000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    224079000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    224079000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    224079000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014184                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014184                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014184                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014184                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25205.736783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25205.736783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25205.736783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25205.736783                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8874                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       617864                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         617864                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8890                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8890                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    232969000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    232969000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       626754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       626754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014184                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014184                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26205.736783                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26205.736783                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8890                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8890                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    224079000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    224079000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25205.736783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25205.736783                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999001                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             626754                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8890                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            70.501012                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999001                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5022922                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5022922                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1271495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1271495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1271495                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1271495                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       304862                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        304862                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       304862                       # number of overall misses
system.cpu1.dcache.overall_misses::total       304862                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23645132500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23645132500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23645132500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23645132500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1576357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1576357                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1576357                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1576357                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193397                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193397                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193397                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193397                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77560.117365                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77560.117365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77560.117365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77560.117365                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       147984                       # number of writebacks
system.cpu1.dcache.writebacks::total           147984                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       143206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       143206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       143206                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       143206                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       161656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       161656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       161656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       161656                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11964029000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11964029000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11964029000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11964029000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102550                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102550                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102550                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102550                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74009.186173                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74009.186173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74009.186173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74009.186173                       # average overall mshr miss latency
system.cpu1.dcache.replacements                161639                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       328294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         328294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    417733000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    417733000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       344691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       344691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.047570                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047570                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25476.184668                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25476.184668                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16094                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16094                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    388333500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    388333500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046691                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046691                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24129.085373                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24129.085373                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       943201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        943201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       288465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       288465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23227399500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23227399500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1231666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1231666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.234207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.234207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80520.685352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80520.685352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       142903                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       142903                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       145562                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       145562                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11575695500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11575695500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79524.158091                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79524.158091                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999064                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1433150                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           161655                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.865485                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999064                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12772511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12772511                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7276                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18488                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243484                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11548                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206172                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7276                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18488                       # number of overall hits
system.l2.overall_hits::total                  243484                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            143168                       # number of demand (read+write) misses
system.l2.demand_misses::total                 162292                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2307                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15203                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1614                       # number of overall misses
system.l2.overall_misses::.cpu1.data           143168                       # number of overall misses
system.l2.overall_misses::total                162292                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    188629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1291318500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    129864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11457411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13067222500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    188629000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1291318500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    129864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11457411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13067222500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          161656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         161656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.166510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.181552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.885634                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399955                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.166510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.181552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.885634                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399955                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81763.762462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84938.400316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80460.966543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80027.736645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80516.738348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81763.762462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84938.400316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80460.966543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80027.736645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80516.738348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              147484                       # number of writebacks
system.l2.writebacks::total                    147484                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       143168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            162292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       143168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           162292                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    165559000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1139288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10025731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11444302500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    165559000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1139288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10025731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11444302500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.166510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.181552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.885634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.166510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.181552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.885634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399955                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71763.762462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74938.400316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70460.966543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70027.736645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70516.738348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71763.762462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74938.400316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70460.966543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70027.736645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70516.738348                       # average overall mshr miss latency
system.l2.replacements                         161374                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       208758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           208758                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       208758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       208758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22713                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22713                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22713                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22713                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         140431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    660054500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11234600500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11894655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       145562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.137120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87517.170512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80000.858073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80383.955181                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       140431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    584634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9830290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10414925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.137120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77517.170512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70000.858073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70383.955181                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    188629000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    129864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    318493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.166510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.181552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.172390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81763.762462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80460.966543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81227.492986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    165559000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113724000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    279283000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.166510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.181552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.172390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71763.762462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70460.966543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71227.492986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    631264000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    222810500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    854074500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182466                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.170063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82399.686725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81406.832298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82138.343912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    554654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    195440500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    750094500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.046047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.170063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72399.686725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71406.832298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72138.343912                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.455847                       # Cycle average of tags in use
system.l2.tags.total_refs                      811474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    162398                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.996823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.827851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       80.183904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      428.104264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.402810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      499.937018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.418071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.488220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6654286                       # Number of tag accesses
system.l2.tags.data_accesses                  6654286                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        147648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        972992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        103296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9162752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10386688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       147648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        250944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9438912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9438912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         143168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       147483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10522798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         69344646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7361854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        653024688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             740253986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10522798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7361854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17884652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      672706471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            672706471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      672706471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10522798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        69344646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7361854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       653024688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1412960457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    147483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    143136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000268823750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              463970                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147483                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1709928750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  810950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4750991250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10542.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29292.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145329                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  135351                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    684.285083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   479.727685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.664130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3547     12.25%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3934     13.58%     25.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1506      5.20%     31.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1212      4.19%     35.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1260      4.35%     39.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          763      2.63%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          720      2.49%     44.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          870      3.00%     47.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15148     52.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28960                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.639112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.838582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.114151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9028     98.19%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            91      0.99%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            40      0.44%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.17%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.296450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9035     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.16%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104      1.13%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.40%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10380160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9436864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10386688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9438912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       739.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       672.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    740.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    672.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14031179500                       # Total gap between requests
system.mem_ctrls.avgGap                      45294.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       147648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       968512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       103296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9160704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9436864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10522798.077348638326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69025359.039669230580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7361853.531357044354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 652878728.044809103012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 672560511.184713482857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       143168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       147483                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     70914500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    514018000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     47529000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4118529750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 347129336500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30738.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33810.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29447.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28767.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2353690.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            106950060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             56845305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           584494680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          387595440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5291078580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        932354880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8466900225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.431685                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2353086250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11209642750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             99831480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             53057895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           573541920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          382098780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5213104860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        998016960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8427233175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.604634                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2522446500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11040282500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       356242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22745                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182466                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       484950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1217262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18057536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19816896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40783744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          161374                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9438976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           567150                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 567014     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    136      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             567150                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          637214500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         243019424                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13344980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332108407                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20794476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14031249000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
