
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016a0 <.init>:
  4016a0:	stp	x29, x30, [sp, #-16]!
  4016a4:	mov	x29, sp
  4016a8:	bl	401b60 <__fxstatat@plt+0x60>
  4016ac:	ldp	x29, x30, [sp], #16
  4016b0:	ret

Disassembly of section .plt:

00000000004016c0 <mbrtowc@plt-0x20>:
  4016c0:	stp	x16, x30, [sp, #-16]!
  4016c4:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4016c8:	ldr	x17, [x16, #4088]
  4016cc:	add	x16, x16, #0xff8
  4016d0:	br	x17
  4016d4:	nop
  4016d8:	nop
  4016dc:	nop

00000000004016e0 <mbrtowc@plt>:
  4016e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4016e4:	ldr	x17, [x16]
  4016e8:	add	x16, x16, #0x0
  4016ec:	br	x17

00000000004016f0 <memcpy@plt>:
  4016f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4016f4:	ldr	x17, [x16, #8]
  4016f8:	add	x16, x16, #0x8
  4016fc:	br	x17

0000000000401700 <memmove@plt>:
  401700:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401704:	ldr	x17, [x16, #16]
  401708:	add	x16, x16, #0x10
  40170c:	br	x17

0000000000401710 <_exit@plt>:
  401710:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401714:	ldr	x17, [x16, #24]
  401718:	add	x16, x16, #0x18
  40171c:	br	x17

0000000000401720 <getcwd@plt>:
  401720:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401724:	ldr	x17, [x16, #32]
  401728:	add	x16, x16, #0x20
  40172c:	br	x17

0000000000401730 <strlen@plt>:
  401730:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401734:	ldr	x17, [x16, #40]
  401738:	add	x16, x16, #0x28
  40173c:	br	x17

0000000000401740 <__sprintf_chk@plt>:
  401740:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401744:	ldr	x17, [x16, #48]
  401748:	add	x16, x16, #0x30
  40174c:	br	x17

0000000000401750 <exit@plt>:
  401750:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401754:	ldr	x17, [x16, #56]
  401758:	add	x16, x16, #0x38
  40175c:	br	x17

0000000000401760 <error@plt>:
  401760:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401764:	ldr	x17, [x16, #64]
  401768:	add	x16, x16, #0x40
  40176c:	br	x17

0000000000401770 <fchdir@plt>:
  401770:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401774:	ldr	x17, [x16, #72]
  401778:	add	x16, x16, #0x48
  40177c:	br	x17

0000000000401780 <ferror_unlocked@plt>:
  401780:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401784:	ldr	x17, [x16, #80]
  401788:	add	x16, x16, #0x50
  40178c:	br	x17

0000000000401790 <__cxa_atexit@plt>:
  401790:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401794:	ldr	x17, [x16, #88]
  401798:	add	x16, x16, #0x58
  40179c:	br	x17

00000000004017a0 <qsort@plt>:
  4017a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017a4:	ldr	x17, [x16, #96]
  4017a8:	add	x16, x16, #0x60
  4017ac:	br	x17

00000000004017b0 <lseek@plt>:
  4017b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017b4:	ldr	x17, [x16, #104]
  4017b8:	add	x16, x16, #0x68
  4017bc:	br	x17

00000000004017c0 <__fpending@plt>:
  4017c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017c4:	ldr	x17, [x16, #112]
  4017c8:	add	x16, x16, #0x70
  4017cc:	br	x17

00000000004017d0 <fileno@plt>:
  4017d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017d4:	ldr	x17, [x16, #120]
  4017d8:	add	x16, x16, #0x78
  4017dc:	br	x17

00000000004017e0 <fclose@plt>:
  4017e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017e4:	ldr	x17, [x16, #128]
  4017e8:	add	x16, x16, #0x80
  4017ec:	br	x17

00000000004017f0 <nl_langinfo@plt>:
  4017f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017f4:	ldr	x17, [x16, #136]
  4017f8:	add	x16, x16, #0x88
  4017fc:	br	x17

0000000000401800 <malloc@plt>:
  401800:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401804:	ldr	x17, [x16, #144]
  401808:	add	x16, x16, #0x90
  40180c:	br	x17

0000000000401810 <open@plt>:
  401810:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401814:	ldr	x17, [x16, #152]
  401818:	add	x16, x16, #0x98
  40181c:	br	x17

0000000000401820 <strncmp@plt>:
  401820:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401824:	ldr	x17, [x16, #160]
  401828:	add	x16, x16, #0xa0
  40182c:	br	x17

0000000000401830 <bindtextdomain@plt>:
  401830:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401834:	ldr	x17, [x16, #168]
  401838:	add	x16, x16, #0xa8
  40183c:	br	x17

0000000000401840 <__libc_start_main@plt>:
  401840:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401844:	ldr	x17, [x16, #176]
  401848:	add	x16, x16, #0xb0
  40184c:	br	x17

0000000000401850 <__printf_chk@plt>:
  401850:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401854:	ldr	x17, [x16, #184]
  401858:	add	x16, x16, #0xb8
  40185c:	br	x17

0000000000401860 <fstatfs@plt>:
  401860:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401864:	ldr	x17, [x16, #192]
  401868:	add	x16, x16, #0xc0
  40186c:	br	x17

0000000000401870 <memset@plt>:
  401870:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401874:	ldr	x17, [x16, #200]
  401878:	add	x16, x16, #0xc8
  40187c:	br	x17

0000000000401880 <calloc@plt>:
  401880:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401884:	ldr	x17, [x16, #208]
  401888:	add	x16, x16, #0xd0
  40188c:	br	x17

0000000000401890 <bcmp@plt>:
  401890:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401894:	ldr	x17, [x16, #216]
  401898:	add	x16, x16, #0xd8
  40189c:	br	x17

00000000004018a0 <readdir@plt>:
  4018a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018a4:	ldr	x17, [x16, #224]
  4018a8:	add	x16, x16, #0xe0
  4018ac:	br	x17

00000000004018b0 <realloc@plt>:
  4018b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018b4:	ldr	x17, [x16, #232]
  4018b8:	add	x16, x16, #0xe8
  4018bc:	br	x17

00000000004018c0 <closedir@plt>:
  4018c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018c4:	ldr	x17, [x16, #240]
  4018c8:	add	x16, x16, #0xf0
  4018cc:	br	x17

00000000004018d0 <close@plt>:
  4018d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018d4:	ldr	x17, [x16, #248]
  4018d8:	add	x16, x16, #0xf8
  4018dc:	br	x17

00000000004018e0 <strrchr@plt>:
  4018e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018e4:	ldr	x17, [x16, #256]
  4018e8:	add	x16, x16, #0x100
  4018ec:	br	x17

00000000004018f0 <__gmon_start__@plt>:
  4018f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018f4:	ldr	x17, [x16, #264]
  4018f8:	add	x16, x16, #0x108
  4018fc:	br	x17

0000000000401900 <fdopendir@plt>:
  401900:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401904:	ldr	x17, [x16, #272]
  401908:	add	x16, x16, #0x110
  40190c:	br	x17

0000000000401910 <abort@plt>:
  401910:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401914:	ldr	x17, [x16, #280]
  401918:	add	x16, x16, #0x118
  40191c:	br	x17

0000000000401920 <mbsinit@plt>:
  401920:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401924:	ldr	x17, [x16, #288]
  401928:	add	x16, x16, #0x120
  40192c:	br	x17

0000000000401930 <access@plt>:
  401930:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401934:	ldr	x17, [x16, #296]
  401938:	add	x16, x16, #0x128
  40193c:	br	x17

0000000000401940 <textdomain@plt>:
  401940:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401944:	ldr	x17, [x16, #304]
  401948:	add	x16, x16, #0x130
  40194c:	br	x17

0000000000401950 <getopt_long@plt>:
  401950:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401954:	ldr	x17, [x16, #312]
  401958:	add	x16, x16, #0x138
  40195c:	br	x17

0000000000401960 <__fprintf_chk@plt>:
  401960:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401964:	ldr	x17, [x16, #320]
  401968:	add	x16, x16, #0x140
  40196c:	br	x17

0000000000401970 <strcmp@plt>:
  401970:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401974:	ldr	x17, [x16, #328]
  401978:	add	x16, x16, #0x148
  40197c:	br	x17

0000000000401980 <__ctype_b_loc@plt>:
  401980:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401984:	ldr	x17, [x16, #336]
  401988:	add	x16, x16, #0x150
  40198c:	br	x17

0000000000401990 <fseeko@plt>:
  401990:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401994:	ldr	x17, [x16, #344]
  401998:	add	x16, x16, #0x158
  40199c:	br	x17

00000000004019a0 <chdir@plt>:
  4019a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019a4:	ldr	x17, [x16, #352]
  4019a8:	add	x16, x16, #0x160
  4019ac:	br	x17

00000000004019b0 <free@plt>:
  4019b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019b4:	ldr	x17, [x16, #360]
  4019b8:	add	x16, x16, #0x168
  4019bc:	br	x17

00000000004019c0 <__ctype_get_mb_cur_max@plt>:
  4019c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019c4:	ldr	x17, [x16, #368]
  4019c8:	add	x16, x16, #0x170
  4019cc:	br	x17

00000000004019d0 <strspn@plt>:
  4019d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019d4:	ldr	x17, [x16, #376]
  4019d8:	add	x16, x16, #0x178
  4019dc:	br	x17

00000000004019e0 <memrchr@plt>:
  4019e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019e4:	ldr	x17, [x16, #384]
  4019e8:	add	x16, x16, #0x180
  4019ec:	br	x17

00000000004019f0 <fwrite@plt>:
  4019f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019f4:	ldr	x17, [x16, #392]
  4019f8:	add	x16, x16, #0x188
  4019fc:	br	x17

0000000000401a00 <fcntl@plt>:
  401a00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a04:	ldr	x17, [x16, #400]
  401a08:	add	x16, x16, #0x190
  401a0c:	br	x17

0000000000401a10 <fflush@plt>:
  401a10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a14:	ldr	x17, [x16, #408]
  401a18:	add	x16, x16, #0x198
  401a1c:	br	x17

0000000000401a20 <strcpy@plt>:
  401a20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a24:	ldr	x17, [x16, #416]
  401a28:	add	x16, x16, #0x1a0
  401a2c:	br	x17

0000000000401a30 <dirfd@plt>:
  401a30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a34:	ldr	x17, [x16, #424]
  401a38:	add	x16, x16, #0x1a8
  401a3c:	br	x17

0000000000401a40 <__lxstat@plt>:
  401a40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a44:	ldr	x17, [x16, #432]
  401a48:	add	x16, x16, #0x1b0
  401a4c:	br	x17

0000000000401a50 <memchr@plt>:
  401a50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a54:	ldr	x17, [x16, #440]
  401a58:	add	x16, x16, #0x1b8
  401a5c:	br	x17

0000000000401a60 <__fxstat@plt>:
  401a60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a64:	ldr	x17, [x16, #448]
  401a68:	add	x16, x16, #0x1c0
  401a6c:	br	x17

0000000000401a70 <dcgettext@plt>:
  401a70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a74:	ldr	x17, [x16, #456]
  401a78:	add	x16, x16, #0x1c8
  401a7c:	br	x17

0000000000401a80 <fputs_unlocked@plt>:
  401a80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a84:	ldr	x17, [x16, #464]
  401a88:	add	x16, x16, #0x1d0
  401a8c:	br	x17

0000000000401a90 <__freading@plt>:
  401a90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a94:	ldr	x17, [x16, #472]
  401a98:	add	x16, x16, #0x1d8
  401a9c:	br	x17

0000000000401aa0 <iswprint@plt>:
  401aa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401aa4:	ldr	x17, [x16, #480]
  401aa8:	add	x16, x16, #0x1e0
  401aac:	br	x17

0000000000401ab0 <openat@plt>:
  401ab0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ab4:	ldr	x17, [x16, #488]
  401ab8:	add	x16, x16, #0x1e8
  401abc:	br	x17

0000000000401ac0 <__assert_fail@plt>:
  401ac0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ac4:	ldr	x17, [x16, #496]
  401ac8:	add	x16, x16, #0x1f0
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ad4:	ldr	x17, [x16, #504]
  401ad8:	add	x16, x16, #0x1f8
  401adc:	br	x17

0000000000401ae0 <__xstat@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ae4:	ldr	x17, [x16, #512]
  401ae8:	add	x16, x16, #0x200
  401aec:	br	x17

0000000000401af0 <setlocale@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401af4:	ldr	x17, [x16, #520]
  401af8:	add	x16, x16, #0x208
  401afc:	br	x17

0000000000401b00 <__fxstatat@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401b04:	ldr	x17, [x16, #528]
  401b08:	add	x16, x16, #0x210
  401b0c:	br	x17

Disassembly of section .text:

0000000000401b10 <.text>:
  401b10:	mov	x29, #0x0                   	// #0
  401b14:	mov	x30, #0x0                   	// #0
  401b18:	mov	x5, x0
  401b1c:	ldr	x1, [sp]
  401b20:	add	x2, sp, #0x8
  401b24:	mov	x6, sp
  401b28:	movz	x0, #0x0, lsl #48
  401b2c:	movk	x0, #0x0, lsl #32
  401b30:	movk	x0, #0x40, lsl #16
  401b34:	movk	x0, #0x1f64
  401b38:	movz	x3, #0x0, lsl #48
  401b3c:	movk	x3, #0x0, lsl #32
  401b40:	movk	x3, #0x40, lsl #16
  401b44:	movk	x3, #0x9c38
  401b48:	movz	x4, #0x0, lsl #48
  401b4c:	movk	x4, #0x0, lsl #32
  401b50:	movk	x4, #0x40, lsl #16
  401b54:	movk	x4, #0x9cb8
  401b58:	bl	401840 <__libc_start_main@plt>
  401b5c:	bl	401910 <abort@plt>
  401b60:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  401b64:	ldr	x0, [x0, #4064]
  401b68:	cbz	x0, 401b70 <__fxstatat@plt+0x70>
  401b6c:	b	4018f0 <__gmon_start__@plt>
  401b70:	ret
  401b74:	nop
  401b78:	adrp	x0, 41c000 <__fxstatat@plt+0x1a500>
  401b7c:	add	x0, x0, #0x290
  401b80:	adrp	x1, 41c000 <__fxstatat@plt+0x1a500>
  401b84:	add	x1, x1, #0x290
  401b88:	cmp	x1, x0
  401b8c:	b.eq	401ba4 <__fxstatat@plt+0xa4>  // b.none
  401b90:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401b94:	ldr	x1, [x1, #3384]
  401b98:	cbz	x1, 401ba4 <__fxstatat@plt+0xa4>
  401b9c:	mov	x16, x1
  401ba0:	br	x16
  401ba4:	ret
  401ba8:	adrp	x0, 41c000 <__fxstatat@plt+0x1a500>
  401bac:	add	x0, x0, #0x290
  401bb0:	adrp	x1, 41c000 <__fxstatat@plt+0x1a500>
  401bb4:	add	x1, x1, #0x290
  401bb8:	sub	x1, x1, x0
  401bbc:	lsr	x2, x1, #63
  401bc0:	add	x1, x2, x1, asr #3
  401bc4:	cmp	xzr, x1, asr #1
  401bc8:	asr	x1, x1, #1
  401bcc:	b.eq	401be4 <__fxstatat@plt+0xe4>  // b.none
  401bd0:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  401bd4:	ldr	x2, [x2, #3392]
  401bd8:	cbz	x2, 401be4 <__fxstatat@plt+0xe4>
  401bdc:	mov	x16, x2
  401be0:	br	x16
  401be4:	ret
  401be8:	stp	x29, x30, [sp, #-32]!
  401bec:	mov	x29, sp
  401bf0:	str	x19, [sp, #16]
  401bf4:	adrp	x19, 41c000 <__fxstatat@plt+0x1a500>
  401bf8:	ldrb	w0, [x19, #704]
  401bfc:	cbnz	w0, 401c0c <__fxstatat@plt+0x10c>
  401c00:	bl	401b78 <__fxstatat@plt+0x78>
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	strb	w0, [x19, #704]
  401c0c:	ldr	x19, [sp, #16]
  401c10:	ldp	x29, x30, [sp], #32
  401c14:	ret
  401c18:	b	401ba8 <__fxstatat@plt+0xa8>
  401c1c:	stp	x29, x30, [sp, #-32]!
  401c20:	stp	x20, x19, [sp, #16]
  401c24:	mov	w19, w0
  401c28:	mov	x29, sp
  401c2c:	cbnz	w0, 401d8c <__fxstatat@plt+0x28c>
  401c30:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401c34:	add	x1, x1, #0x27
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	mov	x0, xzr
  401c40:	bl	401a70 <dcgettext@plt>
  401c44:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401c48:	ldr	x2, [x8, #808]
  401c4c:	mov	x1, x0
  401c50:	mov	w0, #0x1                   	// #1
  401c54:	mov	x3, x2
  401c58:	mov	x4, x2
  401c5c:	bl	401850 <__printf_chk@plt>
  401c60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401c64:	add	x1, x1, #0xc5
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401a70 <dcgettext@plt>
  401c74:	adrp	x20, 41c000 <__fxstatat@plt+0x1a500>
  401c78:	ldr	x1, [x20, #688]
  401c7c:	bl	401a80 <fputs_unlocked@plt>
  401c80:	bl	401dc8 <__fxstatat@plt+0x2c8>
  401c84:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401c88:	add	x1, x1, #0x150
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	mov	x0, xzr
  401c94:	bl	401a70 <dcgettext@plt>
  401c98:	ldr	x1, [x20, #688]
  401c9c:	bl	401a80 <fputs_unlocked@plt>
  401ca0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401ca4:	add	x1, x1, #0x237
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	mov	x0, xzr
  401cb0:	bl	401a70 <dcgettext@plt>
  401cb4:	ldr	x1, [x20, #688]
  401cb8:	bl	401a80 <fputs_unlocked@plt>
  401cbc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401cc0:	add	x1, x1, #0x352
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	mov	x0, xzr
  401ccc:	bl	401a70 <dcgettext@plt>
  401cd0:	ldr	x1, [x20, #688]
  401cd4:	bl	401a80 <fputs_unlocked@plt>
  401cd8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401cdc:	add	x1, x1, #0x3d2
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401a70 <dcgettext@plt>
  401cec:	ldr	x1, [x20, #688]
  401cf0:	bl	401a80 <fputs_unlocked@plt>
  401cf4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401cf8:	add	x1, x1, #0x449
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	401a70 <dcgettext@plt>
  401d08:	ldr	x1, [x20, #688]
  401d0c:	bl	401a80 <fputs_unlocked@plt>
  401d10:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d14:	add	x1, x1, #0x490
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	bl	401a70 <dcgettext@plt>
  401d24:	ldr	x1, [x20, #688]
  401d28:	bl	401a80 <fputs_unlocked@plt>
  401d2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d30:	add	x1, x1, #0x4d7
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x0, xzr
  401d3c:	bl	401a70 <dcgettext@plt>
  401d40:	ldr	x1, [x20, #688]
  401d44:	bl	401a80 <fputs_unlocked@plt>
  401d48:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d4c:	add	x1, x1, #0x6a8
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401a70 <dcgettext@plt>
  401d5c:	ldr	x1, [x20, #688]
  401d60:	bl	401a80 <fputs_unlocked@plt>
  401d64:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d68:	add	x1, x1, #0x6d5
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	mov	x0, xzr
  401d74:	bl	401a70 <dcgettext@plt>
  401d78:	ldr	x1, [x20, #688]
  401d7c:	bl	401a80 <fputs_unlocked@plt>
  401d80:	bl	401df8 <__fxstatat@plt+0x2f8>
  401d84:	mov	w0, w19
  401d88:	bl	401750 <exit@plt>
  401d8c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401d90:	ldr	x20, [x8, #664]
  401d94:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d98:	add	x1, x1, #0x0
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	mov	x0, xzr
  401da4:	bl	401a70 <dcgettext@plt>
  401da8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401dac:	ldr	x3, [x8, #808]
  401db0:	mov	x2, x0
  401db4:	mov	w1, #0x1                   	// #1
  401db8:	mov	x0, x20
  401dbc:	bl	401960 <__fprintf_chk@plt>
  401dc0:	mov	w0, w19
  401dc4:	bl	401750 <exit@plt>
  401dc8:	stp	x29, x30, [sp, #-16]!
  401dcc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401dd0:	add	x1, x1, #0x846
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	mov	x29, sp
  401de0:	bl	401a70 <dcgettext@plt>
  401de4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401de8:	ldr	x1, [x8, #688]
  401dec:	bl	401a80 <fputs_unlocked@plt>
  401df0:	ldp	x29, x30, [sp], #16
  401df4:	ret
  401df8:	sub	sp, sp, #0xa0
  401dfc:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  401e00:	add	x8, x8, #0xf90
  401e04:	ldp	q0, q4, [x8]
  401e08:	ldp	q1, q2, [x8, #48]
  401e0c:	stp	x20, x19, [sp, #144]
  401e10:	adrp	x19, 40a000 <__fxstatat@plt+0x8500>
  401e14:	str	q0, [sp]
  401e18:	ldr	q0, [x8, #32]
  401e1c:	str	q1, [sp, #48]
  401e20:	ldp	q3, q1, [x8, #80]
  401e24:	ldr	x1, [sp]
  401e28:	str	x21, [sp, #128]
  401e2c:	add	x19, x19, #0x70b
  401e30:	mov	x21, sp
  401e34:	stp	x29, x30, [sp, #112]
  401e38:	add	x29, sp, #0x70
  401e3c:	stp	q2, q3, [sp, #64]
  401e40:	str	q1, [sp, #96]
  401e44:	stp	q4, q0, [sp, #16]
  401e48:	cbz	x1, 401e68 <__fxstatat@plt+0x368>
  401e4c:	adrp	x20, 40a000 <__fxstatat@plt+0x8500>
  401e50:	add	x20, x20, #0x70b
  401e54:	mov	x0, x20
  401e58:	bl	401970 <strcmp@plt>
  401e5c:	cbz	w0, 401e68 <__fxstatat@plt+0x368>
  401e60:	ldr	x1, [x21, #16]!
  401e64:	cbnz	x1, 401e54 <__fxstatat@plt+0x354>
  401e68:	ldr	x8, [x21, #8]
  401e6c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e70:	add	x1, x1, #0x8f0
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	cmp	x8, #0x0
  401e7c:	mov	x0, xzr
  401e80:	csel	x20, x19, x8, eq  // eq = none
  401e84:	bl	401a70 <dcgettext@plt>
  401e88:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  401e8c:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  401e90:	mov	x1, x0
  401e94:	add	x2, x2, #0x732
  401e98:	add	x3, x3, #0x907
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	bl	401850 <__printf_chk@plt>
  401ea4:	mov	w0, #0x5                   	// #5
  401ea8:	mov	x1, xzr
  401eac:	bl	401af0 <setlocale@plt>
  401eb0:	cbz	x0, 401ee8 <__fxstatat@plt+0x3e8>
  401eb4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401eb8:	add	x1, x1, #0x92f
  401ebc:	mov	w2, #0x3                   	// #3
  401ec0:	bl	401820 <strncmp@plt>
  401ec4:	cbz	w0, 401ee8 <__fxstatat@plt+0x3e8>
  401ec8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401ecc:	add	x1, x1, #0x933
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	mov	x0, xzr
  401ed8:	bl	401a70 <dcgettext@plt>
  401edc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401ee0:	ldr	x1, [x8, #688]
  401ee4:	bl	401a80 <fputs_unlocked@plt>
  401ee8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401eec:	add	x1, x1, #0x97a
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	mov	x0, xzr
  401ef8:	bl	401a70 <dcgettext@plt>
  401efc:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  401f00:	mov	x1, x0
  401f04:	add	x2, x2, #0x907
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	mov	x3, x19
  401f10:	bl	401850 <__printf_chk@plt>
  401f14:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401f18:	add	x1, x1, #0x995
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	mov	x0, xzr
  401f24:	bl	401a70 <dcgettext@plt>
  401f28:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  401f2c:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  401f30:	add	x8, x8, #0x6a7
  401f34:	add	x9, x9, #0x8ad
  401f38:	cmp	x20, x19
  401f3c:	mov	x1, x0
  401f40:	csel	x3, x9, x8, eq  // eq = none
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	mov	x2, x20
  401f4c:	bl	401850 <__printf_chk@plt>
  401f50:	ldp	x20, x19, [sp, #144]
  401f54:	ldr	x21, [sp, #128]
  401f58:	ldp	x29, x30, [sp, #112]
  401f5c:	add	sp, sp, #0xa0
  401f60:	ret
  401f64:	sub	sp, sp, #0x70
  401f68:	stp	x29, x30, [sp, #16]
  401f6c:	stp	x28, x27, [sp, #32]
  401f70:	stp	x26, x25, [sp, #48]
  401f74:	stp	x24, x23, [sp, #64]
  401f78:	stp	x22, x21, [sp, #80]
  401f7c:	stp	x20, x19, [sp, #96]
  401f80:	ldr	x8, [x1]
  401f84:	mov	w21, w0
  401f88:	add	x29, sp, #0x10
  401f8c:	mov	x19, x1
  401f90:	mov	x0, x8
  401f94:	bl	402e44 <__fxstatat@plt+0x1344>
  401f98:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401f9c:	add	x1, x1, #0x6a7
  401fa0:	mov	w0, #0x6                   	// #6
  401fa4:	bl	401af0 <setlocale@plt>
  401fa8:	adrp	x20, 40a000 <__fxstatat@plt+0x8500>
  401fac:	add	x20, x20, #0x736
  401fb0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401fb4:	add	x1, x1, #0x711
  401fb8:	mov	x0, x20
  401fbc:	bl	401830 <bindtextdomain@plt>
  401fc0:	mov	x0, x20
  401fc4:	bl	401940 <textdomain@plt>
  401fc8:	adrp	x0, 402000 <__fxstatat@plt+0x500>
  401fcc:	add	x0, x0, #0xd70
  401fd0:	bl	409cc0 <__fxstatat@plt+0x81c0>
  401fd4:	adrp	x22, 40a000 <__fxstatat@plt+0x8500>
  401fd8:	adrp	x23, 409000 <__fxstatat@plt+0x7500>
  401fdc:	adrp	x25, 409000 <__fxstatat@plt+0x7500>
  401fe0:	mov	w27, wzr
  401fe4:	mov	x20, xzr
  401fe8:	mov	w24, #0x10                  	// #16
  401fec:	mov	w28, #0xffffffff            	// #-1
  401ff0:	add	x22, x22, #0x723
  401ff4:	add	x23, x23, #0xdd0
  401ff8:	adrp	x26, 41c000 <__fxstatat@plt+0x1a500>
  401ffc:	add	x25, x25, #0xd48
  402000:	str	wzr, [sp, #4]
  402004:	mov	w0, w21
  402008:	mov	x1, x19
  40200c:	mov	x2, x22
  402010:	mov	x3, x23
  402014:	mov	x4, xzr
  402018:	bl	401950 <getopt_long@plt>
  40201c:	add	w8, w0, #0x3
  402020:	cmp	w8, #0x79
  402024:	b.hi	402040 <__fxstatat@plt+0x540>  // b.pmore
  402028:	adr	x9, 402004 <__fxstatat@plt+0x504>
  40202c:	ldrb	w10, [x25, x8]
  402030:	add	x9, x9, x10, lsl #2
  402034:	br	x9
  402038:	mov	w24, #0x11                  	// #17
  40203c:	b	402004 <__fxstatat@plt+0x504>
  402040:	sub	w8, w0, #0x100
  402044:	cmp	w8, #0x3
  402048:	b.hi	402318 <__fxstatat@plt+0x818>  // b.pmore
  40204c:	adrp	x11, 409000 <__fxstatat@plt+0x7500>
  402050:	add	x11, x11, #0xdc2
  402054:	adr	x9, 402064 <__fxstatat@plt+0x564>
  402058:	ldrb	w10, [x11, x8]
  40205c:	add	x9, x9, x10, lsl #2
  402060:	br	x9
  402064:	mov	w28, #0x1                   	// #1
  402068:	b	402004 <__fxstatat@plt+0x504>
  40206c:	ldr	x8, [x26, #672]
  402070:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402074:	mov	w27, #0x1                   	// #1
  402078:	str	x8, [x9, #744]
  40207c:	b	402004 <__fxstatat@plt+0x504>
  402080:	ldr	x8, [x26, #672]
  402084:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402088:	mov	w27, #0x1                   	// #1
  40208c:	str	x8, [x9, #736]
  402090:	b	402004 <__fxstatat@plt+0x504>
  402094:	mov	w24, #0x10                  	// #16
  402098:	b	402004 <__fxstatat@plt+0x504>
  40209c:	mov	w24, #0x2                   	// #2
  4020a0:	b	402004 <__fxstatat@plt+0x504>
  4020a4:	mov	w8, #0x1                   	// #1
  4020a8:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  4020ac:	strb	w8, [x9, #713]
  4020b0:	b	402004 <__fxstatat@plt+0x504>
  4020b4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4020b8:	mov	w9, #0x1                   	// #1
  4020bc:	strb	w9, [x8, #712]
  4020c0:	b	402004 <__fxstatat@plt+0x504>
  4020c4:	mov	w8, #0x1                   	// #1
  4020c8:	str	w8, [sp, #4]
  4020cc:	b	402004 <__fxstatat@plt+0x504>
  4020d0:	ldr	x20, [x26, #672]
  4020d4:	b	402004 <__fxstatat@plt+0x504>
  4020d8:	mov	w28, wzr
  4020dc:	b	402004 <__fxstatat@plt+0x504>
  4020e0:	str	wzr, [sp, #4]
  4020e4:	b	402004 <__fxstatat@plt+0x504>
  4020e8:	ldr	x8, [x26, #672]
  4020ec:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  4020f0:	mov	w27, #0x1                   	// #1
  4020f4:	str	x8, [x9, #728]
  4020f8:	b	402004 <__fxstatat@plt+0x504>
  4020fc:	ldr	x8, [x26, #672]
  402100:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402104:	mov	w27, #0x1                   	// #1
  402108:	str	x8, [x9, #720]
  40210c:	b	402004 <__fxstatat@plt+0x504>
  402110:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402114:	ldrb	w8, [x8, #712]
  402118:	cmp	w8, #0x1
  40211c:	b.ne	402138 <__fxstatat@plt+0x638>  // b.any
  402120:	cmp	w24, #0x10
  402124:	b.ne	402148 <__fxstatat@plt+0x648>  // b.any
  402128:	cmp	w28, #0x1
  40212c:	b.eq	402398 <__fxstatat@plt+0x898>  // b.none
  402130:	mov	w8, wzr
  402134:	b	402140 <__fxstatat@plt+0x640>
  402138:	cmp	w28, #0x0
  40213c:	cset	w8, ne  // ne = any
  402140:	mov	w24, #0x10                  	// #16
  402144:	b	402150 <__fxstatat@plt+0x650>
  402148:	cbz	w28, 4023a4 <__fxstatat@plt+0x8a4>
  40214c:	mov	w8, #0x1                   	// #1
  402150:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  402154:	cmp	x20, #0x0
  402158:	ldrsw	x9, [x22, #680]
  40215c:	cset	w12, ne  // ne = any
  402160:	orr	w12, w27, w12
  402164:	mov	w11, #0x1                   	// #1
  402168:	tst	w12, #0x1
  40216c:	sub	w12, w21, w9
  402170:	cinc	w11, w11, eq  // eq = none
  402174:	adrp	x10, 41c000 <__fxstatat@plt+0x1a500>
  402178:	cmp	w12, w11
  40217c:	strb	w8, [x10, #752]
  402180:	b.lt	4022d4 <__fxstatat@plt+0x7d4>  // b.tstop
  402184:	cbz	x20, 4021ac <__fxstatat@plt+0x6ac>
  402188:	add	x1, sp, #0x8
  40218c:	mov	x0, x20
  402190:	str	xzr, [sp, #8]
  402194:	bl	404b20 <__fxstatat@plt+0x3020>
  402198:	tbnz	w0, #31, 40232c <__fxstatat@plt+0x82c>
  40219c:	ldr	x8, [sp, #8]
  4021a0:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  4021a4:	str	x8, [x9, #760]
  4021a8:	b	4021dc <__fxstatat@plt+0x6dc>
  4021ac:	tbz	w27, #0, 4021bc <__fxstatat@plt+0x6bc>
  4021b0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4021b4:	str	xzr, [x8, #760]
  4021b8:	b	4021dc <__fxstatat@plt+0x6dc>
  4021bc:	add	w8, w9, #0x1
  4021c0:	str	w8, [x22, #680]
  4021c4:	ldr	x0, [x19, x9, lsl #3]
  4021c8:	adrp	x21, 41c000 <__fxstatat@plt+0x1a500>
  4021cc:	str	x0, [x21, #760]
  4021d0:	bl	402408 <__fxstatat@plt+0x908>
  4021d4:	bl	404bf8 <__fxstatat@plt+0x30f8>
  4021d8:	tbnz	w0, #31, 4023c8 <__fxstatat@plt+0x8c8>
  4021dc:	cmp	x20, #0x0
  4021e0:	cset	w8, eq  // eq = none
  4021e4:	orn	w8, w8, w27
  4021e8:	tbz	w8, #0, 402320 <__fxstatat@plt+0x820>
  4021ec:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4021f0:	ldrb	w8, [x8, #712]
  4021f4:	ldr	w9, [sp, #4]
  4021f8:	and	w8, w9, w8
  4021fc:	tbz	w8, #0, 40224c <__fxstatat@plt+0x74c>
  402200:	adrp	x0, 41c000 <__fxstatat@plt+0x1a500>
  402204:	add	x0, x0, #0x300
  402208:	bl	4048e4 <__fxstatat@plt+0x2de4>
  40220c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402210:	str	x0, [x8, #784]
  402214:	cbnz	x0, 402254 <__fxstatat@plt+0x754>
  402218:	bl	401ad0 <__errno_location@plt>
  40221c:	ldr	w19, [x0]
  402220:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402224:	add	x1, x1, #0x827
  402228:	mov	w2, #0x5                   	// #5
  40222c:	mov	x0, xzr
  402230:	bl	401a70 <dcgettext@plt>
  402234:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  402238:	mov	x20, x0
  40223c:	add	x1, x1, #0x4ac
  402240:	mov	w0, #0x4                   	// #4
  402244:	bl	40415c <__fxstatat@plt+0x265c>
  402248:	b	4023f4 <__fxstatat@plt+0x8f4>
  40224c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402250:	str	xzr, [x8, #784]
  402254:	ldrsw	x8, [x22, #680]
  402258:	orr	w1, w24, #0x8
  40225c:	add	x0, x19, x8, lsl #3
  402260:	bl	40240c <__fxstatat@plt+0x90c>
  402264:	ldp	x20, x19, [sp, #96]
  402268:	ldp	x22, x21, [sp, #80]
  40226c:	ldp	x24, x23, [sp, #64]
  402270:	ldp	x26, x25, [sp, #48]
  402274:	ldp	x28, x27, [sp, #32]
  402278:	ldp	x29, x30, [sp, #16]
  40227c:	mvn	w8, w0
  402280:	and	w0, w8, #0x1
  402284:	add	sp, sp, #0x70
  402288:	ret
  40228c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402290:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402294:	ldr	x0, [x8, #688]
  402298:	ldr	x3, [x9, #552]
  40229c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4022a0:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4022a4:	adrp	x4, 40a000 <__fxstatat@plt+0x8500>
  4022a8:	adrp	x5, 40a000 <__fxstatat@plt+0x8500>
  4022ac:	add	x1, x1, #0x70b
  4022b0:	add	x2, x2, #0x732
  4022b4:	add	x4, x4, #0x740
  4022b8:	add	x5, x5, #0x74e
  4022bc:	mov	x6, xzr
  4022c0:	bl	405010 <__fxstatat@plt+0x3510>
  4022c4:	mov	w0, wzr
  4022c8:	bl	401750 <exit@plt>
  4022cc:	mov	w0, wzr
  4022d0:	bl	401c1c <__fxstatat@plt+0x11c>
  4022d4:	cmp	w9, w21
  4022d8:	b.ge	40236c <__fxstatat@plt+0x86c>  // b.tcont
  4022dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4022e0:	add	x1, x1, #0x7a7
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	mov	x0, xzr
  4022ec:	bl	401a70 <dcgettext@plt>
  4022f0:	sub	w8, w21, #0x1
  4022f4:	ldr	x8, [x19, w8, sxtw #3]
  4022f8:	mov	x19, x0
  4022fc:	mov	x0, x8
  402300:	bl	4043dc <__fxstatat@plt+0x28dc>
  402304:	mov	x3, x0
  402308:	mov	w0, wzr
  40230c:	mov	w1, wzr
  402310:	mov	x2, x19
  402314:	bl	401760 <error@plt>
  402318:	mov	w0, #0x1                   	// #1
  40231c:	bl	401c1c <__fxstatat@plt+0x11c>
  402320:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402324:	add	x1, x1, #0x7f9
  402328:	b	402374 <__fxstatat@plt+0x874>
  40232c:	bl	401ad0 <__errno_location@plt>
  402330:	ldr	w19, [x0]
  402334:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402338:	add	x1, x1, #0x7c0
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401a70 <dcgettext@plt>
  402348:	mov	x21, x0
  40234c:	mov	w0, #0x4                   	// #4
  402350:	mov	x1, x20
  402354:	bl	40415c <__fxstatat@plt+0x265c>
  402358:	mov	x3, x0
  40235c:	mov	w0, #0x1                   	// #1
  402360:	mov	w1, w19
  402364:	mov	x2, x21
  402368:	bl	401760 <error@plt>
  40236c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402370:	add	x1, x1, #0x797
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	bl	401a70 <dcgettext@plt>
  402380:	mov	x2, x0
  402384:	mov	w0, wzr
  402388:	mov	w1, wzr
  40238c:	bl	401760 <error@plt>
  402390:	mov	w0, #0x1                   	// #1
  402394:	bl	401c1c <__fxstatat@plt+0x11c>
  402398:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40239c:	add	x1, x1, #0x75b
  4023a0:	b	4023ac <__fxstatat@plt+0x8ac>
  4023a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4023a8:	add	x1, x1, #0x785
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401a70 <dcgettext@plt>
  4023b8:	mov	x2, x0
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	mov	w1, wzr
  4023c4:	bl	401760 <error@plt>
  4023c8:	bl	401ad0 <__errno_location@plt>
  4023cc:	ldr	w19, [x0]
  4023d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4023d4:	add	x1, x1, #0x7e5
  4023d8:	mov	w2, #0x5                   	// #5
  4023dc:	mov	x0, xzr
  4023e0:	bl	401a70 <dcgettext@plt>
  4023e4:	ldr	x8, [x21, #760]
  4023e8:	mov	x20, x0
  4023ec:	mov	x0, x8
  4023f0:	bl	4043dc <__fxstatat@plt+0x28dc>
  4023f4:	mov	x3, x0
  4023f8:	mov	w0, #0x1                   	// #1
  4023fc:	mov	w1, w19
  402400:	mov	x2, x20
  402404:	bl	401760 <error@plt>
  402408:	ret
  40240c:	stp	x29, x30, [sp, #-48]!
  402410:	mov	x2, xzr
  402414:	stp	x22, x21, [sp, #16]
  402418:	stp	x20, x19, [sp, #32]
  40241c:	mov	x29, sp
  402420:	bl	405370 <__fxstatat@plt+0x3870>
  402424:	adrp	x20, 40a000 <__fxstatat@plt+0x8500>
  402428:	mov	x19, x0
  40242c:	mov	w22, #0x1                   	// #1
  402430:	add	x20, x20, #0xa1c
  402434:	b	402450 <__fxstatat@plt+0x950>
  402438:	mov	x1, x0
  40243c:	mov	x0, x19
  402440:	bl	4024e4 <__fxstatat@plt+0x9e4>
  402444:	and	w22, w22, w0
  402448:	mov	w8, #0x1                   	// #1
  40244c:	tbz	w8, #0, 402494 <__fxstatat@plt+0x994>
  402450:	mov	x0, x19
  402454:	bl	405ddc <__fxstatat@plt+0x42dc>
  402458:	cbnz	x0, 402438 <__fxstatat@plt+0x938>
  40245c:	bl	401ad0 <__errno_location@plt>
  402460:	ldr	w21, [x0]
  402464:	cbz	w21, 40248c <__fxstatat@plt+0x98c>
  402468:	mov	w2, #0x5                   	// #5
  40246c:	mov	x0, xzr
  402470:	mov	x1, x20
  402474:	bl	401a70 <dcgettext@plt>
  402478:	mov	x2, x0
  40247c:	mov	w0, wzr
  402480:	mov	w1, w21
  402484:	bl	401760 <error@plt>
  402488:	mov	w22, wzr
  40248c:	mov	w8, wzr
  402490:	tbnz	w8, #0, 402450 <__fxstatat@plt+0x950>
  402494:	mov	x0, x19
  402498:	bl	405c58 <__fxstatat@plt+0x4158>
  40249c:	cbz	w0, 4024d0 <__fxstatat@plt+0x9d0>
  4024a0:	bl	401ad0 <__errno_location@plt>
  4024a4:	ldr	w19, [x0]
  4024a8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4024ac:	add	x1, x1, #0xa2c
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	mov	x0, xzr
  4024b8:	bl	401a70 <dcgettext@plt>
  4024bc:	mov	x2, x0
  4024c0:	mov	w0, wzr
  4024c4:	mov	w1, w19
  4024c8:	bl	401760 <error@plt>
  4024cc:	mov	w22, wzr
  4024d0:	and	w0, w22, #0x1
  4024d4:	ldp	x20, x19, [sp, #32]
  4024d8:	ldp	x22, x21, [sp, #16]
  4024dc:	ldp	x29, x30, [sp], #48
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-64]!
  4024e8:	stp	x24, x23, [sp, #16]
  4024ec:	stp	x22, x21, [sp, #32]
  4024f0:	stp	x20, x19, [sp, #48]
  4024f4:	ldrh	w8, [x1, #108]
  4024f8:	ldp	x22, x21, [x1, #48]
  4024fc:	mov	x20, x1
  402500:	mov	x19, x0
  402504:	sub	w8, w8, #0x1
  402508:	cmp	w8, #0x9
  40250c:	mov	w23, #0x1                   	// #1
  402510:	mov	x29, sp
  402514:	b.hi	4026d8 <__fxstatat@plt+0xbd8>  // b.pmore
  402518:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  40251c:	add	x9, x9, #0xdc6
  402520:	adr	x10, 402530 <__fxstatat@plt+0xa30>
  402524:	ldrb	w11, [x9, x8]
  402528:	add	x10, x10, x11, lsl #2
  40252c:	br	x10
  402530:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402534:	ldrb	w8, [x8, #712]
  402538:	cmp	w8, #0x1
  40253c:	b.ne	4026d4 <__fxstatat@plt+0xbd4>  // b.any
  402540:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402544:	ldr	x8, [x8, #784]
  402548:	cbz	x8, 402790 <__fxstatat@plt+0xc90>
  40254c:	ldr	x9, [x20, #128]
  402550:	ldr	x10, [x8]
  402554:	cmp	x9, x10
  402558:	b.ne	402790 <__fxstatat@plt+0xc90>  // b.any
  40255c:	ldr	x9, [x20, #120]
  402560:	ldr	x8, [x8, #8]
  402564:	cmp	x9, x8
  402568:	b.ne	402790 <__fxstatat@plt+0xc90>  // b.any
  40256c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  402570:	add	x1, x1, #0x4ac
  402574:	mov	x0, x21
  402578:	bl	401970 <strcmp@plt>
  40257c:	cbz	w0, 40289c <__fxstatat@plt+0xd9c>
  402580:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402584:	add	x1, x1, #0xa6a
  402588:	mov	w2, #0x5                   	// #5
  40258c:	mov	x0, xzr
  402590:	bl	401a70 <dcgettext@plt>
  402594:	mov	x22, x0
  402598:	mov	w1, #0x4                   	// #4
  40259c:	mov	w0, wzr
  4025a0:	mov	x2, x21
  4025a4:	bl	404090 <__fxstatat@plt+0x2590>
  4025a8:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  4025ac:	mov	x21, x0
  4025b0:	add	x2, x2, #0x4ac
  4025b4:	mov	w0, #0x1                   	// #1
  4025b8:	mov	w1, #0x4                   	// #4
  4025bc:	bl	404090 <__fxstatat@plt+0x2590>
  4025c0:	mov	x4, x0
  4025c4:	mov	w0, wzr
  4025c8:	mov	w1, wzr
  4025cc:	mov	x2, x22
  4025d0:	mov	x3, x21
  4025d4:	bl	401760 <error@plt>
  4025d8:	b	4028d4 <__fxstatat@plt+0xdd4>
  4025dc:	mov	x0, x19
  4025e0:	mov	x1, x20
  4025e4:	bl	4053c0 <__fxstatat@plt+0x38c0>
  4025e8:	tbz	w0, #0, 4026d4 <__fxstatat@plt+0xbd4>
  4025ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4025f0:	add	x1, x1, #0xaff
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	mov	x0, xzr
  4025fc:	bl	401a70 <dcgettext@plt>
  402600:	mov	x19, x0
  402604:	mov	w1, #0x3                   	// #3
  402608:	mov	w0, wzr
  40260c:	mov	x2, x21
  402610:	bl	40425c <__fxstatat@plt+0x275c>
  402614:	mov	x3, x0
  402618:	mov	w0, wzr
  40261c:	mov	w1, wzr
  402620:	mov	x2, x19
  402624:	bl	401760 <error@plt>
  402628:	mov	w23, wzr
  40262c:	b	402884 <__fxstatat@plt+0xd84>
  402630:	ldr	w23, [x20, #64]
  402634:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402638:	add	x1, x1, #0xae6
  40263c:	b	40269c <__fxstatat@plt+0xb9c>
  402640:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402644:	ldrb	w8, [x8, #712]
  402648:	mov	w23, #0x1                   	// #1
  40264c:	tbnz	w8, #0, 4026d8 <__fxstatat@plt+0xbd8>
  402650:	b	402884 <__fxstatat@plt+0xd84>
  402654:	ldr	w23, [x20, #64]
  402658:	mov	w1, #0x3                   	// #3
  40265c:	mov	w0, wzr
  402660:	mov	x2, x21
  402664:	bl	40425c <__fxstatat@plt+0x275c>
  402668:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  40266c:	mov	x3, x0
  402670:	add	x2, x2, #0xc9d
  402674:	mov	w0, wzr
  402678:	mov	w1, w23
  40267c:	b	4026c8 <__fxstatat@plt+0xbc8>
  402680:	ldr	x8, [x20, #88]
  402684:	cbnz	x8, 402690 <__fxstatat@plt+0xb90>
  402688:	ldr	x8, [x20, #32]
  40268c:	cbz	x8, 402798 <__fxstatat@plt+0xc98>
  402690:	ldr	w23, [x20, #64]
  402694:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402698:	add	x1, x1, #0xad5
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	mov	x0, xzr
  4026a4:	bl	401a70 <dcgettext@plt>
  4026a8:	mov	x24, x0
  4026ac:	mov	w0, #0x4                   	// #4
  4026b0:	mov	x1, x21
  4026b4:	bl	40415c <__fxstatat@plt+0x265c>
  4026b8:	mov	x3, x0
  4026bc:	mov	w0, wzr
  4026c0:	mov	w1, w23
  4026c4:	mov	x2, x24
  4026c8:	bl	401760 <error@plt>
  4026cc:	mov	w23, wzr
  4026d0:	b	4026d8 <__fxstatat@plt+0xbd8>
  4026d4:	mov	w23, #0x1                   	// #1
  4026d8:	ldrh	w8, [x20, #108]
  4026dc:	cmp	w8, #0x6
  4026e0:	b.ne	402808 <__fxstatat@plt+0xd08>  // b.any
  4026e4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4026e8:	ldr	x8, [x8, #784]
  4026ec:	eor	w10, w23, #0x1
  4026f0:	cmp	x8, #0x0
  4026f4:	cset	w9, eq  // eq = none
  4026f8:	orr	w9, w10, w9
  4026fc:	tbnz	w9, #0, 402808 <__fxstatat@plt+0xd08>
  402700:	ldr	x9, [x20, #128]
  402704:	ldr	x10, [x8]
  402708:	cmp	x9, x10
  40270c:	b.ne	402808 <__fxstatat@plt+0xd08>  // b.any
  402710:	ldr	x9, [x20, #120]
  402714:	ldr	x8, [x8, #8]
  402718:	cmp	x9, x8
  40271c:	b.ne	402808 <__fxstatat@plt+0xd08>  // b.any
  402720:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  402724:	add	x1, x1, #0x4ac
  402728:	mov	x0, x21
  40272c:	bl	401970 <strcmp@plt>
  402730:	cbz	w0, 4027a8 <__fxstatat@plt+0xca8>
  402734:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402738:	add	x1, x1, #0xa6a
  40273c:	mov	w2, #0x5                   	// #5
  402740:	mov	x0, xzr
  402744:	bl	401a70 <dcgettext@plt>
  402748:	mov	x23, x0
  40274c:	mov	w1, #0x4                   	// #4
  402750:	mov	w0, wzr
  402754:	mov	x2, x21
  402758:	bl	404090 <__fxstatat@plt+0x2590>
  40275c:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  402760:	mov	x24, x0
  402764:	add	x2, x2, #0x4ac
  402768:	mov	w0, #0x1                   	// #1
  40276c:	mov	w1, #0x4                   	// #4
  402770:	bl	404090 <__fxstatat@plt+0x2590>
  402774:	mov	x4, x0
  402778:	mov	w0, wzr
  40277c:	mov	w1, wzr
  402780:	mov	x2, x23
  402784:	mov	x3, x24
  402788:	bl	401760 <error@plt>
  40278c:	b	4027e0 <__fxstatat@plt+0xce0>
  402790:	mov	w23, #0x1                   	// #1
  402794:	b	402884 <__fxstatat@plt+0xd84>
  402798:	mov	w23, #0x1                   	// #1
  40279c:	str	x23, [x20, #32]
  4027a0:	mov	w2, #0x1                   	// #1
  4027a4:	b	402878 <__fxstatat@plt+0xd78>
  4027a8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4027ac:	add	x1, x1, #0xa3d
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401a70 <dcgettext@plt>
  4027bc:	mov	x23, x0
  4027c0:	mov	w0, #0x4                   	// #4
  4027c4:	mov	x1, x21
  4027c8:	bl	40415c <__fxstatat@plt+0x265c>
  4027cc:	mov	x3, x0
  4027d0:	mov	w0, wzr
  4027d4:	mov	w1, wzr
  4027d8:	mov	x2, x23
  4027dc:	bl	401760 <error@plt>
  4027e0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4027e4:	add	x1, x1, #0xaa4
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	mov	x0, xzr
  4027f0:	bl	401a70 <dcgettext@plt>
  4027f4:	mov	x2, x0
  4027f8:	mov	w0, wzr
  4027fc:	mov	w1, wzr
  402800:	bl	401760 <error@plt>
  402804:	mov	w23, wzr
  402808:	cbz	w23, 402868 <__fxstatat@plt+0xd68>
  40280c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402810:	ldrb	w8, [x8, #713]
  402814:	cmp	w8, #0x1
  402818:	b.ne	402850 <__fxstatat@plt+0xd50>  // b.any
  40281c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402820:	add	x1, x1, #0xbb9
  402824:	mov	w2, #0x5                   	// #5
  402828:	mov	x0, xzr
  40282c:	bl	401a70 <dcgettext@plt>
  402830:	mov	x24, x0
  402834:	mov	w0, #0x4                   	// #4
  402838:	mov	x1, x21
  40283c:	bl	40415c <__fxstatat@plt+0x265c>
  402840:	mov	x2, x0
  402844:	mov	w0, #0x1                   	// #1
  402848:	mov	x1, x24
  40284c:	bl	401850 <__printf_chk@plt>
  402850:	ldr	w0, [x19, #44]
  402854:	mov	x1, x22
  402858:	bl	402918 <__fxstatat@plt+0xe18>
  40285c:	cmp	w0, #0x0
  402860:	cset	w8, eq  // eq = none
  402864:	and	w23, w23, w8
  402868:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40286c:	ldrb	w8, [x8, #712]
  402870:	tbnz	w8, #0, 402884 <__fxstatat@plt+0xd84>
  402874:	mov	w2, #0x4                   	// #4
  402878:	mov	x0, x19
  40287c:	mov	x1, x20
  402880:	bl	406fc4 <__fxstatat@plt+0x54c4>
  402884:	mov	w0, w23
  402888:	ldp	x20, x19, [sp, #48]
  40288c:	ldp	x22, x21, [sp, #32]
  402890:	ldp	x24, x23, [sp, #16]
  402894:	ldp	x29, x30, [sp], #64
  402898:	ret
  40289c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4028a0:	add	x1, x1, #0xa3d
  4028a4:	mov	w2, #0x5                   	// #5
  4028a8:	mov	x0, xzr
  4028ac:	bl	401a70 <dcgettext@plt>
  4028b0:	mov	x22, x0
  4028b4:	mov	w0, #0x4                   	// #4
  4028b8:	mov	x1, x21
  4028bc:	bl	40415c <__fxstatat@plt+0x265c>
  4028c0:	mov	x3, x0
  4028c4:	mov	w0, wzr
  4028c8:	mov	w1, wzr
  4028cc:	mov	x2, x22
  4028d0:	bl	401760 <error@plt>
  4028d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4028d8:	add	x1, x1, #0xaa4
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	mov	x0, xzr
  4028e4:	bl	401a70 <dcgettext@plt>
  4028e8:	mov	x2, x0
  4028ec:	mov	w0, wzr
  4028f0:	mov	w1, wzr
  4028f4:	bl	401760 <error@plt>
  4028f8:	mov	w2, #0x4                   	// #4
  4028fc:	mov	x0, x19
  402900:	mov	x1, x20
  402904:	bl	406fc4 <__fxstatat@plt+0x54c4>
  402908:	mov	x0, x19
  40290c:	bl	405ddc <__fxstatat@plt+0x42dc>
  402910:	mov	w23, wzr
  402914:	b	402884 <__fxstatat@plt+0xd84>
  402918:	sub	sp, sp, #0x50
  40291c:	stp	x24, x23, [sp, #32]
  402920:	adrp	x24, 41c000 <__fxstatat@plt+0x1a500>
  402924:	stp	x22, x21, [sp, #48]
  402928:	ldr	x21, [x24, #760]
  40292c:	stp	x20, x19, [sp, #64]
  402930:	mov	x19, x1
  402934:	mov	w20, w0
  402938:	stp	x29, x30, [sp, #16]
  40293c:	add	x29, sp, #0x10
  402940:	str	xzr, [sp, #8]
  402944:	cbz	x21, 4029ec <__fxstatat@plt+0xeec>
  402948:	ldr	x1, [sp, #8]
  40294c:	cbz	x1, 40295c <__fxstatat@plt+0xe5c>
  402950:	mov	x0, x21
  402954:	bl	401970 <strcmp@plt>
  402958:	cbz	w0, 402a18 <__fxstatat@plt+0xf18>
  40295c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402960:	ldrb	w22, [x8, #752]
  402964:	mov	x0, x21
  402968:	bl	402408 <__fxstatat@plt+0x908>
  40296c:	mov	w0, w20
  402970:	mov	x1, x19
  402974:	mov	x2, x21
  402978:	cbz	w22, 402a10 <__fxstatat@plt+0xf10>
  40297c:	bl	407820 <__fxstatat@plt+0x5d20>
  402980:	cbz	w0, 402a18 <__fxstatat@plt+0xf18>
  402984:	bl	401ad0 <__errno_location@plt>
  402988:	ldr	w20, [x0]
  40298c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402990:	add	x1, x1, #0xc0b
  402994:	mov	w2, #0x5                   	// #5
  402998:	mov	x0, xzr
  40299c:	bl	401a70 <dcgettext@plt>
  4029a0:	mov	x22, x0
  4029a4:	mov	w1, #0x4                   	// #4
  4029a8:	mov	w0, wzr
  4029ac:	mov	x2, x19
  4029b0:	bl	404090 <__fxstatat@plt+0x2590>
  4029b4:	mov	x23, x0
  4029b8:	mov	w0, #0x1                   	// #1
  4029bc:	mov	x1, x21
  4029c0:	mov	w19, #0x1                   	// #1
  4029c4:	bl	4043c4 <__fxstatat@plt+0x28c4>
  4029c8:	mov	x4, x0
  4029cc:	mov	w0, wzr
  4029d0:	mov	w1, w20
  4029d4:	mov	x2, x22
  4029d8:	mov	x3, x23
  4029dc:	bl	401760 <error@plt>
  4029e0:	ldr	x8, [x24, #760]
  4029e4:	cbnz	x8, 402b00 <__fxstatat@plt+0x1000>
  4029e8:	b	402a24 <__fxstatat@plt+0xf24>
  4029ec:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4029f0:	ldrb	w8, [x8, #752]
  4029f4:	cbz	w8, 402a38 <__fxstatat@plt+0xf38>
  4029f8:	add	x2, sp, #0x8
  4029fc:	mov	w0, w20
  402a00:	mov	x1, x19
  402a04:	bl	407468 <__fxstatat@plt+0x5968>
  402a08:	tbz	w0, #31, 402a5c <__fxstatat@plt+0xf5c>
  402a0c:	b	402a4c <__fxstatat@plt+0xf4c>
  402a10:	bl	4079fc <__fxstatat@plt+0x5efc>
  402a14:	cbnz	w0, 402984 <__fxstatat@plt+0xe84>
  402a18:	mov	w19, wzr
  402a1c:	ldr	x8, [x24, #760]
  402a20:	cbnz	x8, 402b00 <__fxstatat@plt+0x1000>
  402a24:	ldr	w0, [sp, #4]
  402a28:	bl	404978 <__fxstatat@plt+0x2e78>
  402a2c:	ldr	x0, [sp, #8]
  402a30:	bl	404ab0 <__fxstatat@plt+0x2fb0>
  402a34:	b	402b00 <__fxstatat@plt+0x1000>
  402a38:	add	x2, sp, #0x8
  402a3c:	mov	w0, w20
  402a40:	mov	x1, x19
  402a44:	bl	407644 <__fxstatat@plt+0x5b44>
  402a48:	tbz	w0, #31, 402a5c <__fxstatat@plt+0xf5c>
  402a4c:	bl	401ad0 <__errno_location@plt>
  402a50:	ldr	w21, [x0]
  402a54:	cmp	w21, #0x3d
  402a58:	b.ne	402abc <__fxstatat@plt+0xfbc>  // b.any
  402a5c:	ldr	x0, [sp, #8]
  402a60:	cbz	x0, 402a88 <__fxstatat@plt+0xf88>
  402a64:	add	x1, sp, #0x4
  402a68:	bl	402b1c <__fxstatat@plt+0x101c>
  402a6c:	cbnz	w0, 402af4 <__fxstatat@plt+0xff4>
  402a70:	ldr	w0, [sp, #4]
  402a74:	bl	404958 <__fxstatat@plt+0x2e58>
  402a78:	mov	x21, x0
  402a7c:	mov	w8, #0x1                   	// #1
  402a80:	cbz	w8, 402afc <__fxstatat@plt+0xffc>
  402a84:	b	402948 <__fxstatat@plt+0xe48>
  402a88:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402a8c:	add	x1, x1, #0xbda
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	bl	401a70 <dcgettext@plt>
  402a98:	mov	x21, x0
  402a9c:	mov	w0, #0x4                   	// #4
  402aa0:	mov	x1, x19
  402aa4:	bl	40415c <__fxstatat@plt+0x265c>
  402aa8:	mov	x3, x0
  402aac:	mov	w0, wzr
  402ab0:	mov	w1, wzr
  402ab4:	mov	x2, x21
  402ab8:	b	402af0 <__fxstatat@plt+0xff0>
  402abc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ac0:	add	x1, x1, #0x7c0
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	mov	x0, xzr
  402acc:	bl	401a70 <dcgettext@plt>
  402ad0:	mov	x22, x0
  402ad4:	mov	w0, #0x4                   	// #4
  402ad8:	mov	x1, x19
  402adc:	bl	40415c <__fxstatat@plt+0x265c>
  402ae0:	mov	x3, x0
  402ae4:	mov	w0, wzr
  402ae8:	mov	w1, w21
  402aec:	mov	x2, x22
  402af0:	bl	401760 <error@plt>
  402af4:	mov	w8, wzr
  402af8:	cbnz	w8, 402948 <__fxstatat@plt+0xe48>
  402afc:	mov	w19, #0x1                   	// #1
  402b00:	mov	w0, w19
  402b04:	ldp	x20, x19, [sp, #64]
  402b08:	ldp	x22, x21, [sp, #48]
  402b0c:	ldp	x24, x23, [sp, #32]
  402b10:	ldp	x29, x30, [sp, #16]
  402b14:	add	sp, sp, #0x50
  402b18:	ret
  402b1c:	stp	x29, x30, [sp, #-48]!
  402b20:	stp	x22, x21, [sp, #16]
  402b24:	stp	x20, x19, [sp, #32]
  402b28:	mov	x29, sp
  402b2c:	mov	x20, x1
  402b30:	mov	x21, x0
  402b34:	bl	404938 <__fxstatat@plt+0x2e38>
  402b38:	cbz	w0, 402ba8 <__fxstatat@plt+0x10a8>
  402b3c:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  402b40:	ldr	x1, [x22, #720]
  402b44:	mov	w19, w0
  402b48:	cbz	x1, 402be8 <__fxstatat@plt+0x10e8>
  402b4c:	mov	w0, w19
  402b50:	bl	40497c <__fxstatat@plt+0x2e7c>
  402b54:	cbz	w0, 402be8 <__fxstatat@plt+0x10e8>
  402b58:	bl	401ad0 <__errno_location@plt>
  402b5c:	ldr	w21, [x0]
  402b60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402b64:	add	x1, x1, #0xc56
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, xzr
  402b70:	bl	401a70 <dcgettext@plt>
  402b74:	ldr	x8, [x22, #720]
  402b78:	mov	x22, x0
  402b7c:	mov	x0, x8
  402b80:	bl	4043dc <__fxstatat@plt+0x28dc>
  402b84:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  402b88:	mov	x4, x0
  402b8c:	add	x3, x3, #0x9f2
  402b90:	mov	w0, wzr
  402b94:	mov	w1, w21
  402b98:	mov	x2, x22
  402b9c:	bl	401760 <error@plt>
  402ba0:	mov	w21, wzr
  402ba4:	b	402bec <__fxstatat@plt+0x10ec>
  402ba8:	bl	401ad0 <__errno_location@plt>
  402bac:	ldr	w19, [x0]
  402bb0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402bb4:	add	x1, x1, #0xc30
  402bb8:	mov	w2, #0x5                   	// #5
  402bbc:	mov	x0, xzr
  402bc0:	bl	401a70 <dcgettext@plt>
  402bc4:	mov	x20, x0
  402bc8:	mov	x0, x21
  402bcc:	bl	4043dc <__fxstatat@plt+0x28dc>
  402bd0:	mov	x3, x0
  402bd4:	mov	w0, wzr
  402bd8:	mov	w1, w19
  402bdc:	mov	x2, x20
  402be0:	bl	401760 <error@plt>
  402be4:	b	402d40 <__fxstatat@plt+0x1240>
  402be8:	mov	w21, #0x1                   	// #1
  402bec:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  402bf0:	ldr	x1, [x22, #744]
  402bf4:	cbz	x1, 402c50 <__fxstatat@plt+0x1150>
  402bf8:	mov	w0, w19
  402bfc:	bl	4049c4 <__fxstatat@plt+0x2ec4>
  402c00:	cbz	w0, 402c50 <__fxstatat@plt+0x1150>
  402c04:	bl	401ad0 <__errno_location@plt>
  402c08:	ldr	w21, [x0]
  402c0c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402c10:	add	x1, x1, #0xc56
  402c14:	mov	w2, #0x5                   	// #5
  402c18:	mov	x0, xzr
  402c1c:	bl	401a70 <dcgettext@plt>
  402c20:	ldr	x8, [x22, #744]
  402c24:	mov	x22, x0
  402c28:	mov	x0, x8
  402c2c:	bl	4043dc <__fxstatat@plt+0x28dc>
  402c30:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  402c34:	mov	x4, x0
  402c38:	add	x3, x3, #0xa01
  402c3c:	mov	w0, wzr
  402c40:	mov	w1, w21
  402c44:	mov	x2, x22
  402c48:	bl	401760 <error@plt>
  402c4c:	mov	w21, wzr
  402c50:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  402c54:	ldr	x1, [x22, #728]
  402c58:	cbz	x1, 402cb4 <__fxstatat@plt+0x11b4>
  402c5c:	mov	w0, w19
  402c60:	bl	4049a0 <__fxstatat@plt+0x2ea0>
  402c64:	cbz	w0, 402cb4 <__fxstatat@plt+0x11b4>
  402c68:	bl	401ad0 <__errno_location@plt>
  402c6c:	ldr	w21, [x0]
  402c70:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402c74:	add	x1, x1, #0xc56
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	mov	x0, xzr
  402c80:	bl	401a70 <dcgettext@plt>
  402c84:	ldr	x8, [x22, #728]
  402c88:	mov	x22, x0
  402c8c:	mov	x0, x8
  402c90:	bl	4043dc <__fxstatat@plt+0x28dc>
  402c94:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  402c98:	mov	x4, x0
  402c9c:	add	x3, x3, #0x9f7
  402ca0:	mov	w0, wzr
  402ca4:	mov	w1, w21
  402ca8:	mov	x2, x22
  402cac:	bl	401760 <error@plt>
  402cb0:	mov	w21, wzr
  402cb4:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  402cb8:	ldr	x1, [x22, #736]
  402cbc:	cbz	x1, 402d18 <__fxstatat@plt+0x1218>
  402cc0:	mov	w0, w19
  402cc4:	bl	4049e8 <__fxstatat@plt+0x2ee8>
  402cc8:	cbz	w0, 402d18 <__fxstatat@plt+0x1218>
  402ccc:	bl	401ad0 <__errno_location@plt>
  402cd0:	ldr	w20, [x0]
  402cd4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402cd8:	add	x1, x1, #0xc56
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	mov	x0, xzr
  402ce4:	bl	401a70 <dcgettext@plt>
  402ce8:	ldr	x8, [x22, #736]
  402cec:	mov	x21, x0
  402cf0:	mov	x0, x8
  402cf4:	bl	4043dc <__fxstatat@plt+0x28dc>
  402cf8:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  402cfc:	mov	x4, x0
  402d00:	add	x3, x3, #0x9fc
  402d04:	mov	w0, wzr
  402d08:	mov	w1, w20
  402d0c:	mov	x2, x21
  402d10:	bl	401760 <error@plt>
  402d14:	b	402d28 <__fxstatat@plt+0x1228>
  402d18:	tbz	w21, #0, 402d28 <__fxstatat@plt+0x1228>
  402d1c:	mov	w0, wzr
  402d20:	str	w19, [x20]
  402d24:	b	402d44 <__fxstatat@plt+0x1244>
  402d28:	bl	401ad0 <__errno_location@plt>
  402d2c:	ldr	w21, [x0]
  402d30:	mov	x20, x0
  402d34:	mov	w0, w19
  402d38:	bl	404978 <__fxstatat@plt+0x2e78>
  402d3c:	str	w21, [x20]
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	ldp	x20, x19, [sp, #32]
  402d48:	ldp	x22, x21, [sp, #16]
  402d4c:	ldp	x29, x30, [sp], #48
  402d50:	ret
  402d54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402d58:	str	x0, [x8, #792]
  402d5c:	ret
  402d60:	and	w8, w0, #0x1
  402d64:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402d68:	strb	w8, [x9, #800]
  402d6c:	ret
  402d70:	stp	x29, x30, [sp, #-48]!
  402d74:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402d78:	ldr	x0, [x8, #688]
  402d7c:	str	x21, [sp, #16]
  402d80:	stp	x20, x19, [sp, #32]
  402d84:	mov	x29, sp
  402d88:	bl	407d7c <__fxstatat@plt+0x627c>
  402d8c:	cbz	w0, 402dac <__fxstatat@plt+0x12ac>
  402d90:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402d94:	ldrb	w8, [x8, #800]
  402d98:	cbz	w8, 402dcc <__fxstatat@plt+0x12cc>
  402d9c:	bl	401ad0 <__errno_location@plt>
  402da0:	ldr	w8, [x0]
  402da4:	cmp	w8, #0x20
  402da8:	b.ne	402dcc <__fxstatat@plt+0x12cc>  // b.any
  402dac:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402db0:	ldr	x0, [x8, #664]
  402db4:	bl	407d7c <__fxstatat@plt+0x627c>
  402db8:	cbnz	w0, 402e38 <__fxstatat@plt+0x1338>
  402dbc:	ldp	x20, x19, [sp, #32]
  402dc0:	ldr	x21, [sp, #16]
  402dc4:	ldp	x29, x30, [sp], #48
  402dc8:	ret
  402dcc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402dd0:	add	x1, x1, #0xc8d
  402dd4:	mov	w2, #0x5                   	// #5
  402dd8:	mov	x0, xzr
  402ddc:	bl	401a70 <dcgettext@plt>
  402de0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402de4:	ldr	x21, [x8, #792]
  402de8:	mov	x19, x0
  402dec:	bl	401ad0 <__errno_location@plt>
  402df0:	ldr	w20, [x0]
  402df4:	cbnz	x21, 402e14 <__fxstatat@plt+0x1314>
  402df8:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  402dfc:	add	x2, x2, #0xc9d
  402e00:	mov	w0, wzr
  402e04:	mov	w1, w20
  402e08:	mov	x3, x19
  402e0c:	bl	401760 <error@plt>
  402e10:	b	402e38 <__fxstatat@plt+0x1338>
  402e14:	mov	x0, x21
  402e18:	bl	40422c <__fxstatat@plt+0x272c>
  402e1c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  402e20:	mov	x3, x0
  402e24:	add	x2, x2, #0xc99
  402e28:	mov	w0, wzr
  402e2c:	mov	w1, w20
  402e30:	mov	x4, x19
  402e34:	bl	401760 <error@plt>
  402e38:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402e3c:	ldr	w0, [x8, #560]
  402e40:	bl	401710 <_exit@plt>
  402e44:	stp	x29, x30, [sp, #-32]!
  402e48:	stp	x20, x19, [sp, #16]
  402e4c:	mov	x29, sp
  402e50:	cbz	x0, 402ed0 <__fxstatat@plt+0x13d0>
  402e54:	mov	w1, #0x2f                  	// #47
  402e58:	mov	x19, x0
  402e5c:	bl	4018e0 <strrchr@plt>
  402e60:	cmp	x0, #0x0
  402e64:	csinc	x20, x19, x0, eq  // eq = none
  402e68:	sub	x8, x20, x19
  402e6c:	cmp	x8, #0x7
  402e70:	b.lt	402eb4 <__fxstatat@plt+0x13b4>  // b.tstop
  402e74:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402e78:	sub	x0, x20, #0x7
  402e7c:	add	x1, x1, #0xcd8
  402e80:	mov	w2, #0x7                   	// #7
  402e84:	bl	401820 <strncmp@plt>
  402e88:	cbnz	w0, 402eb4 <__fxstatat@plt+0x13b4>
  402e8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402e90:	add	x1, x1, #0xce0
  402e94:	mov	w2, #0x3                   	// #3
  402e98:	mov	x0, x20
  402e9c:	bl	401820 <strncmp@plt>
  402ea0:	mov	x19, x20
  402ea4:	cbnz	w0, 402eb4 <__fxstatat@plt+0x13b4>
  402ea8:	add	x19, x20, #0x3
  402eac:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402eb0:	str	x19, [x8, #696]
  402eb4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402eb8:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402ebc:	str	x19, [x8, #808]
  402ec0:	str	x19, [x9, #656]
  402ec4:	ldp	x20, x19, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #32
  402ecc:	ret
  402ed0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402ed4:	ldr	x3, [x8, #664]
  402ed8:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  402edc:	add	x0, x0, #0xca0
  402ee0:	mov	w1, #0x37                  	// #55
  402ee4:	mov	w2, #0x1                   	// #1
  402ee8:	bl	4019f0 <fwrite@plt>
  402eec:	bl	401910 <abort@plt>
  402ef0:	stp	x29, x30, [sp, #-48]!
  402ef4:	str	x21, [sp, #16]
  402ef8:	stp	x20, x19, [sp, #32]
  402efc:	mov	x29, sp
  402f00:	mov	x19, x0
  402f04:	bl	401ad0 <__errno_location@plt>
  402f08:	ldr	w21, [x0]
  402f0c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402f10:	add	x8, x8, #0x330
  402f14:	cmp	x19, #0x0
  402f18:	mov	x20, x0
  402f1c:	csel	x0, x8, x19, eq  // eq = none
  402f20:	mov	w1, #0x38                  	// #56
  402f24:	bl	4052bc <__fxstatat@plt+0x37bc>
  402f28:	str	w21, [x20]
  402f2c:	ldp	x20, x19, [sp, #32]
  402f30:	ldr	x21, [sp, #16]
  402f34:	ldp	x29, x30, [sp], #48
  402f38:	ret
  402f3c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402f40:	add	x8, x8, #0x330
  402f44:	cmp	x0, #0x0
  402f48:	csel	x8, x8, x0, eq  // eq = none
  402f4c:	ldr	w0, [x8]
  402f50:	ret
  402f54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402f58:	add	x8, x8, #0x330
  402f5c:	cmp	x0, #0x0
  402f60:	csel	x8, x8, x0, eq  // eq = none
  402f64:	str	w1, [x8]
  402f68:	ret
  402f6c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402f70:	add	x8, x8, #0x330
  402f74:	cmp	x0, #0x0
  402f78:	ubfx	w9, w1, #5, #3
  402f7c:	csel	x8, x8, x0, eq  // eq = none
  402f80:	add	x8, x8, w9, uxtw #2
  402f84:	ldr	w9, [x8, #8]
  402f88:	lsr	w10, w9, w1
  402f8c:	and	w0, w10, #0x1
  402f90:	and	w10, w2, #0x1
  402f94:	eor	w10, w0, w10
  402f98:	lsl	w10, w10, w1
  402f9c:	eor	w9, w10, w9
  402fa0:	str	w9, [x8, #8]
  402fa4:	ret
  402fa8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402fac:	add	x8, x8, #0x330
  402fb0:	cmp	x0, #0x0
  402fb4:	csel	x8, x8, x0, eq  // eq = none
  402fb8:	ldr	w0, [x8, #4]
  402fbc:	str	w1, [x8, #4]
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-16]!
  402fc8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  402fcc:	add	x8, x8, #0x330
  402fd0:	cmp	x0, #0x0
  402fd4:	csel	x8, x8, x0, eq  // eq = none
  402fd8:	mov	w9, #0xa                   	// #10
  402fdc:	mov	x29, sp
  402fe0:	str	w9, [x8]
  402fe4:	cbz	x1, 402ff8 <__fxstatat@plt+0x14f8>
  402fe8:	cbz	x2, 402ff8 <__fxstatat@plt+0x14f8>
  402fec:	stp	x1, x2, [x8, #40]
  402ff0:	ldp	x29, x30, [sp], #16
  402ff4:	ret
  402ff8:	bl	401910 <abort@plt>
  402ffc:	sub	sp, sp, #0x60
  403000:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403004:	add	x8, x8, #0x330
  403008:	cmp	x4, #0x0
  40300c:	stp	x29, x30, [sp, #16]
  403010:	str	x25, [sp, #32]
  403014:	stp	x24, x23, [sp, #48]
  403018:	stp	x22, x21, [sp, #64]
  40301c:	stp	x20, x19, [sp, #80]
  403020:	add	x29, sp, #0x10
  403024:	mov	x19, x3
  403028:	mov	x20, x2
  40302c:	mov	x21, x1
  403030:	mov	x22, x0
  403034:	csel	x24, x8, x4, eq  // eq = none
  403038:	bl	401ad0 <__errno_location@plt>
  40303c:	ldp	w4, w5, [x24]
  403040:	ldp	x7, x8, [x24, #40]
  403044:	ldr	w25, [x0]
  403048:	mov	x23, x0
  40304c:	add	x6, x24, #0x8
  403050:	mov	x0, x22
  403054:	mov	x1, x21
  403058:	mov	x2, x20
  40305c:	mov	x3, x19
  403060:	str	x8, [sp]
  403064:	bl	403088 <__fxstatat@plt+0x1588>
  403068:	str	w25, [x23]
  40306c:	ldp	x20, x19, [sp, #80]
  403070:	ldp	x22, x21, [sp, #64]
  403074:	ldp	x24, x23, [sp, #48]
  403078:	ldr	x25, [sp, #32]
  40307c:	ldp	x29, x30, [sp, #16]
  403080:	add	sp, sp, #0x60
  403084:	ret
  403088:	sub	sp, sp, #0x120
  40308c:	stp	x29, x30, [sp, #192]
  403090:	add	x29, sp, #0xc0
  403094:	ldr	x8, [x29, #96]
  403098:	stp	x28, x27, [sp, #208]
  40309c:	stp	x26, x25, [sp, #224]
  4030a0:	stp	x24, x23, [sp, #240]
  4030a4:	stp	x22, x21, [sp, #256]
  4030a8:	stp	x20, x19, [sp, #272]
  4030ac:	str	x7, [sp, #80]
  4030b0:	stur	x6, [x29, #-48]
  4030b4:	mov	w19, w5
  4030b8:	mov	w20, w4
  4030bc:	mov	x23, x3
  4030c0:	mov	x21, x2
  4030c4:	mov	x27, x1
  4030c8:	str	x8, [sp, #96]
  4030cc:	mov	x24, x0
  4030d0:	bl	4019c0 <__ctype_get_mb_cur_max@plt>
  4030d4:	mov	w1, w20
  4030d8:	mov	x22, xzr
  4030dc:	mov	w8, wzr
  4030e0:	mov	w28, wzr
  4030e4:	str	w19, [sp, #64]
  4030e8:	ubfx	w19, w19, #1, #1
  4030ec:	add	x9, x21, #0x1
  4030f0:	mov	w15, #0x1                   	// #1
  4030f4:	str	x0, [sp, #56]
  4030f8:	stur	xzr, [x29, #-80]
  4030fc:	stur	xzr, [x29, #-56]
  403100:	str	wzr, [sp, #88]
  403104:	stur	x9, [x29, #-72]
  403108:	cmp	w1, #0xa
  40310c:	b.hi	403ce0 <__fxstatat@plt+0x21e0>  // b.pmore
  403110:	adrp	x12, 40a000 <__fxstatat@plt+0x8500>
  403114:	mov	w9, w1
  403118:	add	x12, x12, #0xce8
  40311c:	adr	x10, 403140 <__fxstatat@plt+0x1640>
  403120:	ldrb	w11, [x12, x9]
  403124:	add	x10, x10, x11, lsl #2
  403128:	mov	x26, x27
  40312c:	mov	x20, xzr
  403130:	mov	w16, wzr
  403134:	mov	w9, #0x1                   	// #1
  403138:	mov	w27, w28
  40313c:	br	x10
  403140:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  403144:	add	x0, x0, #0xe46
  403148:	mov	w20, w1
  40314c:	mov	w22, w15
  403150:	bl	4043f8 <__fxstatat@plt+0x28f8>
  403154:	str	x0, [sp, #80]
  403158:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  40315c:	add	x0, x0, #0x421
  403160:	mov	w1, w20
  403164:	bl	4043f8 <__fxstatat@plt+0x28f8>
  403168:	mov	w15, w22
  40316c:	mov	w1, w20
  403170:	str	x0, [sp, #96]
  403174:	stur	w1, [x29, #-28]
  403178:	tbnz	w19, #0, 4031b8 <__fxstatat@plt+0x16b8>
  40317c:	ldr	x8, [sp, #80]
  403180:	ldrb	w9, [x8]
  403184:	cbz	w9, 4031b8 <__fxstatat@plt+0x16b8>
  403188:	mov	w27, w15
  40318c:	mov	x10, xzr
  403190:	add	x8, x8, #0x1
  403194:	b	4031a8 <__fxstatat@plt+0x16a8>
  403198:	ldrb	w9, [x8, x10]
  40319c:	add	x20, x10, #0x1
  4031a0:	mov	x10, x20
  4031a4:	cbz	w9, 4031c0 <__fxstatat@plt+0x16c0>
  4031a8:	cmp	x10, x26
  4031ac:	b.cs	403198 <__fxstatat@plt+0x1698>  // b.hs, b.nlast
  4031b0:	strb	w9, [x24, x10]
  4031b4:	b	403198 <__fxstatat@plt+0x1698>
  4031b8:	mov	w27, w15
  4031bc:	mov	x20, xzr
  4031c0:	ldr	x25, [sp, #96]
  4031c4:	mov	x0, x25
  4031c8:	bl	401730 <strlen@plt>
  4031cc:	ldur	w1, [x29, #-28]
  4031d0:	mov	x22, x0
  4031d4:	stur	x25, [x29, #-56]
  4031d8:	mov	w9, #0x1                   	// #1
  4031dc:	mov	w16, w19
  4031e0:	mov	w15, w27
  4031e4:	mov	w27, w28
  4031e8:	b	403294 <__fxstatat@plt+0x1794>
  4031ec:	mov	w19, #0x1                   	// #1
  4031f0:	mov	w1, #0x5                   	// #5
  4031f4:	tbz	w19, #0, 403220 <__fxstatat@plt+0x1720>
  4031f8:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  4031fc:	mov	x20, xzr
  403200:	mov	w22, #0x1                   	// #1
  403204:	add	x8, x8, #0xe44
  403208:	stur	x8, [x29, #-56]
  40320c:	b	403240 <__fxstatat@plt+0x1740>
  403210:	mov	x20, xzr
  403214:	mov	w16, wzr
  403218:	mov	w9, w8
  40321c:	b	403294 <__fxstatat@plt+0x1794>
  403220:	cbz	x26, 40322c <__fxstatat@plt+0x172c>
  403224:	mov	w8, #0x22                  	// #34
  403228:	strb	w8, [x24]
  40322c:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403230:	add	x8, x8, #0xe44
  403234:	mov	w20, #0x1                   	// #1
  403238:	stur	x8, [x29, #-56]
  40323c:	mov	w22, #0x1                   	// #1
  403240:	mov	w9, #0x1                   	// #1
  403244:	b	403290 <__fxstatat@plt+0x1790>
  403248:	mov	w8, #0x1                   	// #1
  40324c:	mov	w19, #0x1                   	// #1
  403250:	eor	w9, w19, #0x1
  403254:	orr	w8, w8, w9
  403258:	tbz	w19, #0, 403268 <__fxstatat@plt+0x1768>
  40325c:	mov	x20, xzr
  403260:	mov	w1, #0x2                   	// #2
  403264:	b	40327c <__fxstatat@plt+0x177c>
  403268:	cbz	x26, 403274 <__fxstatat@plt+0x1774>
  40326c:	mov	w9, #0x27                  	// #39
  403270:	strb	w9, [x24]
  403274:	mov	w1, #0x2                   	// #2
  403278:	mov	w20, #0x1                   	// #1
  40327c:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  403280:	add	x9, x9, #0x421
  403284:	stur	x9, [x29, #-56]
  403288:	mov	w22, #0x1                   	// #1
  40328c:	mov	w9, w8
  403290:	mov	w16, w19
  403294:	ldur	x8, [x29, #-48]
  403298:	mov	w14, w9
  40329c:	eor	w17, w16, #0x1
  4032a0:	stur	w17, [x29, #-60]
  4032a4:	cmp	x8, #0x0
  4032a8:	cset	w8, eq  // eq = none
  4032ac:	cmp	x22, #0x0
  4032b0:	cset	w9, ne  // ne = any
  4032b4:	cmp	w1, #0x2
  4032b8:	cset	w10, ne  // ne = any
  4032bc:	and	w13, w10, w14
  4032c0:	and	w11, w9, w16
  4032c4:	orr	w10, w10, w17
  4032c8:	and	w17, w9, w13
  4032cc:	orr	w9, w13, w16
  4032d0:	eor	w9, w9, #0x1
  4032d4:	cset	w12, eq  // eq = none
  4032d8:	orr	w8, w8, w9
  4032dc:	mov	x25, xzr
  4032e0:	and	w11, w14, w11
  4032e4:	stur	w10, [x29, #-84]
  4032e8:	and	w10, w12, w16
  4032ec:	stur	w8, [x29, #-24]
  4032f0:	eor	w8, w14, #0x1
  4032f4:	str	w11, [sp, #72]
  4032f8:	str	w10, [sp, #92]
  4032fc:	stur	w14, [x29, #-64]
  403300:	str	w8, [sp, #76]
  403304:	stp	w16, w1, [x29, #-32]
  403308:	stur	w17, [x29, #-36]
  40330c:	b	403314 <__fxstatat@plt+0x1814>
  403310:	add	x25, x25, #0x1
  403314:	cmn	x23, #0x1
  403318:	b.eq	40332c <__fxstatat@plt+0x182c>  // b.none
  40331c:	cmp	x25, x23
  403320:	cset	w8, eq  // eq = none
  403324:	tbz	w8, #0, 40333c <__fxstatat@plt+0x183c>
  403328:	b	403b90 <__fxstatat@plt+0x2090>
  40332c:	ldrb	w8, [x21, x25]
  403330:	cmp	w8, #0x0
  403334:	cset	w8, eq  // eq = none
  403338:	tbnz	w8, #0, 403b90 <__fxstatat@plt+0x2090>
  40333c:	cbz	w17, 403378 <__fxstatat@plt+0x1878>
  403340:	cmp	x22, #0x2
  403344:	add	x19, x25, x22
  403348:	b.cc	403370 <__fxstatat@plt+0x1870>  // b.lo, b.ul, b.last
  40334c:	cmn	x23, #0x1
  403350:	b.ne	403370 <__fxstatat@plt+0x1870>  // b.any
  403354:	mov	x0, x21
  403358:	mov	w23, w15
  40335c:	bl	401730 <strlen@plt>
  403360:	ldp	w17, w16, [x29, #-36]
  403364:	ldur	w1, [x29, #-28]
  403368:	mov	w15, w23
  40336c:	mov	x23, x0
  403370:	cmp	x19, x23
  403374:	b.ls	4034b4 <__fxstatat@plt+0x19b4>  // b.plast
  403378:	mov	w28, wzr
  40337c:	ldrb	w19, [x21, x25]
  403380:	cmp	w19, #0x7e
  403384:	b.hi	4035e8 <__fxstatat@plt+0x1ae8>  // b.pmore
  403388:	adrp	x14, 40a000 <__fxstatat@plt+0x8500>
  40338c:	add	x14, x14, #0xcf3
  403390:	adr	x13, 4033b4 <__fxstatat@plt+0x18b4>
  403394:	ldrb	w10, [x14, x19]
  403398:	add	x13, x13, x10, lsl #2
  40339c:	mov	w11, wzr
  4033a0:	mov	w9, wzr
  4033a4:	mov	w8, #0x1                   	// #1
  4033a8:	mov	w12, #0x6e                  	// #110
  4033ac:	mov	w10, #0x61                  	// #97
  4033b0:	br	x13
  4033b4:	ldur	w10, [x29, #-24]
  4033b8:	tbnz	w10, #0, 4033d8 <__fxstatat@plt+0x18d8>
  4033bc:	ldur	x11, [x29, #-48]
  4033c0:	ubfx	w10, w19, #5, #3
  4033c4:	ldr	w10, [x11, w10, uxtw #2]
  4033c8:	lsr	w10, w10, w19
  4033cc:	tbz	w10, #0, 4033d8 <__fxstatat@plt+0x18d8>
  4033d0:	mov	w10, w19
  4033d4:	b	4033e0 <__fxstatat@plt+0x18e0>
  4033d8:	mov	w10, w19
  4033dc:	tbz	w28, #0, 403458 <__fxstatat@plt+0x1958>
  4033e0:	tbz	w16, #0, 4033ec <__fxstatat@plt+0x18ec>
  4033e4:	mov	w10, #0x10                  	// #16
  4033e8:	b	4034a4 <__fxstatat@plt+0x19a4>
  4033ec:	cmp	w1, #0x2
  4033f0:	cset	w9, ne  // ne = any
  4033f4:	orr	w9, w9, w27
  4033f8:	tbnz	w9, #0, 40343c <__fxstatat@plt+0x193c>
  4033fc:	cmp	x20, x26
  403400:	b.cs	40340c <__fxstatat@plt+0x190c>  // b.hs, b.nlast
  403404:	mov	w9, #0x27                  	// #39
  403408:	strb	w9, [x24, x20]
  40340c:	add	x9, x20, #0x1
  403410:	cmp	x9, x26
  403414:	b.cs	403420 <__fxstatat@plt+0x1920>  // b.hs, b.nlast
  403418:	mov	w11, #0x24                  	// #36
  40341c:	strb	w11, [x24, x9]
  403420:	add	x9, x20, #0x2
  403424:	cmp	x9, x26
  403428:	b.cs	403434 <__fxstatat@plt+0x1934>  // b.hs, b.nlast
  40342c:	mov	w11, #0x27                  	// #39
  403430:	strb	w11, [x24, x9]
  403434:	add	x20, x20, #0x3
  403438:	mov	w27, #0x1                   	// #1
  40343c:	cmp	x20, x26
  403440:	b.cs	40344c <__fxstatat@plt+0x194c>  // b.hs, b.nlast
  403444:	mov	w9, #0x5c                  	// #92
  403448:	strb	w9, [x24, x20]
  40344c:	add	x20, x20, #0x1
  403450:	mov	w9, #0x1                   	// #1
  403454:	mov	w19, w10
  403458:	tbnz	w9, #0, 40348c <__fxstatat@plt+0x198c>
  40345c:	tbz	w27, #0, 40348c <__fxstatat@plt+0x198c>
  403460:	cmp	x20, x26
  403464:	b.cs	403470 <__fxstatat@plt+0x1970>  // b.hs, b.nlast
  403468:	mov	w9, #0x27                  	// #39
  40346c:	strb	w9, [x24, x20]
  403470:	add	x9, x20, #0x1
  403474:	cmp	x9, x26
  403478:	b.cs	403484 <__fxstatat@plt+0x1984>  // b.hs, b.nlast
  40347c:	mov	w10, #0x27                  	// #39
  403480:	strb	w10, [x24, x9]
  403484:	mov	w27, wzr
  403488:	add	x20, x20, #0x2
  40348c:	cmp	x20, x26
  403490:	b.cs	403498 <__fxstatat@plt+0x1998>  // b.hs, b.nlast
  403494:	strb	w19, [x24, x20]
  403498:	mov	w10, wzr
  40349c:	add	x20, x20, #0x1
  4034a0:	and	w15, w15, w8
  4034a4:	cbz	w10, 403310 <__fxstatat@plt+0x1810>
  4034a8:	cmp	w10, #0xf
  4034ac:	b.eq	403310 <__fxstatat@plt+0x1810>  // b.none
  4034b0:	b	403c14 <__fxstatat@plt+0x2114>
  4034b4:	ldur	x1, [x29, #-56]
  4034b8:	add	x0, x21, x25
  4034bc:	mov	x2, x22
  4034c0:	mov	w19, w15
  4034c4:	bl	401890 <bcmp@plt>
  4034c8:	ldur	w9, [x29, #-60]
  4034cc:	cmp	w0, #0x0
  4034d0:	cset	w8, ne  // ne = any
  4034d4:	cset	w28, eq  // eq = none
  4034d8:	orr	w8, w8, w9
  4034dc:	tbz	w8, #0, 4034f0 <__fxstatat@plt+0x19f0>
  4034e0:	ldp	w16, w1, [x29, #-32]
  4034e4:	ldur	w17, [x29, #-36]
  4034e8:	mov	w15, w19
  4034ec:	b	40337c <__fxstatat@plt+0x187c>
  4034f0:	ldp	w16, w1, [x29, #-32]
  4034f4:	ldur	w17, [x29, #-36]
  4034f8:	mov	w10, #0x10                  	// #16
  4034fc:	mov	w15, w19
  403500:	b	4034a4 <__fxstatat@plt+0x19a4>
  403504:	cmp	x23, #0x1
  403508:	b.eq	40352c <__fxstatat@plt+0x1a2c>  // b.none
  40350c:	cmn	x23, #0x1
  403510:	b.ne	403530 <__fxstatat@plt+0x1a30>  // b.any
  403514:	ldrb	w8, [x21, #1]
  403518:	cbz	w8, 40352c <__fxstatat@plt+0x1a2c>
  40351c:	mov	w9, wzr
  403520:	mov	w8, wzr
  403524:	mov	x23, #0xffffffffffffffff    	// #-1
  403528:	b	4033b4 <__fxstatat@plt+0x18b4>
  40352c:	cbz	x25, 40353c <__fxstatat@plt+0x1a3c>
  403530:	mov	w9, wzr
  403534:	mov	w8, wzr
  403538:	b	4033b4 <__fxstatat@plt+0x18b4>
  40353c:	mov	w11, #0x1                   	// #1
  403540:	cmp	w1, #0x2
  403544:	b.ne	40354c <__fxstatat@plt+0x1a4c>  // b.any
  403548:	tbnz	w16, #0, 4033e4 <__fxstatat@plt+0x18e4>
  40354c:	mov	w9, wzr
  403550:	mov	w8, w11
  403554:	b	4033b4 <__fxstatat@plt+0x18b4>
  403558:	cmp	w1, #0x2
  40355c:	b.ne	403618 <__fxstatat@plt+0x1b18>  // b.any
  403560:	tbnz	w16, #0, 4033e4 <__fxstatat@plt+0x18e4>
  403564:	b	403624 <__fxstatat@plt+0x1b24>
  403568:	mov	w10, #0x66                  	// #102
  40356c:	b	40363c <__fxstatat@plt+0x1b3c>
  403570:	mov	w12, #0x74                  	// #116
  403574:	b	403630 <__fxstatat@plt+0x1b30>
  403578:	mov	w10, #0x62                  	// #98
  40357c:	b	40363c <__fxstatat@plt+0x1b3c>
  403580:	mov	w12, #0x72                  	// #114
  403584:	b	403630 <__fxstatat@plt+0x1b30>
  403588:	ldur	w8, [x29, #-64]
  40358c:	tbz	w8, #0, 403650 <__fxstatat@plt+0x1b50>
  403590:	tbnz	w16, #0, 4033e4 <__fxstatat@plt+0x18e4>
  403594:	cmp	w1, #0x2
  403598:	cset	w8, ne  // ne = any
  40359c:	orr	w8, w8, w27
  4035a0:	tbz	w8, #0, 403ab0 <__fxstatat@plt+0x1fb0>
  4035a4:	mov	x9, x20
  4035a8:	b	403af0 <__fxstatat@plt+0x1ff0>
  4035ac:	cmp	w1, #0x5
  4035b0:	b.eq	4037cc <__fxstatat@plt+0x1ccc>  // b.none
  4035b4:	cmp	w1, #0x2
  4035b8:	b.ne	403530 <__fxstatat@plt+0x1a30>  // b.any
  4035bc:	tbz	w16, #0, 403530 <__fxstatat@plt+0x1a30>
  4035c0:	b	4033e4 <__fxstatat@plt+0x18e4>
  4035c4:	mov	w10, #0x76                  	// #118
  4035c8:	b	40363c <__fxstatat@plt+0x1b3c>
  4035cc:	cmp	w1, #0x2
  4035d0:	b.ne	403660 <__fxstatat@plt+0x1b60>  // b.any
  4035d4:	tbz	w16, #0, 4038b0 <__fxstatat@plt+0x1db0>
  4035d8:	mov	w8, #0x1                   	// #1
  4035dc:	mov	w10, #0x10                  	// #16
  4035e0:	str	w8, [sp, #88]
  4035e4:	b	4034a4 <__fxstatat@plt+0x19a4>
  4035e8:	ldr	x8, [sp, #56]
  4035ec:	str	w15, [sp, #52]
  4035f0:	str	x24, [sp, #40]
  4035f4:	cmp	x8, #0x1
  4035f8:	b.ne	403668 <__fxstatat@plt+0x1b68>  // b.any
  4035fc:	bl	401980 <__ctype_b_loc@plt>
  403600:	ldr	x8, [x0]
  403604:	ldur	w1, [x29, #-28]
  403608:	mov	w24, #0x1                   	// #1
  40360c:	ldrh	w8, [x8, x19, lsl #1]
  403610:	ubfx	w10, w8, #14, #1
  403614:	b	403930 <__fxstatat@plt+0x1e30>
  403618:	ldr	w8, [sp, #72]
  40361c:	mov	w12, w19
  403620:	tbz	w8, #0, 403630 <__fxstatat@plt+0x1b30>
  403624:	mov	w9, wzr
  403628:	mov	w8, wzr
  40362c:	b	403458 <__fxstatat@plt+0x1958>
  403630:	ldur	w8, [x29, #-84]
  403634:	mov	w10, w12
  403638:	tbz	w8, #0, 4033e4 <__fxstatat@plt+0x18e4>
  40363c:	ldur	w11, [x29, #-64]
  403640:	mov	w9, wzr
  403644:	mov	w8, wzr
  403648:	tbz	w11, #0, 4033b4 <__fxstatat@plt+0x18b4>
  40364c:	b	4033e0 <__fxstatat@plt+0x18e0>
  403650:	ldr	w8, [sp, #64]
  403654:	tbz	w8, #0, 403530 <__fxstatat@plt+0x1a30>
  403658:	mov	w10, #0xf                   	// #15
  40365c:	b	4034a4 <__fxstatat@plt+0x19a4>
  403660:	mov	w9, wzr
  403664:	b	40391c <__fxstatat@plt+0x1e1c>
  403668:	cmn	x23, #0x1
  40366c:	str	x22, [sp, #16]
  403670:	stur	xzr, [x29, #-16]
  403674:	b.ne	403684 <__fxstatat@plt+0x1b84>  // b.any
  403678:	mov	x0, x21
  40367c:	bl	401730 <strlen@plt>
  403680:	mov	x23, x0
  403684:	sub	x8, x23, x25
  403688:	str	x8, [sp, #8]
  40368c:	add	x8, x21, x25
  403690:	str	x8, [sp, #32]
  403694:	ldur	x8, [x29, #-72]
  403698:	mov	x24, xzr
  40369c:	add	x8, x8, x25
  4036a0:	str	x8, [sp, #24]
  4036a4:	mov	w8, #0x1                   	// #1
  4036a8:	str	w8, [sp, #68]
  4036ac:	add	x8, x24, x25
  4036b0:	add	x1, x21, x8
  4036b4:	sub	x2, x23, x8
  4036b8:	sub	x0, x29, #0x14
  4036bc:	sub	x3, x29, #0x10
  4036c0:	mov	w22, w27
  4036c4:	bl	4073f8 <__fxstatat@plt+0x58f8>
  4036c8:	cbz	x0, 403720 <__fxstatat@plt+0x1c20>
  4036cc:	mov	x27, x0
  4036d0:	cmn	x0, #0x1
  4036d4:	b.eq	40371c <__fxstatat@plt+0x1c1c>  // b.none
  4036d8:	cmn	x27, #0x2
  4036dc:	b.ne	403728 <__fxstatat@plt+0x1c28>  // b.any
  4036e0:	add	x8, x24, x25
  4036e4:	cmp	x8, x23
  4036e8:	mov	w27, w22
  4036ec:	b.cs	403710 <__fxstatat@plt+0x1c10>  // b.hs, b.nlast
  4036f0:	ldr	x9, [sp, #32]
  4036f4:	ldrb	w8, [x9, x24]
  4036f8:	cbz	w8, 403710 <__fxstatat@plt+0x1c10>
  4036fc:	add	x24, x24, #0x1
  403700:	add	x8, x25, x24
  403704:	cmp	x8, x23
  403708:	b.cc	4036f4 <__fxstatat@plt+0x1bf4>  // b.lo, b.ul, b.last
  40370c:	ldr	x24, [sp, #8]
  403710:	str	wzr, [sp, #68]
  403714:	mov	w10, #0x34                  	// #52
  403718:	b	4037b8 <__fxstatat@plt+0x1cb8>
  40371c:	str	wzr, [sp, #68]
  403720:	mov	w10, #0x34                  	// #52
  403724:	b	4037b4 <__fxstatat@plt+0x1cb4>
  403728:	ldr	w8, [sp, #92]
  40372c:	cbz	w8, 403790 <__fxstatat@plt+0x1c90>
  403730:	cmp	x27, #0x2
  403734:	b.cc	403788 <__fxstatat@plt+0x1c88>  // b.lo, b.ul, b.last
  403738:	ldr	x9, [sp, #24]
  40373c:	sub	x8, x27, #0x1
  403740:	add	x9, x9, x24
  403744:	b	403754 <__fxstatat@plt+0x1c54>
  403748:	subs	x8, x8, #0x1
  40374c:	add	x9, x9, #0x1
  403750:	b.eq	403788 <__fxstatat@plt+0x1c88>  // b.none
  403754:	ldrb	w10, [x9]
  403758:	sub	w10, w10, #0x5b
  40375c:	cmp	w10, #0x21
  403760:	b.hi	403748 <__fxstatat@plt+0x1c48>  // b.pmore
  403764:	mov	w11, #0x1                   	// #1
  403768:	lsl	x10, x11, x10
  40376c:	mov	x11, #0x2b                  	// #43
  403770:	movk	x11, #0x2, lsl #32
  403774:	tst	x10, x11
  403778:	b.eq	403748 <__fxstatat@plt+0x1c48>  // b.none
  40377c:	mov	w10, #0x10                  	// #16
  403780:	cbnz	w10, 4037b4 <__fxstatat@plt+0x1cb4>
  403784:	b	403790 <__fxstatat@plt+0x1c90>
  403788:	mov	w10, wzr
  40378c:	cbnz	w10, 4037b4 <__fxstatat@plt+0x1cb4>
  403790:	ldur	w0, [x29, #-20]
  403794:	bl	401aa0 <iswprint@plt>
  403798:	ldr	w9, [sp, #68]
  40379c:	cmp	w0, #0x0
  4037a0:	cset	w8, ne  // ne = any
  4037a4:	mov	w10, wzr
  4037a8:	and	w9, w9, w8
  4037ac:	add	x24, x27, x24
  4037b0:	str	w9, [sp, #68]
  4037b4:	mov	w27, w22
  4037b8:	cbnz	w10, 403880 <__fxstatat@plt+0x1d80>
  4037bc:	sub	x0, x29, #0x10
  4037c0:	bl	401920 <mbsinit@plt>
  4037c4:	cbz	w0, 4036ac <__fxstatat@plt+0x1bac>
  4037c8:	b	403888 <__fxstatat@plt+0x1d88>
  4037cc:	ldr	w8, [sp, #64]
  4037d0:	tbz	w8, #2, 403530 <__fxstatat@plt+0x1a30>
  4037d4:	add	x10, x25, #0x2
  4037d8:	cmp	x10, x23
  4037dc:	b.cs	403530 <__fxstatat@plt+0x1a30>  // b.hs, b.nlast
  4037e0:	add	x8, x25, x21
  4037e4:	ldrb	w8, [x8, #1]
  4037e8:	cmp	w8, #0x3f
  4037ec:	b.ne	403530 <__fxstatat@plt+0x1a30>  // b.any
  4037f0:	ldrb	w11, [x21, x10]
  4037f4:	mov	w9, wzr
  4037f8:	cmp	w11, #0x3e
  4037fc:	b.hi	403b88 <__fxstatat@plt+0x2088>  // b.pmore
  403800:	mov	w8, #0x1                   	// #1
  403804:	mov	x12, #0xa38200000000        	// #179778741075968
  403808:	lsl	x8, x8, x11
  40380c:	movk	x12, #0x7000, lsl #48
  403810:	tst	x8, x12
  403814:	b.eq	403b88 <__fxstatat@plt+0x2088>  // b.none
  403818:	tbnz	w16, #0, 4033e4 <__fxstatat@plt+0x18e4>
  40381c:	cmp	x20, x26
  403820:	b.cs	40382c <__fxstatat@plt+0x1d2c>  // b.hs, b.nlast
  403824:	mov	w8, #0x3f                  	// #63
  403828:	strb	w8, [x24, x20]
  40382c:	add	x8, x20, #0x1
  403830:	cmp	x8, x26
  403834:	b.cs	403840 <__fxstatat@plt+0x1d40>  // b.hs, b.nlast
  403838:	mov	w9, #0x22                  	// #34
  40383c:	strb	w9, [x24, x8]
  403840:	add	x8, x20, #0x2
  403844:	cmp	x8, x26
  403848:	b.cs	403854 <__fxstatat@plt+0x1d54>  // b.hs, b.nlast
  40384c:	mov	w9, #0x22                  	// #34
  403850:	strb	w9, [x24, x8]
  403854:	add	x8, x20, #0x3
  403858:	cmp	x8, x26
  40385c:	b.cs	403868 <__fxstatat@plt+0x1d68>  // b.hs, b.nlast
  403860:	mov	w9, #0x3f                  	// #63
  403864:	strb	w9, [x24, x8]
  403868:	mov	w9, wzr
  40386c:	mov	w8, wzr
  403870:	add	x20, x20, #0x4
  403874:	mov	x25, x10
  403878:	mov	w19, w11
  40387c:	b	4033b4 <__fxstatat@plt+0x18b4>
  403880:	cmp	w10, #0x34
  403884:	b.ne	40388c <__fxstatat@plt+0x1d8c>  // b.any
  403888:	mov	w10, wzr
  40388c:	ldp	w16, w1, [x29, #-32]
  403890:	ldr	w15, [sp, #52]
  403894:	ldr	x22, [sp, #16]
  403898:	ldur	w17, [x29, #-36]
  40389c:	cbz	w10, 40392c <__fxstatat@plt+0x1e2c>
  4038a0:	ldr	x24, [sp, #40]
  4038a4:	mov	w11, wzr
  4038a8:	mov	w8, wzr
  4038ac:	b	403b6c <__fxstatat@plt+0x206c>
  4038b0:	ldur	x10, [x29, #-80]
  4038b4:	cmp	x26, #0x0
  4038b8:	cset	w8, eq  // eq = none
  4038bc:	cmp	x10, #0x0
  4038c0:	cset	w9, ne  // ne = any
  4038c4:	orr	w8, w9, w8
  4038c8:	cmp	w8, #0x0
  4038cc:	csel	x10, x10, x26, ne  // ne = any
  4038d0:	csel	x26, x26, xzr, ne  // ne = any
  4038d4:	cmp	x20, x26
  4038d8:	stur	x10, [x29, #-80]
  4038dc:	b.cs	4038e8 <__fxstatat@plt+0x1de8>  // b.hs, b.nlast
  4038e0:	mov	w8, #0x27                  	// #39
  4038e4:	strb	w8, [x24, x20]
  4038e8:	add	x8, x20, #0x1
  4038ec:	cmp	x8, x26
  4038f0:	b.cs	4038fc <__fxstatat@plt+0x1dfc>  // b.hs, b.nlast
  4038f4:	mov	w9, #0x5c                  	// #92
  4038f8:	strb	w9, [x24, x8]
  4038fc:	add	x8, x20, #0x2
  403900:	cmp	x8, x26
  403904:	b.cs	403910 <__fxstatat@plt+0x1e10>  // b.hs, b.nlast
  403908:	mov	w9, #0x27                  	// #39
  40390c:	strb	w9, [x24, x8]
  403910:	mov	w27, wzr
  403914:	mov	w9, wzr
  403918:	add	x20, x20, #0x3
  40391c:	mov	w8, #0x1                   	// #1
  403920:	str	w8, [sp, #88]
  403924:	mov	w8, #0x1                   	// #1
  403928:	b	4033b4 <__fxstatat@plt+0x18b4>
  40392c:	ldr	w10, [sp, #68]
  403930:	ldr	w9, [sp, #76]
  403934:	and	w8, w10, #0x1
  403938:	cmp	x24, #0x1
  40393c:	orr	w9, w10, w9
  403940:	b.hi	403960 <__fxstatat@plt+0x1e60>  // b.pmore
  403944:	tbz	w9, #0, 403960 <__fxstatat@plt+0x1e60>
  403948:	ldr	x24, [sp, #40]
  40394c:	ldr	w15, [sp, #52]
  403950:	ldp	w17, w16, [x29, #-36]
  403954:	mov	w11, wzr
  403958:	mov	w10, wzr
  40395c:	b	403b6c <__fxstatat@plt+0x206c>
  403960:	add	x10, x24, x25
  403964:	ldr	x24, [sp, #40]
  403968:	ldr	w15, [sp, #52]
  40396c:	ldp	w17, w16, [x29, #-36]
  403970:	mov	w11, wzr
  403974:	b	403988 <__fxstatat@plt+0x1e88>
  403978:	ldur	x13, [x29, #-72]
  40397c:	add	x20, x20, #0x1
  403980:	ldrb	w19, [x13, x25]
  403984:	mov	x25, x12
  403988:	tbz	w9, #0, 4039ac <__fxstatat@plt+0x1eac>
  40398c:	tbz	w28, #0, 403a54 <__fxstatat@plt+0x1f54>
  403990:	cmp	x20, x26
  403994:	b.cs	4039a0 <__fxstatat@plt+0x1ea0>  // b.hs, b.nlast
  403998:	mov	w12, #0x5c                  	// #92
  40399c:	strb	w12, [x24, x20]
  4039a0:	mov	w28, wzr
  4039a4:	add	x20, x20, #0x1
  4039a8:	b	403a54 <__fxstatat@plt+0x1f54>
  4039ac:	tbnz	w16, #0, 403b68 <__fxstatat@plt+0x2068>
  4039b0:	cmp	w1, #0x2
  4039b4:	cset	w11, ne  // ne = any
  4039b8:	orr	w11, w11, w27
  4039bc:	tbnz	w11, #0, 403a00 <__fxstatat@plt+0x1f00>
  4039c0:	cmp	x20, x26
  4039c4:	b.cs	4039d0 <__fxstatat@plt+0x1ed0>  // b.hs, b.nlast
  4039c8:	mov	w11, #0x27                  	// #39
  4039cc:	strb	w11, [x24, x20]
  4039d0:	add	x11, x20, #0x1
  4039d4:	cmp	x11, x26
  4039d8:	b.cs	4039e4 <__fxstatat@plt+0x1ee4>  // b.hs, b.nlast
  4039dc:	mov	w12, #0x24                  	// #36
  4039e0:	strb	w12, [x24, x11]
  4039e4:	add	x11, x20, #0x2
  4039e8:	cmp	x11, x26
  4039ec:	b.cs	4039f8 <__fxstatat@plt+0x1ef8>  // b.hs, b.nlast
  4039f0:	mov	w12, #0x27                  	// #39
  4039f4:	strb	w12, [x24, x11]
  4039f8:	add	x20, x20, #0x3
  4039fc:	mov	w27, #0x1                   	// #1
  403a00:	cmp	x20, x26
  403a04:	b.cs	403a10 <__fxstatat@plt+0x1f10>  // b.hs, b.nlast
  403a08:	mov	w11, #0x5c                  	// #92
  403a0c:	strb	w11, [x24, x20]
  403a10:	add	x11, x20, #0x1
  403a14:	cmp	x11, x26
  403a18:	b.cs	403a28 <__fxstatat@plt+0x1f28>  // b.hs, b.nlast
  403a1c:	mov	w12, #0x30                  	// #48
  403a20:	bfxil	w12, w19, #6, #2
  403a24:	strb	w12, [x24, x11]
  403a28:	add	x11, x20, #0x2
  403a2c:	cmp	x11, x26
  403a30:	b.cs	403a40 <__fxstatat@plt+0x1f40>  // b.hs, b.nlast
  403a34:	mov	w12, #0x30                  	// #48
  403a38:	bfxil	w12, w19, #3, #3
  403a3c:	strb	w12, [x24, x11]
  403a40:	mov	w12, #0x30                  	// #48
  403a44:	bfxil	w12, w19, #0, #3
  403a48:	add	x20, x20, #0x3
  403a4c:	mov	w11, #0x1                   	// #1
  403a50:	mov	w19, w12
  403a54:	add	x12, x25, #0x1
  403a58:	cmp	x10, x12
  403a5c:	b.ls	403aa8 <__fxstatat@plt+0x1fa8>  // b.plast
  403a60:	and	w13, w11, #0x1
  403a64:	orn	w13, w13, w27
  403a68:	tbnz	w13, #0, 403a98 <__fxstatat@plt+0x1f98>
  403a6c:	cmp	x20, x26
  403a70:	b.cs	403a7c <__fxstatat@plt+0x1f7c>  // b.hs, b.nlast
  403a74:	mov	w13, #0x27                  	// #39
  403a78:	strb	w13, [x24, x20]
  403a7c:	add	x13, x20, #0x1
  403a80:	cmp	x13, x26
  403a84:	b.cs	403a90 <__fxstatat@plt+0x1f90>  // b.hs, b.nlast
  403a88:	mov	w14, #0x27                  	// #39
  403a8c:	strb	w14, [x24, x13]
  403a90:	mov	w27, wzr
  403a94:	add	x20, x20, #0x2
  403a98:	cmp	x20, x26
  403a9c:	b.cs	403978 <__fxstatat@plt+0x1e78>  // b.hs, b.nlast
  403aa0:	strb	w19, [x24, x20]
  403aa4:	b	403978 <__fxstatat@plt+0x1e78>
  403aa8:	mov	w10, #0x2c                  	// #44
  403aac:	b	403b6c <__fxstatat@plt+0x206c>
  403ab0:	cmp	x20, x26
  403ab4:	b.cs	403ac0 <__fxstatat@plt+0x1fc0>  // b.hs, b.nlast
  403ab8:	mov	w8, #0x27                  	// #39
  403abc:	strb	w8, [x24, x20]
  403ac0:	add	x8, x20, #0x1
  403ac4:	cmp	x8, x26
  403ac8:	b.cs	403ad4 <__fxstatat@plt+0x1fd4>  // b.hs, b.nlast
  403acc:	mov	w9, #0x24                  	// #36
  403ad0:	strb	w9, [x24, x8]
  403ad4:	add	x8, x20, #0x2
  403ad8:	cmp	x8, x26
  403adc:	b.cs	403ae8 <__fxstatat@plt+0x1fe8>  // b.hs, b.nlast
  403ae0:	mov	w9, #0x27                  	// #39
  403ae4:	strb	w9, [x24, x8]
  403ae8:	add	x9, x20, #0x3
  403aec:	mov	w27, #0x1                   	// #1
  403af0:	cmp	x9, x26
  403af4:	b.cs	403b00 <__fxstatat@plt+0x2000>  // b.hs, b.nlast
  403af8:	mov	w8, #0x5c                  	// #92
  403afc:	strb	w8, [x24, x9]
  403b00:	cmp	w1, #0x2
  403b04:	add	x20, x9, #0x1
  403b08:	b.eq	403b58 <__fxstatat@plt+0x2058>  // b.none
  403b0c:	add	x8, x25, #0x1
  403b10:	cmp	x8, x23
  403b14:	b.cs	403b58 <__fxstatat@plt+0x2058>  // b.hs, b.nlast
  403b18:	ldrb	w8, [x21, x8]
  403b1c:	sub	w8, w8, #0x30
  403b20:	cmp	w8, #0x9
  403b24:	b.hi	403b58 <__fxstatat@plt+0x2058>  // b.pmore
  403b28:	cmp	x20, x26
  403b2c:	b.cs	403b38 <__fxstatat@plt+0x2038>  // b.hs, b.nlast
  403b30:	mov	w8, #0x30                  	// #48
  403b34:	strb	w8, [x24, x20]
  403b38:	add	x8, x9, #0x2
  403b3c:	cmp	x8, x26
  403b40:	b.cs	403b4c <__fxstatat@plt+0x204c>  // b.hs, b.nlast
  403b44:	mov	w10, #0x30                  	// #48
  403b48:	strb	w10, [x24, x8]
  403b4c:	mov	w8, wzr
  403b50:	add	x20, x9, #0x3
  403b54:	b	403b5c <__fxstatat@plt+0x205c>
  403b58:	mov	w8, wzr
  403b5c:	mov	w9, #0x1                   	// #1
  403b60:	mov	w19, #0x30                  	// #48
  403b64:	b	4033b4 <__fxstatat@plt+0x18b4>
  403b68:	mov	w10, #0x10                  	// #16
  403b6c:	cmp	w8, #0x0
  403b70:	cset	w8, ne  // ne = any
  403b74:	cmp	w10, #0x2c
  403b78:	and	w9, w11, #0x1
  403b7c:	b.eq	403458 <__fxstatat@plt+0x1958>  // b.none
  403b80:	cbz	w10, 4033b4 <__fxstatat@plt+0x18b4>
  403b84:	b	4034a4 <__fxstatat@plt+0x19a4>
  403b88:	mov	w8, w9
  403b8c:	b	4033b4 <__fxstatat@plt+0x18b4>
  403b90:	cmp	x20, #0x0
  403b94:	cset	w8, eq  // eq = none
  403b98:	cmp	w1, #0x2
  403b9c:	cset	w9, eq  // eq = none
  403ba0:	and	w8, w9, w8
  403ba4:	and	w8, w16, w8
  403ba8:	tbnz	w8, #0, 403c1c <__fxstatat@plt+0x211c>
  403bac:	ldur	w9, [x29, #-64]
  403bb0:	cmp	w1, #0x2
  403bb4:	cset	w8, ne  // ne = any
  403bb8:	orr	w8, w16, w8
  403bbc:	tbnz	w8, #0, 403bf0 <__fxstatat@plt+0x20f0>
  403bc0:	ldr	w8, [sp, #88]
  403bc4:	eor	w8, w8, #0x1
  403bc8:	tbnz	w8, #0, 403bf0 <__fxstatat@plt+0x20f0>
  403bcc:	tbnz	w15, #0, 403cbc <__fxstatat@plt+0x21bc>
  403bd0:	ldur	x8, [x29, #-80]
  403bd4:	cbz	x8, 403bf0 <__fxstatat@plt+0x20f0>
  403bd8:	mov	w28, w27
  403bdc:	ldur	x27, [x29, #-80]
  403be0:	mov	w1, #0x2                   	// #2
  403be4:	mov	w8, w9
  403be8:	mov	w19, w16
  403bec:	cbz	x26, 403108 <__fxstatat@plt+0x1608>
  403bf0:	ldur	x10, [x29, #-56]
  403bf4:	cmp	x10, #0x0
  403bf8:	cset	w8, eq  // eq = none
  403bfc:	orr	w8, w8, w16
  403c00:	tbnz	w8, #0, 403cac <__fxstatat@plt+0x21ac>
  403c04:	ldrb	w9, [x10]
  403c08:	cbz	w9, 403cac <__fxstatat@plt+0x21ac>
  403c0c:	add	x8, x10, #0x1
  403c10:	b	403c78 <__fxstatat@plt+0x2178>
  403c14:	cmp	w10, #0x10
  403c18:	b.ne	403c88 <__fxstatat@plt+0x2188>  // b.any
  403c1c:	ldur	w8, [x29, #-64]
  403c20:	mov	w9, #0x4                   	// #4
  403c24:	mov	x0, x24
  403c28:	mov	x2, x21
  403c2c:	tst	w8, #0x1
  403c30:	mov	w8, #0x2                   	// #2
  403c34:	csel	w8, w9, w8, ne  // ne = any
  403c38:	cmp	w1, #0x2
  403c3c:	csel	w4, w8, w1, eq  // eq = none
  403c40:	ldr	w8, [sp, #64]
  403c44:	mov	x1, x26
  403c48:	mov	x3, x23
  403c4c:	mov	x6, xzr
  403c50:	and	w5, w8, #0xfffffffd
  403c54:	ldr	x8, [sp, #96]
  403c58:	str	x8, [sp]
  403c5c:	ldr	x7, [sp, #80]
  403c60:	bl	403088 <__fxstatat@plt+0x1588>
  403c64:	mov	x20, x0
  403c68:	b	403c88 <__fxstatat@plt+0x2188>
  403c6c:	ldrb	w9, [x8], #1
  403c70:	add	x20, x20, #0x1
  403c74:	cbz	w9, 403cac <__fxstatat@plt+0x21ac>
  403c78:	cmp	x20, x26
  403c7c:	b.cs	403c6c <__fxstatat@plt+0x216c>  // b.hs, b.nlast
  403c80:	strb	w9, [x24, x20]
  403c84:	b	403c6c <__fxstatat@plt+0x216c>
  403c88:	mov	x0, x20
  403c8c:	ldp	x20, x19, [sp, #272]
  403c90:	ldp	x22, x21, [sp, #256]
  403c94:	ldp	x24, x23, [sp, #240]
  403c98:	ldp	x26, x25, [sp, #224]
  403c9c:	ldp	x28, x27, [sp, #208]
  403ca0:	ldp	x29, x30, [sp, #192]
  403ca4:	add	sp, sp, #0x120
  403ca8:	ret
  403cac:	cmp	x20, x26
  403cb0:	b.cs	403c88 <__fxstatat@plt+0x2188>  // b.hs, b.nlast
  403cb4:	strb	wzr, [x24, x20]
  403cb8:	b	403c88 <__fxstatat@plt+0x2188>
  403cbc:	ldr	x8, [sp, #96]
  403cc0:	ldur	x1, [x29, #-80]
  403cc4:	ldr	w5, [sp, #64]
  403cc8:	ldur	x6, [x29, #-48]
  403ccc:	mov	w4, #0x5                   	// #5
  403cd0:	mov	x0, x24
  403cd4:	mov	x2, x21
  403cd8:	mov	x3, x23
  403cdc:	b	403c58 <__fxstatat@plt+0x2158>
  403ce0:	bl	401910 <abort@plt>
  403ce4:	stp	x29, x30, [sp, #-16]!
  403ce8:	mov	x3, x2
  403cec:	mov	x2, xzr
  403cf0:	mov	x29, sp
  403cf4:	bl	403d00 <__fxstatat@plt+0x2200>
  403cf8:	ldp	x29, x30, [sp], #16
  403cfc:	ret
  403d00:	sub	sp, sp, #0x70
  403d04:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403d08:	add	x8, x8, #0x330
  403d0c:	cmp	x3, #0x0
  403d10:	stp	x29, x30, [sp, #16]
  403d14:	stp	x28, x27, [sp, #32]
  403d18:	stp	x26, x25, [sp, #48]
  403d1c:	stp	x24, x23, [sp, #64]
  403d20:	stp	x22, x21, [sp, #80]
  403d24:	stp	x20, x19, [sp, #96]
  403d28:	add	x29, sp, #0x10
  403d2c:	mov	x19, x2
  403d30:	mov	x22, x1
  403d34:	mov	x23, x0
  403d38:	csel	x21, x8, x3, eq  // eq = none
  403d3c:	bl	401ad0 <__errno_location@plt>
  403d40:	ldp	w4, w8, [x21]
  403d44:	cmp	x19, #0x0
  403d48:	ldp	x7, x9, [x21, #40]
  403d4c:	ldr	w28, [x0]
  403d50:	cset	w10, eq  // eq = none
  403d54:	orr	w25, w8, w10
  403d58:	add	x26, x21, #0x8
  403d5c:	mov	x24, x0
  403d60:	mov	x0, xzr
  403d64:	mov	x1, xzr
  403d68:	mov	x2, x23
  403d6c:	mov	x3, x22
  403d70:	mov	w5, w25
  403d74:	mov	x6, x26
  403d78:	str	x9, [sp]
  403d7c:	bl	403088 <__fxstatat@plt+0x1588>
  403d80:	add	x27, x0, #0x1
  403d84:	mov	x20, x0
  403d88:	mov	x0, x27
  403d8c:	bl	405230 <__fxstatat@plt+0x3730>
  403d90:	ldr	w4, [x21]
  403d94:	ldp	x7, x8, [x21, #40]
  403d98:	mov	x1, x27
  403d9c:	mov	x2, x23
  403da0:	mov	x3, x22
  403da4:	mov	w5, w25
  403da8:	mov	x6, x26
  403dac:	mov	x21, x0
  403db0:	str	x8, [sp]
  403db4:	bl	403088 <__fxstatat@plt+0x1588>
  403db8:	str	w28, [x24]
  403dbc:	cbz	x19, 403dc4 <__fxstatat@plt+0x22c4>
  403dc0:	str	x20, [x19]
  403dc4:	mov	x0, x21
  403dc8:	ldp	x20, x19, [sp, #96]
  403dcc:	ldp	x22, x21, [sp, #80]
  403dd0:	ldp	x24, x23, [sp, #64]
  403dd4:	ldp	x26, x25, [sp, #48]
  403dd8:	ldp	x28, x27, [sp, #32]
  403ddc:	ldp	x29, x30, [sp, #16]
  403de0:	add	sp, sp, #0x70
  403de4:	ret
  403de8:	stp	x29, x30, [sp, #-64]!
  403dec:	stp	x20, x19, [sp, #48]
  403df0:	adrp	x20, 41c000 <__fxstatat@plt+0x1a500>
  403df4:	stp	x22, x21, [sp, #32]
  403df8:	ldr	w8, [x20, #576]
  403dfc:	adrp	x21, 41c000 <__fxstatat@plt+0x1a500>
  403e00:	ldr	x19, [x21, #568]
  403e04:	str	x23, [sp, #16]
  403e08:	cmp	w8, #0x2
  403e0c:	mov	x29, sp
  403e10:	b.lt	403e34 <__fxstatat@plt+0x2334>  // b.tstop
  403e14:	add	x22, x19, #0x18
  403e18:	mov	w23, #0x1                   	// #1
  403e1c:	ldr	x0, [x22], #16
  403e20:	bl	4019b0 <free@plt>
  403e24:	ldrsw	x8, [x20, #576]
  403e28:	add	x23, x23, #0x1
  403e2c:	cmp	x23, x8
  403e30:	b.lt	403e1c <__fxstatat@plt+0x231c>  // b.tstop
  403e34:	ldr	x0, [x19, #8]
  403e38:	adrp	x23, 41c000 <__fxstatat@plt+0x1a500>
  403e3c:	add	x23, x23, #0x368
  403e40:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  403e44:	cmp	x0, x23
  403e48:	add	x22, x22, #0x248
  403e4c:	b.eq	403e5c <__fxstatat@plt+0x235c>  // b.none
  403e50:	bl	4019b0 <free@plt>
  403e54:	mov	w8, #0x100                 	// #256
  403e58:	stp	x8, x23, [x22]
  403e5c:	cmp	x19, x22
  403e60:	b.eq	403e70 <__fxstatat@plt+0x2370>  // b.none
  403e64:	mov	x0, x19
  403e68:	bl	4019b0 <free@plt>
  403e6c:	str	x22, [x21, #568]
  403e70:	mov	w8, #0x1                   	// #1
  403e74:	str	w8, [x20, #576]
  403e78:	ldp	x20, x19, [sp, #48]
  403e7c:	ldp	x22, x21, [sp, #32]
  403e80:	ldr	x23, [sp, #16]
  403e84:	ldp	x29, x30, [sp], #64
  403e88:	ret
  403e8c:	stp	x29, x30, [sp, #-16]!
  403e90:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  403e94:	add	x3, x3, #0x330
  403e98:	mov	x2, #0xffffffffffffffff    	// #-1
  403e9c:	mov	x29, sp
  403ea0:	bl	403eac <__fxstatat@plt+0x23ac>
  403ea4:	ldp	x29, x30, [sp], #16
  403ea8:	ret
  403eac:	sub	sp, sp, #0x80
  403eb0:	stp	x29, x30, [sp, #32]
  403eb4:	add	x29, sp, #0x20
  403eb8:	stp	x28, x27, [sp, #48]
  403ebc:	stp	x26, x25, [sp, #64]
  403ec0:	stp	x24, x23, [sp, #80]
  403ec4:	stp	x22, x21, [sp, #96]
  403ec8:	stp	x20, x19, [sp, #112]
  403ecc:	mov	x22, x3
  403ed0:	stur	x2, [x29, #-8]
  403ed4:	mov	x21, x1
  403ed8:	mov	w23, w0
  403edc:	bl	401ad0 <__errno_location@plt>
  403ee0:	tbnz	w23, #31, 404030 <__fxstatat@plt+0x2530>
  403ee4:	adrp	x25, 41c000 <__fxstatat@plt+0x1a500>
  403ee8:	ldr	w8, [x25, #576]
  403eec:	adrp	x28, 41c000 <__fxstatat@plt+0x1a500>
  403ef0:	ldr	w20, [x0]
  403ef4:	ldr	x27, [x28, #568]
  403ef8:	mov	x19, x0
  403efc:	cmp	w8, w23
  403f00:	b.gt	403f6c <__fxstatat@plt+0x246c>
  403f04:	mov	w8, #0x7fffffff            	// #2147483647
  403f08:	cmp	w23, w8
  403f0c:	stur	w20, [x29, #-12]
  403f10:	b.eq	404034 <__fxstatat@plt+0x2534>  // b.none
  403f14:	adrp	x20, 41c000 <__fxstatat@plt+0x1a500>
  403f18:	add	x20, x20, #0x248
  403f1c:	add	w26, w23, #0x1
  403f20:	cmp	x27, x20
  403f24:	csel	x0, xzr, x27, eq  // eq = none
  403f28:	sbfiz	x1, x26, #4, #32
  403f2c:	bl	405180 <__fxstatat@plt+0x3680>
  403f30:	mov	x24, x0
  403f34:	cmp	x27, x20
  403f38:	str	x0, [x28, #568]
  403f3c:	b.ne	403f48 <__fxstatat@plt+0x2448>  // b.any
  403f40:	ldr	q0, [x20]
  403f44:	str	q0, [x24]
  403f48:	ldrsw	x8, [x25, #576]
  403f4c:	mov	w1, wzr
  403f50:	add	x0, x24, x8, lsl #4
  403f54:	sub	w8, w26, w8
  403f58:	sbfiz	x2, x8, #4, #32
  403f5c:	bl	401870 <memset@plt>
  403f60:	ldur	w20, [x29, #-12]
  403f64:	mov	x27, x24
  403f68:	str	w26, [x25, #576]
  403f6c:	add	x28, x27, w23, sxtw #4
  403f70:	mov	x27, x28
  403f74:	ldr	x26, [x28]
  403f78:	ldr	x23, [x27, #8]!
  403f7c:	ldp	w4, w8, [x22]
  403f80:	ldp	x7, x9, [x22, #40]
  403f84:	ldur	x3, [x29, #-8]
  403f88:	add	x24, x22, #0x8
  403f8c:	orr	w25, w8, #0x1
  403f90:	mov	x0, x23
  403f94:	mov	x1, x26
  403f98:	mov	x2, x21
  403f9c:	mov	w5, w25
  403fa0:	mov	x6, x24
  403fa4:	str	x9, [sp]
  403fa8:	bl	403088 <__fxstatat@plt+0x1588>
  403fac:	cmp	x26, x0
  403fb0:	b.hi	404008 <__fxstatat@plt+0x2508>  // b.pmore
  403fb4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403fb8:	add	x8, x8, #0x368
  403fbc:	add	x26, x0, #0x1
  403fc0:	cmp	x23, x8
  403fc4:	str	x26, [x28]
  403fc8:	b.eq	403fd4 <__fxstatat@plt+0x24d4>  // b.none
  403fcc:	mov	x0, x23
  403fd0:	bl	4019b0 <free@plt>
  403fd4:	mov	x0, x26
  403fd8:	bl	405230 <__fxstatat@plt+0x3730>
  403fdc:	str	x0, [x27]
  403fe0:	ldr	w4, [x22]
  403fe4:	ldp	x7, x8, [x22, #40]
  403fe8:	ldur	x3, [x29, #-8]
  403fec:	mov	x1, x26
  403ff0:	mov	x2, x21
  403ff4:	mov	w5, w25
  403ff8:	mov	x6, x24
  403ffc:	mov	x23, x0
  404000:	str	x8, [sp]
  404004:	bl	403088 <__fxstatat@plt+0x1588>
  404008:	str	w20, [x19]
  40400c:	mov	x0, x23
  404010:	ldp	x20, x19, [sp, #112]
  404014:	ldp	x22, x21, [sp, #96]
  404018:	ldp	x24, x23, [sp, #80]
  40401c:	ldp	x26, x25, [sp, #64]
  404020:	ldp	x28, x27, [sp, #48]
  404024:	ldp	x29, x30, [sp, #32]
  404028:	add	sp, sp, #0x80
  40402c:	ret
  404030:	bl	401910 <abort@plt>
  404034:	bl	40532c <__fxstatat@plt+0x382c>
  404038:	stp	x29, x30, [sp, #-16]!
  40403c:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404040:	add	x3, x3, #0x330
  404044:	mov	x29, sp
  404048:	bl	403eac <__fxstatat@plt+0x23ac>
  40404c:	ldp	x29, x30, [sp], #16
  404050:	ret
  404054:	stp	x29, x30, [sp, #-16]!
  404058:	mov	x1, x0
  40405c:	mov	w0, wzr
  404060:	mov	x29, sp
  404064:	bl	403e8c <__fxstatat@plt+0x238c>
  404068:	ldp	x29, x30, [sp], #16
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-16]!
  404074:	mov	x2, x1
  404078:	mov	x1, x0
  40407c:	mov	w0, wzr
  404080:	mov	x29, sp
  404084:	bl	404038 <__fxstatat@plt+0x2538>
  404088:	ldp	x29, x30, [sp], #16
  40408c:	ret
  404090:	sub	sp, sp, #0x60
  404094:	stp	x20, x19, [sp, #80]
  404098:	mov	w20, w0
  40409c:	add	x8, sp, #0x8
  4040a0:	mov	w0, w1
  4040a4:	stp	x29, x30, [sp, #64]
  4040a8:	add	x29, sp, #0x40
  4040ac:	mov	x19, x2
  4040b0:	bl	4040d8 <__fxstatat@plt+0x25d8>
  4040b4:	add	x3, sp, #0x8
  4040b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4040bc:	mov	w0, w20
  4040c0:	mov	x1, x19
  4040c4:	bl	403eac <__fxstatat@plt+0x23ac>
  4040c8:	ldp	x20, x19, [sp, #80]
  4040cc:	ldp	x29, x30, [sp, #64]
  4040d0:	add	sp, sp, #0x60
  4040d4:	ret
  4040d8:	stp	x29, x30, [sp, #-16]!
  4040dc:	movi	v0.2d, #0x0
  4040e0:	cmp	w0, #0xa
  4040e4:	mov	x29, sp
  4040e8:	str	xzr, [x8, #48]
  4040ec:	stp	q0, q0, [x8, #16]
  4040f0:	str	q0, [x8]
  4040f4:	b.eq	404104 <__fxstatat@plt+0x2604>  // b.none
  4040f8:	str	w0, [x8]
  4040fc:	ldp	x29, x30, [sp], #16
  404100:	ret
  404104:	bl	401910 <abort@plt>
  404108:	sub	sp, sp, #0x70
  40410c:	str	x21, [sp, #80]
  404110:	mov	w21, w0
  404114:	add	x8, sp, #0x8
  404118:	mov	w0, w1
  40411c:	stp	x29, x30, [sp, #64]
  404120:	stp	x20, x19, [sp, #96]
  404124:	add	x29, sp, #0x40
  404128:	mov	x19, x3
  40412c:	mov	x20, x2
  404130:	bl	4040d8 <__fxstatat@plt+0x25d8>
  404134:	add	x3, sp, #0x8
  404138:	mov	w0, w21
  40413c:	mov	x1, x20
  404140:	mov	x2, x19
  404144:	bl	403eac <__fxstatat@plt+0x23ac>
  404148:	ldp	x20, x19, [sp, #96]
  40414c:	ldr	x21, [sp, #80]
  404150:	ldp	x29, x30, [sp, #64]
  404154:	add	sp, sp, #0x70
  404158:	ret
  40415c:	stp	x29, x30, [sp, #-16]!
  404160:	mov	x2, x1
  404164:	mov	w1, w0
  404168:	mov	w0, wzr
  40416c:	mov	x29, sp
  404170:	bl	404090 <__fxstatat@plt+0x2590>
  404174:	ldp	x29, x30, [sp], #16
  404178:	ret
  40417c:	stp	x29, x30, [sp, #-16]!
  404180:	mov	x3, x2
  404184:	mov	x2, x1
  404188:	mov	w1, w0
  40418c:	mov	w0, wzr
  404190:	mov	x29, sp
  404194:	bl	404108 <__fxstatat@plt+0x2608>
  404198:	ldp	x29, x30, [sp], #16
  40419c:	ret
  4041a0:	sub	sp, sp, #0x60
  4041a4:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  4041a8:	add	x9, x9, #0x330
  4041ac:	ldp	q0, q1, [x9]
  4041b0:	ldr	q2, [x9, #32]
  4041b4:	ldr	x9, [x9, #48]
  4041b8:	mov	w8, w2
  4041bc:	stp	x20, x19, [sp, #80]
  4041c0:	mov	x19, x1
  4041c4:	mov	x20, x0
  4041c8:	mov	x0, sp
  4041cc:	mov	w2, #0x1                   	// #1
  4041d0:	mov	w1, w8
  4041d4:	stp	x29, x30, [sp, #64]
  4041d8:	add	x29, sp, #0x40
  4041dc:	stp	q0, q1, [sp]
  4041e0:	str	q2, [sp, #32]
  4041e4:	str	x9, [sp, #48]
  4041e8:	bl	402f6c <__fxstatat@plt+0x146c>
  4041ec:	mov	x3, sp
  4041f0:	mov	w0, wzr
  4041f4:	mov	x1, x20
  4041f8:	mov	x2, x19
  4041fc:	bl	403eac <__fxstatat@plt+0x23ac>
  404200:	ldp	x20, x19, [sp, #80]
  404204:	ldp	x29, x30, [sp, #64]
  404208:	add	sp, sp, #0x60
  40420c:	ret
  404210:	stp	x29, x30, [sp, #-16]!
  404214:	mov	w2, w1
  404218:	mov	x1, #0xffffffffffffffff    	// #-1
  40421c:	mov	x29, sp
  404220:	bl	4041a0 <__fxstatat@plt+0x26a0>
  404224:	ldp	x29, x30, [sp], #16
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-16]!
  404230:	mov	w1, #0x3a                  	// #58
  404234:	mov	x29, sp
  404238:	bl	404210 <__fxstatat@plt+0x2710>
  40423c:	ldp	x29, x30, [sp], #16
  404240:	ret
  404244:	stp	x29, x30, [sp, #-16]!
  404248:	mov	w2, #0x3a                  	// #58
  40424c:	mov	x29, sp
  404250:	bl	4041a0 <__fxstatat@plt+0x26a0>
  404254:	ldp	x29, x30, [sp], #16
  404258:	ret
  40425c:	sub	sp, sp, #0x60
  404260:	stp	x20, x19, [sp, #80]
  404264:	mov	w20, w0
  404268:	add	x8, sp, #0x8
  40426c:	mov	w0, w1
  404270:	stp	x29, x30, [sp, #64]
  404274:	add	x29, sp, #0x40
  404278:	mov	x19, x2
  40427c:	bl	4040d8 <__fxstatat@plt+0x25d8>
  404280:	add	x0, sp, #0x8
  404284:	mov	w1, #0x3a                  	// #58
  404288:	mov	w2, #0x1                   	// #1
  40428c:	bl	402f6c <__fxstatat@plt+0x146c>
  404290:	add	x3, sp, #0x8
  404294:	mov	x2, #0xffffffffffffffff    	// #-1
  404298:	mov	w0, w20
  40429c:	mov	x1, x19
  4042a0:	bl	403eac <__fxstatat@plt+0x23ac>
  4042a4:	ldp	x20, x19, [sp, #80]
  4042a8:	ldp	x29, x30, [sp, #64]
  4042ac:	add	sp, sp, #0x60
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-16]!
  4042b8:	mov	x4, #0xffffffffffffffff    	// #-1
  4042bc:	mov	x29, sp
  4042c0:	bl	4042cc <__fxstatat@plt+0x27cc>
  4042c4:	ldp	x29, x30, [sp], #16
  4042c8:	ret
  4042cc:	sub	sp, sp, #0x70
  4042d0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4042d4:	add	x8, x8, #0x330
  4042d8:	ldp	q0, q1, [x8]
  4042dc:	ldr	q2, [x8, #32]
  4042e0:	ldr	x8, [x8, #48]
  4042e4:	str	x21, [sp, #80]
  4042e8:	mov	w21, w0
  4042ec:	mov	x0, sp
  4042f0:	stp	x29, x30, [sp, #64]
  4042f4:	stp	x20, x19, [sp, #96]
  4042f8:	add	x29, sp, #0x40
  4042fc:	mov	x19, x4
  404300:	mov	x20, x3
  404304:	stp	q0, q1, [sp]
  404308:	str	q2, [sp, #32]
  40430c:	str	x8, [sp, #48]
  404310:	bl	402fc4 <__fxstatat@plt+0x14c4>
  404314:	mov	x3, sp
  404318:	mov	w0, w21
  40431c:	mov	x1, x20
  404320:	mov	x2, x19
  404324:	bl	403eac <__fxstatat@plt+0x23ac>
  404328:	ldp	x20, x19, [sp, #96]
  40432c:	ldr	x21, [sp, #80]
  404330:	ldp	x29, x30, [sp, #64]
  404334:	add	sp, sp, #0x70
  404338:	ret
  40433c:	stp	x29, x30, [sp, #-16]!
  404340:	mov	x3, x2
  404344:	mov	x2, x1
  404348:	mov	x1, x0
  40434c:	mov	w0, wzr
  404350:	mov	x29, sp
  404354:	bl	4042b4 <__fxstatat@plt+0x27b4>
  404358:	ldp	x29, x30, [sp], #16
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-16]!
  404364:	mov	x4, x3
  404368:	mov	x3, x2
  40436c:	mov	x2, x1
  404370:	mov	x1, x0
  404374:	mov	w0, wzr
  404378:	mov	x29, sp
  40437c:	bl	4042cc <__fxstatat@plt+0x27cc>
  404380:	ldp	x29, x30, [sp], #16
  404384:	ret
  404388:	stp	x29, x30, [sp, #-16]!
  40438c:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404390:	add	x3, x3, #0x258
  404394:	mov	x29, sp
  404398:	bl	403eac <__fxstatat@plt+0x23ac>
  40439c:	ldp	x29, x30, [sp], #16
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-16]!
  4043a8:	mov	x2, x1
  4043ac:	mov	x1, x0
  4043b0:	mov	w0, wzr
  4043b4:	mov	x29, sp
  4043b8:	bl	404388 <__fxstatat@plt+0x2888>
  4043bc:	ldp	x29, x30, [sp], #16
  4043c0:	ret
  4043c4:	stp	x29, x30, [sp, #-16]!
  4043c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4043cc:	mov	x29, sp
  4043d0:	bl	404388 <__fxstatat@plt+0x2888>
  4043d4:	ldp	x29, x30, [sp], #16
  4043d8:	ret
  4043dc:	stp	x29, x30, [sp, #-16]!
  4043e0:	mov	x1, x0
  4043e4:	mov	w0, wzr
  4043e8:	mov	x29, sp
  4043ec:	bl	4043c4 <__fxstatat@plt+0x28c4>
  4043f0:	ldp	x29, x30, [sp], #16
  4043f4:	ret
  4043f8:	stp	x29, x30, [sp, #-48]!
  4043fc:	stp	x20, x19, [sp, #32]
  404400:	mov	x20, x0
  404404:	mov	w19, w1
  404408:	mov	w2, #0x5                   	// #5
  40440c:	mov	x0, xzr
  404410:	mov	x1, x20
  404414:	str	x21, [sp, #16]
  404418:	mov	x29, sp
  40441c:	bl	401a70 <dcgettext@plt>
  404420:	cmp	x0, x20
  404424:	b.ne	4044b0 <__fxstatat@plt+0x29b0>  // b.any
  404428:	bl	408f48 <__fxstatat@plt+0x7448>
  40442c:	mov	w1, #0x55                  	// #85
  404430:	mov	w2, #0x54                  	// #84
  404434:	mov	w3, #0x46                  	// #70
  404438:	mov	w4, #0x2d                  	// #45
  40443c:	mov	w5, #0x38                  	// #56
  404440:	mov	w6, wzr
  404444:	mov	w7, wzr
  404448:	mov	x21, x0
  40444c:	bl	4044dc <__fxstatat@plt+0x29dc>
  404450:	cbz	w0, 40446c <__fxstatat@plt+0x296c>
  404454:	ldrb	w8, [x20]
  404458:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  40445c:	adrp	x10, 40a000 <__fxstatat@plt+0x8500>
  404460:	add	x9, x9, #0xe4c
  404464:	add	x10, x10, #0xe48
  404468:	b	4044a8 <__fxstatat@plt+0x29a8>
  40446c:	mov	w1, #0x47                  	// #71
  404470:	mov	w2, #0x42                  	// #66
  404474:	mov	w3, #0x31                  	// #49
  404478:	mov	w4, #0x38                  	// #56
  40447c:	mov	w5, #0x30                  	// #48
  404480:	mov	w6, #0x33                  	// #51
  404484:	mov	w7, #0x30                  	// #48
  404488:	mov	x0, x21
  40448c:	bl	4044dc <__fxstatat@plt+0x29dc>
  404490:	cbz	w0, 4044c0 <__fxstatat@plt+0x29c0>
  404494:	ldrb	w8, [x20]
  404498:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  40449c:	adrp	x10, 40a000 <__fxstatat@plt+0x8500>
  4044a0:	add	x9, x9, #0xe54
  4044a4:	add	x10, x10, #0xe50
  4044a8:	cmp	w8, #0x60
  4044ac:	csel	x0, x10, x9, eq  // eq = none
  4044b0:	ldp	x20, x19, [sp, #32]
  4044b4:	ldr	x21, [sp, #16]
  4044b8:	ldp	x29, x30, [sp], #48
  4044bc:	ret
  4044c0:	adrp	x8, 40b000 <__fxstatat@plt+0x9500>
  4044c4:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  4044c8:	add	x8, x8, #0x421
  4044cc:	add	x9, x9, #0xe44
  4044d0:	cmp	w19, #0x9
  4044d4:	csel	x0, x9, x8, eq  // eq = none
  4044d8:	b	4044b0 <__fxstatat@plt+0x29b0>
  4044dc:	stp	x29, x30, [sp, #-80]!
  4044e0:	stp	x26, x25, [sp, #16]
  4044e4:	mov	x25, x0
  4044e8:	and	w0, w1, #0xff
  4044ec:	stp	x24, x23, [sp, #32]
  4044f0:	stp	x22, x21, [sp, #48]
  4044f4:	stp	x20, x19, [sp, #64]
  4044f8:	mov	x29, sp
  4044fc:	mov	w19, w7
  404500:	mov	w20, w6
  404504:	mov	w21, w5
  404508:	mov	w22, w4
  40450c:	mov	w23, w3
  404510:	mov	w24, w2
  404514:	mov	w26, w1
  404518:	bl	407d1c <__fxstatat@plt+0x621c>
  40451c:	ldrb	w8, [x25]
  404520:	tbz	w0, #0, 404538 <__fxstatat@plt+0x2a38>
  404524:	and	w8, w8, #0xffffffdf
  404528:	cmp	w8, w26, uxtb
  40452c:	b.eq	404540 <__fxstatat@plt+0x2a40>  // b.none
  404530:	mov	w0, wzr
  404534:	b	404570 <__fxstatat@plt+0x2a70>
  404538:	cmp	w8, w26, uxtb
  40453c:	b.ne	404530 <__fxstatat@plt+0x2a30>  // b.any
  404540:	tst	w26, #0xff
  404544:	b.eq	40456c <__fxstatat@plt+0x2a6c>  // b.none
  404548:	mov	x0, x25
  40454c:	mov	w1, w24
  404550:	mov	w2, w23
  404554:	mov	w3, w22
  404558:	mov	w4, w21
  40455c:	mov	w5, w20
  404560:	mov	w6, w19
  404564:	bl	404588 <__fxstatat@plt+0x2a88>
  404568:	b	404570 <__fxstatat@plt+0x2a70>
  40456c:	mov	w0, #0x1                   	// #1
  404570:	ldp	x20, x19, [sp, #64]
  404574:	ldp	x22, x21, [sp, #48]
  404578:	ldp	x24, x23, [sp, #32]
  40457c:	ldp	x26, x25, [sp, #16]
  404580:	ldp	x29, x30, [sp], #80
  404584:	ret
  404588:	stp	x29, x30, [sp, #-80]!
  40458c:	stp	x24, x23, [sp, #32]
  404590:	mov	x24, x0
  404594:	and	w0, w1, #0xff
  404598:	str	x25, [sp, #16]
  40459c:	stp	x22, x21, [sp, #48]
  4045a0:	stp	x20, x19, [sp, #64]
  4045a4:	mov	x29, sp
  4045a8:	mov	w19, w6
  4045ac:	mov	w20, w5
  4045b0:	mov	w21, w4
  4045b4:	mov	w22, w3
  4045b8:	mov	w23, w2
  4045bc:	mov	w25, w1
  4045c0:	bl	407d1c <__fxstatat@plt+0x621c>
  4045c4:	ldrb	w8, [x24, #1]
  4045c8:	tbz	w0, #0, 4045e0 <__fxstatat@plt+0x2ae0>
  4045cc:	and	w8, w8, #0xffffffdf
  4045d0:	cmp	w8, w25, uxtb
  4045d4:	b.eq	4045e8 <__fxstatat@plt+0x2ae8>  // b.none
  4045d8:	mov	w0, wzr
  4045dc:	b	404614 <__fxstatat@plt+0x2b14>
  4045e0:	cmp	w8, w25, uxtb
  4045e4:	b.ne	4045d8 <__fxstatat@plt+0x2ad8>  // b.any
  4045e8:	tst	w25, #0xff
  4045ec:	b.eq	404610 <__fxstatat@plt+0x2b10>  // b.none
  4045f0:	mov	x0, x24
  4045f4:	mov	w1, w23
  4045f8:	mov	w2, w22
  4045fc:	mov	w3, w21
  404600:	mov	w4, w20
  404604:	mov	w5, w19
  404608:	bl	40462c <__fxstatat@plt+0x2b2c>
  40460c:	b	404614 <__fxstatat@plt+0x2b14>
  404610:	mov	w0, #0x1                   	// #1
  404614:	ldp	x20, x19, [sp, #64]
  404618:	ldp	x22, x21, [sp, #48]
  40461c:	ldp	x24, x23, [sp, #32]
  404620:	ldr	x25, [sp, #16]
  404624:	ldp	x29, x30, [sp], #80
  404628:	ret
  40462c:	stp	x29, x30, [sp, #-64]!
  404630:	stp	x24, x23, [sp, #16]
  404634:	mov	x23, x0
  404638:	and	w0, w1, #0xff
  40463c:	stp	x22, x21, [sp, #32]
  404640:	stp	x20, x19, [sp, #48]
  404644:	mov	x29, sp
  404648:	mov	w19, w5
  40464c:	mov	w20, w4
  404650:	mov	w21, w3
  404654:	mov	w22, w2
  404658:	mov	w24, w1
  40465c:	bl	407d1c <__fxstatat@plt+0x621c>
  404660:	ldrb	w8, [x23, #2]
  404664:	tbz	w0, #0, 40467c <__fxstatat@plt+0x2b7c>
  404668:	and	w8, w8, #0xffffffdf
  40466c:	cmp	w8, w24, uxtb
  404670:	b.eq	404684 <__fxstatat@plt+0x2b84>  // b.none
  404674:	mov	w0, wzr
  404678:	b	4046ac <__fxstatat@plt+0x2bac>
  40467c:	cmp	w8, w24, uxtb
  404680:	b.ne	404674 <__fxstatat@plt+0x2b74>  // b.any
  404684:	tst	w24, #0xff
  404688:	b.eq	4046a8 <__fxstatat@plt+0x2ba8>  // b.none
  40468c:	mov	x0, x23
  404690:	mov	w1, w22
  404694:	mov	w2, w21
  404698:	mov	w3, w20
  40469c:	mov	w4, w19
  4046a0:	bl	4046c0 <__fxstatat@plt+0x2bc0>
  4046a4:	b	4046ac <__fxstatat@plt+0x2bac>
  4046a8:	mov	w0, #0x1                   	// #1
  4046ac:	ldp	x20, x19, [sp, #48]
  4046b0:	ldp	x22, x21, [sp, #32]
  4046b4:	ldp	x24, x23, [sp, #16]
  4046b8:	ldp	x29, x30, [sp], #64
  4046bc:	ret
  4046c0:	stp	x29, x30, [sp, #-64]!
  4046c4:	stp	x22, x21, [sp, #32]
  4046c8:	mov	x22, x0
  4046cc:	and	w0, w1, #0xff
  4046d0:	str	x23, [sp, #16]
  4046d4:	stp	x20, x19, [sp, #48]
  4046d8:	mov	x29, sp
  4046dc:	mov	w19, w4
  4046e0:	mov	w20, w3
  4046e4:	mov	w21, w2
  4046e8:	mov	w23, w1
  4046ec:	bl	407d1c <__fxstatat@plt+0x621c>
  4046f0:	ldrb	w8, [x22, #3]
  4046f4:	tbz	w0, #0, 40470c <__fxstatat@plt+0x2c0c>
  4046f8:	and	w8, w8, #0xffffffdf
  4046fc:	cmp	w8, w23, uxtb
  404700:	b.eq	404714 <__fxstatat@plt+0x2c14>  // b.none
  404704:	mov	w0, wzr
  404708:	b	404738 <__fxstatat@plt+0x2c38>
  40470c:	cmp	w8, w23, uxtb
  404710:	b.ne	404704 <__fxstatat@plt+0x2c04>  // b.any
  404714:	tst	w23, #0xff
  404718:	b.eq	404734 <__fxstatat@plt+0x2c34>  // b.none
  40471c:	mov	x0, x22
  404720:	mov	w1, w21
  404724:	mov	w2, w20
  404728:	mov	w3, w19
  40472c:	bl	40474c <__fxstatat@plt+0x2c4c>
  404730:	b	404738 <__fxstatat@plt+0x2c38>
  404734:	mov	w0, #0x1                   	// #1
  404738:	ldp	x20, x19, [sp, #48]
  40473c:	ldp	x22, x21, [sp, #32]
  404740:	ldr	x23, [sp, #16]
  404744:	ldp	x29, x30, [sp], #64
  404748:	ret
  40474c:	stp	x29, x30, [sp, #-48]!
  404750:	stp	x22, x21, [sp, #16]
  404754:	mov	x21, x0
  404758:	and	w0, w1, #0xff
  40475c:	stp	x20, x19, [sp, #32]
  404760:	mov	x29, sp
  404764:	mov	w19, w3
  404768:	mov	w20, w2
  40476c:	mov	w22, w1
  404770:	bl	407d1c <__fxstatat@plt+0x621c>
  404774:	ldrb	w8, [x21, #4]
  404778:	tbz	w0, #0, 404790 <__fxstatat@plt+0x2c90>
  40477c:	and	w8, w8, #0xffffffdf
  404780:	cmp	w8, w22, uxtb
  404784:	b.eq	404798 <__fxstatat@plt+0x2c98>  // b.none
  404788:	mov	w0, wzr
  40478c:	b	4047b8 <__fxstatat@plt+0x2cb8>
  404790:	cmp	w8, w22, uxtb
  404794:	b.ne	404788 <__fxstatat@plt+0x2c88>  // b.any
  404798:	tst	w22, #0xff
  40479c:	b.eq	4047b4 <__fxstatat@plt+0x2cb4>  // b.none
  4047a0:	mov	x0, x21
  4047a4:	mov	w1, w20
  4047a8:	mov	w2, w19
  4047ac:	bl	4047c8 <__fxstatat@plt+0x2cc8>
  4047b0:	b	4047b8 <__fxstatat@plt+0x2cb8>
  4047b4:	mov	w0, #0x1                   	// #1
  4047b8:	ldp	x20, x19, [sp, #32]
  4047bc:	ldp	x22, x21, [sp, #16]
  4047c0:	ldp	x29, x30, [sp], #48
  4047c4:	ret
  4047c8:	stp	x29, x30, [sp, #-48]!
  4047cc:	stp	x20, x19, [sp, #32]
  4047d0:	mov	x20, x0
  4047d4:	and	w0, w1, #0xff
  4047d8:	str	x21, [sp, #16]
  4047dc:	mov	x29, sp
  4047e0:	mov	w19, w2
  4047e4:	mov	w21, w1
  4047e8:	bl	407d1c <__fxstatat@plt+0x621c>
  4047ec:	ldrb	w8, [x20, #5]
  4047f0:	tbz	w0, #0, 404808 <__fxstatat@plt+0x2d08>
  4047f4:	and	w8, w8, #0xffffffdf
  4047f8:	cmp	w8, w21, uxtb
  4047fc:	b.eq	404810 <__fxstatat@plt+0x2d10>  // b.none
  404800:	mov	w0, wzr
  404804:	b	40482c <__fxstatat@plt+0x2d2c>
  404808:	cmp	w8, w21, uxtb
  40480c:	b.ne	404800 <__fxstatat@plt+0x2d00>  // b.any
  404810:	tst	w21, #0xff
  404814:	b.eq	404828 <__fxstatat@plt+0x2d28>  // b.none
  404818:	mov	x0, x20
  40481c:	mov	w1, w19
  404820:	bl	40483c <__fxstatat@plt+0x2d3c>
  404824:	b	40482c <__fxstatat@plt+0x2d2c>
  404828:	mov	w0, #0x1                   	// #1
  40482c:	ldp	x20, x19, [sp, #32]
  404830:	ldr	x21, [sp, #16]
  404834:	ldp	x29, x30, [sp], #48
  404838:	ret
  40483c:	stp	x29, x30, [sp, #-32]!
  404840:	stp	x20, x19, [sp, #16]
  404844:	mov	x19, x0
  404848:	and	w0, w1, #0xff
  40484c:	mov	x29, sp
  404850:	mov	w20, w1
  404854:	bl	407d1c <__fxstatat@plt+0x621c>
  404858:	ldrb	w8, [x19, #6]
  40485c:	tbz	w0, #0, 404874 <__fxstatat@plt+0x2d74>
  404860:	and	w8, w8, #0xffffffdf
  404864:	cmp	w8, w20, uxtb
  404868:	b.eq	40487c <__fxstatat@plt+0x2d7c>  // b.none
  40486c:	mov	w0, wzr
  404870:	b	404894 <__fxstatat@plt+0x2d94>
  404874:	cmp	w8, w20, uxtb
  404878:	b.ne	40486c <__fxstatat@plt+0x2d6c>  // b.any
  40487c:	tst	w20, #0xff
  404880:	b.eq	404890 <__fxstatat@plt+0x2d90>  // b.none
  404884:	mov	x0, x19
  404888:	bl	4048a0 <__fxstatat@plt+0x2da0>
  40488c:	b	404894 <__fxstatat@plt+0x2d94>
  404890:	mov	w0, #0x1                   	// #1
  404894:	ldp	x20, x19, [sp, #16]
  404898:	ldp	x29, x30, [sp], #32
  40489c:	ret
  4048a0:	stp	x29, x30, [sp, #-32]!
  4048a4:	str	x19, [sp, #16]
  4048a8:	mov	x19, x0
  4048ac:	mov	w0, wzr
  4048b0:	mov	x29, sp
  4048b4:	bl	407d1c <__fxstatat@plt+0x621c>
  4048b8:	ldrb	w8, [x19, #7]
  4048bc:	tbz	w0, #0, 4048d0 <__fxstatat@plt+0x2dd0>
  4048c0:	tst	w8, #0xffffffdf
  4048c4:	b.eq	4048d4 <__fxstatat@plt+0x2dd4>  // b.none
  4048c8:	mov	w0, wzr
  4048cc:	b	4048d8 <__fxstatat@plt+0x2dd8>
  4048d0:	cbnz	w8, 4048c8 <__fxstatat@plt+0x2dc8>
  4048d4:	mov	w0, #0x1                   	// #1
  4048d8:	ldr	x19, [sp, #16]
  4048dc:	ldp	x29, x30, [sp], #32
  4048e0:	ret
  4048e4:	sub	sp, sp, #0xa0
  4048e8:	str	x19, [sp, #144]
  4048ec:	mov	x19, x0
  4048f0:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  4048f4:	add	x0, x0, #0x4ac
  4048f8:	mov	x1, sp
  4048fc:	stp	x29, x30, [sp, #128]
  404900:	add	x29, sp, #0x80
  404904:	bl	409cf0 <__fxstatat@plt+0x81f0>
  404908:	cbz	w0, 404914 <__fxstatat@plt+0x2e14>
  40490c:	mov	x19, xzr
  404910:	b	404924 <__fxstatat@plt+0x2e24>
  404914:	ldr	x8, [sp, #8]
  404918:	str	x8, [x19]
  40491c:	ldr	x8, [sp]
  404920:	str	x8, [x19, #8]
  404924:	mov	x0, x19
  404928:	ldr	x19, [sp, #144]
  40492c:	ldp	x29, x30, [sp, #128]
  404930:	add	sp, sp, #0xa0
  404934:	ret
  404938:	stp	x29, x30, [sp, #-16]!
  40493c:	mov	x29, sp
  404940:	bl	401ad0 <__errno_location@plt>
  404944:	mov	w8, #0x5f                  	// #95
  404948:	str	w8, [x0]
  40494c:	mov	w0, wzr
  404950:	ldp	x29, x30, [sp], #16
  404954:	ret
  404958:	stp	x29, x30, [sp, #-16]!
  40495c:	mov	x29, sp
  404960:	bl	401ad0 <__errno_location@plt>
  404964:	mov	w8, #0x5f                  	// #95
  404968:	str	w8, [x0]
  40496c:	mov	x0, xzr
  404970:	ldp	x29, x30, [sp], #16
  404974:	ret
  404978:	ret
  40497c:	stp	x29, x30, [sp, #-16]!
  404980:	mov	x29, sp
  404984:	bl	401ad0 <__errno_location@plt>
  404988:	mov	x8, x0
  40498c:	mov	w9, #0x5f                  	// #95
  404990:	mov	w0, #0xffffffff            	// #-1
  404994:	str	w9, [x8]
  404998:	ldp	x29, x30, [sp], #16
  40499c:	ret
  4049a0:	stp	x29, x30, [sp, #-16]!
  4049a4:	mov	x29, sp
  4049a8:	bl	401ad0 <__errno_location@plt>
  4049ac:	mov	x8, x0
  4049b0:	mov	w9, #0x5f                  	// #95
  4049b4:	mov	w0, #0xffffffff            	// #-1
  4049b8:	str	w9, [x8]
  4049bc:	ldp	x29, x30, [sp], #16
  4049c0:	ret
  4049c4:	stp	x29, x30, [sp, #-16]!
  4049c8:	mov	x29, sp
  4049cc:	bl	401ad0 <__errno_location@plt>
  4049d0:	mov	x8, x0
  4049d4:	mov	w9, #0x5f                  	// #95
  4049d8:	mov	w0, #0xffffffff            	// #-1
  4049dc:	str	w9, [x8]
  4049e0:	ldp	x29, x30, [sp], #16
  4049e4:	ret
  4049e8:	stp	x29, x30, [sp, #-16]!
  4049ec:	mov	x29, sp
  4049f0:	bl	401ad0 <__errno_location@plt>
  4049f4:	mov	x8, x0
  4049f8:	mov	w9, #0x5f                  	// #95
  4049fc:	mov	w0, #0xffffffff            	// #-1
  404a00:	str	w9, [x8]
  404a04:	ldp	x29, x30, [sp], #16
  404a08:	ret
  404a0c:	stp	x29, x30, [sp, #-16]!
  404a10:	mov	x29, sp
  404a14:	bl	401ad0 <__errno_location@plt>
  404a18:	mov	w8, #0x5f                  	// #95
  404a1c:	str	w8, [x0]
  404a20:	mov	x0, xzr
  404a24:	ldp	x29, x30, [sp], #16
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-16]!
  404a30:	mov	x29, sp
  404a34:	bl	401ad0 <__errno_location@plt>
  404a38:	mov	w8, #0x5f                  	// #95
  404a3c:	str	w8, [x0]
  404a40:	mov	x0, xzr
  404a44:	ldp	x29, x30, [sp], #16
  404a48:	ret
  404a4c:	stp	x29, x30, [sp, #-16]!
  404a50:	mov	x29, sp
  404a54:	bl	401ad0 <__errno_location@plt>
  404a58:	mov	w8, #0x5f                  	// #95
  404a5c:	str	w8, [x0]
  404a60:	mov	x0, xzr
  404a64:	ldp	x29, x30, [sp], #16
  404a68:	ret
  404a6c:	stp	x29, x30, [sp, #-16]!
  404a70:	mov	x29, sp
  404a74:	bl	401ad0 <__errno_location@plt>
  404a78:	mov	w8, #0x5f                  	// #95
  404a7c:	str	w8, [x0]
  404a80:	mov	x0, xzr
  404a84:	ldp	x29, x30, [sp], #16
  404a88:	ret
  404a8c:	stp	x29, x30, [sp, #-16]!
  404a90:	mov	x29, sp
  404a94:	bl	401ad0 <__errno_location@plt>
  404a98:	mov	x8, x0
  404a9c:	mov	w9, #0x5f                  	// #95
  404aa0:	mov	w0, #0xffffffff            	// #-1
  404aa4:	str	w9, [x8]
  404aa8:	ldp	x29, x30, [sp], #16
  404aac:	ret
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-16]!
  404ab8:	mov	x29, sp
  404abc:	bl	401ad0 <__errno_location@plt>
  404ac0:	mov	x8, x0
  404ac4:	mov	w9, #0x5f                  	// #95
  404ac8:	mov	w0, #0xffffffff            	// #-1
  404acc:	str	w9, [x8]
  404ad0:	ldp	x29, x30, [sp], #16
  404ad4:	ret
  404ad8:	stp	x29, x30, [sp, #-16]!
  404adc:	mov	x29, sp
  404ae0:	bl	401ad0 <__errno_location@plt>
  404ae4:	mov	x8, x0
  404ae8:	mov	w9, #0x5f                  	// #95
  404aec:	mov	w0, #0xffffffff            	// #-1
  404af0:	str	w9, [x8]
  404af4:	ldp	x29, x30, [sp], #16
  404af8:	ret
  404afc:	stp	x29, x30, [sp, #-16]!
  404b00:	mov	x29, sp
  404b04:	bl	401ad0 <__errno_location@plt>
  404b08:	mov	x8, x0
  404b0c:	mov	w9, #0x5f                  	// #95
  404b10:	mov	w0, #0xffffffff            	// #-1
  404b14:	str	w9, [x8]
  404b18:	ldp	x29, x30, [sp], #16
  404b1c:	ret
  404b20:	stp	x29, x30, [sp, #-16]!
  404b24:	mov	x29, sp
  404b28:	bl	401ad0 <__errno_location@plt>
  404b2c:	mov	x8, x0
  404b30:	mov	w9, #0x5f                  	// #95
  404b34:	mov	w0, #0xffffffff            	// #-1
  404b38:	str	w9, [x8]
  404b3c:	ldp	x29, x30, [sp], #16
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-16]!
  404b48:	mov	x29, sp
  404b4c:	bl	401ad0 <__errno_location@plt>
  404b50:	mov	x8, x0
  404b54:	mov	w9, #0x5f                  	// #95
  404b58:	mov	w0, #0xffffffff            	// #-1
  404b5c:	str	w9, [x8]
  404b60:	ldp	x29, x30, [sp], #16
  404b64:	ret
  404b68:	stp	x29, x30, [sp, #-16]!
  404b6c:	mov	x29, sp
  404b70:	bl	401ad0 <__errno_location@plt>
  404b74:	mov	x8, x0
  404b78:	mov	w9, #0x5f                  	// #95
  404b7c:	mov	w0, #0xffffffff            	// #-1
  404b80:	str	w9, [x8]
  404b84:	ldp	x29, x30, [sp], #16
  404b88:	ret
  404b8c:	stp	x29, x30, [sp, #-16]!
  404b90:	mov	x29, sp
  404b94:	bl	401ad0 <__errno_location@plt>
  404b98:	mov	x8, x0
  404b9c:	mov	w9, #0x5f                  	// #95
  404ba0:	mov	w0, #0xffffffff            	// #-1
  404ba4:	str	w9, [x8]
  404ba8:	ldp	x29, x30, [sp], #16
  404bac:	ret
  404bb0:	stp	x29, x30, [sp, #-16]!
  404bb4:	mov	x29, sp
  404bb8:	bl	401ad0 <__errno_location@plt>
  404bbc:	mov	x8, x0
  404bc0:	mov	w9, #0x5f                  	// #95
  404bc4:	mov	w0, #0xffffffff            	// #-1
  404bc8:	str	w9, [x8]
  404bcc:	ldp	x29, x30, [sp], #16
  404bd0:	ret
  404bd4:	stp	x29, x30, [sp, #-16]!
  404bd8:	mov	x29, sp
  404bdc:	bl	401ad0 <__errno_location@plt>
  404be0:	mov	x8, x0
  404be4:	mov	w9, #0x5f                  	// #95
  404be8:	mov	w0, #0xffffffff            	// #-1
  404bec:	str	w9, [x8]
  404bf0:	ldp	x29, x30, [sp], #16
  404bf4:	ret
  404bf8:	stp	x29, x30, [sp, #-16]!
  404bfc:	mov	x29, sp
  404c00:	bl	401ad0 <__errno_location@plt>
  404c04:	mov	x8, x0
  404c08:	mov	w9, #0x5f                  	// #95
  404c0c:	mov	w0, #0xffffffff            	// #-1
  404c10:	str	w9, [x8]
  404c14:	ldp	x29, x30, [sp], #16
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-16]!
  404c20:	mov	x29, sp
  404c24:	bl	401ad0 <__errno_location@plt>
  404c28:	mov	x8, x0
  404c2c:	mov	w9, #0x5f                  	// #95
  404c30:	mov	w0, #0xffffffff            	// #-1
  404c34:	str	w9, [x8]
  404c38:	ldp	x29, x30, [sp], #16
  404c3c:	ret
  404c40:	stp	x29, x30, [sp, #-16]!
  404c44:	mov	x29, sp
  404c48:	bl	401ad0 <__errno_location@plt>
  404c4c:	mov	x8, x0
  404c50:	mov	w9, #0x5f                  	// #95
  404c54:	mov	w0, #0xffffffff            	// #-1
  404c58:	str	w9, [x8]
  404c5c:	ldp	x29, x30, [sp], #16
  404c60:	ret
  404c64:	stp	x29, x30, [sp, #-16]!
  404c68:	mov	x29, sp
  404c6c:	bl	401ad0 <__errno_location@plt>
  404c70:	mov	x8, x0
  404c74:	mov	w9, #0x5f                  	// #95
  404c78:	mov	w0, #0xffffffff            	// #-1
  404c7c:	str	w9, [x8]
  404c80:	ldp	x29, x30, [sp], #16
  404c84:	ret
  404c88:	stp	x29, x30, [sp, #-16]!
  404c8c:	mov	x29, sp
  404c90:	bl	401ad0 <__errno_location@plt>
  404c94:	mov	w8, #0x5f                  	// #95
  404c98:	str	w8, [x0]
  404c9c:	mov	w0, wzr
  404ca0:	ldp	x29, x30, [sp], #16
  404ca4:	ret
  404ca8:	stp	x29, x30, [sp, #-16]!
  404cac:	mov	x29, sp
  404cb0:	bl	401ad0 <__errno_location@plt>
  404cb4:	mov	x8, x0
  404cb8:	mov	w9, #0x5f                  	// #95
  404cbc:	mov	w0, #0xffffffff            	// #-1
  404cc0:	str	w9, [x8]
  404cc4:	ldp	x29, x30, [sp], #16
  404cc8:	ret
  404ccc:	sub	sp, sp, #0x50
  404cd0:	str	x21, [sp, #48]
  404cd4:	stp	x20, x19, [sp, #64]
  404cd8:	mov	x21, x5
  404cdc:	mov	x20, x4
  404ce0:	mov	x5, x3
  404ce4:	mov	x4, x2
  404ce8:	mov	x19, x0
  404cec:	stp	x29, x30, [sp, #32]
  404cf0:	add	x29, sp, #0x20
  404cf4:	cbz	x1, 404d14 <__fxstatat@plt+0x3214>
  404cf8:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404cfc:	mov	x3, x1
  404d00:	add	x2, x2, #0xe61
  404d04:	mov	w1, #0x1                   	// #1
  404d08:	mov	x0, x19
  404d0c:	bl	401960 <__fprintf_chk@plt>
  404d10:	b	404d30 <__fxstatat@plt+0x3230>
  404d14:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404d18:	add	x2, x2, #0xe6d
  404d1c:	mov	w1, #0x1                   	// #1
  404d20:	mov	x0, x19
  404d24:	mov	x3, x4
  404d28:	mov	x4, x5
  404d2c:	bl	401960 <__fprintf_chk@plt>
  404d30:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404d34:	add	x1, x1, #0xe74
  404d38:	mov	w2, #0x5                   	// #5
  404d3c:	mov	x0, xzr
  404d40:	bl	401a70 <dcgettext@plt>
  404d44:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  404d48:	mov	x3, x0
  404d4c:	add	x2, x2, #0x13f
  404d50:	mov	w1, #0x1                   	// #1
  404d54:	mov	w4, #0x7e3                 	// #2019
  404d58:	mov	x0, x19
  404d5c:	bl	401960 <__fprintf_chk@plt>
  404d60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404d64:	add	x1, x1, #0xe78
  404d68:	mov	w2, #0x5                   	// #5
  404d6c:	mov	x0, xzr
  404d70:	bl	401a70 <dcgettext@plt>
  404d74:	mov	x1, x19
  404d78:	bl	401a80 <fputs_unlocked@plt>
  404d7c:	cmp	x21, #0x9
  404d80:	b.hi	404dc8 <__fxstatat@plt+0x32c8>  // b.pmore
  404d84:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  404d88:	add	x8, x8, #0xe57
  404d8c:	adr	x9, 404d9c <__fxstatat@plt+0x329c>
  404d90:	ldrb	w10, [x8, x21]
  404d94:	add	x9, x9, x10, lsl #2
  404d98:	br	x9
  404d9c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404da0:	add	x1, x1, #0xf44
  404da4:	mov	w2, #0x5                   	// #5
  404da8:	mov	x0, xzr
  404dac:	bl	401a70 <dcgettext@plt>
  404db0:	ldr	x3, [x20]
  404db4:	mov	x2, x0
  404db8:	mov	w1, #0x1                   	// #1
  404dbc:	mov	x0, x19
  404dc0:	bl	401960 <__fprintf_chk@plt>
  404dc4:	b	404f60 <__fxstatat@plt+0x3460>
  404dc8:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  404dcc:	add	x1, x1, #0x83
  404dd0:	b	404ef4 <__fxstatat@plt+0x33f4>
  404dd4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404dd8:	add	x1, x1, #0xf54
  404ddc:	mov	w2, #0x5                   	// #5
  404de0:	mov	x0, xzr
  404de4:	bl	401a70 <dcgettext@plt>
  404de8:	ldp	x3, x4, [x20]
  404dec:	mov	x2, x0
  404df0:	mov	w1, #0x1                   	// #1
  404df4:	mov	x0, x19
  404df8:	bl	401960 <__fprintf_chk@plt>
  404dfc:	b	404f60 <__fxstatat@plt+0x3460>
  404e00:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404e04:	add	x1, x1, #0xf6b
  404e08:	mov	w2, #0x5                   	// #5
  404e0c:	mov	x0, xzr
  404e10:	bl	401a70 <dcgettext@plt>
  404e14:	ldp	x3, x4, [x20]
  404e18:	ldr	x5, [x20, #16]
  404e1c:	mov	x2, x0
  404e20:	mov	w1, #0x1                   	// #1
  404e24:	mov	x0, x19
  404e28:	bl	401960 <__fprintf_chk@plt>
  404e2c:	b	404f60 <__fxstatat@plt+0x3460>
  404e30:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404e34:	add	x1, x1, #0xf87
  404e38:	mov	w2, #0x5                   	// #5
  404e3c:	mov	x0, xzr
  404e40:	bl	401a70 <dcgettext@plt>
  404e44:	ldp	x3, x4, [x20]
  404e48:	ldp	x5, x6, [x20, #16]
  404e4c:	mov	x2, x0
  404e50:	mov	w1, #0x1                   	// #1
  404e54:	mov	x0, x19
  404e58:	bl	401960 <__fprintf_chk@plt>
  404e5c:	b	404f60 <__fxstatat@plt+0x3460>
  404e60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404e64:	add	x1, x1, #0xfa7
  404e68:	mov	w2, #0x5                   	// #5
  404e6c:	mov	x0, xzr
  404e70:	bl	401a70 <dcgettext@plt>
  404e74:	ldp	x3, x4, [x20]
  404e78:	ldp	x5, x6, [x20, #16]
  404e7c:	ldr	x7, [x20, #32]
  404e80:	mov	x2, x0
  404e84:	mov	w1, #0x1                   	// #1
  404e88:	b	404f58 <__fxstatat@plt+0x3458>
  404e8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404e90:	add	x1, x1, #0xfcb
  404e94:	mov	w2, #0x5                   	// #5
  404e98:	mov	x0, xzr
  404e9c:	bl	401a70 <dcgettext@plt>
  404ea0:	ldp	x3, x4, [x20]
  404ea4:	ldp	x5, x6, [x20, #16]
  404ea8:	ldp	x7, x8, [x20, #32]
  404eac:	mov	x2, x0
  404eb0:	b	404ee0 <__fxstatat@plt+0x33e0>
  404eb4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404eb8:	add	x1, x1, #0xff3
  404ebc:	mov	w2, #0x5                   	// #5
  404ec0:	mov	x0, xzr
  404ec4:	bl	401a70 <dcgettext@plt>
  404ec8:	ldr	x9, [x20, #48]
  404ecc:	ldp	x3, x4, [x20]
  404ed0:	ldp	x5, x6, [x20, #16]
  404ed4:	ldp	x7, x8, [x20, #32]
  404ed8:	mov	x2, x0
  404edc:	str	x9, [sp, #8]
  404ee0:	mov	w1, #0x1                   	// #1
  404ee4:	str	x8, [sp]
  404ee8:	b	404f58 <__fxstatat@plt+0x3458>
  404eec:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  404ef0:	add	x1, x1, #0x4f
  404ef4:	mov	w2, #0x5                   	// #5
  404ef8:	mov	x0, xzr
  404efc:	bl	401a70 <dcgettext@plt>
  404f00:	ldp	x3, x4, [x20]
  404f04:	ldp	x5, x6, [x20, #16]
  404f08:	ldr	x7, [x20, #32]
  404f0c:	ldur	q0, [x20, #40]
  404f10:	ldp	x8, x9, [x20, #56]
  404f14:	mov	x2, x0
  404f18:	str	x9, [sp, #24]
  404f1c:	b	404f4c <__fxstatat@plt+0x344c>
  404f20:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  404f24:	add	x1, x1, #0x1f
  404f28:	mov	w2, #0x5                   	// #5
  404f2c:	mov	x0, xzr
  404f30:	bl	401a70 <dcgettext@plt>
  404f34:	ldp	x3, x4, [x20]
  404f38:	ldp	x5, x6, [x20, #16]
  404f3c:	ldr	x7, [x20, #32]
  404f40:	ldur	q0, [x20, #40]
  404f44:	ldr	x8, [x20, #56]
  404f48:	mov	x2, x0
  404f4c:	mov	w1, #0x1                   	// #1
  404f50:	str	x8, [sp, #16]
  404f54:	str	q0, [sp]
  404f58:	mov	x0, x19
  404f5c:	bl	401960 <__fprintf_chk@plt>
  404f60:	ldp	x20, x19, [sp, #64]
  404f64:	ldr	x21, [sp, #48]
  404f68:	ldp	x29, x30, [sp, #32]
  404f6c:	add	sp, sp, #0x50
  404f70:	ret
  404f74:	stp	x29, x30, [sp, #-16]!
  404f78:	mov	x8, xzr
  404f7c:	mov	x29, sp
  404f80:	ldr	x9, [x4, x8, lsl #3]
  404f84:	add	x8, x8, #0x1
  404f88:	cbnz	x9, 404f80 <__fxstatat@plt+0x3480>
  404f8c:	sub	x5, x8, #0x1
  404f90:	bl	404ccc <__fxstatat@plt+0x31cc>
  404f94:	ldp	x29, x30, [sp], #16
  404f98:	ret
  404f9c:	sub	sp, sp, #0x60
  404fa0:	mov	x5, xzr
  404fa4:	mov	x8, sp
  404fa8:	stp	x29, x30, [sp, #80]
  404fac:	add	x29, sp, #0x50
  404fb0:	ldrsw	x9, [x4, #24]
  404fb4:	tbz	w9, #31, 404fc8 <__fxstatat@plt+0x34c8>
  404fb8:	add	w10, w9, #0x8
  404fbc:	cmp	w10, #0x0
  404fc0:	str	w10, [x4, #24]
  404fc4:	b.le	404ff0 <__fxstatat@plt+0x34f0>
  404fc8:	ldr	x9, [x4]
  404fcc:	add	x10, x9, #0x8
  404fd0:	str	x10, [x4]
  404fd4:	ldr	x9, [x9]
  404fd8:	str	x9, [x8, x5, lsl #3]
  404fdc:	cbz	x9, 404ffc <__fxstatat@plt+0x34fc>
  404fe0:	add	x5, x5, #0x1
  404fe4:	cmp	x5, #0xa
  404fe8:	b.ne	404fb0 <__fxstatat@plt+0x34b0>  // b.any
  404fec:	b	404ffc <__fxstatat@plt+0x34fc>
  404ff0:	ldr	x10, [x4, #8]
  404ff4:	add	x9, x10, x9
  404ff8:	b	404fd4 <__fxstatat@plt+0x34d4>
  404ffc:	mov	x4, sp
  405000:	bl	404ccc <__fxstatat@plt+0x31cc>
  405004:	ldp	x29, x30, [sp, #80]
  405008:	add	sp, sp, #0x60
  40500c:	ret
  405010:	sub	sp, sp, #0xf0
  405014:	stp	x29, x30, [sp, #224]
  405018:	add	x29, sp, #0xe0
  40501c:	mov	x8, #0xffffffffffffffe0    	// #-32
  405020:	mov	x9, sp
  405024:	sub	x10, x29, #0x60
  405028:	movk	x8, #0xff80, lsl #32
  40502c:	add	x11, x29, #0x10
  405030:	add	x9, x9, #0x80
  405034:	add	x10, x10, #0x20
  405038:	stp	x9, x8, [x29, #-16]
  40503c:	stp	x11, x10, [x29, #-32]
  405040:	stp	x4, x5, [x29, #-96]
  405044:	stp	x6, x7, [x29, #-80]
  405048:	stp	q0, q1, [sp]
  40504c:	ldp	q0, q1, [x29, #-32]
  405050:	sub	x4, x29, #0x40
  405054:	stp	q2, q3, [sp, #32]
  405058:	stp	q4, q5, [sp, #64]
  40505c:	stp	q6, q7, [sp, #96]
  405060:	stp	q0, q1, [x29, #-64]
  405064:	bl	404f9c <__fxstatat@plt+0x349c>
  405068:	ldp	x29, x30, [sp, #224]
  40506c:	add	sp, sp, #0xf0
  405070:	ret
  405074:	stp	x29, x30, [sp, #-16]!
  405078:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  40507c:	add	x1, x1, #0xbf
  405080:	mov	w2, #0x5                   	// #5
  405084:	mov	x0, xzr
  405088:	mov	x29, sp
  40508c:	bl	401a70 <dcgettext@plt>
  405090:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  405094:	mov	x1, x0
  405098:	add	x2, x2, #0xd4
  40509c:	mov	w0, #0x1                   	// #1
  4050a0:	bl	401850 <__printf_chk@plt>
  4050a4:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4050a8:	add	x1, x1, #0xea
  4050ac:	mov	w2, #0x5                   	// #5
  4050b0:	mov	x0, xzr
  4050b4:	bl	401a70 <dcgettext@plt>
  4050b8:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4050bc:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  4050c0:	mov	x1, x0
  4050c4:	add	x2, x2, #0x732
  4050c8:	add	x3, x3, #0x907
  4050cc:	mov	w0, #0x1                   	// #1
  4050d0:	bl	401850 <__printf_chk@plt>
  4050d4:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4050d8:	add	x1, x1, #0xfe
  4050dc:	mov	w2, #0x5                   	// #5
  4050e0:	mov	x0, xzr
  4050e4:	bl	401a70 <dcgettext@plt>
  4050e8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4050ec:	ldr	x1, [x8, #688]
  4050f0:	bl	401a80 <fputs_unlocked@plt>
  4050f4:	ldp	x29, x30, [sp], #16
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-16]!
  405100:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405104:	udiv	x8, x8, x1
  405108:	cmp	x8, x0
  40510c:	mov	x29, sp
  405110:	b.cc	405124 <__fxstatat@plt+0x3624>  // b.lo, b.ul, b.last
  405114:	mul	x0, x1, x0
  405118:	bl	405128 <__fxstatat@plt+0x3628>
  40511c:	ldp	x29, x30, [sp], #16
  405120:	ret
  405124:	bl	40532c <__fxstatat@plt+0x382c>
  405128:	stp	x29, x30, [sp, #-32]!
  40512c:	str	x19, [sp, #16]
  405130:	mov	x29, sp
  405134:	mov	x19, x0
  405138:	bl	401800 <malloc@plt>
  40513c:	cbz	x19, 405144 <__fxstatat@plt+0x3644>
  405140:	cbz	x0, 405150 <__fxstatat@plt+0x3650>
  405144:	ldr	x19, [sp, #16]
  405148:	ldp	x29, x30, [sp], #32
  40514c:	ret
  405150:	bl	40532c <__fxstatat@plt+0x382c>
  405154:	stp	x29, x30, [sp, #-16]!
  405158:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40515c:	udiv	x8, x8, x2
  405160:	cmp	x8, x1
  405164:	mov	x29, sp
  405168:	b.cc	40517c <__fxstatat@plt+0x367c>  // b.lo, b.ul, b.last
  40516c:	mul	x1, x2, x1
  405170:	bl	405180 <__fxstatat@plt+0x3680>
  405174:	ldp	x29, x30, [sp], #16
  405178:	ret
  40517c:	bl	40532c <__fxstatat@plt+0x382c>
  405180:	stp	x29, x30, [sp, #-32]!
  405184:	str	x19, [sp, #16]
  405188:	mov	x19, x1
  40518c:	mov	x29, sp
  405190:	cbz	x0, 4051a4 <__fxstatat@plt+0x36a4>
  405194:	cbnz	x19, 4051a4 <__fxstatat@plt+0x36a4>
  405198:	bl	4019b0 <free@plt>
  40519c:	mov	x0, xzr
  4051a0:	b	4051b4 <__fxstatat@plt+0x36b4>
  4051a4:	mov	x1, x19
  4051a8:	bl	4018b0 <realloc@plt>
  4051ac:	cbz	x19, 4051b4 <__fxstatat@plt+0x36b4>
  4051b0:	cbz	x0, 4051c0 <__fxstatat@plt+0x36c0>
  4051b4:	ldr	x19, [sp, #16]
  4051b8:	ldp	x29, x30, [sp], #32
  4051bc:	ret
  4051c0:	bl	40532c <__fxstatat@plt+0x382c>
  4051c4:	stp	x29, x30, [sp, #-16]!
  4051c8:	ldr	x8, [x1]
  4051cc:	mov	x29, sp
  4051d0:	cbz	x0, 4051f4 <__fxstatat@plt+0x36f4>
  4051d4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4051d8:	movk	x9, #0x5554
  4051dc:	udiv	x9, x9, x2
  4051e0:	cmp	x9, x8
  4051e4:	b.ls	40522c <__fxstatat@plt+0x372c>  // b.plast
  4051e8:	add	x8, x8, x8, lsr #1
  4051ec:	add	x8, x8, #0x1
  4051f0:	b	405218 <__fxstatat@plt+0x3718>
  4051f4:	cbnz	x8, 405208 <__fxstatat@plt+0x3708>
  4051f8:	mov	w8, #0x80                  	// #128
  4051fc:	udiv	x8, x8, x2
  405200:	cmp	x2, #0x80
  405204:	cinc	x8, x8, hi  // hi = pmore
  405208:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40520c:	udiv	x9, x9, x2
  405210:	cmp	x9, x8
  405214:	b.cc	40522c <__fxstatat@plt+0x372c>  // b.lo, b.ul, b.last
  405218:	str	x8, [x1]
  40521c:	mul	x1, x8, x2
  405220:	bl	405180 <__fxstatat@plt+0x3680>
  405224:	ldp	x29, x30, [sp], #16
  405228:	ret
  40522c:	bl	40532c <__fxstatat@plt+0x382c>
  405230:	stp	x29, x30, [sp, #-16]!
  405234:	mov	x29, sp
  405238:	bl	405128 <__fxstatat@plt+0x3628>
  40523c:	ldp	x29, x30, [sp], #16
  405240:	ret
  405244:	stp	x29, x30, [sp, #-16]!
  405248:	mov	w2, #0x1                   	// #1
  40524c:	mov	x29, sp
  405250:	bl	4051c4 <__fxstatat@plt+0x36c4>
  405254:	ldp	x29, x30, [sp], #16
  405258:	ret
  40525c:	stp	x29, x30, [sp, #-32]!
  405260:	stp	x20, x19, [sp, #16]
  405264:	mov	x29, sp
  405268:	mov	x19, x0
  40526c:	bl	405128 <__fxstatat@plt+0x3628>
  405270:	mov	w1, wzr
  405274:	mov	x2, x19
  405278:	mov	x20, x0
  40527c:	bl	401870 <memset@plt>
  405280:	mov	x0, x20
  405284:	ldp	x20, x19, [sp, #16]
  405288:	ldp	x29, x30, [sp], #32
  40528c:	ret
  405290:	stp	x29, x30, [sp, #-16]!
  405294:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405298:	udiv	x8, x8, x1
  40529c:	cmp	x8, x0
  4052a0:	mov	x29, sp
  4052a4:	b.cc	4052b8 <__fxstatat@plt+0x37b8>  // b.lo, b.ul, b.last
  4052a8:	bl	4053fc <__fxstatat@plt+0x38fc>
  4052ac:	cbz	x0, 4052b8 <__fxstatat@plt+0x37b8>
  4052b0:	ldp	x29, x30, [sp], #16
  4052b4:	ret
  4052b8:	bl	40532c <__fxstatat@plt+0x382c>
  4052bc:	stp	x29, x30, [sp, #-48]!
  4052c0:	stp	x20, x19, [sp, #32]
  4052c4:	mov	x20, x0
  4052c8:	mov	x0, x1
  4052cc:	str	x21, [sp, #16]
  4052d0:	mov	x29, sp
  4052d4:	mov	x19, x1
  4052d8:	bl	405128 <__fxstatat@plt+0x3628>
  4052dc:	mov	x1, x20
  4052e0:	mov	x2, x19
  4052e4:	mov	x21, x0
  4052e8:	bl	4016f0 <memcpy@plt>
  4052ec:	mov	x0, x21
  4052f0:	ldp	x20, x19, [sp, #32]
  4052f4:	ldr	x21, [sp, #16]
  4052f8:	ldp	x29, x30, [sp], #48
  4052fc:	ret
  405300:	stp	x29, x30, [sp, #-32]!
  405304:	str	x19, [sp, #16]
  405308:	mov	x29, sp
  40530c:	mov	x19, x0
  405310:	bl	401730 <strlen@plt>
  405314:	add	x1, x0, #0x1
  405318:	mov	x0, x19
  40531c:	bl	4052bc <__fxstatat@plt+0x37bc>
  405320:	ldr	x19, [sp, #16]
  405324:	ldp	x29, x30, [sp], #32
  405328:	ret
  40532c:	stp	x29, x30, [sp, #-32]!
  405330:	str	x19, [sp, #16]
  405334:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  405338:	ldr	w19, [x8, #560]
  40533c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  405340:	add	x1, x1, #0x16e
  405344:	mov	w2, #0x5                   	// #5
  405348:	mov	x0, xzr
  40534c:	mov	x29, sp
  405350:	bl	401a70 <dcgettext@plt>
  405354:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  405358:	mov	x3, x0
  40535c:	add	x2, x2, #0xc9d
  405360:	mov	w0, w19
  405364:	mov	w1, wzr
  405368:	bl	401760 <error@plt>
  40536c:	bl	401910 <abort@plt>
  405370:	stp	x29, x30, [sp, #-16]!
  405374:	orr	w1, w1, #0x200
  405378:	mov	x29, sp
  40537c:	bl	405454 <__fxstatat@plt+0x3954>
  405380:	cbz	x0, 40538c <__fxstatat@plt+0x388c>
  405384:	ldp	x29, x30, [sp], #16
  405388:	ret
  40538c:	bl	401ad0 <__errno_location@plt>
  405390:	ldr	w8, [x0]
  405394:	cmp	w8, #0x16
  405398:	b.ne	4053bc <__fxstatat@plt+0x38bc>  // b.any
  40539c:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  4053a0:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4053a4:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  4053a8:	add	x0, x0, #0x17f
  4053ac:	add	x1, x1, #0x18f
  4053b0:	add	x3, x3, #0x19a
  4053b4:	mov	w2, #0x29                  	// #41
  4053b8:	bl	401ac0 <__assert_fail@plt>
  4053bc:	bl	40532c <__fxstatat@plt+0x382c>
  4053c0:	ldr	w8, [x0, #72]
  4053c4:	mov	w9, #0x11                  	// #17
  4053c8:	and	w10, w8, w9
  4053cc:	cmp	w10, #0x10
  4053d0:	b.ne	4053dc <__fxstatat@plt+0x38dc>  // b.any
  4053d4:	mov	w0, #0x1                   	// #1
  4053d8:	ret
  4053dc:	bics	wzr, w9, w8
  4053e0:	b.ne	4053f4 <__fxstatat@plt+0x38f4>  // b.any
  4053e4:	ldr	x8, [x1, #88]
  4053e8:	cmp	x8, #0x0
  4053ec:	cset	w0, ne  // ne = any
  4053f0:	ret
  4053f4:	mov	w0, wzr
  4053f8:	ret
  4053fc:	stp	x29, x30, [sp, #-16]!
  405400:	mov	x8, x1
  405404:	mov	w1, #0x1                   	// #1
  405408:	mov	w9, #0x1                   	// #1
  40540c:	mov	x29, sp
  405410:	cbz	x0, 405444 <__fxstatat@plt+0x3944>
  405414:	cbz	x8, 405444 <__fxstatat@plt+0x3944>
  405418:	umulh	x10, x8, x0
  40541c:	mov	x1, x8
  405420:	mov	x9, x0
  405424:	cbz	x10, 405444 <__fxstatat@plt+0x3944>
  405428:	bl	401ad0 <__errno_location@plt>
  40542c:	mov	x8, x0
  405430:	mov	w9, #0xc                   	// #12
  405434:	mov	x0, xzr
  405438:	str	w9, [x8]
  40543c:	ldp	x29, x30, [sp], #16
  405440:	ret
  405444:	mov	x0, x9
  405448:	bl	401880 <calloc@plt>
  40544c:	ldp	x29, x30, [sp], #16
  405450:	ret
  405454:	stp	x29, x30, [sp, #-96]!
  405458:	cmp	w1, #0x1, lsl #12
  40545c:	stp	x28, x27, [sp, #16]
  405460:	stp	x26, x25, [sp, #32]
  405464:	stp	x24, x23, [sp, #48]
  405468:	stp	x22, x21, [sp, #64]
  40546c:	stp	x20, x19, [sp, #80]
  405470:	mov	x29, sp
  405474:	b.cs	405538 <__fxstatat@plt+0x3a38>  // b.hs, b.nlast
  405478:	mov	w8, #0x204                 	// #516
  40547c:	mov	w21, w1
  405480:	bics	wzr, w8, w1
  405484:	b.eq	405538 <__fxstatat@plt+0x3a38>  // b.none
  405488:	mov	w8, #0x12                  	// #18
  40548c:	tst	w21, w8
  405490:	b.eq	405538 <__fxstatat@plt+0x3a38>  // b.none
  405494:	mov	x23, x0
  405498:	mov	w0, #0x80                  	// #128
  40549c:	mov	x20, x2
  4054a0:	bl	401800 <malloc@plt>
  4054a4:	mov	x19, x0
  4054a8:	cbz	x0, 405548 <__fxstatat@plt+0x3a48>
  4054ac:	and	w8, w21, #0xfffffdff
  4054b0:	tst	w21, #0x2
  4054b4:	orr	w8, w8, #0x4
  4054b8:	movi	v0.2d, #0x0
  4054bc:	csel	w8, w21, w8, eq  // eq = none
  4054c0:	stp	q0, q0, [x19, #64]
  4054c4:	str	w8, [x19, #72]
  4054c8:	mov	w8, #0xffffff9c            	// #-100
  4054cc:	mov	x0, x23
  4054d0:	stp	q0, q0, [x19, #96]
  4054d4:	stp	q0, q0, [x19, #32]
  4054d8:	stp	q0, q0, [x19]
  4054dc:	str	x20, [x19, #64]
  4054e0:	str	w8, [x19, #44]
  4054e4:	bl	40577c <__fxstatat@plt+0x3c7c>
  4054e8:	cmp	x0, #0x1, lsl #12
  4054ec:	mov	w8, #0x1000                	// #4096
  4054f0:	csel	x1, x0, x8, hi  // hi = pmore
  4054f4:	mov	x0, x19
  4054f8:	bl	4057c8 <__fxstatat@plt+0x3cc8>
  4054fc:	tbz	w0, #0, 405768 <__fxstatat@plt+0x3c68>
  405500:	ldr	x8, [x23]
  405504:	cbz	x8, 405568 <__fxstatat@plt+0x3a68>
  405508:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40550c:	add	x1, x1, #0x6a7
  405510:	mov	x0, x19
  405514:	mov	x2, xzr
  405518:	bl	405844 <__fxstatat@plt+0x3d44>
  40551c:	cbz	x0, 405760 <__fxstatat@plt+0x3c60>
  405520:	mov	x22, x0
  405524:	mov	x8, #0xffffffffffffffff    	// #-1
  405528:	mov	w9, #0xffffffff            	// #-1
  40552c:	str	x8, [x0, #88]
  405530:	str	w9, [x0, #104]
  405534:	b	40556c <__fxstatat@plt+0x3a6c>
  405538:	bl	401ad0 <__errno_location@plt>
  40553c:	mov	w8, #0x16                  	// #22
  405540:	mov	x19, xzr
  405544:	str	w8, [x0]
  405548:	mov	x0, x19
  40554c:	ldp	x20, x19, [sp, #80]
  405550:	ldp	x22, x21, [sp, #64]
  405554:	ldp	x24, x23, [sp, #48]
  405558:	ldp	x26, x25, [sp, #32]
  40555c:	ldp	x28, x27, [sp, #16]
  405560:	ldp	x29, x30, [sp], #96
  405564:	ret
  405568:	mov	x22, xzr
  40556c:	cbz	x20, 40557c <__fxstatat@plt+0x3a7c>
  405570:	ldrb	w8, [x19, #73]
  405574:	ubfx	w8, w8, #2, #1
  405578:	b	405580 <__fxstatat@plt+0x3a80>
  40557c:	mov	w8, #0x1                   	// #1
  405580:	ldr	x26, [x23]
  405584:	cbz	x26, 40569c <__fxstatat@plt+0x3b9c>
  405588:	mov	x24, xzr
  40558c:	mov	x28, xzr
  405590:	mov	x25, xzr
  405594:	eor	w27, w8, #0x1
  405598:	mov	x0, x26
  40559c:	bl	401730 <strlen@plt>
  4055a0:	mov	x2, x0
  4055a4:	tbnz	w21, #11, 4055e0 <__fxstatat@plt+0x3ae0>
  4055a8:	cmp	x2, #0x3
  4055ac:	b.cc	4055e0 <__fxstatat@plt+0x3ae0>  // b.lo, b.ul, b.last
  4055b0:	add	x8, x2, x26
  4055b4:	ldurb	w8, [x8, #-1]
  4055b8:	cmp	w8, #0x2f
  4055bc:	b.ne	4055e0 <__fxstatat@plt+0x3ae0>  // b.any
  4055c0:	sub	x8, x26, #0x2
  4055c4:	ldrb	w9, [x8, x2]
  4055c8:	cmp	w9, #0x2f
  4055cc:	b.ne	4055e0 <__fxstatat@plt+0x3ae0>  // b.any
  4055d0:	sub	x2, x2, #0x1
  4055d4:	cmp	x2, #0x1
  4055d8:	b.hi	4055c4 <__fxstatat@plt+0x3ac4>  // b.pmore
  4055dc:	mov	w2, #0x1                   	// #1
  4055e0:	mov	x0, x19
  4055e4:	mov	x1, x26
  4055e8:	bl	405844 <__fxstatat@plt+0x3d44>
  4055ec:	cbz	x0, 405640 <__fxstatat@plt+0x3b40>
  4055f0:	cmp	x24, #0x0
  4055f4:	cset	w9, eq  // eq = none
  4055f8:	mov	x26, x0
  4055fc:	add	x8, x0, #0xf8
  405600:	orr	w9, w27, w9
  405604:	str	xzr, [x0, #88]
  405608:	str	x22, [x0, #8]
  40560c:	str	x8, [x0, #48]
  405610:	tbnz	w9, #0, 40564c <__fxstatat@plt+0x3b4c>
  405614:	mov	w8, #0xb                   	// #11
  405618:	mov	w1, #0x1                   	// #1
  40561c:	mov	x0, x26
  405620:	strh	w8, [x26, #108]
  405624:	bl	4058cc <__fxstatat@plt+0x3dcc>
  405628:	cbz	x20, 405664 <__fxstatat@plt+0x3b64>
  40562c:	mov	w8, wzr
  405630:	str	x24, [x26, #16]
  405634:	mov	x24, x26
  405638:	cbz	w8, 40568c <__fxstatat@plt+0x3b8c>
  40563c:	b	405748 <__fxstatat@plt+0x3c48>
  405640:	mov	w8, #0x9                   	// #9
  405644:	cbz	w8, 40568c <__fxstatat@plt+0x3b8c>
  405648:	b	405748 <__fxstatat@plt+0x3c48>
  40564c:	mov	x0, x19
  405650:	mov	x1, x26
  405654:	mov	w2, wzr
  405658:	bl	4058fc <__fxstatat@plt+0x3dfc>
  40565c:	strh	w0, [x26, #108]
  405660:	cbnz	x20, 40562c <__fxstatat@plt+0x3b2c>
  405664:	mov	w8, wzr
  405668:	str	xzr, [x26, #16]
  40566c:	cbz	x24, 405680 <__fxstatat@plt+0x3b80>
  405670:	str	x26, [x28, #16]
  405674:	mov	x28, x26
  405678:	cbz	w8, 40568c <__fxstatat@plt+0x3b8c>
  40567c:	b	405748 <__fxstatat@plt+0x3c48>
  405680:	mov	x28, x26
  405684:	mov	x24, x26
  405688:	cbnz	w8, 405748 <__fxstatat@plt+0x3c48>
  40568c:	ldr	x26, [x23, #8]!
  405690:	add	x25, x25, #0x1
  405694:	cbnz	x26, 405598 <__fxstatat@plt+0x3a98>
  405698:	b	4056a4 <__fxstatat@plt+0x3ba4>
  40569c:	mov	x25, xzr
  4056a0:	mov	x24, xzr
  4056a4:	cbz	x20, 4056c4 <__fxstatat@plt+0x3bc4>
  4056a8:	cmp	x25, #0x2
  4056ac:	b.cc	4056c4 <__fxstatat@plt+0x3bc4>  // b.lo, b.ul, b.last
  4056b0:	mov	x0, x19
  4056b4:	mov	x1, x24
  4056b8:	mov	x2, x25
  4056bc:	bl	405a84 <__fxstatat@plt+0x3f84>
  4056c0:	mov	x24, x0
  4056c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4056c8:	add	x1, x1, #0x6a7
  4056cc:	mov	x0, x19
  4056d0:	mov	x2, xzr
  4056d4:	bl	405844 <__fxstatat@plt+0x3d44>
  4056d8:	str	x0, [x19]
  4056dc:	cbz	x0, 405750 <__fxstatat@plt+0x3c50>
  4056e0:	str	x24, [x0, #16]
  4056e4:	ldr	x8, [x19]
  4056e8:	mov	w9, #0x9                   	// #9
  4056ec:	mov	w10, #0x1                   	// #1
  4056f0:	mov	x0, x19
  4056f4:	strh	w9, [x8, #108]
  4056f8:	str	x10, [x8, #88]
  4056fc:	bl	405b5c <__fxstatat@plt+0x405c>
  405700:	tbz	w0, #0, 405750 <__fxstatat@plt+0x3c50>
  405704:	ldrh	w8, [x19, #72]
  405708:	mov	w9, #0x204                 	// #516
  40570c:	tst	w8, w9
  405710:	b.ne	405738 <__fxstatat@plt+0x3c38>  // b.any
  405714:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  405718:	add	x1, x1, #0x229
  40571c:	mov	x0, x19
  405720:	bl	405bd0 <__fxstatat@plt+0x40d0>
  405724:	str	w0, [x19, #40]
  405728:	tbz	w0, #31, 405738 <__fxstatat@plt+0x3c38>
  40572c:	ldr	w8, [x19, #72]
  405730:	orr	w8, w8, #0x4
  405734:	str	w8, [x19, #72]
  405738:	add	x0, x19, #0x60
  40573c:	mov	w1, #0xffffffff            	// #-1
  405740:	bl	408e74 <__fxstatat@plt+0x7374>
  405744:	b	405548 <__fxstatat@plt+0x3a48>
  405748:	cmp	w8, #0x9
  40574c:	b.ne	405778 <__fxstatat@plt+0x3c78>  // b.any
  405750:	mov	x0, x24
  405754:	bl	405c14 <__fxstatat@plt+0x4114>
  405758:	mov	x0, x22
  40575c:	bl	4019b0 <free@plt>
  405760:	ldr	x0, [x19, #32]
  405764:	bl	4019b0 <free@plt>
  405768:	mov	x0, x19
  40576c:	bl	4019b0 <free@plt>
  405770:	mov	x19, xzr
  405774:	b	405548 <__fxstatat@plt+0x3a48>
  405778:	b	405548 <__fxstatat@plt+0x3a48>
  40577c:	stp	x29, x30, [sp, #-32]!
  405780:	stp	x20, x19, [sp, #16]
  405784:	ldr	x8, [x0]
  405788:	mov	x29, sp
  40578c:	cbz	x8, 4057b8 <__fxstatat@plt+0x3cb8>
  405790:	mov	x19, xzr
  405794:	add	x20, x0, #0x8
  405798:	mov	x0, x8
  40579c:	bl	401730 <strlen@plt>
  4057a0:	ldr	x8, [x20], #8
  4057a4:	cmp	x0, x19
  4057a8:	csel	x19, x0, x19, hi  // hi = pmore
  4057ac:	cbnz	x8, 405798 <__fxstatat@plt+0x3c98>
  4057b0:	add	x0, x19, #0x1
  4057b4:	b	4057bc <__fxstatat@plt+0x3cbc>
  4057b8:	mov	w0, #0x1                   	// #1
  4057bc:	ldp	x20, x19, [sp, #16]
  4057c0:	ldp	x29, x30, [sp], #32
  4057c4:	ret
  4057c8:	stp	x29, x30, [sp, #-32]!
  4057cc:	ldr	x8, [x0, #48]
  4057d0:	add	x9, x1, #0x100
  4057d4:	str	x19, [sp, #16]
  4057d8:	mov	x19, x0
  4057dc:	adds	x1, x9, x8
  4057e0:	mov	x29, sp
  4057e4:	b.cc	40580c <__fxstatat@plt+0x3d0c>  // b.lo, b.ul, b.last
  4057e8:	ldr	x0, [x19, #32]
  4057ec:	bl	4019b0 <free@plt>
  4057f0:	str	xzr, [x19, #32]
  4057f4:	bl	401ad0 <__errno_location@plt>
  4057f8:	mov	x8, x0
  4057fc:	mov	w9, #0x24                  	// #36
  405800:	mov	w0, wzr
  405804:	str	w9, [x8]
  405808:	b	405838 <__fxstatat@plt+0x3d38>
  40580c:	ldr	x0, [x19, #32]
  405810:	str	x1, [x19, #48]
  405814:	bl	4018b0 <realloc@plt>
  405818:	cbz	x0, 405828 <__fxstatat@plt+0x3d28>
  40581c:	str	x0, [x19, #32]
  405820:	mov	w0, #0x1                   	// #1
  405824:	b	405838 <__fxstatat@plt+0x3d38>
  405828:	ldr	x0, [x19, #32]
  40582c:	bl	4019b0 <free@plt>
  405830:	mov	w0, wzr
  405834:	str	xzr, [x19, #32]
  405838:	ldr	x19, [sp, #16]
  40583c:	ldp	x29, x30, [sp], #32
  405840:	ret
  405844:	stp	x29, x30, [sp, #-64]!
  405848:	add	x8, x2, #0x100
  40584c:	stp	x20, x19, [sp, #48]
  405850:	mov	x20, x0
  405854:	and	x0, x8, #0xfffffffffffffff8
  405858:	str	x23, [sp, #16]
  40585c:	stp	x22, x21, [sp, #32]
  405860:	mov	x29, sp
  405864:	mov	x21, x2
  405868:	mov	x22, x1
  40586c:	bl	401800 <malloc@plt>
  405870:	mov	x19, x0
  405874:	cbz	x0, 4058b4 <__fxstatat@plt+0x3db4>
  405878:	add	x23, x19, #0xf8
  40587c:	mov	x0, x23
  405880:	mov	x1, x22
  405884:	mov	x2, x21
  405888:	bl	4016f0 <memcpy@plt>
  40588c:	strb	wzr, [x23, x21]
  405890:	str	x21, [x19, #96]
  405894:	str	x20, [x19, #80]
  405898:	ldr	x9, [x20, #32]
  40589c:	mov	w8, #0x30000               	// #196608
  4058a0:	str	wzr, [x19, #64]
  4058a4:	stur	w8, [x19, #110]
  4058a8:	stp	xzr, xzr, [x19, #24]
  4058ac:	str	x9, [x19, #56]
  4058b0:	str	xzr, [x19, #40]
  4058b4:	mov	x0, x19
  4058b8:	ldp	x20, x19, [sp, #48]
  4058bc:	ldp	x22, x21, [sp, #32]
  4058c0:	ldr	x23, [sp, #16]
  4058c4:	ldp	x29, x30, [sp], #64
  4058c8:	ret
  4058cc:	stp	x29, x30, [sp, #-16]!
  4058d0:	ldrh	w8, [x0, #108]
  4058d4:	mov	x29, sp
  4058d8:	cmp	w8, #0xb
  4058dc:	b.ne	4058f8 <__fxstatat@plt+0x3df8>  // b.any
  4058e0:	tst	w1, #0x1
  4058e4:	mov	w8, #0x1                   	// #1
  4058e8:	cinc	x8, x8, ne  // ne = any
  4058ec:	str	x8, [x0, #168]
  4058f0:	ldp	x29, x30, [sp], #16
  4058f4:	ret
  4058f8:	bl	401910 <abort@plt>
  4058fc:	stp	x29, x30, [sp, #-48]!
  405900:	stp	x20, x19, [sp, #32]
  405904:	ldr	x8, [x1, #88]
  405908:	str	x21, [sp, #16]
  40590c:	mov	x19, x1
  405910:	mov	x21, x0
  405914:	mov	x29, sp
  405918:	cbz	x8, 405928 <__fxstatat@plt+0x3e28>
  40591c:	add	x20, x19, #0x78
  405920:	tbz	w2, #0, 40593c <__fxstatat@plt+0x3e3c>
  405924:	b	405968 <__fxstatat@plt+0x3e68>
  405928:	ldrb	w8, [x21, #72]
  40592c:	and	w8, w8, #0x1
  405930:	orr	w2, w8, w2
  405934:	add	x20, x19, #0x78
  405938:	tbnz	w2, #0, 405968 <__fxstatat@plt+0x3e68>
  40593c:	ldr	w8, [x21, #72]
  405940:	tbnz	w8, #1, 405968 <__fxstatat@plt+0x3e68>
  405944:	ldr	w0, [x21, #44]
  405948:	ldr	x1, [x19, #48]
  40594c:	mov	w3, #0x100                 	// #256
  405950:	mov	x2, x20
  405954:	bl	409d00 <__fxstatat@plt+0x8200>
  405958:	cbz	w0, 4059cc <__fxstatat@plt+0x3ecc>
  40595c:	bl	401ad0 <__errno_location@plt>
  405960:	mov	x21, x0
  405964:	b	40599c <__fxstatat@plt+0x3e9c>
  405968:	ldr	x0, [x19, #48]
  40596c:	mov	x1, x20
  405970:	bl	409cd0 <__fxstatat@plt+0x81d0>
  405974:	cbz	w0, 4059cc <__fxstatat@plt+0x3ecc>
  405978:	bl	401ad0 <__errno_location@plt>
  40597c:	ldr	w8, [x0]
  405980:	mov	x21, x0
  405984:	cmp	w8, #0x2
  405988:	b.ne	40599c <__fxstatat@plt+0x3e9c>  // b.any
  40598c:	ldr	x0, [x19, #48]
  405990:	mov	x1, x20
  405994:	bl	409cf0 <__fxstatat@plt+0x81f0>
  405998:	cbz	w0, 405a64 <__fxstatat@plt+0x3f64>
  40599c:	ldr	w8, [x21]
  4059a0:	movi	v0.2d, #0x0
  4059a4:	mov	w0, #0xa                   	// #10
  4059a8:	str	w8, [x19, #64]
  4059ac:	stp	q0, q0, [x20, #96]
  4059b0:	stp	q0, q0, [x20, #64]
  4059b4:	stp	q0, q0, [x20, #32]
  4059b8:	stp	q0, q0, [x20]
  4059bc:	ldp	x20, x19, [sp, #32]
  4059c0:	ldr	x21, [sp, #16]
  4059c4:	ldp	x29, x30, [sp], #48
  4059c8:	ret
  4059cc:	ldr	w8, [x19, #136]
  4059d0:	and	w8, w8, #0xf000
  4059d4:	cmp	w8, #0xa, lsl #12
  4059d8:	b.eq	405a18 <__fxstatat@plt+0x3f18>  // b.none
  4059dc:	cmp	w8, #0x8, lsl #12
  4059e0:	b.eq	405a20 <__fxstatat@plt+0x3f20>  // b.none
  4059e4:	cmp	w8, #0x4, lsl #12
  4059e8:	b.ne	405a28 <__fxstatat@plt+0x3f28>  // b.any
  4059ec:	ldr	w8, [x19, #140]
  4059f0:	cmp	w8, #0x2
  4059f4:	b.cc	405a30 <__fxstatat@plt+0x3f30>  // b.lo, b.ul, b.last
  4059f8:	ldr	x9, [x19, #88]
  4059fc:	cmp	x9, #0x1
  405a00:	b.lt	405a30 <__fxstatat@plt+0x3f30>  // b.tstop
  405a04:	ldr	w9, [x21, #72]
  405a08:	mov	w10, #0x2                   	// #2
  405a0c:	bic	w9, w10, w9, lsr #4
  405a10:	sub	w8, w8, w9
  405a14:	b	405a34 <__fxstatat@plt+0x3f34>
  405a18:	mov	w0, #0xc                   	// #12
  405a1c:	b	4059bc <__fxstatat@plt+0x3ebc>
  405a20:	mov	w0, #0x8                   	// #8
  405a24:	b	4059bc <__fxstatat@plt+0x3ebc>
  405a28:	mov	w0, #0x3                   	// #3
  405a2c:	b	4059bc <__fxstatat@plt+0x3ebc>
  405a30:	mov	w8, #0xffffffff            	// #-1
  405a34:	ldrb	w9, [x19, #248]
  405a38:	str	w8, [x19, #104]
  405a3c:	cmp	w9, #0x2e
  405a40:	b.ne	405a5c <__fxstatat@plt+0x3f5c>  // b.any
  405a44:	ldrb	w8, [x19, #249]
  405a48:	cbz	w8, 405a70 <__fxstatat@plt+0x3f70>
  405a4c:	cmp	w8, #0x2e
  405a50:	b.ne	405a5c <__fxstatat@plt+0x3f5c>  // b.any
  405a54:	ldrb	w8, [x19, #250]
  405a58:	cbz	w8, 405a70 <__fxstatat@plt+0x3f70>
  405a5c:	mov	w0, #0x1                   	// #1
  405a60:	b	4059bc <__fxstatat@plt+0x3ebc>
  405a64:	str	wzr, [x21]
  405a68:	mov	w0, #0xd                   	// #13
  405a6c:	b	4059bc <__fxstatat@plt+0x3ebc>
  405a70:	ldr	x8, [x19, #88]
  405a74:	cmp	x8, #0x0
  405a78:	mov	w8, #0x5                   	// #5
  405a7c:	csinc	w0, w8, wzr, ne  // ne = any
  405a80:	b	4059bc <__fxstatat@plt+0x3ebc>
  405a84:	stp	x29, x30, [sp, #-48]!
  405a88:	stp	x22, x21, [sp, #16]
  405a8c:	stp	x20, x19, [sp, #32]
  405a90:	ldp	x8, x22, [x0, #56]
  405a94:	mov	x20, x0
  405a98:	mov	x21, x2
  405a9c:	mov	x19, x1
  405aa0:	cmp	x8, x2
  405aa4:	mov	x29, sp
  405aa8:	b.cs	405ad0 <__fxstatat@plt+0x3fd0>  // b.hs, b.nlast
  405aac:	add	x8, x21, #0x28
  405ab0:	lsr	x9, x8, #61
  405ab4:	str	x8, [x20, #56]
  405ab8:	cbnz	x9, 405b28 <__fxstatat@plt+0x4028>
  405abc:	ldr	x0, [x20, #16]
  405ac0:	lsl	x1, x8, #3
  405ac4:	bl	4018b0 <realloc@plt>
  405ac8:	cbz	x0, 405b28 <__fxstatat@plt+0x4028>
  405acc:	str	x0, [x20, #16]
  405ad0:	cbz	x19, 405ae4 <__fxstatat@plt+0x3fe4>
  405ad4:	ldr	x8, [x20, #16]
  405ad8:	str	x19, [x8], #8
  405adc:	ldr	x19, [x19, #16]
  405ae0:	cbnz	x19, 405ad8 <__fxstatat@plt+0x3fd8>
  405ae4:	ldr	x0, [x20, #16]
  405ae8:	mov	w2, #0x8                   	// #8
  405aec:	mov	x1, x21
  405af0:	mov	x3, x22
  405af4:	bl	4017a0 <qsort@plt>
  405af8:	ldr	x10, [x20, #16]
  405afc:	subs	x9, x21, #0x1
  405b00:	ldr	x19, [x10]
  405b04:	b.eq	405b3c <__fxstatat@plt+0x403c>  // b.none
  405b08:	mov	x8, x10
  405b0c:	ldr	x11, [x8, #8]!
  405b10:	ldr	x10, [x10]
  405b14:	subs	x9, x9, #0x1
  405b18:	str	x11, [x10, #16]
  405b1c:	mov	x10, x8
  405b20:	b.ne	405b0c <__fxstatat@plt+0x400c>  // b.any
  405b24:	b	405b40 <__fxstatat@plt+0x4040>
  405b28:	ldr	x0, [x20, #16]
  405b2c:	bl	4019b0 <free@plt>
  405b30:	str	xzr, [x20, #16]
  405b34:	str	xzr, [x20, #56]
  405b38:	b	405b48 <__fxstatat@plt+0x4048>
  405b3c:	mov	x8, x10
  405b40:	ldr	x8, [x8]
  405b44:	str	xzr, [x8, #16]
  405b48:	mov	x0, x19
  405b4c:	ldp	x20, x19, [sp, #32]
  405b50:	ldp	x22, x21, [sp, #16]
  405b54:	ldp	x29, x30, [sp], #48
  405b58:	ret
  405b5c:	stp	x29, x30, [sp, #-32]!
  405b60:	ldrh	w8, [x0, #72]
  405b64:	mov	w9, #0x102                 	// #258
  405b68:	str	x19, [sp, #16]
  405b6c:	mov	x19, x0
  405b70:	tst	w8, w9
  405b74:	mov	x29, sp
  405b78:	b.eq	405bac <__fxstatat@plt+0x40ac>  // b.none
  405b7c:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  405b80:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  405b84:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  405b88:	add	x2, x2, #0x168
  405b8c:	add	x3, x3, #0x178
  405b90:	add	x4, x4, #0x9b0
  405b94:	mov	w0, #0x1f                  	// #31
  405b98:	mov	x1, xzr
  405b9c:	bl	408440 <__fxstatat@plt+0x6940>
  405ba0:	str	x0, [x19, #88]
  405ba4:	cbnz	x0, 405bc0 <__fxstatat@plt+0x40c0>
  405ba8:	b	405bc4 <__fxstatat@plt+0x40c4>
  405bac:	mov	w0, #0x20                  	// #32
  405bb0:	bl	401800 <malloc@plt>
  405bb4:	str	x0, [x19, #88]
  405bb8:	cbz	x0, 405bc4 <__fxstatat@plt+0x40c4>
  405bbc:	bl	407dec <__fxstatat@plt+0x62ec>
  405bc0:	mov	w0, #0x1                   	// #1
  405bc4:	ldr	x19, [sp, #16]
  405bc8:	ldp	x29, x30, [sp], #32
  405bcc:	ret
  405bd0:	stp	x29, x30, [sp, #-16]!
  405bd4:	ldr	w8, [x0, #72]
  405bd8:	mov	w2, #0x4900                	// #18688
  405bdc:	movk	w2, #0x8, lsl #16
  405be0:	mov	x29, sp
  405be4:	lsr	w9, w8, #4
  405be8:	bfi	w2, w9, #15, #1
  405bec:	tbnz	w8, #9, 405c04 <__fxstatat@plt+0x4104>
  405bf0:	mov	x0, x1
  405bf4:	mov	w1, w2
  405bf8:	bl	407ed0 <__fxstatat@plt+0x63d0>
  405bfc:	ldp	x29, x30, [sp], #16
  405c00:	ret
  405c04:	ldr	w0, [x0, #44]
  405c08:	bl	409004 <__fxstatat@plt+0x7504>
  405c0c:	ldp	x29, x30, [sp], #16
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-32]!
  405c18:	stp	x20, x19, [sp, #16]
  405c1c:	mov	x29, sp
  405c20:	cbz	x0, 405c4c <__fxstatat@plt+0x414c>
  405c24:	mov	x19, x0
  405c28:	b	405c3c <__fxstatat@plt+0x413c>
  405c2c:	mov	x0, x19
  405c30:	bl	4019b0 <free@plt>
  405c34:	mov	x19, x20
  405c38:	cbz	x20, 405c4c <__fxstatat@plt+0x414c>
  405c3c:	ldp	x20, x0, [x19, #16]
  405c40:	cbz	x0, 405c2c <__fxstatat@plt+0x412c>
  405c44:	bl	4018c0 <closedir@plt>
  405c48:	b	405c2c <__fxstatat@plt+0x412c>
  405c4c:	ldp	x20, x19, [sp, #16]
  405c50:	ldp	x29, x30, [sp], #32
  405c54:	ret
  405c58:	stp	x29, x30, [sp, #-32]!
  405c5c:	stp	x20, x19, [sp, #16]
  405c60:	mov	x19, x0
  405c64:	ldr	x0, [x0]
  405c68:	mov	x29, sp
  405c6c:	cbz	x0, 405c84 <__fxstatat@plt+0x4184>
  405c70:	ldr	x8, [x0, #88]
  405c74:	tbz	x8, #63, 405cd4 <__fxstatat@plt+0x41d4>
  405c78:	mov	x20, x0
  405c7c:	mov	x0, x20
  405c80:	bl	4019b0 <free@plt>
  405c84:	ldr	x0, [x19, #8]
  405c88:	cbz	x0, 405c90 <__fxstatat@plt+0x4190>
  405c8c:	bl	405c14 <__fxstatat@plt+0x4114>
  405c90:	ldr	x0, [x19, #16]
  405c94:	bl	4019b0 <free@plt>
  405c98:	ldr	x0, [x19, #32]
  405c9c:	bl	4019b0 <free@plt>
  405ca0:	ldr	w8, [x19, #72]
  405ca4:	tbnz	w8, #9, 405ce4 <__fxstatat@plt+0x41e4>
  405ca8:	tbnz	w8, #2, 405cf4 <__fxstatat@plt+0x41f4>
  405cac:	ldr	w0, [x19, #40]
  405cb0:	bl	401770 <fchdir@plt>
  405cb4:	cbz	w0, 405cfc <__fxstatat@plt+0x41fc>
  405cb8:	bl	401ad0 <__errno_location@plt>
  405cbc:	ldr	w20, [x0]
  405cc0:	b	405d00 <__fxstatat@plt+0x4200>
  405cc4:	bl	4019b0 <free@plt>
  405cc8:	ldr	x8, [x20, #88]
  405ccc:	mov	x0, x20
  405cd0:	tbnz	x8, #63, 405c7c <__fxstatat@plt+0x417c>
  405cd4:	ldr	x20, [x0, #16]
  405cd8:	cbnz	x20, 405cc4 <__fxstatat@plt+0x41c4>
  405cdc:	ldr	x20, [x0, #8]
  405ce0:	b	405cc4 <__fxstatat@plt+0x41c4>
  405ce4:	ldr	w0, [x19, #44]
  405ce8:	tbnz	w0, #31, 405cf4 <__fxstatat@plt+0x41f4>
  405cec:	bl	4018d0 <close@plt>
  405cf0:	cbnz	w0, 405d10 <__fxstatat@plt+0x4210>
  405cf4:	mov	w20, wzr
  405cf8:	b	405d18 <__fxstatat@plt+0x4218>
  405cfc:	mov	w20, wzr
  405d00:	ldr	w0, [x19, #40]
  405d04:	bl	4018d0 <close@plt>
  405d08:	cbnz	w20, 405d18 <__fxstatat@plt+0x4218>
  405d0c:	cbz	w0, 405d18 <__fxstatat@plt+0x4218>
  405d10:	bl	401ad0 <__errno_location@plt>
  405d14:	ldr	w20, [x0]
  405d18:	add	x0, x19, #0x60
  405d1c:	bl	405d60 <__fxstatat@plt+0x4260>
  405d20:	ldr	x0, [x19, #80]
  405d24:	cbz	x0, 405d2c <__fxstatat@plt+0x422c>
  405d28:	bl	4086f4 <__fxstatat@plt+0x6bf4>
  405d2c:	mov	x0, x19
  405d30:	bl	405da0 <__fxstatat@plt+0x42a0>
  405d34:	mov	x0, x19
  405d38:	bl	4019b0 <free@plt>
  405d3c:	cbz	w20, 405d50 <__fxstatat@plt+0x4250>
  405d40:	bl	401ad0 <__errno_location@plt>
  405d44:	str	w20, [x0]
  405d48:	mov	w0, #0xffffffff            	// #-1
  405d4c:	b	405d54 <__fxstatat@plt+0x4254>
  405d50:	mov	w0, wzr
  405d54:	ldp	x20, x19, [sp, #16]
  405d58:	ldp	x29, x30, [sp], #32
  405d5c:	ret
  405d60:	stp	x29, x30, [sp, #-32]!
  405d64:	str	x19, [sp, #16]
  405d68:	mov	x19, x0
  405d6c:	mov	x29, sp
  405d70:	b	405d78 <__fxstatat@plt+0x4278>
  405d74:	mov	x0, x19
  405d78:	bl	408e9c <__fxstatat@plt+0x739c>
  405d7c:	tbnz	w0, #0, 405d94 <__fxstatat@plt+0x4294>
  405d80:	mov	x0, x19
  405d84:	bl	408eec <__fxstatat@plt+0x73ec>
  405d88:	tbnz	w0, #31, 405d74 <__fxstatat@plt+0x4274>
  405d8c:	bl	4018d0 <close@plt>
  405d90:	b	405d74 <__fxstatat@plt+0x4274>
  405d94:	ldr	x19, [sp, #16]
  405d98:	ldp	x29, x30, [sp], #32
  405d9c:	ret
  405da0:	stp	x29, x30, [sp, #-16]!
  405da4:	ldrh	w8, [x0, #72]
  405da8:	mov	w9, #0x102                 	// #258
  405dac:	mov	x29, sp
  405db0:	tst	w8, w9
  405db4:	b.eq	405dcc <__fxstatat@plt+0x42cc>  // b.none
  405db8:	ldr	x0, [x0, #88]
  405dbc:	cbz	x0, 405dd4 <__fxstatat@plt+0x42d4>
  405dc0:	bl	4086f4 <__fxstatat@plt+0x6bf4>
  405dc4:	ldp	x29, x30, [sp], #16
  405dc8:	ret
  405dcc:	ldr	x0, [x0, #88]
  405dd0:	bl	4019b0 <free@plt>
  405dd4:	ldp	x29, x30, [sp], #16
  405dd8:	ret
  405ddc:	stp	x29, x30, [sp, #-48]!
  405de0:	stp	x20, x19, [sp, #32]
  405de4:	ldr	x20, [x0]
  405de8:	str	x21, [sp, #16]
  405dec:	mov	x29, sp
  405df0:	cbz	x20, 406158 <__fxstatat@plt+0x4658>
  405df4:	ldr	w8, [x0, #72]
  405df8:	mov	x19, x0
  405dfc:	tbnz	w8, #13, 406154 <__fxstatat@plt+0x4654>
  405e00:	ldrh	w9, [x20, #112]
  405e04:	mov	w10, #0x3                   	// #3
  405e08:	strh	w10, [x20, #112]
  405e0c:	cmp	w9, #0x2
  405e10:	b.eq	405e34 <__fxstatat@plt+0x4334>  // b.none
  405e14:	cmp	w9, #0x1
  405e18:	b.ne	405e94 <__fxstatat@plt+0x4394>  // b.any
  405e1c:	mov	x0, x19
  405e20:	mov	x1, x20
  405e24:	mov	w2, wzr
  405e28:	bl	4058fc <__fxstatat@plt+0x3dfc>
  405e2c:	strh	w0, [x20, #108]
  405e30:	b	406158 <__fxstatat@plt+0x4658>
  405e34:	ldrh	w10, [x20, #108]
  405e38:	and	w10, w10, #0xfffe
  405e3c:	cmp	w10, #0xc
  405e40:	b.ne	405e94 <__fxstatat@plt+0x4394>  // b.any
  405e44:	mov	w2, #0x1                   	// #1
  405e48:	mov	x0, x19
  405e4c:	mov	x1, x20
  405e50:	bl	4058fc <__fxstatat@plt+0x3dfc>
  405e54:	and	w8, w0, #0xffff
  405e58:	cmp	w8, #0x1
  405e5c:	strh	w0, [x20, #108]
  405e60:	b.ne	406228 <__fxstatat@plt+0x4728>  // b.any
  405e64:	ldrb	w8, [x19, #72]
  405e68:	tbnz	w8, #2, 406228 <__fxstatat@plt+0x4728>
  405e6c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  405e70:	add	x1, x1, #0x229
  405e74:	mov	x0, x19
  405e78:	bl	405bd0 <__fxstatat@plt+0x40d0>
  405e7c:	str	w0, [x20, #68]
  405e80:	tbnz	w0, #31, 40608c <__fxstatat@plt+0x458c>
  405e84:	ldrh	w8, [x20, #110]
  405e88:	orr	w8, w8, #0x2
  405e8c:	strh	w8, [x20, #110]
  405e90:	b	406228 <__fxstatat@plt+0x4728>
  405e94:	ldrh	w10, [x20, #108]
  405e98:	cmp	w10, #0x1
  405e9c:	b.ne	405ee0 <__fxstatat@plt+0x43e0>  // b.any
  405ea0:	cmp	w9, #0x4
  405ea4:	b.ne	405f74 <__fxstatat@plt+0x4474>  // b.any
  405ea8:	ldrb	w8, [x20, #110]
  405eac:	tbz	w8, #1, 405eb8 <__fxstatat@plt+0x43b8>
  405eb0:	ldr	w0, [x20, #68]
  405eb4:	bl	4018d0 <close@plt>
  405eb8:	ldr	x0, [x19, #8]
  405ebc:	cbz	x0, 405ec8 <__fxstatat@plt+0x43c8>
  405ec0:	bl	405c14 <__fxstatat@plt+0x4114>
  405ec4:	str	xzr, [x19, #8]
  405ec8:	mov	w8, #0x6                   	// #6
  405ecc:	strh	w8, [x20, #108]
  405ed0:	mov	x0, x19
  405ed4:	mov	x1, x20
  405ed8:	bl	406358 <__fxstatat@plt+0x4858>
  405edc:	b	406158 <__fxstatat@plt+0x4658>
  405ee0:	ldr	x21, [x20, #16]
  405ee4:	cbnz	x21, 405ef8 <__fxstatat@plt+0x43f8>
  405ee8:	ldr	x8, [x20, #8]
  405eec:	ldr	x9, [x8, #24]
  405ef0:	cbnz	x9, 40601c <__fxstatat@plt+0x451c>
  405ef4:	cbz	x21, 4060ac <__fxstatat@plt+0x45ac>
  405ef8:	mov	x0, x20
  405efc:	str	x21, [x19]
  405f00:	bl	4019b0 <free@plt>
  405f04:	ldr	x8, [x21, #88]
  405f08:	cbz	x8, 405ffc <__fxstatat@plt+0x44fc>
  405f0c:	ldrh	w8, [x21, #112]
  405f10:	mov	x20, x21
  405f14:	cmp	w8, #0x4
  405f18:	b.eq	405ee0 <__fxstatat@plt+0x43e0>  // b.none
  405f1c:	cmp	w8, #0x2
  405f20:	b.ne	4061e8 <__fxstatat@plt+0x46e8>  // b.any
  405f24:	mov	w2, #0x1                   	// #1
  405f28:	mov	x0, x19
  405f2c:	mov	x1, x21
  405f30:	bl	4058fc <__fxstatat@plt+0x3dfc>
  405f34:	and	w8, w0, #0xffff
  405f38:	cmp	w8, #0x1
  405f3c:	strh	w0, [x21, #108]
  405f40:	b.ne	4061e0 <__fxstatat@plt+0x46e0>  // b.any
  405f44:	ldrb	w8, [x19, #72]
  405f48:	tbnz	w8, #2, 4061e0 <__fxstatat@plt+0x46e0>
  405f4c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  405f50:	add	x1, x1, #0x229
  405f54:	mov	x0, x19
  405f58:	bl	405bd0 <__fxstatat@plt+0x40d0>
  405f5c:	str	w0, [x21, #68]
  405f60:	tbnz	w0, #31, 4061cc <__fxstatat@plt+0x46cc>
  405f64:	ldrh	w8, [x21, #110]
  405f68:	orr	w8, w8, #0x2
  405f6c:	strh	w8, [x21, #110]
  405f70:	b	4061e0 <__fxstatat@plt+0x46e0>
  405f74:	tbz	w8, #6, 405f88 <__fxstatat@plt+0x4488>
  405f78:	ldr	x9, [x20, #120]
  405f7c:	ldr	x10, [x19, #24]
  405f80:	cmp	x9, x10
  405f84:	b.ne	405ea8 <__fxstatat@plt+0x43a8>  // b.any
  405f88:	tbz	w8, #12, 405fa4 <__fxstatat@plt+0x44a4>
  405f8c:	ldr	x0, [x19, #8]
  405f90:	cbz	x0, 405fa4 <__fxstatat@plt+0x44a4>
  405f94:	and	w8, w8, #0xffffefff
  405f98:	str	w8, [x19, #72]
  405f9c:	bl	405c14 <__fxstatat@plt+0x4114>
  405fa0:	str	xzr, [x19, #8]
  405fa4:	ldr	x8, [x19, #8]
  405fa8:	cbz	x8, 40604c <__fxstatat@plt+0x454c>
  405fac:	ldr	x3, [x20, #48]
  405fb0:	mov	w2, #0xffffffff            	// #-1
  405fb4:	mov	x0, x19
  405fb8:	mov	x1, x20
  405fbc:	bl	4063fc <__fxstatat@plt+0x48fc>
  405fc0:	cbz	w0, 406060 <__fxstatat@plt+0x4560>
  405fc4:	bl	401ad0 <__errno_location@plt>
  405fc8:	ldr	w8, [x0]
  405fcc:	ldrh	w9, [x20, #110]
  405fd0:	str	w8, [x20, #64]
  405fd4:	orr	w8, w9, #0x1
  405fd8:	strh	w8, [x20, #110]
  405fdc:	ldr	x8, [x19, #8]
  405fe0:	cbz	x8, 406060 <__fxstatat@plt+0x4560>
  405fe4:	ldr	x9, [x8, #8]
  405fe8:	ldr	x9, [x9, #48]
  405fec:	str	x9, [x8, #48]
  405ff0:	ldr	x8, [x8, #16]
  405ff4:	cbnz	x8, 405fe4 <__fxstatat@plt+0x44e4>
  405ff8:	b	406060 <__fxstatat@plt+0x4560>
  405ffc:	mov	x0, x19
  406000:	bl	406d08 <__fxstatat@plt+0x5208>
  406004:	cbz	w0, 40606c <__fxstatat@plt+0x456c>
  406008:	ldr	w8, [x19, #72]
  40600c:	mov	x20, xzr
  406010:	orr	w8, w8, #0x2000
  406014:	str	w8, [x19, #72]
  406018:	b	406158 <__fxstatat@plt+0x4658>
  40601c:	str	x8, [x19]
  406020:	ldr	x9, [x19, #32]
  406024:	ldr	x8, [x8, #72]
  406028:	mov	w1, #0x3                   	// #3
  40602c:	mov	x0, x19
  406030:	strb	wzr, [x9, x8]
  406034:	bl	406598 <__fxstatat@plt+0x4a98>
  406038:	cbz	x0, 4060a4 <__fxstatat@plt+0x45a4>
  40603c:	mov	x21, x0
  406040:	mov	x0, x20
  406044:	bl	4019b0 <free@plt>
  406048:	b	4061e8 <__fxstatat@plt+0x46e8>
  40604c:	mov	w1, #0x3                   	// #3
  406050:	mov	x0, x19
  406054:	bl	406598 <__fxstatat@plt+0x4a98>
  406058:	str	x0, [x19, #8]
  40605c:	cbz	x0, 406130 <__fxstatat@plt+0x4630>
  406060:	ldr	x21, [x19, #8]
  406064:	str	xzr, [x19, #8]
  406068:	b	4061e8 <__fxstatat@plt+0x46e8>
  40606c:	mov	x0, x19
  406070:	bl	405da0 <__fxstatat@plt+0x42a0>
  406074:	mov	x0, x19
  406078:	mov	x1, x21
  40607c:	bl	406d64 <__fxstatat@plt+0x5264>
  406080:	mov	x0, x19
  406084:	bl	405b5c <__fxstatat@plt+0x405c>
  406088:	b	406224 <__fxstatat@plt+0x4724>
  40608c:	bl	401ad0 <__errno_location@plt>
  406090:	ldr	w8, [x0]
  406094:	mov	w9, #0x7                   	// #7
  406098:	strh	w9, [x20, #108]
  40609c:	str	w8, [x20, #64]
  4060a0:	b	406228 <__fxstatat@plt+0x4728>
  4060a4:	ldrb	w8, [x19, #73]
  4060a8:	tbnz	w8, #5, 406154 <__fxstatat@plt+0x4654>
  4060ac:	ldr	x21, [x20, #8]
  4060b0:	mov	x0, x20
  4060b4:	str	x21, [x19]
  4060b8:	bl	4019b0 <free@plt>
  4060bc:	ldr	x8, [x21, #88]
  4060c0:	cmn	x8, #0x1
  4060c4:	b.eq	406114 <__fxstatat@plt+0x4614>  // b.none
  4060c8:	ldrh	w8, [x21, #108]
  4060cc:	cmp	w8, #0xb
  4060d0:	b.eq	406354 <__fxstatat@plt+0x4854>  // b.none
  4060d4:	ldr	x8, [x19, #32]
  4060d8:	ldr	x9, [x21, #72]
  4060dc:	strb	wzr, [x8, x9]
  4060e0:	ldr	x8, [x21, #88]
  4060e4:	cbz	x8, 40616c <__fxstatat@plt+0x466c>
  4060e8:	ldrh	w8, [x21, #110]
  4060ec:	tbnz	w8, #1, 406194 <__fxstatat@plt+0x4694>
  4060f0:	tbnz	w8, #0, 406314 <__fxstatat@plt+0x4814>
  4060f4:	ldr	x1, [x21, #8]
  4060f8:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  4060fc:	add	x3, x3, #0x228
  406100:	mov	w2, #0xffffffff            	// #-1
  406104:	mov	x0, x19
  406108:	bl	4063fc <__fxstatat@plt+0x48fc>
  40610c:	cbnz	w0, 406178 <__fxstatat@plt+0x4678>
  406110:	b	406314 <__fxstatat@plt+0x4814>
  406114:	mov	x0, x21
  406118:	bl	4019b0 <free@plt>
  40611c:	bl	401ad0 <__errno_location@plt>
  406120:	mov	x20, xzr
  406124:	str	wzr, [x0]
  406128:	str	xzr, [x19]
  40612c:	b	406158 <__fxstatat@plt+0x4658>
  406130:	ldrb	w8, [x19, #73]
  406134:	tbnz	w8, #5, 406154 <__fxstatat@plt+0x4654>
  406138:	ldr	w8, [x20, #64]
  40613c:	cbz	w8, 405ed0 <__fxstatat@plt+0x43d0>
  406140:	ldrh	w8, [x20, #108]
  406144:	cmp	w8, #0x4
  406148:	b.eq	405ed0 <__fxstatat@plt+0x43d0>  // b.none
  40614c:	mov	w8, #0x7                   	// #7
  406150:	b	405ecc <__fxstatat@plt+0x43cc>
  406154:	mov	x20, xzr
  406158:	mov	x0, x20
  40615c:	ldp	x20, x19, [sp, #32]
  406160:	ldr	x21, [sp, #16]
  406164:	ldp	x29, x30, [sp], #48
  406168:	ret
  40616c:	mov	x0, x19
  406170:	bl	406d08 <__fxstatat@plt+0x5208>
  406174:	cbz	w0, 406314 <__fxstatat@plt+0x4814>
  406178:	bl	401ad0 <__errno_location@plt>
  40617c:	ldr	w8, [x0]
  406180:	str	w8, [x21, #64]
  406184:	ldr	w8, [x19, #72]
  406188:	orr	w8, w8, #0x2000
  40618c:	str	w8, [x19, #72]
  406190:	b	406314 <__fxstatat@plt+0x4814>
  406194:	ldr	w8, [x19, #72]
  406198:	tbnz	w8, #2, 40630c <__fxstatat@plt+0x480c>
  40619c:	ldr	w1, [x21, #68]
  4061a0:	tbnz	w8, #9, 406300 <__fxstatat@plt+0x4800>
  4061a4:	mov	w0, w1
  4061a8:	bl	401770 <fchdir@plt>
  4061ac:	cbz	w0, 40630c <__fxstatat@plt+0x480c>
  4061b0:	bl	401ad0 <__errno_location@plt>
  4061b4:	ldr	w8, [x0]
  4061b8:	str	w8, [x21, #64]
  4061bc:	ldr	w8, [x19, #72]
  4061c0:	orr	w8, w8, #0x2000
  4061c4:	str	w8, [x19, #72]
  4061c8:	b	40630c <__fxstatat@plt+0x480c>
  4061cc:	bl	401ad0 <__errno_location@plt>
  4061d0:	ldr	w8, [x0]
  4061d4:	mov	w9, #0x7                   	// #7
  4061d8:	strh	w9, [x21, #108]
  4061dc:	str	w8, [x21, #64]
  4061e0:	mov	w8, #0x3                   	// #3
  4061e4:	strh	w8, [x21, #112]
  4061e8:	ldr	x8, [x21, #8]
  4061ec:	ldr	x11, [x19, #32]
  4061f0:	add	x1, x21, #0xf8
  4061f4:	ldr	x9, [x8, #72]
  4061f8:	ldr	x8, [x8, #56]
  4061fc:	sub	x10, x9, #0x1
  406200:	ldrb	w8, [x8, x10]
  406204:	cmp	w8, #0x2f
  406208:	csel	x8, x10, x9, eq  // eq = none
  40620c:	add	x0, x11, x8
  406210:	mov	w8, #0x2f                  	// #47
  406214:	strb	w8, [x0], #1
  406218:	ldr	x8, [x21, #96]
  40621c:	add	x2, x8, #0x1
  406220:	bl	401700 <memmove@plt>
  406224:	mov	x20, x21
  406228:	str	x20, [x19]
  40622c:	ldrh	w8, [x20, #108]
  406230:	cmp	w8, #0xb
  406234:	b.ne	4062c0 <__fxstatat@plt+0x47c0>  // b.any
  406238:	ldr	x8, [x20, #168]
  40623c:	cmp	x8, #0x1
  406240:	b.eq	4062c0 <__fxstatat@plt+0x47c0>  // b.none
  406244:	cmp	x8, #0x2
  406248:	b.ne	406354 <__fxstatat@plt+0x4854>  // b.any
  40624c:	ldr	x21, [x20, #8]
  406250:	ldr	w8, [x21, #104]
  406254:	cbnz	w8, 40627c <__fxstatat@plt+0x477c>
  406258:	ldr	w8, [x19, #72]
  40625c:	mvn	w8, w8
  406260:	tst	w8, #0x18
  406264:	b.ne	40627c <__fxstatat@plt+0x477c>  // b.any
  406268:	ldr	w1, [x19, #44]
  40626c:	mov	x0, x21
  406270:	bl	406dfc <__fxstatat@plt+0x52fc>
  406274:	cmp	w0, #0x2
  406278:	b.eq	4062c0 <__fxstatat@plt+0x47c0>  // b.none
  40627c:	mov	x0, x19
  406280:	mov	x1, x20
  406284:	mov	w2, wzr
  406288:	bl	4058fc <__fxstatat@plt+0x3dfc>
  40628c:	ldr	w8, [x20, #136]
  406290:	strh	w0, [x20, #108]
  406294:	and	w8, w8, #0xf000
  406298:	cmp	w8, #0x4, lsl #12
  40629c:	b.ne	4062c0 <__fxstatat@plt+0x47c0>  // b.any
  4062a0:	ldr	x8, [x20, #88]
  4062a4:	cbz	x8, 4062c0 <__fxstatat@plt+0x47c0>
  4062a8:	ldr	w8, [x21, #104]
  4062ac:	add	w9, w8, #0x1
  4062b0:	cmp	w9, #0x2
  4062b4:	b.cc	4062c0 <__fxstatat@plt+0x47c0>  // b.lo, b.ul, b.last
  4062b8:	sub	w8, w8, #0x1
  4062bc:	str	w8, [x21, #104]
  4062c0:	ldrh	w8, [x20, #108]
  4062c4:	cmp	w8, #0x1
  4062c8:	b.ne	406158 <__fxstatat@plt+0x4658>  // b.any
  4062cc:	ldr	x8, [x20, #88]
  4062d0:	cbnz	x8, 4062dc <__fxstatat@plt+0x47dc>
  4062d4:	ldr	x8, [x20, #120]
  4062d8:	str	x8, [x19, #24]
  4062dc:	mov	x0, x19
  4062e0:	mov	x1, x20
  4062e4:	bl	406ea4 <__fxstatat@plt+0x53a4>
  4062e8:	tbnz	w0, #0, 406158 <__fxstatat@plt+0x4658>
  4062ec:	bl	401ad0 <__errno_location@plt>
  4062f0:	mov	w8, #0xc                   	// #12
  4062f4:	mov	x20, xzr
  4062f8:	str	w8, [x0]
  4062fc:	b	406158 <__fxstatat@plt+0x4658>
  406300:	mov	w2, #0x1                   	// #1
  406304:	mov	x0, x19
  406308:	bl	406f5c <__fxstatat@plt+0x545c>
  40630c:	ldr	w0, [x21, #68]
  406310:	bl	4018d0 <close@plt>
  406314:	ldrh	w8, [x21, #108]
  406318:	cmp	w8, #0x2
  40631c:	b.eq	406344 <__fxstatat@plt+0x4844>  // b.none
  406320:	ldr	w8, [x21, #64]
  406324:	mov	w9, #0x6                   	// #6
  406328:	cmp	w8, #0x0
  40632c:	cinc	w9, w9, ne  // ne = any
  406330:	strh	w9, [x21, #108]
  406334:	cbnz	w8, 406344 <__fxstatat@plt+0x4844>
  406338:	mov	x0, x19
  40633c:	mov	x1, x21
  406340:	bl	406358 <__fxstatat@plt+0x4858>
  406344:	ldrb	w8, [x19, #73]
  406348:	tst	w8, #0x20
  40634c:	csel	x20, x21, xzr, eq  // eq = none
  406350:	b	406158 <__fxstatat@plt+0x4658>
  406354:	bl	401910 <abort@plt>
  406358:	sub	sp, sp, #0x30
  40635c:	stp	x29, x30, [sp, #32]
  406360:	ldrh	w8, [x0, #72]
  406364:	mov	w9, #0x102                 	// #258
  406368:	add	x29, sp, #0x20
  40636c:	tst	w8, w9
  406370:	b.eq	4063a4 <__fxstatat@plt+0x48a4>  // b.none
  406374:	ldr	x8, [x1, #120]
  406378:	str	x8, [sp, #8]
  40637c:	ldr	x8, [x1, #128]
  406380:	add	x1, sp, #0x8
  406384:	str	x8, [sp, #16]
  406388:	ldr	x0, [x0, #88]
  40638c:	bl	408ce4 <__fxstatat@plt+0x71e4>
  406390:	cbz	x0, 4063f8 <__fxstatat@plt+0x48f8>
  406394:	bl	4019b0 <free@plt>
  406398:	ldp	x29, x30, [sp, #32]
  40639c:	add	sp, sp, #0x30
  4063a0:	ret
  4063a4:	ldr	x8, [x1, #8]
  4063a8:	cbz	x8, 406398 <__fxstatat@plt+0x4898>
  4063ac:	ldr	x9, [x8, #88]
  4063b0:	tbnz	x9, #63, 406398 <__fxstatat@plt+0x4898>
  4063b4:	ldr	x9, [x0, #88]
  4063b8:	ldr	x10, [x9, #16]
  4063bc:	cbz	x10, 4063f8 <__fxstatat@plt+0x48f8>
  4063c0:	ldr	x10, [x9]
  4063c4:	ldr	x11, [x1, #128]
  4063c8:	cmp	x10, x11
  4063cc:	b.ne	406398 <__fxstatat@plt+0x4898>  // b.any
  4063d0:	ldr	x10, [x9, #8]
  4063d4:	ldr	x11, [x1, #120]
  4063d8:	cmp	x10, x11
  4063dc:	b.ne	406398 <__fxstatat@plt+0x4898>  // b.any
  4063e0:	ldr	x10, [x8, #120]
  4063e4:	str	x10, [x9, #8]
  4063e8:	ldr	x8, [x8, #128]
  4063ec:	ldr	x9, [x0, #88]
  4063f0:	str	x8, [x9]
  4063f4:	b	406398 <__fxstatat@plt+0x4898>
  4063f8:	bl	401910 <abort@plt>
  4063fc:	sub	sp, sp, #0xc0
  406400:	stp	x22, x21, [sp, #160]
  406404:	stp	x20, x19, [sp, #176]
  406408:	mov	x22, x3
  40640c:	mov	w19, w2
  406410:	mov	x21, x1
  406414:	mov	x20, x0
  406418:	stp	x29, x30, [sp, #128]
  40641c:	stp	x24, x23, [sp, #144]
  406420:	add	x29, sp, #0x80
  406424:	cbz	x3, 406508 <__fxstatat@plt+0x4a08>
  406428:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  40642c:	add	x1, x1, #0x228
  406430:	mov	x0, x22
  406434:	bl	401970 <strcmp@plt>
  406438:	cmp	w0, #0x0
  40643c:	cset	w24, eq  // eq = none
  406440:	ldr	w8, [x20, #72]
  406444:	tbnz	w8, #2, 406514 <__fxstatat@plt+0x4a14>
  406448:	tbz	w19, #31, 406480 <__fxstatat@plt+0x4980>
  40644c:	eor	w9, w24, #0x1
  406450:	tbnz	w9, #0, 406480 <__fxstatat@plt+0x4980>
  406454:	tbz	w8, #9, 406480 <__fxstatat@plt+0x4980>
  406458:	add	x23, x20, #0x60
  40645c:	mov	x0, x23
  406460:	bl	408e9c <__fxstatat@plt+0x739c>
  406464:	tbnz	w0, #0, 406480 <__fxstatat@plt+0x4980>
  406468:	mov	x0, x23
  40646c:	bl	408eec <__fxstatat@plt+0x73ec>
  406470:	cmp	w0, #0x0
  406474:	csel	x22, xzr, x22, ge  // ge = tcont
  406478:	csel	w19, w0, w19, ge  // ge = tcont
  40647c:	mov	w24, #0x1                   	// #1
  406480:	mov	w23, w19
  406484:	tbz	w19, #31, 40649c <__fxstatat@plt+0x499c>
  406488:	mov	x0, x20
  40648c:	mov	x1, x22
  406490:	bl	405bd0 <__fxstatat@plt+0x40d0>
  406494:	mov	w23, w0
  406498:	tbnz	w0, #31, 406548 <__fxstatat@plt+0x4a48>
  40649c:	ldrb	w8, [x20, #72]
  4064a0:	tbnz	w8, #1, 4064bc <__fxstatat@plt+0x49bc>
  4064a4:	cbz	x22, 4064ec <__fxstatat@plt+0x49ec>
  4064a8:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4064ac:	add	x1, x1, #0x228
  4064b0:	mov	x0, x22
  4064b4:	bl	401970 <strcmp@plt>
  4064b8:	cbnz	w0, 4064ec <__fxstatat@plt+0x49ec>
  4064bc:	mov	x1, sp
  4064c0:	mov	w0, w23
  4064c4:	bl	409ce0 <__fxstatat@plt+0x81e0>
  4064c8:	cbnz	w0, 40655c <__fxstatat@plt+0x4a5c>
  4064cc:	ldr	x8, [x21, #120]
  4064d0:	ldr	x9, [sp]
  4064d4:	cmp	x8, x9
  4064d8:	b.ne	406550 <__fxstatat@plt+0x4a50>  // b.any
  4064dc:	ldr	x8, [x21, #128]
  4064e0:	ldr	x9, [sp, #8]
  4064e4:	cmp	x8, x9
  4064e8:	b.ne	406550 <__fxstatat@plt+0x4a50>  // b.any
  4064ec:	ldrb	w8, [x20, #73]
  4064f0:	tbnz	w8, #1, 406530 <__fxstatat@plt+0x4a30>
  4064f4:	mov	w0, w23
  4064f8:	bl	401770 <fchdir@plt>
  4064fc:	mov	w20, w0
  406500:	tbz	w19, #31, 40657c <__fxstatat@plt+0x4a7c>
  406504:	b	406564 <__fxstatat@plt+0x4a64>
  406508:	mov	w24, wzr
  40650c:	ldr	w8, [x20, #72]
  406510:	tbz	w8, #2, 406448 <__fxstatat@plt+0x4948>
  406514:	mov	w20, wzr
  406518:	tbnz	w19, #31, 40657c <__fxstatat@plt+0x4a7c>
  40651c:	tbz	w8, #9, 40657c <__fxstatat@plt+0x4a7c>
  406520:	mov	w0, w19
  406524:	bl	4018d0 <close@plt>
  406528:	mov	w20, wzr
  40652c:	b	40657c <__fxstatat@plt+0x4a7c>
  406530:	eor	w2, w24, #0x1
  406534:	mov	x0, x20
  406538:	mov	w1, w23
  40653c:	bl	406f5c <__fxstatat@plt+0x545c>
  406540:	mov	w20, wzr
  406544:	b	40657c <__fxstatat@plt+0x4a7c>
  406548:	mov	w20, #0xffffffff            	// #-1
  40654c:	b	40657c <__fxstatat@plt+0x4a7c>
  406550:	bl	401ad0 <__errno_location@plt>
  406554:	mov	w8, #0x2                   	// #2
  406558:	str	w8, [x0]
  40655c:	mov	w20, #0xffffffff            	// #-1
  406560:	tbz	w19, #31, 40657c <__fxstatat@plt+0x4a7c>
  406564:	bl	401ad0 <__errno_location@plt>
  406568:	ldr	w21, [x0]
  40656c:	mov	x19, x0
  406570:	mov	w0, w23
  406574:	bl	4018d0 <close@plt>
  406578:	str	w21, [x19]
  40657c:	mov	w0, w20
  406580:	ldp	x20, x19, [sp, #176]
  406584:	ldp	x22, x21, [sp, #160]
  406588:	ldp	x24, x23, [sp, #144]
  40658c:	ldp	x29, x30, [sp, #128]
  406590:	add	sp, sp, #0xc0
  406594:	ret
  406598:	sub	sp, sp, #0xb0
  40659c:	stp	x29, x30, [sp, #80]
  4065a0:	stp	x28, x27, [sp, #96]
  4065a4:	stp	x26, x25, [sp, #112]
  4065a8:	stp	x24, x23, [sp, #128]
  4065ac:	stp	x22, x21, [sp, #144]
  4065b0:	stp	x20, x19, [sp, #160]
  4065b4:	ldr	x19, [x0]
  4065b8:	mov	x20, x0
  4065bc:	mov	w22, w1
  4065c0:	add	x29, sp, #0x50
  4065c4:	ldr	x23, [x19, #24]
  4065c8:	cbz	x23, 4065f8 <__fxstatat@plt+0x4af8>
  4065cc:	mov	x0, x23
  4065d0:	bl	401a30 <dirfd@plt>
  4065d4:	stur	w0, [x29, #-4]
  4065d8:	tbz	w0, #31, 4066e0 <__fxstatat@plt+0x4be0>
  4065dc:	ldr	x0, [x19, #24]
  4065e0:	bl	4018c0 <closedir@plt>
  4065e4:	mov	x24, xzr
  4065e8:	cmp	w22, #0x3
  4065ec:	str	xzr, [x19, #24]
  4065f0:	b.eq	406690 <__fxstatat@plt+0x4b90>  // b.none
  4065f4:	b	406cd0 <__fxstatat@plt+0x51d0>
  4065f8:	ldr	w8, [x20, #72]
  4065fc:	mov	w9, #0x204                 	// #516
  406600:	and	w9, w8, w9
  406604:	cmp	w9, #0x200
  406608:	b.ne	406624 <__fxstatat@plt+0x4b24>  // b.any
  40660c:	ldr	w0, [x20, #44]
  406610:	ldr	x1, [x19, #48]
  406614:	tbz	w8, #4, 406630 <__fxstatat@plt+0x4b30>
  406618:	tbnz	w8, #0, 406638 <__fxstatat@plt+0x4b38>
  40661c:	mov	w8, wzr
  406620:	b	406644 <__fxstatat@plt+0x4b44>
  406624:	mov	w0, #0xffffff9c            	// #-100
  406628:	ldr	x1, [x19, #48]
  40662c:	tbnz	w8, #4, 406618 <__fxstatat@plt+0x4b18>
  406630:	mov	w8, wzr
  406634:	b	406648 <__fxstatat@plt+0x4b48>
  406638:	ldr	x8, [x19, #88]
  40663c:	cmp	x8, #0x0
  406640:	cset	w8, eq  // eq = none
  406644:	eor	w8, w8, #0x1
  406648:	cmp	w8, #0x0
  40664c:	mov	w8, #0x8000                	// #32768
  406650:	csel	w2, w8, wzr, ne  // ne = any
  406654:	sub	x3, x29, #0x4
  406658:	bl	4090a8 <__fxstatat@plt+0x75a8>
  40665c:	str	x0, [x19, #24]
  406660:	cbz	x0, 406688 <__fxstatat@plt+0x4b88>
  406664:	ldrh	w8, [x19, #108]
  406668:	cmp	w8, #0xb
  40666c:	b.ne	4066ac <__fxstatat@plt+0x4bac>  // b.any
  406670:	mov	x0, x20
  406674:	mov	x1, x19
  406678:	mov	w2, wzr
  40667c:	bl	4058fc <__fxstatat@plt+0x3dfc>
  406680:	strh	w0, [x19, #108]
  406684:	b	4066e0 <__fxstatat@plt+0x4be0>
  406688:	cmp	w22, #0x3
  40668c:	b.ne	406ccc <__fxstatat@plt+0x51cc>  // b.any
  406690:	mov	w8, #0x4                   	// #4
  406694:	strh	w8, [x19, #108]
  406698:	bl	401ad0 <__errno_location@plt>
  40669c:	ldr	w8, [x0]
  4066a0:	mov	x24, xzr
  4066a4:	str	w8, [x19, #64]
  4066a8:	b	406cd0 <__fxstatat@plt+0x51d0>
  4066ac:	ldrb	w8, [x20, #73]
  4066b0:	tbz	w8, #0, 4066e0 <__fxstatat@plt+0x4be0>
  4066b4:	mov	x0, x20
  4066b8:	mov	x1, x19
  4066bc:	bl	406358 <__fxstatat@plt+0x4858>
  4066c0:	mov	x0, x20
  4066c4:	mov	x1, x19
  4066c8:	mov	w2, wzr
  4066cc:	bl	4058fc <__fxstatat@plt+0x3dfc>
  4066d0:	mov	x0, x20
  4066d4:	mov	x1, x19
  4066d8:	bl	406ea4 <__fxstatat@plt+0x53a4>
  4066dc:	tbz	w0, #0, 406cf4 <__fxstatat@plt+0x51f4>
  4066e0:	ldr	x8, [x20, #64]
  4066e4:	cmp	x8, #0x0
  4066e8:	mov	w8, #0x86a0                	// #34464
  4066ec:	movk	w8, #0x1, lsl #16
  4066f0:	csinv	x8, x8, xzr, eq  // eq = none
  4066f4:	str	x8, [sp, #24]
  4066f8:	cbz	x23, 406704 <__fxstatat@plt+0x4c04>
  4066fc:	mov	w24, #0x1                   	// #1
  406700:	b	4067f0 <__fxstatat@plt+0x4cf0>
  406704:	cmp	w22, #0x2
  406708:	b.ne	40671c <__fxstatat@plt+0x4c1c>  // b.any
  40670c:	mov	w24, wzr
  406710:	cmp	w22, #0x3
  406714:	b.ne	406760 <__fxstatat@plt+0x4c60>  // b.any
  406718:	b	406764 <__fxstatat@plt+0x4c64>
  40671c:	ldr	w8, [x20, #72]
  406720:	and	w8, w8, #0x38
  406724:	cmp	w8, #0x18
  406728:	b.ne	406750 <__fxstatat@plt+0x4c50>  // b.any
  40672c:	ldr	w8, [x19, #140]
  406730:	cmp	w8, #0x2
  406734:	b.ne	406750 <__fxstatat@plt+0x4c50>  // b.any
  406738:	ldur	w1, [x29, #-4]
  40673c:	mov	x0, x19
  406740:	bl	406dfc <__fxstatat@plt+0x52fc>
  406744:	cmp	w0, #0x0
  406748:	cset	w8, ne  // ne = any
  40674c:	b	406754 <__fxstatat@plt+0x4c54>
  406750:	mov	w8, wzr
  406754:	eor	w24, w8, #0x1
  406758:	cmp	w22, #0x3
  40675c:	b.eq	406764 <__fxstatat@plt+0x4c64>  // b.none
  406760:	cbz	w24, 4067f0 <__fxstatat@plt+0x4cf0>
  406764:	ldrb	w8, [x20, #73]
  406768:	tbz	w8, #1, 406780 <__fxstatat@plt+0x4c80>
  40676c:	ldur	w0, [x29, #-4]
  406770:	mov	w1, #0x406                 	// #1030
  406774:	mov	w2, #0x3                   	// #3
  406778:	bl	409644 <__fxstatat@plt+0x7b44>
  40677c:	stur	w0, [x29, #-4]
  406780:	ldur	w2, [x29, #-4]
  406784:	tbnz	w2, #31, 40679c <__fxstatat@plt+0x4c9c>
  406788:	mov	x0, x20
  40678c:	mov	x1, x19
  406790:	mov	x3, xzr
  406794:	bl	4063fc <__fxstatat@plt+0x48fc>
  406798:	cbz	w0, 4066fc <__fxstatat@plt+0x4bfc>
  40679c:	cmp	w22, #0x3
  4067a0:	cset	w8, ne  // ne = any
  4067a4:	eor	w9, w24, #0x1
  4067a8:	orr	w8, w8, w9
  4067ac:	tbnz	w8, #0, 4067bc <__fxstatat@plt+0x4cbc>
  4067b0:	bl	401ad0 <__errno_location@plt>
  4067b4:	ldr	w8, [x0]
  4067b8:	str	w8, [x19, #64]
  4067bc:	ldrh	w8, [x19, #110]
  4067c0:	ldr	x0, [x19, #24]
  4067c4:	orr	w8, w8, #0x1
  4067c8:	strh	w8, [x19, #110]
  4067cc:	bl	4018c0 <closedir@plt>
  4067d0:	str	xzr, [x19, #24]
  4067d4:	ldrb	w8, [x20, #73]
  4067d8:	tbz	w8, #1, 4067e8 <__fxstatat@plt+0x4ce8>
  4067dc:	ldur	w0, [x29, #-4]
  4067e0:	tbnz	w0, #31, 4067e8 <__fxstatat@plt+0x4ce8>
  4067e4:	bl	4018d0 <close@plt>
  4067e8:	mov	w24, wzr
  4067ec:	str	xzr, [x19, #24]
  4067f0:	ldr	x8, [x19, #72]
  4067f4:	ldr	x9, [x19, #56]
  4067f8:	ldrb	w11, [x20, #72]
  4067fc:	sub	x10, x8, #0x1
  406800:	ldrb	w9, [x9, x10]
  406804:	cmp	w9, #0x2f
  406808:	csel	x8, x10, x8, eq  // eq = none
  40680c:	tbnz	w11, #2, 406818 <__fxstatat@plt+0x4d18>
  406810:	str	xzr, [sp, #40]
  406814:	b	40682c <__fxstatat@plt+0x4d2c>
  406818:	ldr	x9, [x20, #32]
  40681c:	add	x10, x9, x8
  406820:	mov	w9, #0x2f                  	// #47
  406824:	strb	w9, [x10], #1
  406828:	str	x10, [sp, #40]
  40682c:	ldr	x21, [x19, #24]
  406830:	add	x10, x8, #0x1
  406834:	stur	x10, [x29, #-16]
  406838:	str	w22, [sp, #12]
  40683c:	stur	x23, [x29, #-32]
  406840:	str	w24, [sp, #4]
  406844:	cbz	x21, 406b6c <__fxstatat@plt+0x506c>
  406848:	ldr	x8, [x19, #88]
  40684c:	ldr	x9, [x20, #48]
  406850:	add	x8, x8, #0x1
  406854:	str	x8, [sp, #16]
  406858:	sub	x8, x9, x10
  40685c:	stur	x8, [x29, #-24]
  406860:	bl	401ad0 <__errno_location@plt>
  406864:	mov	x26, x0
  406868:	mov	x27, xzr
  40686c:	mov	x23, xzr
  406870:	mov	x22, xzr
  406874:	str	wzr, [sp, #8]
  406878:	str	wzr, [sp, #36]
  40687c:	mov	x0, x21
  406880:	str	wzr, [x26]
  406884:	bl	4018a0 <readdir@plt>
  406888:	cbz	x0, 406938 <__fxstatat@plt+0x4e38>
  40688c:	ldrb	w8, [x20, #72]
  406890:	mov	x24, x0
  406894:	tbnz	w8, #5, 4068bc <__fxstatat@plt+0x4dbc>
  406898:	ldrb	w8, [x24, #19]
  40689c:	cmp	w8, #0x2e
  4068a0:	b.ne	4068bc <__fxstatat@plt+0x4dbc>  // b.any
  4068a4:	ldrb	w8, [x24, #20]
  4068a8:	cbz	w8, 406a30 <__fxstatat@plt+0x4f30>
  4068ac:	cmp	w8, #0x2e
  4068b0:	b.ne	4068bc <__fxstatat@plt+0x4dbc>  // b.any
  4068b4:	ldrb	w8, [x24, #21]
  4068b8:	cbz	w8, 406a30 <__fxstatat@plt+0x4f30>
  4068bc:	add	x28, x24, #0x13
  4068c0:	mov	x0, x28
  4068c4:	bl	401730 <strlen@plt>
  4068c8:	mov	x21, x0
  4068cc:	mov	x0, x20
  4068d0:	mov	x1, x28
  4068d4:	mov	x2, x21
  4068d8:	bl	405844 <__fxstatat@plt+0x3d44>
  4068dc:	mov	x28, x0
  4068e0:	cbz	x0, 4069b8 <__fxstatat@plt+0x4eb8>
  4068e4:	ldur	x8, [x29, #-24]
  4068e8:	cmp	x21, x8
  4068ec:	b.cs	406968 <__fxstatat@plt+0x4e68>  // b.hs, b.nlast
  4068f0:	ldur	x10, [x29, #-16]
  4068f4:	adds	x8, x21, x10
  4068f8:	b.cc	406a50 <__fxstatat@plt+0x4f50>  // b.lo, b.ul, b.last
  4068fc:	mov	x0, x28
  406900:	bl	4019b0 <free@plt>
  406904:	mov	x0, x27
  406908:	bl	405c14 <__fxstatat@plt+0x4114>
  40690c:	ldr	x0, [x19, #24]
  406910:	bl	4018c0 <closedir@plt>
  406914:	mov	w8, #0x7                   	// #7
  406918:	str	xzr, [x19, #24]
  40691c:	strh	w8, [x19, #108]
  406920:	ldr	w8, [x20, #72]
  406924:	orr	w8, w8, #0x2000
  406928:	str	w8, [x20, #72]
  40692c:	mov	w8, #0x24                  	// #36
  406930:	str	w8, [x26]
  406934:	b	4069f0 <__fxstatat@plt+0x4ef0>
  406938:	ldr	w8, [x26]
  40693c:	cbz	w8, 406960 <__fxstatat@plt+0x4e60>
  406940:	ldur	x9, [x29, #-32]
  406944:	str	w8, [x19, #64]
  406948:	mov	w8, #0x4                   	// #4
  40694c:	orr	x9, x9, x23
  406950:	cmp	x9, #0x0
  406954:	mov	w9, #0x7                   	// #7
  406958:	csel	w8, w9, w8, ne  // ne = any
  40695c:	strh	w8, [x19, #108]
  406960:	mov	w8, #0x9                   	// #9
  406964:	b	4069f4 <__fxstatat@plt+0x4ef4>
  406968:	ldur	x8, [x29, #-16]
  40696c:	ldr	x25, [x20, #32]
  406970:	mov	x0, x20
  406974:	add	x8, x21, x8
  406978:	add	x1, x8, #0x1
  40697c:	bl	4057c8 <__fxstatat@plt+0x3cc8>
  406980:	tbz	w0, #0, 4069b8 <__fxstatat@plt+0x4eb8>
  406984:	ldr	x8, [x20, #32]
  406988:	cmp	x25, x8
  40698c:	b.eq	406a38 <__fxstatat@plt+0x4f38>  // b.none
  406990:	ldrb	w9, [x20, #72]
  406994:	ldur	x10, [x29, #-16]
  406998:	tst	w9, #0x4
  40699c:	ldr	x9, [sp, #40]
  4069a0:	add	x8, x8, x10
  4069a4:	csel	x9, x9, x8, eq  // eq = none
  4069a8:	mov	w8, #0x1                   	// #1
  4069ac:	str	x9, [sp, #40]
  4069b0:	str	w8, [sp, #36]
  4069b4:	b	406a3c <__fxstatat@plt+0x4f3c>
  4069b8:	ldr	w21, [x26]
  4069bc:	mov	x0, x28
  4069c0:	bl	4019b0 <free@plt>
  4069c4:	mov	x0, x27
  4069c8:	bl	405c14 <__fxstatat@plt+0x4114>
  4069cc:	ldr	x0, [x19, #24]
  4069d0:	bl	4018c0 <closedir@plt>
  4069d4:	mov	w8, #0x7                   	// #7
  4069d8:	str	xzr, [x19, #24]
  4069dc:	strh	w8, [x19, #108]
  4069e0:	ldr	w8, [x20, #72]
  4069e4:	orr	w8, w8, #0x2000
  4069e8:	str	w8, [x20, #72]
  4069ec:	str	w21, [x26]
  4069f0:	mov	w8, #0x1                   	// #1
  4069f4:	mov	x28, x22
  4069f8:	mov	x24, x27
  4069fc:	cmp	w8, #0xf
  406a00:	b.hi	406ccc <__fxstatat@plt+0x51cc>  // b.pmore
  406a04:	adrp	x11, 40b000 <__fxstatat@plt+0x9500>
  406a08:	add	x11, x11, #0x1e8
  406a0c:	adr	x9, 406a1c <__fxstatat@plt+0x4f1c>
  406a10:	ldrb	w10, [x11, x8]
  406a14:	add	x9, x9, x10, lsl #2
  406a18:	br	x9
  406a1c:	ldr	x21, [x19, #24]
  406a20:	mov	x27, x24
  406a24:	mov	x22, x28
  406a28:	cbnz	x21, 40687c <__fxstatat@plt+0x4d7c>
  406a2c:	b	406b7c <__fxstatat@plt+0x507c>
  406a30:	mov	w8, #0x8                   	// #8
  406a34:	b	4069f4 <__fxstatat@plt+0x4ef4>
  406a38:	ldur	x10, [x29, #-16]
  406a3c:	ldr	x8, [x20, #48]
  406a40:	sub	x8, x8, x10
  406a44:	stur	x8, [x29, #-24]
  406a48:	adds	x8, x21, x10
  406a4c:	b.cs	4068fc <__fxstatat@plt+0x4dfc>  // b.hs, b.nlast
  406a50:	ldr	x9, [sp, #16]
  406a54:	str	x9, [x28, #88]
  406a58:	ldr	x9, [x20]
  406a5c:	str	x8, [x28, #72]
  406a60:	str	x9, [x28, #8]
  406a64:	ldr	x8, [x24]
  406a68:	str	x8, [x28, #128]
  406a6c:	ldrb	w8, [x20, #72]
  406a70:	tbnz	w8, #2, 406a88 <__fxstatat@plt+0x4f88>
  406a74:	add	x8, x28, #0xf8
  406a78:	str	x8, [x28, #48]
  406a7c:	ldr	x8, [x20, #64]
  406a80:	cbnz	x8, 406aac <__fxstatat@plt+0x4fac>
  406a84:	b	406acc <__fxstatat@plt+0x4fcc>
  406a88:	ldr	x9, [x28, #96]
  406a8c:	ldr	x8, [x28, #56]
  406a90:	ldr	x0, [sp, #40]
  406a94:	add	x1, x28, #0xf8
  406a98:	add	x2, x9, #0x1
  406a9c:	str	x8, [x28, #48]
  406aa0:	bl	401700 <memmove@plt>
  406aa4:	ldr	x8, [x20, #64]
  406aa8:	cbz	x8, 406acc <__fxstatat@plt+0x4fcc>
  406aac:	ldrb	w8, [x20, #73]
  406ab0:	tbnz	w8, #2, 406acc <__fxstatat@plt+0x4fcc>
  406ab4:	mov	x0, x20
  406ab8:	mov	x1, x28
  406abc:	mov	w2, wzr
  406ac0:	bl	4058fc <__fxstatat@plt+0x3dfc>
  406ac4:	strh	w0, [x28, #108]
  406ac8:	b	406b14 <__fxstatat@plt+0x5014>
  406acc:	ldr	w8, [x20, #72]
  406ad0:	add	x0, x28, #0x78
  406ad4:	mvn	w8, w8
  406ad8:	tst	w8, #0x18
  406adc:	b.ne	406af4 <__fxstatat@plt+0x4ff4>  // b.any
  406ae0:	ldrb	w8, [x24, #18]
  406ae4:	mov	w9, #0xfb                  	// #251
  406ae8:	tst	w8, w9
  406aec:	cset	w21, ne  // ne = any
  406af0:	b	406af8 <__fxstatat@plt+0x4ff8>
  406af4:	mov	w21, wzr
  406af8:	mov	w8, #0xb                   	// #11
  406afc:	strh	w8, [x28, #108]
  406b00:	ldrb	w1, [x24, #18]
  406b04:	bl	4072d8 <__fxstatat@plt+0x57d8>
  406b08:	eor	w1, w21, #0x1
  406b0c:	mov	x0, x28
  406b10:	bl	4058cc <__fxstatat@plt+0x3dcc>
  406b14:	mov	x24, x28
  406b18:	str	xzr, [x28, #16]
  406b1c:	cbz	x27, 406b28 <__fxstatat@plt+0x5028>
  406b20:	mov	x24, x27
  406b24:	str	x28, [x22, #16]
  406b28:	mov	w8, #0x2710                	// #10000
  406b2c:	cmp	x23, x8
  406b30:	b.ne	406b4c <__fxstatat@plt+0x504c>  // b.any
  406b34:	ldr	x8, [x20, #64]
  406b38:	cbnz	x8, 406b4c <__fxstatat@plt+0x504c>
  406b3c:	ldur	w1, [x29, #-4]
  406b40:	mov	x0, x19
  406b44:	bl	407300 <__fxstatat@plt+0x5800>
  406b48:	str	w0, [sp, #8]
  406b4c:	ldr	x8, [sp, #24]
  406b50:	add	x23, x23, #0x1
  406b54:	cmp	x8, x23
  406b58:	mov	w8, #0xf                   	// #15
  406b5c:	csel	w8, wzr, w8, hi  // hi = pmore
  406b60:	cmp	w8, #0xf
  406b64:	b.ls	406a04 <__fxstatat@plt+0x4f04>  // b.plast
  406b68:	b	406ccc <__fxstatat@plt+0x51cc>
  406b6c:	str	wzr, [sp, #36]
  406b70:	str	wzr, [sp, #8]
  406b74:	mov	x23, xzr
  406b78:	mov	x24, xzr
  406b7c:	ldr	x0, [x19, #24]
  406b80:	cbz	x0, 406b8c <__fxstatat@plt+0x508c>
  406b84:	bl	4018c0 <closedir@plt>
  406b88:	str	xzr, [x19, #24]
  406b8c:	ldr	w21, [sp, #12]
  406b90:	ldur	x22, [x29, #-32]
  406b94:	ldr	w8, [sp, #36]
  406b98:	tbz	w8, #0, 406bd8 <__fxstatat@plt+0x50d8>
  406b9c:	mov	x0, x20
  406ba0:	mov	x1, x24
  406ba4:	bl	40734c <__fxstatat@plt+0x584c>
  406ba8:	ldrb	w8, [x20, #72]
  406bac:	tbz	w8, #2, 406be0 <__fxstatat@plt+0x50e0>
  406bb0:	ldr	x8, [x20, #48]
  406bb4:	ldur	x11, [x29, #-16]
  406bb8:	ldr	x10, [sp, #40]
  406bbc:	cmp	x11, x8
  406bc0:	sub	x9, x10, #0x1
  406bc4:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  406bc8:	csel	x8, x9, x10, eq  // eq = none
  406bcc:	strb	wzr, [x8]
  406bd0:	cbz	x22, 406be4 <__fxstatat@plt+0x50e4>
  406bd4:	b	406bfc <__fxstatat@plt+0x50fc>
  406bd8:	ldrb	w8, [x20, #72]
  406bdc:	tbnz	w8, #2, 406bb0 <__fxstatat@plt+0x50b0>
  406be0:	cbnz	x22, 406bfc <__fxstatat@plt+0x50fc>
  406be4:	ldr	w8, [sp, #4]
  406be8:	eor	w8, w8, #0x1
  406bec:	tbnz	w8, #0, 406bfc <__fxstatat@plt+0x50fc>
  406bf0:	cmp	w21, #0x1
  406bf4:	b.eq	406c7c <__fxstatat@plt+0x517c>  // b.none
  406bf8:	cbz	x23, 406c7c <__fxstatat@plt+0x517c>
  406bfc:	cbz	x23, 406c54 <__fxstatat@plt+0x5154>
  406c00:	ldr	w8, [sp, #8]
  406c04:	tbz	w8, #0, 406c2c <__fxstatat@plt+0x512c>
  406c08:	adrp	x8, 407000 <__fxstatat@plt+0x5500>
  406c0c:	add	x8, x8, #0x3d4
  406c10:	mov	x0, x20
  406c14:	mov	x1, x24
  406c18:	mov	x2, x23
  406c1c:	str	x8, [x20, #64]
  406c20:	bl	405a84 <__fxstatat@plt+0x3f84>
  406c24:	mov	x24, x0
  406c28:	str	xzr, [x20, #64]
  406c2c:	cmp	x23, #0x2
  406c30:	b.cc	406cd0 <__fxstatat@plt+0x51d0>  // b.lo, b.ul, b.last
  406c34:	ldr	x8, [x20, #64]
  406c38:	cbz	x8, 406cd0 <__fxstatat@plt+0x51d0>
  406c3c:	mov	x0, x20
  406c40:	mov	x1, x24
  406c44:	mov	x2, x23
  406c48:	bl	405a84 <__fxstatat@plt+0x3f84>
  406c4c:	mov	x24, x0
  406c50:	b	406cd0 <__fxstatat@plt+0x51d0>
  406c54:	cmp	w21, #0x3
  406c58:	b.ne	406cc4 <__fxstatat@plt+0x51c4>  // b.any
  406c5c:	ldrh	w8, [x19, #108]
  406c60:	cmp	w8, #0x4
  406c64:	b.eq	406cc4 <__fxstatat@plt+0x51c4>  // b.none
  406c68:	cmp	w8, #0x7
  406c6c:	b.eq	406cc4 <__fxstatat@plt+0x51c4>  // b.none
  406c70:	mov	w8, #0x6                   	// #6
  406c74:	strh	w8, [x19, #108]
  406c78:	b	406cc4 <__fxstatat@plt+0x51c4>
  406c7c:	ldr	x8, [x19, #88]
  406c80:	cbz	x8, 406ca4 <__fxstatat@plt+0x51a4>
  406c84:	ldr	x1, [x19, #8]
  406c88:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  406c8c:	add	x3, x3, #0x228
  406c90:	mov	w2, #0xffffffff            	// #-1
  406c94:	mov	x0, x20
  406c98:	bl	4063fc <__fxstatat@plt+0x48fc>
  406c9c:	cbnz	w0, 406cb0 <__fxstatat@plt+0x51b0>
  406ca0:	b	406bfc <__fxstatat@plt+0x50fc>
  406ca4:	mov	x0, x20
  406ca8:	bl	406d08 <__fxstatat@plt+0x5208>
  406cac:	cbz	w0, 406bfc <__fxstatat@plt+0x50fc>
  406cb0:	mov	w8, #0x7                   	// #7
  406cb4:	strh	w8, [x19, #108]
  406cb8:	ldr	w8, [x20, #72]
  406cbc:	orr	w8, w8, #0x2000
  406cc0:	str	w8, [x20, #72]
  406cc4:	mov	x0, x24
  406cc8:	bl	405c14 <__fxstatat@plt+0x4114>
  406ccc:	mov	x24, xzr
  406cd0:	mov	x0, x24
  406cd4:	ldp	x20, x19, [sp, #160]
  406cd8:	ldp	x22, x21, [sp, #144]
  406cdc:	ldp	x24, x23, [sp, #128]
  406ce0:	ldp	x26, x25, [sp, #112]
  406ce4:	ldp	x28, x27, [sp, #96]
  406ce8:	ldp	x29, x30, [sp, #80]
  406cec:	add	sp, sp, #0xb0
  406cf0:	ret
  406cf4:	bl	401ad0 <__errno_location@plt>
  406cf8:	mov	w8, #0xc                   	// #12
  406cfc:	mov	x24, xzr
  406d00:	str	w8, [x0]
  406d04:	b	406cd0 <__fxstatat@plt+0x51d0>
  406d08:	stp	x29, x30, [sp, #-32]!
  406d0c:	stp	x20, x19, [sp, #16]
  406d10:	ldr	w8, [x0, #72]
  406d14:	mov	x19, x0
  406d18:	mov	x29, sp
  406d1c:	tbnz	w8, #2, 406d48 <__fxstatat@plt+0x5248>
  406d20:	tbnz	w8, #9, 406d38 <__fxstatat@plt+0x5238>
  406d24:	ldr	w0, [x19, #40]
  406d28:	bl	401770 <fchdir@plt>
  406d2c:	cmp	w0, #0x0
  406d30:	cset	w20, ne  // ne = any
  406d34:	b	406d4c <__fxstatat@plt+0x524c>
  406d38:	mov	w1, #0xffffff9c            	// #-100
  406d3c:	mov	w2, #0x1                   	// #1
  406d40:	mov	x0, x19
  406d44:	bl	406f5c <__fxstatat@plt+0x545c>
  406d48:	mov	w20, wzr
  406d4c:	add	x0, x19, #0x60
  406d50:	bl	405d60 <__fxstatat@plt+0x4260>
  406d54:	mov	w0, w20
  406d58:	ldp	x20, x19, [sp, #16]
  406d5c:	ldp	x29, x30, [sp], #32
  406d60:	ret
  406d64:	stp	x29, x30, [sp, #-64]!
  406d68:	stp	x22, x21, [sp, #32]
  406d6c:	stp	x20, x19, [sp, #48]
  406d70:	ldr	x8, [x1, #96]
  406d74:	mov	x20, x0
  406d78:	add	x21, x1, #0xf8
  406d7c:	mov	x19, x1
  406d80:	str	x8, [x1, #72]
  406d84:	ldr	x0, [x0, #32]
  406d88:	add	x2, x8, #0x1
  406d8c:	mov	x1, x21
  406d90:	str	x23, [sp, #16]
  406d94:	mov	x29, sp
  406d98:	bl	401700 <memmove@plt>
  406d9c:	mov	w1, #0x2f                  	// #47
  406da0:	mov	x0, x21
  406da4:	bl	4018e0 <strrchr@plt>
  406da8:	cbz	x0, 406de0 <__fxstatat@plt+0x52e0>
  406dac:	cmp	x0, x21
  406db0:	b.ne	406dbc <__fxstatat@plt+0x52bc>  // b.any
  406db4:	ldrb	w8, [x0, #1]
  406db8:	cbz	w8, 406de0 <__fxstatat@plt+0x52e0>
  406dbc:	add	x22, x0, #0x1
  406dc0:	mov	x0, x22
  406dc4:	bl	401730 <strlen@plt>
  406dc8:	mov	x23, x0
  406dcc:	add	x2, x0, #0x1
  406dd0:	mov	x0, x21
  406dd4:	mov	x1, x22
  406dd8:	bl	401700 <memmove@plt>
  406ddc:	str	x23, [x19, #96]
  406de0:	ldr	x8, [x20, #32]
  406de4:	stp	x8, x8, [x19, #48]
  406de8:	ldp	x20, x19, [sp, #48]
  406dec:	ldp	x22, x21, [sp, #32]
  406df0:	ldr	x23, [sp, #16]
  406df4:	ldp	x29, x30, [sp], #64
  406df8:	ret
  406dfc:	stp	x29, x30, [sp, #-16]!
  406e00:	mov	x29, sp
  406e04:	bl	4071a4 <__fxstatat@plt+0x56a4>
  406e08:	mov	w8, #0x4972                	// #18802
  406e0c:	movk	w8, #0x5265, lsl #16
  406e10:	cmp	x0, x8
  406e14:	b.le	406e50 <__fxstatat@plt+0x5350>
  406e18:	mov	w8, #0x5341                	// #21313
  406e1c:	movk	w8, #0x5846, lsl #16
  406e20:	cmp	x0, x8
  406e24:	mov	w8, #0x2                   	// #2
  406e28:	b.gt	406e7c <__fxstatat@plt+0x537c>
  406e2c:	mov	w9, #0x4973                	// #18803
  406e30:	movk	w9, #0x5265, lsl #16
  406e34:	cmp	x0, x9
  406e38:	b.eq	406e70 <__fxstatat@plt+0x5370>  // b.none
  406e3c:	mov	w8, #0x414f                	// #16719
  406e40:	movk	w8, #0x5346, lsl #16
  406e44:	cmp	x0, x8
  406e48:	b.eq	406e6c <__fxstatat@plt+0x536c>  // b.none
  406e4c:	b	406e9c <__fxstatat@plt+0x539c>
  406e50:	cbz	x0, 406e6c <__fxstatat@plt+0x536c>
  406e54:	mov	w8, #0x6969                	// #26985
  406e58:	cmp	x0, x8
  406e5c:	b.eq	406e6c <__fxstatat@plt+0x536c>  // b.none
  406e60:	mov	w8, #0x9fa0                	// #40864
  406e64:	cmp	x0, x8
  406e68:	b.ne	406e9c <__fxstatat@plt+0x539c>  // b.any
  406e6c:	mov	w8, wzr
  406e70:	mov	w0, w8
  406e74:	ldp	x29, x30, [sp], #16
  406e78:	ret
  406e7c:	mov	w9, #0x5342                	// #21314
  406e80:	movk	w9, #0x5846, lsl #16
  406e84:	cmp	x0, x9
  406e88:	b.eq	406e70 <__fxstatat@plt+0x5370>  // b.none
  406e8c:	mov	w8, #0x4d42                	// #19778
  406e90:	movk	w8, #0xff53, lsl #16
  406e94:	cmp	x0, x8
  406e98:	b.eq	406e6c <__fxstatat@plt+0x536c>  // b.none
  406e9c:	mov	w8, #0x1                   	// #1
  406ea0:	b	406e70 <__fxstatat@plt+0x5370>
  406ea4:	stp	x29, x30, [sp, #-48]!
  406ea8:	stp	x20, x19, [sp, #32]
  406eac:	ldrh	w8, [x0, #72]
  406eb0:	mov	w9, #0x102                 	// #258
  406eb4:	mov	x20, x0
  406eb8:	mov	x19, x1
  406ebc:	tst	w8, w9
  406ec0:	str	x21, [sp, #16]
  406ec4:	mov	x29, sp
  406ec8:	b.eq	406f24 <__fxstatat@plt+0x5424>  // b.none
  406ecc:	mov	w0, #0x18                  	// #24
  406ed0:	bl	401800 <malloc@plt>
  406ed4:	cbz	x0, 406f44 <__fxstatat@plt+0x5444>
  406ed8:	ldr	x8, [x19, #120]
  406edc:	mov	x21, x0
  406ee0:	mov	x1, x21
  406ee4:	str	x8, [x0]
  406ee8:	ldr	x8, [x19, #128]
  406eec:	stp	x8, x19, [x0, #8]
  406ef0:	ldr	x0, [x20, #88]
  406ef4:	bl	408cac <__fxstatat@plt+0x71ac>
  406ef8:	cmp	x0, x21
  406efc:	b.eq	406f40 <__fxstatat@plt+0x5440>  // b.none
  406f00:	mov	x20, x0
  406f04:	mov	x0, x21
  406f08:	bl	4019b0 <free@plt>
  406f0c:	cbz	x20, 406f54 <__fxstatat@plt+0x5454>
  406f10:	ldr	x8, [x20, #16]
  406f14:	mov	w9, #0x2                   	// #2
  406f18:	strh	w9, [x19, #108]
  406f1c:	str	x8, [x19]
  406f20:	b	406f40 <__fxstatat@plt+0x5440>
  406f24:	ldr	x0, [x20, #88]
  406f28:	add	x1, x19, #0x78
  406f2c:	bl	407e00 <__fxstatat@plt+0x6300>
  406f30:	tbz	w0, #0, 406f40 <__fxstatat@plt+0x5440>
  406f34:	mov	w8, #0x2                   	// #2
  406f38:	str	x19, [x19]
  406f3c:	strh	w8, [x19, #108]
  406f40:	mov	w0, #0x1                   	// #1
  406f44:	ldp	x20, x19, [sp, #32]
  406f48:	ldr	x21, [sp, #16]
  406f4c:	ldp	x29, x30, [sp], #48
  406f50:	ret
  406f54:	mov	w0, wzr
  406f58:	b	406f44 <__fxstatat@plt+0x5444>
  406f5c:	stp	x29, x30, [sp, #-32]!
  406f60:	stp	x20, x19, [sp, #16]
  406f64:	ldr	w8, [x0, #44]
  406f68:	mov	x19, x0
  406f6c:	mov	w20, w1
  406f70:	mov	x29, sp
  406f74:	cmp	w8, w1
  406f78:	b.ne	406f84 <__fxstatat@plt+0x5484>  // b.any
  406f7c:	cmn	w8, #0x64
  406f80:	b.ne	406fc0 <__fxstatat@plt+0x54c0>  // b.any
  406f84:	tbz	w2, #0, 406f9c <__fxstatat@plt+0x549c>
  406f88:	add	x0, x19, #0x60
  406f8c:	mov	w1, w8
  406f90:	bl	408ea4 <__fxstatat@plt+0x73a4>
  406f94:	tbz	w0, #31, 406fac <__fxstatat@plt+0x54ac>
  406f98:	b	406fb0 <__fxstatat@plt+0x54b0>
  406f9c:	tbnz	w8, #31, 406fb0 <__fxstatat@plt+0x54b0>
  406fa0:	ldr	w9, [x19, #72]
  406fa4:	tbnz	w9, #2, 406fb0 <__fxstatat@plt+0x54b0>
  406fa8:	mov	w0, w8
  406fac:	bl	4018d0 <close@plt>
  406fb0:	str	w20, [x19, #44]
  406fb4:	ldp	x20, x19, [sp, #16]
  406fb8:	ldp	x29, x30, [sp], #32
  406fbc:	ret
  406fc0:	bl	401910 <abort@plt>
  406fc4:	stp	x29, x30, [sp, #-16]!
  406fc8:	cmp	w2, #0x5
  406fcc:	mov	x29, sp
  406fd0:	b.cc	406fec <__fxstatat@plt+0x54ec>  // b.lo, b.ul, b.last
  406fd4:	bl	401ad0 <__errno_location@plt>
  406fd8:	mov	w8, #0x16                  	// #22
  406fdc:	str	w8, [x0]
  406fe0:	mov	w0, #0x1                   	// #1
  406fe4:	ldp	x29, x30, [sp], #16
  406fe8:	ret
  406fec:	mov	w0, wzr
  406ff0:	strh	w2, [x1, #112]
  406ff4:	ldp	x29, x30, [sp], #16
  406ff8:	ret
  406ffc:	stp	x29, x30, [sp, #-48]!
  407000:	tst	w1, #0xffffefff
  407004:	stp	x22, x21, [sp, #16]
  407008:	stp	x20, x19, [sp, #32]
  40700c:	mov	x29, sp
  407010:	b.eq	40702c <__fxstatat@plt+0x552c>  // b.none
  407014:	bl	401ad0 <__errno_location@plt>
  407018:	mov	x8, x0
  40701c:	mov	w9, #0x16                  	// #22
  407020:	mov	x0, xzr
  407024:	str	w9, [x8]
  407028:	b	407068 <__fxstatat@plt+0x5568>
  40702c:	ldr	x22, [x0]
  407030:	mov	w21, w1
  407034:	mov	x19, x0
  407038:	bl	401ad0 <__errno_location@plt>
  40703c:	str	wzr, [x0]
  407040:	ldrb	w8, [x19, #73]
  407044:	tbnz	w8, #5, 407064 <__fxstatat@plt+0x5564>
  407048:	ldrh	w8, [x22, #108]
  40704c:	cmp	w8, #0x1
  407050:	b.eq	407078 <__fxstatat@plt+0x5578>  // b.none
  407054:	cmp	w8, #0x9
  407058:	b.ne	407064 <__fxstatat@plt+0x5564>  // b.any
  40705c:	ldr	x0, [x22, #16]
  407060:	b	407068 <__fxstatat@plt+0x5568>
  407064:	mov	x0, xzr
  407068:	ldp	x20, x19, [sp, #32]
  40706c:	ldp	x22, x21, [sp, #16]
  407070:	ldp	x29, x30, [sp], #48
  407074:	ret
  407078:	mov	x20, x0
  40707c:	ldr	x0, [x19, #8]
  407080:	cbz	x0, 407088 <__fxstatat@plt+0x5588>
  407084:	bl	405c14 <__fxstatat@plt+0x4114>
  407088:	cmp	w21, #0x1, lsl #12
  40708c:	b.ne	4070ac <__fxstatat@plt+0x55ac>  // b.any
  407090:	ldr	w8, [x19, #72]
  407094:	mov	w21, #0x2                   	// #2
  407098:	orr	w8, w8, #0x1000
  40709c:	str	w8, [x19, #72]
  4070a0:	ldr	x8, [x22, #88]
  4070a4:	cbnz	x8, 407124 <__fxstatat@plt+0x5624>
  4070a8:	b	4070b8 <__fxstatat@plt+0x55b8>
  4070ac:	mov	w21, #0x1                   	// #1
  4070b0:	ldr	x8, [x22, #88]
  4070b4:	cbnz	x8, 407124 <__fxstatat@plt+0x5624>
  4070b8:	ldr	x8, [x22, #48]
  4070bc:	ldrb	w8, [x8]
  4070c0:	cmp	w8, #0x2f
  4070c4:	b.eq	407124 <__fxstatat@plt+0x5624>  // b.none
  4070c8:	ldrb	w8, [x19, #72]
  4070cc:	tbnz	w8, #2, 407124 <__fxstatat@plt+0x5624>
  4070d0:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4070d4:	add	x1, x1, #0x229
  4070d8:	mov	x0, x19
  4070dc:	bl	405bd0 <__fxstatat@plt+0x40d0>
  4070e0:	tbnz	w0, #31, 407138 <__fxstatat@plt+0x5638>
  4070e4:	mov	w22, w0
  4070e8:	mov	x0, x19
  4070ec:	mov	w1, w21
  4070f0:	bl	406598 <__fxstatat@plt+0x4a98>
  4070f4:	ldrb	w8, [x19, #73]
  4070f8:	str	x0, [x19, #8]
  4070fc:	tbnz	w8, #1, 407144 <__fxstatat@plt+0x5644>
  407100:	mov	w0, w22
  407104:	bl	401770 <fchdir@plt>
  407108:	cbz	w0, 407158 <__fxstatat@plt+0x5658>
  40710c:	ldr	w19, [x20]
  407110:	mov	w0, w22
  407114:	bl	4018d0 <close@plt>
  407118:	mov	x0, xzr
  40711c:	str	w19, [x20]
  407120:	b	407068 <__fxstatat@plt+0x5568>
  407124:	mov	x0, x19
  407128:	mov	w1, w21
  40712c:	bl	406598 <__fxstatat@plt+0x4a98>
  407130:	str	x0, [x19, #8]
  407134:	b	407068 <__fxstatat@plt+0x5568>
  407138:	mov	x0, xzr
  40713c:	str	xzr, [x19, #8]
  407140:	b	407068 <__fxstatat@plt+0x5568>
  407144:	mov	w2, #0x1                   	// #1
  407148:	mov	x0, x19
  40714c:	mov	w1, w22
  407150:	bl	406f5c <__fxstatat@plt+0x545c>
  407154:	b	407160 <__fxstatat@plt+0x5660>
  407158:	mov	w0, w22
  40715c:	bl	4018d0 <close@plt>
  407160:	ldr	x0, [x19, #8]
  407164:	b	407068 <__fxstatat@plt+0x5568>
  407168:	ldr	x8, [x0, #8]
  40716c:	udiv	x9, x8, x1
  407170:	msub	x0, x9, x1, x8
  407174:	ret
  407178:	ldr	x8, [x0, #8]
  40717c:	ldr	x9, [x1, #8]
  407180:	cmp	x8, x9
  407184:	b.ne	40719c <__fxstatat@plt+0x569c>  // b.any
  407188:	ldr	x8, [x0]
  40718c:	ldr	x9, [x1]
  407190:	cmp	x8, x9
  407194:	cset	w0, eq  // eq = none
  407198:	ret
  40719c:	mov	w0, wzr
  4071a0:	ret
  4071a4:	sub	sp, sp, #0xb0
  4071a8:	stp	x29, x30, [sp, #128]
  4071ac:	stp	x22, x21, [sp, #144]
  4071b0:	stp	x20, x19, [sp, #160]
  4071b4:	ldr	x22, [x0, #80]
  4071b8:	add	x29, sp, #0x80
  4071bc:	ldrb	w8, [x22, #73]
  4071c0:	tbz	w8, #1, 407250 <__fxstatat@plt+0x5750>
  4071c4:	ldr	x20, [x22, #80]
  4071c8:	mov	x19, x0
  4071cc:	mov	w21, w1
  4071d0:	cbz	x20, 4071dc <__fxstatat@plt+0x56dc>
  4071d4:	cbnz	x20, 40720c <__fxstatat@plt+0x570c>
  4071d8:	b	40723c <__fxstatat@plt+0x573c>
  4071dc:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  4071e0:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  4071e4:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  4071e8:	add	x2, x2, #0x2b4
  4071ec:	add	x3, x3, #0x2c4
  4071f0:	add	x4, x4, #0x9b0
  4071f4:	mov	w0, #0xd                   	// #13
  4071f8:	mov	x1, xzr
  4071fc:	bl	408440 <__fxstatat@plt+0x6940>
  407200:	mov	x20, x0
  407204:	str	x0, [x22, #80]
  407208:	cbz	x20, 40723c <__fxstatat@plt+0x573c>
  40720c:	ldr	x8, [x19, #120]
  407210:	add	x1, sp, #0x8
  407214:	mov	x0, x20
  407218:	str	x8, [sp, #8]
  40721c:	bl	408184 <__fxstatat@plt+0x6684>
  407220:	cbz	x0, 407234 <__fxstatat@plt+0x5734>
  407224:	ldr	x0, [x0, #8]
  407228:	mov	w8, wzr
  40722c:	cbnz	w8, 40723c <__fxstatat@plt+0x573c>
  407230:	b	407254 <__fxstatat@plt+0x5754>
  407234:	mov	w8, #0x1                   	// #1
  407238:	cbz	w8, 407254 <__fxstatat@plt+0x5754>
  40723c:	tbnz	w21, #31, 407250 <__fxstatat@plt+0x5750>
  407240:	add	x1, sp, #0x8
  407244:	mov	w0, w21
  407248:	bl	401860 <fstatfs@plt>
  40724c:	cbz	w0, 407268 <__fxstatat@plt+0x5768>
  407250:	mov	x0, xzr
  407254:	ldp	x20, x19, [sp, #160]
  407258:	ldp	x22, x21, [sp, #144]
  40725c:	ldp	x29, x30, [sp, #128]
  407260:	add	sp, sp, #0xb0
  407264:	ret
  407268:	cbz	x20, 4072ac <__fxstatat@plt+0x57ac>
  40726c:	mov	w0, #0x10                  	// #16
  407270:	bl	401800 <malloc@plt>
  407274:	cbz	x0, 4072ac <__fxstatat@plt+0x57ac>
  407278:	ldr	x8, [x19, #120]
  40727c:	ldr	x9, [sp, #8]
  407280:	mov	x21, x0
  407284:	mov	x1, x21
  407288:	stp	x8, x9, [x0]
  40728c:	mov	x0, x20
  407290:	bl	408cac <__fxstatat@plt+0x71ac>
  407294:	cbz	x0, 4072a4 <__fxstatat@plt+0x57a4>
  407298:	cmp	x0, x21
  40729c:	b.eq	4072ac <__fxstatat@plt+0x57ac>  // b.none
  4072a0:	bl	401910 <abort@plt>
  4072a4:	mov	x0, x21
  4072a8:	bl	4019b0 <free@plt>
  4072ac:	ldr	x0, [sp, #8]
  4072b0:	b	407254 <__fxstatat@plt+0x5754>
  4072b4:	ldr	x8, [x0]
  4072b8:	udiv	x9, x8, x1
  4072bc:	msub	x0, x9, x1, x8
  4072c0:	ret
  4072c4:	ldr	x8, [x0]
  4072c8:	ldr	x9, [x1]
  4072cc:	cmp	x8, x9
  4072d0:	cset	w0, eq  // eq = none
  4072d4:	ret
  4072d8:	sub	w8, w1, #0x1
  4072dc:	cmp	w8, #0xb
  4072e0:	b.hi	4072f8 <__fxstatat@plt+0x57f8>  // b.pmore
  4072e4:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  4072e8:	add	x9, x9, #0x1f8
  4072ec:	ldr	w8, [x9, w8, sxtw #2]
  4072f0:	str	w8, [x0, #16]
  4072f4:	ret
  4072f8:	str	wzr, [x0, #16]
  4072fc:	ret
  407300:	stp	x29, x30, [sp, #-16]!
  407304:	mov	x29, sp
  407308:	bl	4071a4 <__fxstatat@plt+0x56a4>
  40730c:	mov	w9, #0x6969                	// #26985
  407310:	mov	x8, x0
  407314:	cmp	x0, x9
  407318:	mov	w0, wzr
  40731c:	b.eq	407344 <__fxstatat@plt+0x5844>  // b.none
  407320:	mov	w9, #0x1994                	// #6548
  407324:	movk	w9, #0x102, lsl #16
  407328:	cmp	x8, x9
  40732c:	b.eq	407344 <__fxstatat@plt+0x5844>  // b.none
  407330:	mov	w9, #0x4d42                	// #19778
  407334:	movk	w9, #0xff53, lsl #16
  407338:	cmp	x8, x9
  40733c:	b.eq	407344 <__fxstatat@plt+0x5844>  // b.none
  407340:	mov	w0, #0x1                   	// #1
  407344:	ldp	x29, x30, [sp], #16
  407348:	ret
  40734c:	ldr	x9, [x0, #8]
  407350:	ldr	x8, [x0, #32]
  407354:	cbnz	x9, 407370 <__fxstatat@plt+0x5870>
  407358:	ldr	x9, [x1, #88]
  40735c:	tbz	x9, #63, 4073a0 <__fxstatat@plt+0x58a0>
  407360:	ret
  407364:	str	x8, [x9, #56]
  407368:	ldr	x9, [x9, #16]
  40736c:	cbz	x9, 407358 <__fxstatat@plt+0x5858>
  407370:	ldr	x10, [x9, #48]
  407374:	add	x11, x9, #0xf8
  407378:	cmp	x10, x11
  40737c:	b.eq	407364 <__fxstatat@plt+0x5864>  // b.none
  407380:	ldr	x11, [x9, #56]
  407384:	sub	x10, x10, x11
  407388:	add	x10, x8, x10
  40738c:	str	x10, [x9, #48]
  407390:	b	407364 <__fxstatat@plt+0x5864>
  407394:	ldr	x10, [x9, #88]
  407398:	mov	x1, x9
  40739c:	tbnz	x10, #63, 407360 <__fxstatat@plt+0x5860>
  4073a0:	ldr	x9, [x1, #48]
  4073a4:	add	x10, x1, #0xf8
  4073a8:	cmp	x9, x10
  4073ac:	b.eq	4073c0 <__fxstatat@plt+0x58c0>  // b.none
  4073b0:	ldr	x10, [x1, #56]
  4073b4:	sub	x9, x9, x10
  4073b8:	add	x9, x8, x9
  4073bc:	str	x9, [x1, #48]
  4073c0:	ldr	x9, [x1, #16]
  4073c4:	str	x8, [x1, #56]
  4073c8:	cbnz	x9, 407394 <__fxstatat@plt+0x5894>
  4073cc:	ldr	x9, [x1, #8]
  4073d0:	b	407394 <__fxstatat@plt+0x5894>
  4073d4:	ldr	x8, [x0]
  4073d8:	ldr	x9, [x1]
  4073dc:	ldr	x8, [x8, #128]
  4073e0:	ldr	x9, [x9, #128]
  4073e4:	cmp	x9, x8
  4073e8:	cset	w10, cc  // cc = lo, ul, last
  4073ec:	cmp	x8, x9
  4073f0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4073f4:	ret
  4073f8:	sub	sp, sp, #0x40
  4073fc:	stp	x29, x30, [sp, #16]
  407400:	add	x29, sp, #0x10
  407404:	cmp	x0, #0x0
  407408:	sub	x8, x29, #0x4
  40740c:	stp	x20, x19, [sp, #48]
  407410:	csel	x20, x8, x0, eq  // eq = none
  407414:	mov	x0, x20
  407418:	stp	x22, x21, [sp, #32]
  40741c:	mov	x22, x2
  407420:	mov	x19, x1
  407424:	bl	4016e0 <mbrtowc@plt>
  407428:	mov	x21, x0
  40742c:	cbz	x22, 407450 <__fxstatat@plt+0x5950>
  407430:	cmn	x21, #0x2
  407434:	b.cc	407450 <__fxstatat@plt+0x5950>  // b.lo, b.ul, b.last
  407438:	mov	w0, wzr
  40743c:	bl	407f74 <__fxstatat@plt+0x6474>
  407440:	tbnz	w0, #0, 407450 <__fxstatat@plt+0x5950>
  407444:	ldrb	w8, [x19]
  407448:	mov	w21, #0x1                   	// #1
  40744c:	str	w8, [x20]
  407450:	mov	x0, x21
  407454:	ldp	x20, x19, [sp, #48]
  407458:	ldp	x22, x21, [sp, #32]
  40745c:	ldp	x29, x30, [sp, #16]
  407460:	add	sp, sp, #0x40
  407464:	ret
  407468:	stp	x29, x30, [sp, #-96]!
  40746c:	str	x28, [sp, #16]
  407470:	stp	x26, x25, [sp, #32]
  407474:	stp	x24, x23, [sp, #48]
  407478:	stp	x22, x21, [sp, #64]
  40747c:	stp	x20, x19, [sp, #80]
  407480:	mov	x29, sp
  407484:	sub	sp, sp, #0xfc0
  407488:	mov	x20, x2
  40748c:	cmn	w0, #0x64
  407490:	mov	x21, x1
  407494:	b.eq	4074a4 <__fxstatat@plt+0x59a4>  // b.none
  407498:	ldrb	w8, [x21]
  40749c:	cmp	w8, #0x2f
  4074a0:	b.ne	4074d8 <__fxstatat@plt+0x59d8>  // b.any
  4074a4:	mov	x0, x21
  4074a8:	mov	x1, x20
  4074ac:	bl	404b20 <__fxstatat@plt+0x3020>
  4074b0:	mov	w19, w0
  4074b4:	mov	w0, w19
  4074b8:	add	sp, sp, #0xfc0
  4074bc:	ldp	x20, x19, [sp, #80]
  4074c0:	ldp	x22, x21, [sp, #64]
  4074c4:	ldp	x24, x23, [sp, #48]
  4074c8:	ldp	x26, x25, [sp, #32]
  4074cc:	ldr	x28, [sp, #16]
  4074d0:	ldp	x29, x30, [sp], #96
  4074d4:	ret
  4074d8:	mov	w22, w0
  4074dc:	mov	x0, sp
  4074e0:	mov	w1, w22
  4074e4:	mov	x2, x21
  4074e8:	mov	x26, sp
  4074ec:	bl	4099fc <__fxstatat@plt+0x7efc>
  4074f0:	cbz	x0, 407530 <__fxstatat@plt+0x5a30>
  4074f4:	mov	x1, x20
  4074f8:	mov	x24, x0
  4074fc:	bl	404b20 <__fxstatat@plt+0x3020>
  407500:	mov	w19, w0
  407504:	bl	401ad0 <__errno_location@plt>
  407508:	ldr	w25, [x0]
  40750c:	mov	x23, x0
  407510:	cmp	x24, x26
  407514:	b.eq	407520 <__fxstatat@plt+0x5a20>  // b.none
  407518:	mov	x0, x24
  40751c:	bl	4019b0 <free@plt>
  407520:	cmn	w19, #0x1
  407524:	b.eq	407534 <__fxstatat@plt+0x5a34>  // b.none
  407528:	mov	w8, #0x1                   	// #1
  40752c:	b	407560 <__fxstatat@plt+0x5a60>
  407530:	b	407564 <__fxstatat@plt+0x5a64>
  407534:	cmp	w25, #0x26
  407538:	mov	w8, wzr
  40753c:	b.hi	4075f0 <__fxstatat@plt+0x5af0>  // b.pmore
  407540:	mov	w9, w25
  407544:	mov	w10, #0x1                   	// #1
  407548:	lsl	x9, x10, x9
  40754c:	mov	x10, #0x2006                	// #8198
  407550:	movk	x10, #0x10, lsl #16
  407554:	movk	x10, #0x40, lsl #32
  407558:	tst	x9, x10
  40755c:	b.eq	4075f0 <__fxstatat@plt+0x5af0>  // b.none
  407560:	cbnz	w8, 407568 <__fxstatat@plt+0x5a68>
  407564:	mov	w8, wzr
  407568:	cbnz	w8, 4074b4 <__fxstatat@plt+0x59b4>
  40756c:	mov	x0, sp
  407570:	bl	40911c <__fxstatat@plt+0x761c>
  407574:	cbnz	w0, 40762c <__fxstatat@plt+0x5b2c>
  407578:	tbnz	w22, #31, 4075a4 <__fxstatat@plt+0x5aa4>
  40757c:	ldr	w8, [sp]
  407580:	cmp	w8, w22
  407584:	b.ne	4075a4 <__fxstatat@plt+0x5aa4>  // b.any
  407588:	mov	x0, sp
  40758c:	bl	4091a4 <__fxstatat@plt+0x76a4>
  407590:	bl	401ad0 <__errno_location@plt>
  407594:	mov	w8, #0x9                   	// #9
  407598:	str	w8, [x0]
  40759c:	mov	w19, #0xffffffff            	// #-1
  4075a0:	b	4074b4 <__fxstatat@plt+0x59b4>
  4075a4:	mov	w0, w22
  4075a8:	bl	401770 <fchdir@plt>
  4075ac:	cbz	w0, 4075d0 <__fxstatat@plt+0x5ad0>
  4075b0:	bl	401ad0 <__errno_location@plt>
  4075b4:	ldr	w20, [x0]
  4075b8:	mov	x19, x0
  4075bc:	mov	x0, sp
  4075c0:	bl	4091a4 <__fxstatat@plt+0x76a4>
  4075c4:	str	w20, [x19]
  4075c8:	mov	w19, #0xffffffff            	// #-1
  4075cc:	b	4074b4 <__fxstatat@plt+0x59b4>
  4075d0:	mov	x0, x21
  4075d4:	mov	x1, x20
  4075d8:	bl	404b20 <__fxstatat@plt+0x3020>
  4075dc:	mov	w19, w0
  4075e0:	cmn	w0, #0x1
  4075e4:	b.eq	407600 <__fxstatat@plt+0x5b00>  // b.none
  4075e8:	mov	w20, wzr
  4075ec:	b	407608 <__fxstatat@plt+0x5b08>
  4075f0:	cmp	w25, #0x5f
  4075f4:	b.eq	407560 <__fxstatat@plt+0x5a60>  // b.none
  4075f8:	str	w25, [x23]
  4075fc:	b	407528 <__fxstatat@plt+0x5a28>
  407600:	bl	401ad0 <__errno_location@plt>
  407604:	ldr	w20, [x0]
  407608:	mov	x0, sp
  40760c:	bl	409174 <__fxstatat@plt+0x7674>
  407610:	cbnz	w0, 407638 <__fxstatat@plt+0x5b38>
  407614:	mov	x0, sp
  407618:	bl	4091a4 <__fxstatat@plt+0x76a4>
  40761c:	cbz	w20, 4074b4 <__fxstatat@plt+0x59b4>
  407620:	bl	401ad0 <__errno_location@plt>
  407624:	str	w20, [x0]
  407628:	b	4074b4 <__fxstatat@plt+0x59b4>
  40762c:	bl	401ad0 <__errno_location@plt>
  407630:	ldr	w0, [x0]
  407634:	bl	408f84 <__fxstatat@plt+0x7484>
  407638:	bl	401ad0 <__errno_location@plt>
  40763c:	ldr	w0, [x0]
  407640:	bl	408fc4 <__fxstatat@plt+0x74c4>
  407644:	stp	x29, x30, [sp, #-96]!
  407648:	str	x28, [sp, #16]
  40764c:	stp	x26, x25, [sp, #32]
  407650:	stp	x24, x23, [sp, #48]
  407654:	stp	x22, x21, [sp, #64]
  407658:	stp	x20, x19, [sp, #80]
  40765c:	mov	x29, sp
  407660:	sub	sp, sp, #0xfc0
  407664:	mov	x20, x2
  407668:	cmn	w0, #0x64
  40766c:	mov	x21, x1
  407670:	b.eq	407680 <__fxstatat@plt+0x5b80>  // b.none
  407674:	ldrb	w8, [x21]
  407678:	cmp	w8, #0x2f
  40767c:	b.ne	4076b4 <__fxstatat@plt+0x5bb4>  // b.any
  407680:	mov	x0, x21
  407684:	mov	x1, x20
  407688:	bl	404b44 <__fxstatat@plt+0x3044>
  40768c:	mov	w19, w0
  407690:	mov	w0, w19
  407694:	add	sp, sp, #0xfc0
  407698:	ldp	x20, x19, [sp, #80]
  40769c:	ldp	x22, x21, [sp, #64]
  4076a0:	ldp	x24, x23, [sp, #48]
  4076a4:	ldp	x26, x25, [sp, #32]
  4076a8:	ldr	x28, [sp, #16]
  4076ac:	ldp	x29, x30, [sp], #96
  4076b0:	ret
  4076b4:	mov	w22, w0
  4076b8:	mov	x0, sp
  4076bc:	mov	w1, w22
  4076c0:	mov	x2, x21
  4076c4:	mov	x26, sp
  4076c8:	bl	4099fc <__fxstatat@plt+0x7efc>
  4076cc:	cbz	x0, 40770c <__fxstatat@plt+0x5c0c>
  4076d0:	mov	x1, x20
  4076d4:	mov	x24, x0
  4076d8:	bl	404b44 <__fxstatat@plt+0x3044>
  4076dc:	mov	w19, w0
  4076e0:	bl	401ad0 <__errno_location@plt>
  4076e4:	ldr	w25, [x0]
  4076e8:	mov	x23, x0
  4076ec:	cmp	x24, x26
  4076f0:	b.eq	4076fc <__fxstatat@plt+0x5bfc>  // b.none
  4076f4:	mov	x0, x24
  4076f8:	bl	4019b0 <free@plt>
  4076fc:	cmn	w19, #0x1
  407700:	b.eq	407710 <__fxstatat@plt+0x5c10>  // b.none
  407704:	mov	w8, #0x1                   	// #1
  407708:	b	40773c <__fxstatat@plt+0x5c3c>
  40770c:	b	407740 <__fxstatat@plt+0x5c40>
  407710:	cmp	w25, #0x26
  407714:	mov	w8, wzr
  407718:	b.hi	4077cc <__fxstatat@plt+0x5ccc>  // b.pmore
  40771c:	mov	w9, w25
  407720:	mov	w10, #0x1                   	// #1
  407724:	lsl	x9, x10, x9
  407728:	mov	x10, #0x2006                	// #8198
  40772c:	movk	x10, #0x10, lsl #16
  407730:	movk	x10, #0x40, lsl #32
  407734:	tst	x9, x10
  407738:	b.eq	4077cc <__fxstatat@plt+0x5ccc>  // b.none
  40773c:	cbnz	w8, 407744 <__fxstatat@plt+0x5c44>
  407740:	mov	w8, wzr
  407744:	cbnz	w8, 407690 <__fxstatat@plt+0x5b90>
  407748:	mov	x0, sp
  40774c:	bl	40911c <__fxstatat@plt+0x761c>
  407750:	cbnz	w0, 407808 <__fxstatat@plt+0x5d08>
  407754:	tbnz	w22, #31, 407780 <__fxstatat@plt+0x5c80>
  407758:	ldr	w8, [sp]
  40775c:	cmp	w8, w22
  407760:	b.ne	407780 <__fxstatat@plt+0x5c80>  // b.any
  407764:	mov	x0, sp
  407768:	bl	4091a4 <__fxstatat@plt+0x76a4>
  40776c:	bl	401ad0 <__errno_location@plt>
  407770:	mov	w8, #0x9                   	// #9
  407774:	str	w8, [x0]
  407778:	mov	w19, #0xffffffff            	// #-1
  40777c:	b	407690 <__fxstatat@plt+0x5b90>
  407780:	mov	w0, w22
  407784:	bl	401770 <fchdir@plt>
  407788:	cbz	w0, 4077ac <__fxstatat@plt+0x5cac>
  40778c:	bl	401ad0 <__errno_location@plt>
  407790:	ldr	w20, [x0]
  407794:	mov	x19, x0
  407798:	mov	x0, sp
  40779c:	bl	4091a4 <__fxstatat@plt+0x76a4>
  4077a0:	str	w20, [x19]
  4077a4:	mov	w19, #0xffffffff            	// #-1
  4077a8:	b	407690 <__fxstatat@plt+0x5b90>
  4077ac:	mov	x0, x21
  4077b0:	mov	x1, x20
  4077b4:	bl	404b44 <__fxstatat@plt+0x3044>
  4077b8:	mov	w19, w0
  4077bc:	cmn	w0, #0x1
  4077c0:	b.eq	4077dc <__fxstatat@plt+0x5cdc>  // b.none
  4077c4:	mov	w20, wzr
  4077c8:	b	4077e4 <__fxstatat@plt+0x5ce4>
  4077cc:	cmp	w25, #0x5f
  4077d0:	b.eq	40773c <__fxstatat@plt+0x5c3c>  // b.none
  4077d4:	str	w25, [x23]
  4077d8:	b	407704 <__fxstatat@plt+0x5c04>
  4077dc:	bl	401ad0 <__errno_location@plt>
  4077e0:	ldr	w20, [x0]
  4077e4:	mov	x0, sp
  4077e8:	bl	409174 <__fxstatat@plt+0x7674>
  4077ec:	cbnz	w0, 407814 <__fxstatat@plt+0x5d14>
  4077f0:	mov	x0, sp
  4077f4:	bl	4091a4 <__fxstatat@plt+0x76a4>
  4077f8:	cbz	w20, 407690 <__fxstatat@plt+0x5b90>
  4077fc:	bl	401ad0 <__errno_location@plt>
  407800:	str	w20, [x0]
  407804:	b	407690 <__fxstatat@plt+0x5b90>
  407808:	bl	401ad0 <__errno_location@plt>
  40780c:	ldr	w0, [x0]
  407810:	bl	408f84 <__fxstatat@plt+0x7484>
  407814:	bl	401ad0 <__errno_location@plt>
  407818:	ldr	w0, [x0]
  40781c:	bl	408fc4 <__fxstatat@plt+0x74c4>
  407820:	stp	x29, x30, [sp, #-96]!
  407824:	str	x28, [sp, #16]
  407828:	stp	x26, x25, [sp, #32]
  40782c:	stp	x24, x23, [sp, #48]
  407830:	stp	x22, x21, [sp, #64]
  407834:	stp	x20, x19, [sp, #80]
  407838:	mov	x29, sp
  40783c:	sub	sp, sp, #0xfc0
  407840:	mov	x20, x2
  407844:	cmn	w0, #0x64
  407848:	mov	x21, x1
  40784c:	b.eq	40785c <__fxstatat@plt+0x5d5c>  // b.none
  407850:	ldrb	w8, [x21]
  407854:	cmp	w8, #0x2f
  407858:	b.ne	407890 <__fxstatat@plt+0x5d90>  // b.any
  40785c:	mov	x0, x21
  407860:	mov	x1, x20
  407864:	bl	404b8c <__fxstatat@plt+0x308c>
  407868:	mov	w19, w0
  40786c:	mov	w0, w19
  407870:	add	sp, sp, #0xfc0
  407874:	ldp	x20, x19, [sp, #80]
  407878:	ldp	x22, x21, [sp, #64]
  40787c:	ldp	x24, x23, [sp, #48]
  407880:	ldp	x26, x25, [sp, #32]
  407884:	ldr	x28, [sp, #16]
  407888:	ldp	x29, x30, [sp], #96
  40788c:	ret
  407890:	mov	w22, w0
  407894:	mov	x0, sp
  407898:	mov	w1, w22
  40789c:	mov	x2, x21
  4078a0:	mov	x26, sp
  4078a4:	bl	4099fc <__fxstatat@plt+0x7efc>
  4078a8:	cbz	x0, 4078e8 <__fxstatat@plt+0x5de8>
  4078ac:	mov	x1, x20
  4078b0:	mov	x24, x0
  4078b4:	bl	404b8c <__fxstatat@plt+0x308c>
  4078b8:	mov	w19, w0
  4078bc:	bl	401ad0 <__errno_location@plt>
  4078c0:	ldr	w25, [x0]
  4078c4:	mov	x23, x0
  4078c8:	cmp	x24, x26
  4078cc:	b.eq	4078d8 <__fxstatat@plt+0x5dd8>  // b.none
  4078d0:	mov	x0, x24
  4078d4:	bl	4019b0 <free@plt>
  4078d8:	cmn	w19, #0x1
  4078dc:	b.eq	4078ec <__fxstatat@plt+0x5dec>  // b.none
  4078e0:	mov	w8, #0x1                   	// #1
  4078e4:	b	407918 <__fxstatat@plt+0x5e18>
  4078e8:	b	40791c <__fxstatat@plt+0x5e1c>
  4078ec:	cmp	w25, #0x26
  4078f0:	mov	w8, wzr
  4078f4:	b.hi	4079a8 <__fxstatat@plt+0x5ea8>  // b.pmore
  4078f8:	mov	w9, w25
  4078fc:	mov	w10, #0x1                   	// #1
  407900:	lsl	x9, x10, x9
  407904:	mov	x10, #0x2006                	// #8198
  407908:	movk	x10, #0x10, lsl #16
  40790c:	movk	x10, #0x40, lsl #32
  407910:	tst	x9, x10
  407914:	b.eq	4079a8 <__fxstatat@plt+0x5ea8>  // b.none
  407918:	cbnz	w8, 407920 <__fxstatat@plt+0x5e20>
  40791c:	mov	w8, wzr
  407920:	cbnz	w8, 40786c <__fxstatat@plt+0x5d6c>
  407924:	mov	x0, sp
  407928:	bl	40911c <__fxstatat@plt+0x761c>
  40792c:	cbnz	w0, 4079e4 <__fxstatat@plt+0x5ee4>
  407930:	tbnz	w22, #31, 40795c <__fxstatat@plt+0x5e5c>
  407934:	ldr	w8, [sp]
  407938:	cmp	w8, w22
  40793c:	b.ne	40795c <__fxstatat@plt+0x5e5c>  // b.any
  407940:	mov	x0, sp
  407944:	bl	4091a4 <__fxstatat@plt+0x76a4>
  407948:	bl	401ad0 <__errno_location@plt>
  40794c:	mov	w8, #0x9                   	// #9
  407950:	str	w8, [x0]
  407954:	mov	w19, #0xffffffff            	// #-1
  407958:	b	40786c <__fxstatat@plt+0x5d6c>
  40795c:	mov	w0, w22
  407960:	bl	401770 <fchdir@plt>
  407964:	cbz	w0, 407988 <__fxstatat@plt+0x5e88>
  407968:	bl	401ad0 <__errno_location@plt>
  40796c:	ldr	w20, [x0]
  407970:	mov	x19, x0
  407974:	mov	x0, sp
  407978:	bl	4091a4 <__fxstatat@plt+0x76a4>
  40797c:	str	w20, [x19]
  407980:	mov	w19, #0xffffffff            	// #-1
  407984:	b	40786c <__fxstatat@plt+0x5d6c>
  407988:	mov	x0, x21
  40798c:	mov	x1, x20
  407990:	bl	404b8c <__fxstatat@plt+0x308c>
  407994:	mov	w19, w0
  407998:	cmn	w0, #0x1
  40799c:	b.eq	4079b8 <__fxstatat@plt+0x5eb8>  // b.none
  4079a0:	mov	w20, wzr
  4079a4:	b	4079c0 <__fxstatat@plt+0x5ec0>
  4079a8:	cmp	w25, #0x5f
  4079ac:	b.eq	407918 <__fxstatat@plt+0x5e18>  // b.none
  4079b0:	str	w25, [x23]
  4079b4:	b	4078e0 <__fxstatat@plt+0x5de0>
  4079b8:	bl	401ad0 <__errno_location@plt>
  4079bc:	ldr	w20, [x0]
  4079c0:	mov	x0, sp
  4079c4:	bl	409174 <__fxstatat@plt+0x7674>
  4079c8:	cbnz	w0, 4079f0 <__fxstatat@plt+0x5ef0>
  4079cc:	mov	x0, sp
  4079d0:	bl	4091a4 <__fxstatat@plt+0x76a4>
  4079d4:	cbz	w20, 40786c <__fxstatat@plt+0x5d6c>
  4079d8:	bl	401ad0 <__errno_location@plt>
  4079dc:	str	w20, [x0]
  4079e0:	b	40786c <__fxstatat@plt+0x5d6c>
  4079e4:	bl	401ad0 <__errno_location@plt>
  4079e8:	ldr	w0, [x0]
  4079ec:	bl	408f84 <__fxstatat@plt+0x7484>
  4079f0:	bl	401ad0 <__errno_location@plt>
  4079f4:	ldr	w0, [x0]
  4079f8:	bl	408fc4 <__fxstatat@plt+0x74c4>
  4079fc:	stp	x29, x30, [sp, #-96]!
  407a00:	str	x28, [sp, #16]
  407a04:	stp	x26, x25, [sp, #32]
  407a08:	stp	x24, x23, [sp, #48]
  407a0c:	stp	x22, x21, [sp, #64]
  407a10:	stp	x20, x19, [sp, #80]
  407a14:	mov	x29, sp
  407a18:	sub	sp, sp, #0xfc0
  407a1c:	mov	x20, x2
  407a20:	cmn	w0, #0x64
  407a24:	mov	x21, x1
  407a28:	b.eq	407a38 <__fxstatat@plt+0x5f38>  // b.none
  407a2c:	ldrb	w8, [x21]
  407a30:	cmp	w8, #0x2f
  407a34:	b.ne	407a6c <__fxstatat@plt+0x5f6c>  // b.any
  407a38:	mov	x0, x21
  407a3c:	mov	x1, x20
  407a40:	bl	404bb0 <__fxstatat@plt+0x30b0>
  407a44:	mov	w19, w0
  407a48:	mov	w0, w19
  407a4c:	add	sp, sp, #0xfc0
  407a50:	ldp	x20, x19, [sp, #80]
  407a54:	ldp	x22, x21, [sp, #64]
  407a58:	ldp	x24, x23, [sp, #48]
  407a5c:	ldp	x26, x25, [sp, #32]
  407a60:	ldr	x28, [sp, #16]
  407a64:	ldp	x29, x30, [sp], #96
  407a68:	ret
  407a6c:	mov	w22, w0
  407a70:	mov	x0, sp
  407a74:	mov	w1, w22
  407a78:	mov	x2, x21
  407a7c:	mov	x26, sp
  407a80:	bl	4099fc <__fxstatat@plt+0x7efc>
  407a84:	cbz	x0, 407ac4 <__fxstatat@plt+0x5fc4>
  407a88:	mov	x1, x20
  407a8c:	mov	x24, x0
  407a90:	bl	404bb0 <__fxstatat@plt+0x30b0>
  407a94:	mov	w19, w0
  407a98:	bl	401ad0 <__errno_location@plt>
  407a9c:	ldr	w25, [x0]
  407aa0:	mov	x23, x0
  407aa4:	cmp	x24, x26
  407aa8:	b.eq	407ab4 <__fxstatat@plt+0x5fb4>  // b.none
  407aac:	mov	x0, x24
  407ab0:	bl	4019b0 <free@plt>
  407ab4:	cmn	w19, #0x1
  407ab8:	b.eq	407ac8 <__fxstatat@plt+0x5fc8>  // b.none
  407abc:	mov	w8, #0x1                   	// #1
  407ac0:	b	407af4 <__fxstatat@plt+0x5ff4>
  407ac4:	b	407af8 <__fxstatat@plt+0x5ff8>
  407ac8:	cmp	w25, #0x26
  407acc:	mov	w8, wzr
  407ad0:	b.hi	407b84 <__fxstatat@plt+0x6084>  // b.pmore
  407ad4:	mov	w9, w25
  407ad8:	mov	w10, #0x1                   	// #1
  407adc:	lsl	x9, x10, x9
  407ae0:	mov	x10, #0x2006                	// #8198
  407ae4:	movk	x10, #0x10, lsl #16
  407ae8:	movk	x10, #0x40, lsl #32
  407aec:	tst	x9, x10
  407af0:	b.eq	407b84 <__fxstatat@plt+0x6084>  // b.none
  407af4:	cbnz	w8, 407afc <__fxstatat@plt+0x5ffc>
  407af8:	mov	w8, wzr
  407afc:	cbnz	w8, 407a48 <__fxstatat@plt+0x5f48>
  407b00:	mov	x0, sp
  407b04:	bl	40911c <__fxstatat@plt+0x761c>
  407b08:	cbnz	w0, 407bc0 <__fxstatat@plt+0x60c0>
  407b0c:	tbnz	w22, #31, 407b38 <__fxstatat@plt+0x6038>
  407b10:	ldr	w8, [sp]
  407b14:	cmp	w8, w22
  407b18:	b.ne	407b38 <__fxstatat@plt+0x6038>  // b.any
  407b1c:	mov	x0, sp
  407b20:	bl	4091a4 <__fxstatat@plt+0x76a4>
  407b24:	bl	401ad0 <__errno_location@plt>
  407b28:	mov	w8, #0x9                   	// #9
  407b2c:	str	w8, [x0]
  407b30:	mov	w19, #0xffffffff            	// #-1
  407b34:	b	407a48 <__fxstatat@plt+0x5f48>
  407b38:	mov	w0, w22
  407b3c:	bl	401770 <fchdir@plt>
  407b40:	cbz	w0, 407b64 <__fxstatat@plt+0x6064>
  407b44:	bl	401ad0 <__errno_location@plt>
  407b48:	ldr	w20, [x0]
  407b4c:	mov	x19, x0
  407b50:	mov	x0, sp
  407b54:	bl	4091a4 <__fxstatat@plt+0x76a4>
  407b58:	str	w20, [x19]
  407b5c:	mov	w19, #0xffffffff            	// #-1
  407b60:	b	407a48 <__fxstatat@plt+0x5f48>
  407b64:	mov	x0, x21
  407b68:	mov	x1, x20
  407b6c:	bl	404bb0 <__fxstatat@plt+0x30b0>
  407b70:	mov	w19, w0
  407b74:	cmn	w0, #0x1
  407b78:	b.eq	407b94 <__fxstatat@plt+0x6094>  // b.none
  407b7c:	mov	w20, wzr
  407b80:	b	407b9c <__fxstatat@plt+0x609c>
  407b84:	cmp	w25, #0x5f
  407b88:	b.eq	407af4 <__fxstatat@plt+0x5ff4>  // b.none
  407b8c:	str	w25, [x23]
  407b90:	b	407abc <__fxstatat@plt+0x5fbc>
  407b94:	bl	401ad0 <__errno_location@plt>
  407b98:	ldr	w20, [x0]
  407b9c:	mov	x0, sp
  407ba0:	bl	409174 <__fxstatat@plt+0x7674>
  407ba4:	cbnz	w0, 407bcc <__fxstatat@plt+0x60cc>
  407ba8:	mov	x0, sp
  407bac:	bl	4091a4 <__fxstatat@plt+0x76a4>
  407bb0:	cbz	w20, 407a48 <__fxstatat@plt+0x5f48>
  407bb4:	bl	401ad0 <__errno_location@plt>
  407bb8:	str	w20, [x0]
  407bbc:	b	407a48 <__fxstatat@plt+0x5f48>
  407bc0:	bl	401ad0 <__errno_location@plt>
  407bc4:	ldr	w0, [x0]
  407bc8:	bl	408f84 <__fxstatat@plt+0x7484>
  407bcc:	bl	401ad0 <__errno_location@plt>
  407bd0:	ldr	w0, [x0]
  407bd4:	bl	408fc4 <__fxstatat@plt+0x74c4>
  407bd8:	sub	w9, w0, #0x41
  407bdc:	mov	w8, w0
  407be0:	cmp	w9, #0x39
  407be4:	mov	w0, #0x1                   	// #1
  407be8:	b.hi	407c00 <__fxstatat@plt+0x6100>  // b.pmore
  407bec:	mov	w10, #0x1                   	// #1
  407bf0:	lsl	x9, x10, x9
  407bf4:	tst	x9, #0x3ffffff03ffffff
  407bf8:	b.eq	407c00 <__fxstatat@plt+0x6100>  // b.none
  407bfc:	ret
  407c00:	sub	w8, w8, #0x30
  407c04:	cmp	w8, #0xa
  407c08:	b.cc	407bfc <__fxstatat@plt+0x60fc>  // b.lo, b.ul, b.last
  407c0c:	mov	w0, wzr
  407c10:	ret
  407c14:	sub	w8, w0, #0x41
  407c18:	cmp	w8, #0x39
  407c1c:	b.hi	407c30 <__fxstatat@plt+0x6130>  // b.pmore
  407c20:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  407c24:	lsr	x8, x9, x8
  407c28:	and	w0, w8, #0x1
  407c2c:	ret
  407c30:	mov	w0, wzr
  407c34:	ret
  407c38:	cmp	w0, #0x80
  407c3c:	cset	w0, cc  // cc = lo, ul, last
  407c40:	ret
  407c44:	cmp	w0, #0x20
  407c48:	cset	w8, eq  // eq = none
  407c4c:	cmp	w0, #0x9
  407c50:	cset	w9, eq  // eq = none
  407c54:	orr	w0, w8, w9
  407c58:	ret
  407c5c:	mov	w8, w0
  407c60:	cmp	w0, #0x20
  407c64:	mov	w0, #0x1                   	// #1
  407c68:	b.cs	407c70 <__fxstatat@plt+0x6170>  // b.hs, b.nlast
  407c6c:	ret
  407c70:	cmp	w8, #0x7f
  407c74:	b.eq	407c6c <__fxstatat@plt+0x616c>  // b.none
  407c78:	mov	w0, wzr
  407c7c:	ret
  407c80:	sub	w8, w0, #0x30
  407c84:	cmp	w8, #0xa
  407c88:	cset	w0, cc  // cc = lo, ul, last
  407c8c:	ret
  407c90:	sub	w8, w0, #0x21
  407c94:	cmp	w8, #0x5e
  407c98:	cset	w0, cc  // cc = lo, ul, last
  407c9c:	ret
  407ca0:	sub	w8, w0, #0x61
  407ca4:	cmp	w8, #0x1a
  407ca8:	cset	w0, cc  // cc = lo, ul, last
  407cac:	ret
  407cb0:	sub	w8, w0, #0x20
  407cb4:	cmp	w8, #0x5f
  407cb8:	cset	w0, cc  // cc = lo, ul, last
  407cbc:	ret
  407cc0:	sub	w8, w0, #0x21
  407cc4:	cmp	w8, #0x5d
  407cc8:	b.hi	407cec <__fxstatat@plt+0x61ec>  // b.pmore
  407ccc:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  407cd0:	add	x9, x9, #0x22b
  407cd4:	adr	x10, 407ce8 <__fxstatat@plt+0x61e8>
  407cd8:	ldrb	w11, [x9, x8]
  407cdc:	add	x10, x10, x11, lsl #2
  407ce0:	mov	w0, #0x1                   	// #1
  407ce4:	br	x10
  407ce8:	ret
  407cec:	mov	w0, wzr
  407cf0:	ret
  407cf4:	sub	w8, w0, #0x9
  407cf8:	cmp	w8, #0x17
  407cfc:	b.hi	407d14 <__fxstatat@plt+0x6214>  // b.pmore
  407d00:	mov	w9, #0x1f                  	// #31
  407d04:	movk	w9, #0x80, lsl #16
  407d08:	lsr	w8, w9, w8
  407d0c:	and	w0, w8, #0x1
  407d10:	ret
  407d14:	mov	w0, wzr
  407d18:	ret
  407d1c:	sub	w8, w0, #0x41
  407d20:	cmp	w8, #0x1a
  407d24:	cset	w0, cc  // cc = lo, ul, last
  407d28:	ret
  407d2c:	sub	w8, w0, #0x30
  407d30:	cmp	w8, #0x36
  407d34:	b.hi	407d4c <__fxstatat@plt+0x624c>  // b.pmore
  407d38:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  407d3c:	movk	x9, #0x3ff
  407d40:	lsr	x8, x9, x8
  407d44:	and	w0, w8, #0x1
  407d48:	ret
  407d4c:	mov	w0, wzr
  407d50:	ret
  407d54:	sub	w8, w0, #0x41
  407d58:	add	w9, w0, #0x20
  407d5c:	cmp	w8, #0x1a
  407d60:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407d64:	ret
  407d68:	sub	w8, w0, #0x61
  407d6c:	sub	w9, w0, #0x20
  407d70:	cmp	w8, #0x1a
  407d74:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407d78:	ret
  407d7c:	stp	x29, x30, [sp, #-48]!
  407d80:	str	x21, [sp, #16]
  407d84:	stp	x20, x19, [sp, #32]
  407d88:	mov	x29, sp
  407d8c:	mov	x20, x0
  407d90:	bl	4017c0 <__fpending@plt>
  407d94:	mov	x19, x0
  407d98:	mov	x0, x20
  407d9c:	bl	401780 <ferror_unlocked@plt>
  407da0:	mov	w21, w0
  407da4:	mov	x0, x20
  407da8:	bl	4095b8 <__fxstatat@plt+0x7ab8>
  407dac:	cbz	w21, 407dd0 <__fxstatat@plt+0x62d0>
  407db0:	cbnz	w0, 407dbc <__fxstatat@plt+0x62bc>
  407db4:	bl	401ad0 <__errno_location@plt>
  407db8:	str	wzr, [x0]
  407dbc:	mov	w0, #0xffffffff            	// #-1
  407dc0:	ldp	x20, x19, [sp, #32]
  407dc4:	ldr	x21, [sp, #16]
  407dc8:	ldp	x29, x30, [sp], #48
  407dcc:	ret
  407dd0:	cbz	w0, 407dc0 <__fxstatat@plt+0x62c0>
  407dd4:	cbnz	x19, 407db0 <__fxstatat@plt+0x62b0>
  407dd8:	bl	401ad0 <__errno_location@plt>
  407ddc:	ldr	w8, [x0]
  407de0:	cmp	w8, #0x9
  407de4:	csetm	w0, ne  // ne = any
  407de8:	b	407dc0 <__fxstatat@plt+0x62c0>
  407dec:	mov	w8, #0xf616                	// #62998
  407df0:	movk	w8, #0x95, lsl #16
  407df4:	str	xzr, [x0, #16]
  407df8:	str	w8, [x0, #24]
  407dfc:	ret
  407e00:	stp	x29, x30, [sp, #-48]!
  407e04:	stp	x20, x19, [sp, #32]
  407e08:	ldr	w8, [x0, #24]
  407e0c:	mov	w9, #0xf616                	// #62998
  407e10:	movk	w9, #0x95, lsl #16
  407e14:	str	x21, [sp, #16]
  407e18:	cmp	w8, w9
  407e1c:	mov	x29, sp
  407e20:	b.ne	407ea0 <__fxstatat@plt+0x63a0>  // b.any
  407e24:	ldr	x8, [x0, #16]
  407e28:	mov	x19, x0
  407e2c:	mov	x20, x1
  407e30:	cbz	x8, 407e54 <__fxstatat@plt+0x6354>
  407e34:	ldr	x9, [x20, #8]
  407e38:	ldr	x10, [x19]
  407e3c:	cmp	x9, x10
  407e40:	b.ne	407e54 <__fxstatat@plt+0x6354>  // b.any
  407e44:	ldr	x9, [x20]
  407e48:	ldr	x10, [x19, #8]
  407e4c:	cmp	x9, x10
  407e50:	b.eq	407e8c <__fxstatat@plt+0x638c>  // b.none
  407e54:	add	x21, x8, #0x1
  407e58:	mov	x0, x21
  407e5c:	str	x21, [x19, #16]
  407e60:	bl	407ec0 <__fxstatat@plt+0x63c0>
  407e64:	tbz	w0, #0, 407e84 <__fxstatat@plt+0x6384>
  407e68:	cbz	x21, 407e8c <__fxstatat@plt+0x638c>
  407e6c:	ldr	x8, [x20]
  407e70:	mov	w0, wzr
  407e74:	str	x8, [x19, #8]
  407e78:	ldr	x8, [x20, #8]
  407e7c:	str	x8, [x19]
  407e80:	b	407e90 <__fxstatat@plt+0x6390>
  407e84:	mov	w0, wzr
  407e88:	b	407e90 <__fxstatat@plt+0x6390>
  407e8c:	mov	w0, #0x1                   	// #1
  407e90:	ldp	x20, x19, [sp, #32]
  407e94:	ldr	x21, [sp, #16]
  407e98:	ldp	x29, x30, [sp], #48
  407e9c:	ret
  407ea0:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  407ea4:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  407ea8:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  407eac:	add	x0, x0, #0x289
  407eb0:	add	x1, x1, #0x2a1
  407eb4:	add	x3, x3, #0x2b3
  407eb8:	mov	w2, #0x3c                  	// #60
  407ebc:	bl	401ac0 <__assert_fail@plt>
  407ec0:	sub	x8, x0, #0x1
  407ec4:	tst	x0, x8
  407ec8:	cset	w0, eq  // eq = none
  407ecc:	ret
  407ed0:	sub	sp, sp, #0xe0
  407ed4:	stp	x29, x30, [sp, #208]
  407ed8:	add	x29, sp, #0xd0
  407edc:	stp	x2, x3, [x29, #-80]
  407ee0:	stp	x4, x5, [x29, #-64]
  407ee4:	stp	x6, x7, [x29, #-48]
  407ee8:	stp	q1, q2, [sp, #16]
  407eec:	stp	q3, q4, [sp, #48]
  407ef0:	str	q0, [sp]
  407ef4:	stp	q5, q6, [sp, #80]
  407ef8:	str	q7, [sp, #112]
  407efc:	tbnz	w1, #6, 407f08 <__fxstatat@plt+0x6408>
  407f00:	mov	w2, wzr
  407f04:	b	407f54 <__fxstatat@plt+0x6454>
  407f08:	mov	x9, #0xffffffffffffffd0    	// #-48
  407f0c:	mov	x11, sp
  407f10:	sub	x12, x29, #0x50
  407f14:	movk	x9, #0xff80, lsl #32
  407f18:	add	x10, x29, #0x10
  407f1c:	mov	x8, #0xffffffffffffffd0    	// #-48
  407f20:	add	x11, x11, #0x80
  407f24:	add	x12, x12, #0x30
  407f28:	stp	x11, x9, [x29, #-16]
  407f2c:	stp	x10, x12, [x29, #-32]
  407f30:	tbz	w8, #31, 407f44 <__fxstatat@plt+0x6444>
  407f34:	add	w9, w8, #0x8
  407f38:	cmp	w9, #0x0
  407f3c:	stur	w9, [x29, #-8]
  407f40:	b.le	407f68 <__fxstatat@plt+0x6468>
  407f44:	ldur	x8, [x29, #-32]
  407f48:	add	x9, x8, #0x8
  407f4c:	stur	x9, [x29, #-32]
  407f50:	ldr	w2, [x8]
  407f54:	bl	401810 <open@plt>
  407f58:	bl	4091d4 <__fxstatat@plt+0x76d4>
  407f5c:	ldp	x29, x30, [sp, #208]
  407f60:	add	sp, sp, #0xe0
  407f64:	ret
  407f68:	ldur	x9, [x29, #-24]
  407f6c:	add	x8, x9, x8
  407f70:	b	407f50 <__fxstatat@plt+0x6450>
  407f74:	stp	x29, x30, [sp, #-32]!
  407f78:	mov	x1, xzr
  407f7c:	str	x19, [sp, #16]
  407f80:	mov	x29, sp
  407f84:	bl	401af0 <setlocale@plt>
  407f88:	cbz	x0, 407fb4 <__fxstatat@plt+0x64b4>
  407f8c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  407f90:	add	x1, x1, #0x2f6
  407f94:	mov	x19, x0
  407f98:	bl	401970 <strcmp@plt>
  407f9c:	cbz	w0, 407fbc <__fxstatat@plt+0x64bc>
  407fa0:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  407fa4:	add	x1, x1, #0x2f8
  407fa8:	mov	x0, x19
  407fac:	bl	401970 <strcmp@plt>
  407fb0:	cbz	w0, 407fbc <__fxstatat@plt+0x64bc>
  407fb4:	mov	w0, #0x1                   	// #1
  407fb8:	b	407fc0 <__fxstatat@plt+0x64c0>
  407fbc:	mov	w0, wzr
  407fc0:	ldr	x19, [sp, #16]
  407fc4:	ldp	x29, x30, [sp], #32
  407fc8:	ret
  407fcc:	ldr	x0, [x0, #16]
  407fd0:	ret
  407fd4:	ldr	x0, [x0, #24]
  407fd8:	ret
  407fdc:	ldr	x0, [x0, #32]
  407fe0:	ret
  407fe4:	ldp	x8, x9, [x0]
  407fe8:	cmp	x8, x9
  407fec:	b.cs	408030 <__fxstatat@plt+0x6530>  // b.hs, b.nlast
  407ff0:	ldr	x9, [x0, #8]
  407ff4:	mov	x0, xzr
  407ff8:	b	408008 <__fxstatat@plt+0x6508>
  407ffc:	add	x8, x8, #0x10
  408000:	cmp	x8, x9
  408004:	b.cs	408034 <__fxstatat@plt+0x6534>  // b.hs, b.nlast
  408008:	ldr	x10, [x8]
  40800c:	cbz	x10, 407ffc <__fxstatat@plt+0x64fc>
  408010:	mov	x10, xzr
  408014:	mov	x11, x8
  408018:	ldr	x11, [x11, #8]
  40801c:	add	x10, x10, #0x1
  408020:	cbnz	x11, 408018 <__fxstatat@plt+0x6518>
  408024:	cmp	x10, x0
  408028:	csel	x0, x10, x0, hi  // hi = pmore
  40802c:	b	407ffc <__fxstatat@plt+0x64fc>
  408030:	mov	x0, xzr
  408034:	ret
  408038:	ldp	x9, x8, [x0]
  40803c:	cmp	x9, x8
  408040:	b.cs	408080 <__fxstatat@plt+0x6580>  // b.hs, b.nlast
  408044:	ldr	x11, [x0, #8]
  408048:	mov	x8, xzr
  40804c:	mov	x10, xzr
  408050:	b	408060 <__fxstatat@plt+0x6560>
  408054:	add	x9, x9, #0x10
  408058:	cmp	x9, x11
  40805c:	b.cs	408088 <__fxstatat@plt+0x6588>  // b.hs, b.nlast
  408060:	ldr	x12, [x9]
  408064:	cbz	x12, 408054 <__fxstatat@plt+0x6554>
  408068:	mov	x12, x9
  40806c:	ldr	x12, [x12, #8]
  408070:	add	x8, x8, #0x1
  408074:	cbnz	x12, 40806c <__fxstatat@plt+0x656c>
  408078:	add	x10, x10, #0x1
  40807c:	b	408054 <__fxstatat@plt+0x6554>
  408080:	mov	x10, xzr
  408084:	mov	x8, xzr
  408088:	ldr	x9, [x0, #24]
  40808c:	cmp	x10, x9
  408090:	b.ne	4080a8 <__fxstatat@plt+0x65a8>  // b.any
  408094:	ldr	x9, [x0, #32]
  408098:	cmp	x8, x9
  40809c:	b.ne	4080a8 <__fxstatat@plt+0x65a8>  // b.any
  4080a0:	mov	w0, #0x1                   	// #1
  4080a4:	ret
  4080a8:	mov	w0, wzr
  4080ac:	ret
  4080b0:	stp	x29, x30, [sp, #-64]!
  4080b4:	str	x23, [sp, #16]
  4080b8:	stp	x22, x21, [sp, #32]
  4080bc:	stp	x20, x19, [sp, #48]
  4080c0:	mov	x29, sp
  4080c4:	mov	x19, x1
  4080c8:	mov	x20, x0
  4080cc:	bl	407fdc <__fxstatat@plt+0x64dc>
  4080d0:	mov	x21, x0
  4080d4:	mov	x0, x20
  4080d8:	bl	407fcc <__fxstatat@plt+0x64cc>
  4080dc:	mov	x22, x0
  4080e0:	mov	x0, x20
  4080e4:	bl	407fd4 <__fxstatat@plt+0x64d4>
  4080e8:	mov	x23, x0
  4080ec:	mov	x0, x20
  4080f0:	bl	407fe4 <__fxstatat@plt+0x64e4>
  4080f4:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  4080f8:	mov	x20, x0
  4080fc:	add	x2, x2, #0x2fe
  408100:	mov	w1, #0x1                   	// #1
  408104:	mov	x0, x19
  408108:	mov	x3, x21
  40810c:	bl	401960 <__fprintf_chk@plt>
  408110:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  408114:	add	x2, x2, #0x316
  408118:	mov	w1, #0x1                   	// #1
  40811c:	mov	x0, x19
  408120:	mov	x3, x22
  408124:	bl	401960 <__fprintf_chk@plt>
  408128:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40812c:	ucvtf	d0, x23
  408130:	fmov	d1, x8
  408134:	fmul	d0, d0, d1
  408138:	ucvtf	d1, x22
  40813c:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  408140:	fdiv	d0, d0, d1
  408144:	add	x2, x2, #0x32e
  408148:	mov	w1, #0x1                   	// #1
  40814c:	mov	x0, x19
  408150:	mov	x3, x23
  408154:	bl	401960 <__fprintf_chk@plt>
  408158:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  40815c:	add	x2, x2, #0x34f
  408160:	mov	w1, #0x1                   	// #1
  408164:	mov	x0, x19
  408168:	mov	x3, x20
  40816c:	bl	401960 <__fprintf_chk@plt>
  408170:	ldp	x20, x19, [sp, #48]
  408174:	ldp	x22, x21, [sp, #32]
  408178:	ldr	x23, [sp, #16]
  40817c:	ldp	x29, x30, [sp], #64
  408180:	ret
  408184:	stp	x29, x30, [sp, #-48]!
  408188:	str	x21, [sp, #16]
  40818c:	stp	x20, x19, [sp, #32]
  408190:	mov	x29, sp
  408194:	mov	x19, x1
  408198:	mov	x20, x0
  40819c:	bl	4081f4 <__fxstatat@plt+0x66f4>
  4081a0:	ldr	x8, [x0]
  4081a4:	mov	x21, x0
  4081a8:	mov	x0, xzr
  4081ac:	cbz	x8, 4081e4 <__fxstatat@plt+0x66e4>
  4081b0:	cbz	x21, 4081e4 <__fxstatat@plt+0x66e4>
  4081b4:	ldr	x1, [x21]
  4081b8:	cmp	x1, x19
  4081bc:	b.eq	4081e0 <__fxstatat@plt+0x66e0>  // b.none
  4081c0:	ldr	x8, [x20, #56]
  4081c4:	mov	x0, x19
  4081c8:	blr	x8
  4081cc:	tbnz	w0, #0, 4081e0 <__fxstatat@plt+0x66e0>
  4081d0:	ldr	x21, [x21, #8]
  4081d4:	cbnz	x21, 4081b4 <__fxstatat@plt+0x66b4>
  4081d8:	mov	x0, xzr
  4081dc:	b	4081e4 <__fxstatat@plt+0x66e4>
  4081e0:	ldr	x0, [x21]
  4081e4:	ldp	x20, x19, [sp, #32]
  4081e8:	ldr	x21, [sp, #16]
  4081ec:	ldp	x29, x30, [sp], #48
  4081f0:	ret
  4081f4:	stp	x29, x30, [sp, #-32]!
  4081f8:	ldr	x8, [x0, #16]
  4081fc:	ldr	x9, [x0, #48]
  408200:	str	x19, [sp, #16]
  408204:	mov	x19, x0
  408208:	mov	x0, x1
  40820c:	mov	x1, x8
  408210:	mov	x29, sp
  408214:	blr	x9
  408218:	ldr	x8, [x19, #16]
  40821c:	cmp	x0, x8
  408220:	b.cs	408238 <__fxstatat@plt+0x6738>  // b.hs, b.nlast
  408224:	ldr	x8, [x19]
  408228:	ldr	x19, [sp, #16]
  40822c:	add	x0, x8, x0, lsl #4
  408230:	ldp	x29, x30, [sp], #32
  408234:	ret
  408238:	bl	401910 <abort@plt>
  40823c:	stp	x29, x30, [sp, #-16]!
  408240:	ldr	x8, [x0, #32]
  408244:	mov	x29, sp
  408248:	cbz	x8, 408264 <__fxstatat@plt+0x6764>
  40824c:	ldr	x9, [x0]
  408250:	ldr	x8, [x0, #8]
  408254:	cmp	x9, x8
  408258:	b.cs	408270 <__fxstatat@plt+0x6770>  // b.hs, b.nlast
  40825c:	ldr	x8, [x9], #16
  408260:	cbz	x8, 408250 <__fxstatat@plt+0x6750>
  408264:	mov	x0, x8
  408268:	ldp	x29, x30, [sp], #16
  40826c:	ret
  408270:	bl	401910 <abort@plt>
  408274:	stp	x29, x30, [sp, #-32]!
  408278:	stp	x20, x19, [sp, #16]
  40827c:	mov	x29, sp
  408280:	mov	x20, x1
  408284:	mov	x19, x0
  408288:	bl	4081f4 <__fxstatat@plt+0x66f4>
  40828c:	mov	x8, x0
  408290:	b	40829c <__fxstatat@plt+0x679c>
  408294:	ldr	x8, [x8, #8]
  408298:	cbz	x8, 4082b8 <__fxstatat@plt+0x67b8>
  40829c:	ldr	x9, [x8]
  4082a0:	cmp	x9, x20
  4082a4:	b.ne	408294 <__fxstatat@plt+0x6794>  // b.any
  4082a8:	ldr	x9, [x8, #8]
  4082ac:	cbz	x9, 408294 <__fxstatat@plt+0x6794>
  4082b0:	ldr	x0, [x9]
  4082b4:	b	4082d8 <__fxstatat@plt+0x67d8>
  4082b8:	ldr	x8, [x19, #8]
  4082bc:	add	x9, x0, #0x10
  4082c0:	cmp	x9, x8
  4082c4:	b.cs	4082d4 <__fxstatat@plt+0x67d4>  // b.hs, b.nlast
  4082c8:	ldr	x0, [x9], #16
  4082cc:	cbz	x0, 4082c0 <__fxstatat@plt+0x67c0>
  4082d0:	b	4082d8 <__fxstatat@plt+0x67d8>
  4082d4:	mov	x0, xzr
  4082d8:	ldp	x20, x19, [sp, #16]
  4082dc:	ldp	x29, x30, [sp], #32
  4082e0:	ret
  4082e4:	ldp	x9, x8, [x0]
  4082e8:	cmp	x9, x8
  4082ec:	b.cs	408348 <__fxstatat@plt+0x6848>  // b.hs, b.nlast
  4082f0:	mov	x10, xzr
  4082f4:	ldr	x8, [x9]
  4082f8:	cbz	x8, 408328 <__fxstatat@plt+0x6828>
  4082fc:	cbz	x9, 408328 <__fxstatat@plt+0x6828>
  408300:	mov	x11, x9
  408304:	cmp	x10, x2
  408308:	b.cs	408350 <__fxstatat@plt+0x6850>  // b.hs, b.nlast
  40830c:	ldr	x8, [x11]
  408310:	str	x8, [x1, x10, lsl #3]
  408314:	ldr	x11, [x11, #8]
  408318:	add	x8, x10, #0x1
  40831c:	mov	x10, x8
  408320:	cbnz	x11, 408304 <__fxstatat@plt+0x6804>
  408324:	b	40832c <__fxstatat@plt+0x682c>
  408328:	mov	x8, x10
  40832c:	ldr	x10, [x0, #8]
  408330:	add	x9, x9, #0x10
  408334:	cmp	x9, x10
  408338:	mov	x10, x8
  40833c:	b.cc	4082f4 <__fxstatat@plt+0x67f4>  // b.lo, b.ul, b.last
  408340:	mov	x0, x8
  408344:	ret
  408348:	mov	x0, xzr
  40834c:	ret
  408350:	mov	x0, x10
  408354:	ret
  408358:	stp	x29, x30, [sp, #-64]!
  40835c:	stp	x24, x23, [sp, #16]
  408360:	stp	x22, x21, [sp, #32]
  408364:	stp	x20, x19, [sp, #48]
  408368:	ldp	x23, x8, [x0]
  40836c:	mov	x29, sp
  408370:	cmp	x23, x8
  408374:	b.cs	4083cc <__fxstatat@plt+0x68cc>  // b.hs, b.nlast
  408378:	mov	x19, x2
  40837c:	mov	x20, x0
  408380:	mov	x22, x1
  408384:	mov	x21, xzr
  408388:	b	40839c <__fxstatat@plt+0x689c>
  40838c:	ldr	x8, [x20, #8]
  408390:	add	x23, x23, #0x10
  408394:	cmp	x23, x8
  408398:	b.cs	4083d0 <__fxstatat@plt+0x68d0>  // b.hs, b.nlast
  40839c:	ldr	x8, [x23]
  4083a0:	cbz	x8, 40838c <__fxstatat@plt+0x688c>
  4083a4:	cbz	x23, 40838c <__fxstatat@plt+0x688c>
  4083a8:	mov	x24, x23
  4083ac:	ldr	x0, [x24]
  4083b0:	mov	x1, x19
  4083b4:	blr	x22
  4083b8:	tbz	w0, #0, 4083d0 <__fxstatat@plt+0x68d0>
  4083bc:	ldr	x24, [x24, #8]
  4083c0:	add	x21, x21, #0x1
  4083c4:	cbnz	x24, 4083ac <__fxstatat@plt+0x68ac>
  4083c8:	b	40838c <__fxstatat@plt+0x688c>
  4083cc:	mov	x21, xzr
  4083d0:	mov	x0, x21
  4083d4:	ldp	x20, x19, [sp, #48]
  4083d8:	ldp	x22, x21, [sp, #32]
  4083dc:	ldp	x24, x23, [sp, #16]
  4083e0:	ldp	x29, x30, [sp], #64
  4083e4:	ret
  4083e8:	ldrb	w9, [x0]
  4083ec:	cbz	w9, 40841c <__fxstatat@plt+0x691c>
  4083f0:	mov	x8, x0
  4083f4:	mov	x0, xzr
  4083f8:	add	x8, x8, #0x1
  4083fc:	lsl	x10, x0, #5
  408400:	sub	x10, x10, x0
  408404:	add	x10, x10, w9, uxtb
  408408:	ldrb	w9, [x8], #1
  40840c:	udiv	x11, x10, x1
  408410:	msub	x0, x11, x1, x10
  408414:	cbnz	w9, 4083fc <__fxstatat@plt+0x68fc>
  408418:	ret
  40841c:	mov	x0, xzr
  408420:	ret
  408424:	adrp	x8, 40b000 <__fxstatat@plt+0x9500>
  408428:	add	x8, x8, #0x368
  40842c:	ldr	w9, [x8, #16]
  408430:	ldr	q0, [x8]
  408434:	str	w9, [x0, #16]
  408438:	str	q0, [x0]
  40843c:	ret
  408440:	stp	x29, x30, [sp, #-64]!
  408444:	adrp	x8, 408000 <__fxstatat@plt+0x6500>
  408448:	add	x8, x8, #0x514
  40844c:	cmp	x2, #0x0
  408450:	adrp	x9, 408000 <__fxstatat@plt+0x6500>
  408454:	stp	x24, x23, [sp, #16]
  408458:	stp	x22, x21, [sp, #32]
  40845c:	mov	x21, x0
  408460:	add	x9, x9, #0x540
  408464:	csel	x23, x8, x2, eq  // eq = none
  408468:	cmp	x3, #0x0
  40846c:	mov	w0, #0x50                  	// #80
  408470:	stp	x20, x19, [sp, #48]
  408474:	mov	x29, sp
  408478:	mov	x19, x4
  40847c:	mov	x22, x1
  408480:	csel	x24, x9, x3, eq  // eq = none
  408484:	bl	401800 <malloc@plt>
  408488:	mov	x20, x0
  40848c:	cbz	x0, 4084fc <__fxstatat@plt+0x69fc>
  408490:	adrp	x8, 40b000 <__fxstatat@plt+0x9500>
  408494:	add	x8, x8, #0x368
  408498:	cmp	x22, #0x0
  40849c:	csel	x22, x8, x22, eq  // eq = none
  4084a0:	mov	x0, x20
  4084a4:	str	x22, [x20, #40]
  4084a8:	bl	40854c <__fxstatat@plt+0x6a4c>
  4084ac:	tbz	w0, #0, 4084f0 <__fxstatat@plt+0x69f0>
  4084b0:	mov	x0, x21
  4084b4:	mov	x1, x22
  4084b8:	bl	4085f4 <__fxstatat@plt+0x6af4>
  4084bc:	str	x0, [x20, #16]
  4084c0:	cbz	x0, 4084f0 <__fxstatat@plt+0x69f0>
  4084c4:	mov	w1, #0x10                  	// #16
  4084c8:	mov	x21, x0
  4084cc:	bl	4053fc <__fxstatat@plt+0x38fc>
  4084d0:	str	x0, [x20]
  4084d4:	cbz	x0, 4084f0 <__fxstatat@plt+0x69f0>
  4084d8:	add	x8, x0, x21, lsl #4
  4084dc:	stp	xzr, xzr, [x20, #24]
  4084e0:	stp	x23, x24, [x20, #48]
  4084e4:	str	x8, [x20, #8]
  4084e8:	stp	x19, xzr, [x20, #64]
  4084ec:	b	4084fc <__fxstatat@plt+0x69fc>
  4084f0:	mov	x0, x20
  4084f4:	bl	4019b0 <free@plt>
  4084f8:	mov	x20, xzr
  4084fc:	mov	x0, x20
  408500:	ldp	x20, x19, [sp, #48]
  408504:	ldp	x22, x21, [sp, #32]
  408508:	ldp	x24, x23, [sp, #16]
  40850c:	ldp	x29, x30, [sp], #64
  408510:	ret
  408514:	stp	x29, x30, [sp, #-32]!
  408518:	str	x19, [sp, #16]
  40851c:	mov	x19, x1
  408520:	mov	w1, #0x3                   	// #3
  408524:	mov	x29, sp
  408528:	bl	409b84 <__fxstatat@plt+0x8084>
  40852c:	udiv	x8, x0, x19
  408530:	msub	x0, x8, x19, x0
  408534:	ldr	x19, [sp, #16]
  408538:	ldp	x29, x30, [sp], #32
  40853c:	ret
  408540:	cmp	x0, x1
  408544:	cset	w0, eq  // eq = none
  408548:	ret
  40854c:	ldr	x8, [x0, #40]
  408550:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  408554:	add	x9, x9, #0x368
  408558:	cmp	x8, x9
  40855c:	b.eq	4085ec <__fxstatat@plt+0x6aec>  // b.none
  408560:	ldr	s0, [x8, #8]
  408564:	mov	w10, #0xcccd                	// #52429
  408568:	movk	w10, #0x3dcc, lsl #16
  40856c:	fmov	s1, w10
  408570:	fcmp	s0, s1
  408574:	b.le	4085b0 <__fxstatat@plt+0x6ab0>
  408578:	mov	w10, #0x6666                	// #26214
  40857c:	movk	w10, #0x3f66, lsl #16
  408580:	fmov	s1, w10
  408584:	fcmp	s0, s1
  408588:	b.pl	4085b0 <__fxstatat@plt+0x6ab0>  // b.nfrst
  40858c:	ldr	s1, [x8, #12]
  408590:	mov	w10, #0xcccd                	// #52429
  408594:	movk	w10, #0x3f8c, lsl #16
  408598:	fmov	s2, w10
  40859c:	fcmp	s1, s2
  4085a0:	b.le	4085b0 <__fxstatat@plt+0x6ab0>
  4085a4:	ldr	s1, [x8]
  4085a8:	fcmp	s1, #0.0
  4085ac:	b.ge	4085bc <__fxstatat@plt+0x6abc>  // b.tcont
  4085b0:	str	x9, [x0, #40]
  4085b4:	mov	w0, wzr
  4085b8:	ret
  4085bc:	mov	w10, #0xcccd                	// #52429
  4085c0:	movk	w10, #0x3dcc, lsl #16
  4085c4:	fmov	s2, w10
  4085c8:	fadd	s1, s1, s2
  4085cc:	fcmp	s1, s0
  4085d0:	b.pl	4085b0 <__fxstatat@plt+0x6ab0>  // b.nfrst
  4085d4:	ldr	s0, [x8, #4]
  4085d8:	fmov	s2, #1.000000000000000000e+00
  4085dc:	fcmp	s0, s2
  4085e0:	b.hi	4085b0 <__fxstatat@plt+0x6ab0>  // b.pmore
  4085e4:	fcmp	s1, s0
  4085e8:	b.pl	4085b0 <__fxstatat@plt+0x6ab0>  // b.nfrst
  4085ec:	mov	w0, #0x1                   	// #1
  4085f0:	ret
  4085f4:	stp	x29, x30, [sp, #-16]!
  4085f8:	ldrb	w8, [x1, #16]
  4085fc:	mov	x29, sp
  408600:	cbnz	w8, 408628 <__fxstatat@plt+0x6b28>
  408604:	ldr	s0, [x1, #8]
  408608:	mov	w8, #0x5f800000            	// #1602224128
  40860c:	ucvtf	s1, x0
  408610:	fmov	s2, w8
  408614:	fdiv	s0, s1, s0
  408618:	fcvtzu	x8, s0
  40861c:	fcmp	s0, s2
  408620:	csel	x0, x8, x0, lt  // lt = tstop
  408624:	b.ge	408640 <__fxstatat@plt+0x6b40>  // b.tcont
  408628:	bl	408dcc <__fxstatat@plt+0x72cc>
  40862c:	lsr	x8, x0, #60
  408630:	cmp	x8, #0x0
  408634:	csel	x0, xzr, x0, ne  // ne = any
  408638:	ldp	x29, x30, [sp], #16
  40863c:	ret
  408640:	mov	x0, xzr
  408644:	ldp	x29, x30, [sp], #16
  408648:	ret
  40864c:	stp	x29, x30, [sp, #-48]!
  408650:	str	x21, [sp, #16]
  408654:	stp	x20, x19, [sp, #32]
  408658:	ldp	x20, x8, [x0]
  40865c:	mov	x19, x0
  408660:	mov	x29, sp
  408664:	b	408674 <__fxstatat@plt+0x6b74>
  408668:	stp	xzr, xzr, [x20]
  40866c:	ldr	x8, [x19, #8]
  408670:	add	x20, x20, #0x10
  408674:	cmp	x20, x8
  408678:	b.cs	4086e0 <__fxstatat@plt+0x6be0>  // b.hs, b.nlast
  40867c:	ldr	x8, [x20]
  408680:	cbz	x8, 40866c <__fxstatat@plt+0x6b6c>
  408684:	ldr	x8, [x19, #64]
  408688:	ldr	x21, [x20, #8]
  40868c:	cmp	x8, #0x0
  408690:	cset	w9, ne  // ne = any
  408694:	cbnz	x21, 4086d0 <__fxstatat@plt+0x6bd0>
  408698:	cbz	w9, 408668 <__fxstatat@plt+0x6b68>
  40869c:	ldr	x0, [x20]
  4086a0:	blr	x8
  4086a4:	b	408668 <__fxstatat@plt+0x6b68>
  4086a8:	str	xzr, [x21]
  4086ac:	ldr	x8, [x19, #72]
  4086b0:	ldr	x10, [x21, #8]
  4086b4:	str	x8, [x21, #8]
  4086b8:	ldr	x8, [x19, #64]
  4086bc:	str	x21, [x19, #72]
  4086c0:	mov	x21, x10
  4086c4:	cmp	x8, #0x0
  4086c8:	cset	w9, ne  // ne = any
  4086cc:	cbz	x10, 408698 <__fxstatat@plt+0x6b98>
  4086d0:	tbz	w9, #0, 4086a8 <__fxstatat@plt+0x6ba8>
  4086d4:	ldr	x0, [x21]
  4086d8:	blr	x8
  4086dc:	b	4086a8 <__fxstatat@plt+0x6ba8>
  4086e0:	stp	xzr, xzr, [x19, #24]
  4086e4:	ldp	x20, x19, [sp, #32]
  4086e8:	ldr	x21, [sp, #16]
  4086ec:	ldp	x29, x30, [sp], #48
  4086f0:	ret
  4086f4:	stp	x29, x30, [sp, #-48]!
  4086f8:	stp	x20, x19, [sp, #32]
  4086fc:	ldr	x8, [x0, #64]
  408700:	mov	x19, x0
  408704:	str	x21, [sp, #16]
  408708:	mov	x29, sp
  40870c:	cbz	x8, 408758 <__fxstatat@plt+0x6c58>
  408710:	ldr	x8, [x19, #32]
  408714:	cbz	x8, 408758 <__fxstatat@plt+0x6c58>
  408718:	ldp	x20, x8, [x19]
  40871c:	b	408728 <__fxstatat@plt+0x6c28>
  408720:	ldr	x8, [x19, #8]
  408724:	add	x20, x20, #0x10
  408728:	cmp	x20, x8
  40872c:	b.cs	408758 <__fxstatat@plt+0x6c58>  // b.hs, b.nlast
  408730:	ldr	x8, [x20]
  408734:	cbz	x8, 408720 <__fxstatat@plt+0x6c20>
  408738:	cbz	x20, 408720 <__fxstatat@plt+0x6c20>
  40873c:	mov	x21, x20
  408740:	ldr	x8, [x19, #64]
  408744:	ldr	x0, [x21]
  408748:	blr	x8
  40874c:	ldr	x21, [x21, #8]
  408750:	cbnz	x21, 408740 <__fxstatat@plt+0x6c40>
  408754:	b	408720 <__fxstatat@plt+0x6c20>
  408758:	ldp	x20, x8, [x19]
  40875c:	b	408768 <__fxstatat@plt+0x6c68>
  408760:	ldr	x8, [x19, #8]
  408764:	add	x20, x20, #0x10
  408768:	cmp	x20, x8
  40876c:	b.cs	40878c <__fxstatat@plt+0x6c8c>  // b.hs, b.nlast
  408770:	ldr	x0, [x20, #8]
  408774:	cbz	x0, 408760 <__fxstatat@plt+0x6c60>
  408778:	ldr	x21, [x0, #8]
  40877c:	bl	4019b0 <free@plt>
  408780:	mov	x0, x21
  408784:	cbnz	x21, 408778 <__fxstatat@plt+0x6c78>
  408788:	b	408760 <__fxstatat@plt+0x6c60>
  40878c:	ldr	x0, [x19, #72]
  408790:	cbz	x0, 4087a4 <__fxstatat@plt+0x6ca4>
  408794:	ldr	x20, [x0, #8]
  408798:	bl	4019b0 <free@plt>
  40879c:	mov	x0, x20
  4087a0:	cbnz	x20, 408794 <__fxstatat@plt+0x6c94>
  4087a4:	ldr	x0, [x19]
  4087a8:	bl	4019b0 <free@plt>
  4087ac:	mov	x0, x19
  4087b0:	bl	4019b0 <free@plt>
  4087b4:	ldp	x20, x19, [sp, #32]
  4087b8:	ldr	x21, [sp, #16]
  4087bc:	ldp	x29, x30, [sp], #48
  4087c0:	ret
  4087c4:	sub	sp, sp, #0x70
  4087c8:	stp	x29, x30, [sp, #80]
  4087cc:	stp	x20, x19, [sp, #96]
  4087d0:	ldr	x8, [x0, #40]
  4087d4:	mov	x19, x0
  4087d8:	mov	x0, x1
  4087dc:	add	x29, sp, #0x50
  4087e0:	mov	x1, x8
  4087e4:	bl	4085f4 <__fxstatat@plt+0x6af4>
  4087e8:	cbz	x0, 4088d8 <__fxstatat@plt+0x6dd8>
  4087ec:	ldr	x8, [x19, #16]
  4087f0:	mov	x20, x0
  4087f4:	cmp	x0, x8
  4087f8:	b.ne	408804 <__fxstatat@plt+0x6d04>  // b.any
  4087fc:	mov	w0, #0x1                   	// #1
  408800:	b	4088d8 <__fxstatat@plt+0x6dd8>
  408804:	mov	w1, #0x10                  	// #16
  408808:	mov	x0, x20
  40880c:	bl	4053fc <__fxstatat@plt+0x38fc>
  408810:	str	x0, [sp]
  408814:	cbz	x0, 4088d8 <__fxstatat@plt+0x6dd8>
  408818:	ldr	x8, [sp]
  40881c:	stp	xzr, xzr, [sp, #24]
  408820:	mov	x0, sp
  408824:	mov	x1, x19
  408828:	add	x8, x8, x20, lsl #4
  40882c:	stp	x8, x20, [sp, #8]
  408830:	ldr	x8, [x19, #40]
  408834:	mov	w2, wzr
  408838:	str	x8, [sp, #40]
  40883c:	ldr	x8, [x19, #48]
  408840:	str	x8, [sp, #48]
  408844:	ldr	x8, [x19, #56]
  408848:	str	x8, [sp, #56]
  40884c:	ldr	x8, [x19, #64]
  408850:	str	x8, [sp, #64]
  408854:	ldr	x8, [x19, #72]
  408858:	str	x8, [sp, #72]
  40885c:	bl	4088ec <__fxstatat@plt+0x6dec>
  408860:	tbz	w0, #0, 40889c <__fxstatat@plt+0x6d9c>
  408864:	ldr	x0, [x19]
  408868:	bl	4019b0 <free@plt>
  40886c:	ldr	x8, [sp]
  408870:	mov	w0, #0x1                   	// #1
  408874:	str	x8, [x19]
  408878:	ldr	x8, [sp, #8]
  40887c:	str	x8, [x19, #8]
  408880:	ldr	x8, [sp, #16]
  408884:	str	x8, [x19, #16]
  408888:	ldr	x8, [sp, #24]
  40888c:	str	x8, [x19, #24]
  408890:	ldr	x8, [sp, #72]
  408894:	str	x8, [x19, #72]
  408898:	b	4088d8 <__fxstatat@plt+0x6dd8>
  40889c:	ldr	x8, [sp, #72]
  4088a0:	mov	x1, sp
  4088a4:	mov	w2, #0x1                   	// #1
  4088a8:	mov	x0, x19
  4088ac:	str	x8, [x19, #72]
  4088b0:	bl	4088ec <__fxstatat@plt+0x6dec>
  4088b4:	tbz	w0, #0, 4088e8 <__fxstatat@plt+0x6de8>
  4088b8:	mov	x1, sp
  4088bc:	mov	x0, x19
  4088c0:	mov	w2, wzr
  4088c4:	bl	4088ec <__fxstatat@plt+0x6dec>
  4088c8:	tbz	w0, #0, 4088e8 <__fxstatat@plt+0x6de8>
  4088cc:	ldr	x0, [sp]
  4088d0:	bl	4019b0 <free@plt>
  4088d4:	mov	w0, wzr
  4088d8:	ldp	x20, x19, [sp, #96]
  4088dc:	ldp	x29, x30, [sp, #80]
  4088e0:	add	sp, sp, #0x70
  4088e4:	ret
  4088e8:	bl	401910 <abort@plt>
  4088ec:	stp	x29, x30, [sp, #-80]!
  4088f0:	str	x25, [sp, #16]
  4088f4:	stp	x24, x23, [sp, #32]
  4088f8:	stp	x22, x21, [sp, #48]
  4088fc:	stp	x20, x19, [sp, #64]
  408900:	ldp	x24, x8, [x1]
  408904:	mov	x29, sp
  408908:	cmp	x24, x8
  40890c:	b.cs	408a28 <__fxstatat@plt+0x6f28>  // b.hs, b.nlast
  408910:	mov	w19, w2
  408914:	mov	x20, x1
  408918:	mov	x21, x0
  40891c:	b	408940 <__fxstatat@plt+0x6e40>
  408920:	mov	w8, #0x4                   	// #4
  408924:	orr	w8, w8, #0x4
  408928:	cmp	w8, #0x4
  40892c:	b.ne	408a30 <__fxstatat@plt+0x6f30>  // b.any
  408930:	ldr	x8, [x20, #8]
  408934:	add	x24, x24, #0x10
  408938:	cmp	x24, x8
  40893c:	b.cs	408a28 <__fxstatat@plt+0x6f28>  // b.hs, b.nlast
  408940:	ldr	x8, [x24]
  408944:	cbz	x8, 408930 <__fxstatat@plt+0x6e30>
  408948:	ldr	x22, [x24, #8]
  40894c:	cbnz	x22, 408978 <__fxstatat@plt+0x6e78>
  408950:	b	4089a8 <__fxstatat@plt+0x6ea8>
  408954:	str	x23, [x0]
  408958:	ldr	x8, [x21, #24]
  40895c:	mov	x0, x21
  408960:	mov	x1, x22
  408964:	add	x8, x8, #0x1
  408968:	str	x8, [x21, #24]
  40896c:	bl	408e60 <__fxstatat@plt+0x7360>
  408970:	mov	x22, x25
  408974:	cbz	x25, 4089a8 <__fxstatat@plt+0x6ea8>
  408978:	ldr	x23, [x22]
  40897c:	mov	x0, x21
  408980:	mov	x1, x23
  408984:	bl	4081f4 <__fxstatat@plt+0x66f4>
  408988:	ldr	x8, [x0]
  40898c:	ldr	x25, [x22, #8]
  408990:	cbz	x8, 408954 <__fxstatat@plt+0x6e54>
  408994:	ldr	x8, [x0, #8]
  408998:	str	x8, [x22, #8]
  40899c:	str	x22, [x0, #8]
  4089a0:	mov	x22, x25
  4089a4:	cbnz	x25, 408978 <__fxstatat@plt+0x6e78>
  4089a8:	ldr	x22, [x24]
  4089ac:	str	xzr, [x24, #8]
  4089b0:	tbnz	w19, #0, 408920 <__fxstatat@plt+0x6e20>
  4089b4:	mov	x0, x21
  4089b8:	mov	x1, x22
  4089bc:	bl	4081f4 <__fxstatat@plt+0x66f4>
  4089c0:	ldr	x8, [x0]
  4089c4:	mov	x23, x0
  4089c8:	cbz	x8, 4089f4 <__fxstatat@plt+0x6ef4>
  4089cc:	mov	x0, x21
  4089d0:	bl	408c78 <__fxstatat@plt+0x7178>
  4089d4:	cbz	x0, 408a1c <__fxstatat@plt+0x6f1c>
  4089d8:	str	x22, [x0]
  4089dc:	ldr	x9, [x23, #8]
  4089e0:	mov	w8, wzr
  4089e4:	str	x9, [x0, #8]
  4089e8:	str	x0, [x23, #8]
  4089ec:	cbnz	wzr, 408924 <__fxstatat@plt+0x6e24>
  4089f0:	b	408a04 <__fxstatat@plt+0x6f04>
  4089f4:	str	x22, [x23]
  4089f8:	ldr	x8, [x21, #24]
  4089fc:	add	x8, x8, #0x1
  408a00:	str	x8, [x21, #24]
  408a04:	str	xzr, [x24]
  408a08:	ldr	x9, [x20, #24]
  408a0c:	mov	w8, wzr
  408a10:	sub	x9, x9, #0x1
  408a14:	str	x9, [x20, #24]
  408a18:	b	408924 <__fxstatat@plt+0x6e24>
  408a1c:	mov	w8, #0x1                   	// #1
  408a20:	cbnz	w8, 408924 <__fxstatat@plt+0x6e24>
  408a24:	b	408a04 <__fxstatat@plt+0x6f04>
  408a28:	mov	w0, #0x1                   	// #1
  408a2c:	b	408a34 <__fxstatat@plt+0x6f34>
  408a30:	mov	w0, wzr
  408a34:	ldp	x20, x19, [sp, #64]
  408a38:	ldp	x22, x21, [sp, #48]
  408a3c:	ldp	x24, x23, [sp, #32]
  408a40:	ldr	x25, [sp, #16]
  408a44:	ldp	x29, x30, [sp], #80
  408a48:	ret
  408a4c:	stp	x29, x30, [sp, #-48]!
  408a50:	str	x21, [sp, #16]
  408a54:	stp	x20, x19, [sp, #32]
  408a58:	mov	x29, sp
  408a5c:	cbz	x1, 408b98 <__fxstatat@plt+0x7098>
  408a60:	mov	x21, x2
  408a64:	add	x2, x29, #0x18
  408a68:	mov	w3, wzr
  408a6c:	mov	x20, x1
  408a70:	mov	x19, x0
  408a74:	bl	408b9c <__fxstatat@plt+0x709c>
  408a78:	cbz	x0, 408a90 <__fxstatat@plt+0x6f90>
  408a7c:	cbz	x21, 408b60 <__fxstatat@plt+0x7060>
  408a80:	mov	x8, x0
  408a84:	mov	w0, wzr
  408a88:	str	x8, [x21]
  408a8c:	b	408b88 <__fxstatat@plt+0x7088>
  408a90:	ldr	x8, [x19, #40]
  408a94:	ldp	x10, x9, [x19, #16]
  408a98:	ldr	s0, [x8, #8]
  408a9c:	ucvtf	s2, x10
  408aa0:	ucvtf	s1, x9
  408aa4:	fmul	s0, s0, s2
  408aa8:	fcmp	s0, s1
  408aac:	b.pl	408b28 <__fxstatat@plt+0x7028>  // b.nfrst
  408ab0:	mov	x0, x19
  408ab4:	bl	40854c <__fxstatat@plt+0x6a4c>
  408ab8:	ldr	x8, [x19, #40]
  408abc:	ldp	x10, x9, [x19, #16]
  408ac0:	ldr	s0, [x8, #8]
  408ac4:	ucvtf	s1, x10
  408ac8:	ucvtf	s2, x9
  408acc:	fmul	s3, s0, s1
  408ad0:	fcmp	s3, s2
  408ad4:	b.pl	408b28 <__fxstatat@plt+0x7028>  // b.nfrst
  408ad8:	ldr	s2, [x8, #12]
  408adc:	ldrb	w8, [x8, #16]
  408ae0:	fmul	s1, s2, s1
  408ae4:	cmp	w8, #0x0
  408ae8:	fmul	s0, s0, s1
  408aec:	mov	w8, #0x5f800000            	// #1602224128
  408af0:	fcsel	s0, s0, s1, eq  // eq = none
  408af4:	fmov	s1, w8
  408af8:	fcmp	s0, s1
  408afc:	b.ge	408b68 <__fxstatat@plt+0x7068>  // b.tcont
  408b00:	fcvtzu	x1, s0
  408b04:	mov	x0, x19
  408b08:	bl	4087c4 <__fxstatat@plt+0x6cc4>
  408b0c:	tbz	w0, #0, 408b68 <__fxstatat@plt+0x7068>
  408b10:	add	x2, x29, #0x18
  408b14:	mov	x0, x19
  408b18:	mov	x1, x20
  408b1c:	mov	w3, wzr
  408b20:	bl	408b9c <__fxstatat@plt+0x709c>
  408b24:	cbnz	x0, 408b98 <__fxstatat@plt+0x7098>
  408b28:	ldr	x21, [x29, #24]
  408b2c:	ldr	x8, [x21]
  408b30:	cbz	x8, 408b70 <__fxstatat@plt+0x7070>
  408b34:	mov	x0, x19
  408b38:	bl	408c78 <__fxstatat@plt+0x7178>
  408b3c:	cbz	x0, 408b68 <__fxstatat@plt+0x7068>
  408b40:	str	x20, [x0]
  408b44:	ldr	x8, [x21, #8]
  408b48:	str	x8, [x0, #8]
  408b4c:	str	x0, [x21, #8]
  408b50:	ldr	x8, [x19, #32]
  408b54:	add	x8, x8, #0x1
  408b58:	str	x8, [x19, #32]
  408b5c:	b	408b84 <__fxstatat@plt+0x7084>
  408b60:	mov	w0, wzr
  408b64:	b	408b88 <__fxstatat@plt+0x7088>
  408b68:	mov	w0, #0xffffffff            	// #-1
  408b6c:	b	408b88 <__fxstatat@plt+0x7088>
  408b70:	str	x20, [x21]
  408b74:	ldp	x9, x8, [x19, #24]
  408b78:	add	x8, x8, #0x1
  408b7c:	add	x9, x9, #0x1
  408b80:	stp	x9, x8, [x19, #24]
  408b84:	mov	w0, #0x1                   	// #1
  408b88:	ldp	x20, x19, [sp, #32]
  408b8c:	ldr	x21, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #48
  408b94:	ret
  408b98:	bl	401910 <abort@plt>
  408b9c:	stp	x29, x30, [sp, #-64]!
  408ba0:	str	x23, [sp, #16]
  408ba4:	stp	x22, x21, [sp, #32]
  408ba8:	stp	x20, x19, [sp, #48]
  408bac:	mov	x29, sp
  408bb0:	mov	w21, w3
  408bb4:	mov	x23, x2
  408bb8:	mov	x22, x1
  408bbc:	mov	x19, x0
  408bc0:	bl	4081f4 <__fxstatat@plt+0x66f4>
  408bc4:	str	x0, [x23]
  408bc8:	ldr	x1, [x0]
  408bcc:	cbz	x1, 408c34 <__fxstatat@plt+0x7134>
  408bd0:	mov	x20, x0
  408bd4:	cmp	x1, x22
  408bd8:	b.eq	408bec <__fxstatat@plt+0x70ec>  // b.none
  408bdc:	ldr	x8, [x19, #56]
  408be0:	mov	x0, x22
  408be4:	blr	x8
  408be8:	tbz	w0, #0, 408c08 <__fxstatat@plt+0x7108>
  408bec:	ldr	x22, [x20]
  408bf0:	tbz	w21, #0, 408c60 <__fxstatat@plt+0x7160>
  408bf4:	ldr	x1, [x20, #8]
  408bf8:	cbz	x1, 408c5c <__fxstatat@plt+0x715c>
  408bfc:	ldr	q0, [x1]
  408c00:	str	q0, [x20]
  408c04:	b	408c50 <__fxstatat@plt+0x7150>
  408c08:	ldr	x8, [x20, #8]!
  408c0c:	cbz	x8, 408c34 <__fxstatat@plt+0x7134>
  408c10:	ldr	x1, [x8]
  408c14:	cmp	x1, x22
  408c18:	b.eq	408c3c <__fxstatat@plt+0x713c>  // b.none
  408c1c:	ldr	x8, [x19, #56]
  408c20:	mov	x0, x22
  408c24:	blr	x8
  408c28:	tbnz	w0, #0, 408c3c <__fxstatat@plt+0x713c>
  408c2c:	ldr	x20, [x20]
  408c30:	b	408c08 <__fxstatat@plt+0x7108>
  408c34:	mov	x22, xzr
  408c38:	b	408c60 <__fxstatat@plt+0x7160>
  408c3c:	ldr	x1, [x20]
  408c40:	ldr	x22, [x1]
  408c44:	tbz	w21, #0, 408c60 <__fxstatat@plt+0x7160>
  408c48:	ldr	x8, [x1, #8]
  408c4c:	str	x8, [x20]
  408c50:	mov	x0, x19
  408c54:	bl	408e60 <__fxstatat@plt+0x7360>
  408c58:	b	408c60 <__fxstatat@plt+0x7160>
  408c5c:	str	xzr, [x20]
  408c60:	mov	x0, x22
  408c64:	ldp	x20, x19, [sp, #48]
  408c68:	ldp	x22, x21, [sp, #32]
  408c6c:	ldr	x23, [sp, #16]
  408c70:	ldp	x29, x30, [sp], #64
  408c74:	ret
  408c78:	stp	x29, x30, [sp, #-16]!
  408c7c:	mov	x8, x0
  408c80:	ldr	x0, [x0, #72]
  408c84:	mov	x29, sp
  408c88:	cbz	x0, 408c9c <__fxstatat@plt+0x719c>
  408c8c:	ldr	x9, [x0, #8]
  408c90:	str	x9, [x8, #72]
  408c94:	ldp	x29, x30, [sp], #16
  408c98:	ret
  408c9c:	mov	w0, #0x10                  	// #16
  408ca0:	bl	401800 <malloc@plt>
  408ca4:	ldp	x29, x30, [sp], #16
  408ca8:	ret
  408cac:	stp	x29, x30, [sp, #-32]!
  408cb0:	mov	x29, sp
  408cb4:	add	x2, x29, #0x18
  408cb8:	str	x19, [sp, #16]
  408cbc:	mov	x19, x1
  408cc0:	bl	408a4c <__fxstatat@plt+0x6f4c>
  408cc4:	ldr	x8, [x29, #24]
  408cc8:	cmp	w0, #0x0
  408ccc:	csel	x8, x8, x19, eq  // eq = none
  408cd0:	ldr	x19, [sp, #16]
  408cd4:	cmn	w0, #0x1
  408cd8:	csel	x0, xzr, x8, eq  // eq = none
  408cdc:	ldp	x29, x30, [sp], #32
  408ce0:	ret
  408ce4:	stp	x29, x30, [sp, #-48]!
  408ce8:	mov	x29, sp
  408cec:	add	x2, x29, #0x18
  408cf0:	mov	w3, #0x1                   	// #1
  408cf4:	str	x21, [sp, #16]
  408cf8:	stp	x20, x19, [sp, #32]
  408cfc:	mov	x20, x0
  408d00:	bl	408b9c <__fxstatat@plt+0x709c>
  408d04:	mov	x19, x0
  408d08:	cbz	x0, 408db8 <__fxstatat@plt+0x72b8>
  408d0c:	ldr	x8, [x20, #32]
  408d10:	sub	x8, x8, #0x1
  408d14:	str	x8, [x20, #32]
  408d18:	ldr	x8, [x29, #24]
  408d1c:	ldr	x8, [x8]
  408d20:	cbnz	x8, 408db8 <__fxstatat@plt+0x72b8>
  408d24:	ldp	x10, x8, [x20, #16]
  408d28:	ldr	x9, [x20, #40]
  408d2c:	sub	x8, x8, #0x1
  408d30:	str	x8, [x20, #24]
  408d34:	ldr	s0, [x9]
  408d38:	ucvtf	s2, x10
  408d3c:	ucvtf	s1, x8
  408d40:	fmul	s0, s0, s2
  408d44:	fcmp	s0, s1
  408d48:	b.le	408db8 <__fxstatat@plt+0x72b8>
  408d4c:	mov	x0, x20
  408d50:	bl	40854c <__fxstatat@plt+0x6a4c>
  408d54:	ldr	x8, [x20, #40]
  408d58:	ldp	x10, x9, [x20, #16]
  408d5c:	ldr	s1, [x8]
  408d60:	ucvtf	s0, x10
  408d64:	ucvtf	s2, x9
  408d68:	fmul	s1, s1, s0
  408d6c:	fcmp	s1, s2
  408d70:	b.le	408db8 <__fxstatat@plt+0x72b8>
  408d74:	ldr	s1, [x8, #4]
  408d78:	ldrb	w9, [x8, #16]
  408d7c:	fmul	s0, s1, s0
  408d80:	cbnz	w9, 408d8c <__fxstatat@plt+0x728c>
  408d84:	ldr	s1, [x8, #8]
  408d88:	fmul	s0, s0, s1
  408d8c:	fcvtzu	x1, s0
  408d90:	mov	x0, x20
  408d94:	bl	4087c4 <__fxstatat@plt+0x6cc4>
  408d98:	tbnz	w0, #0, 408db8 <__fxstatat@plt+0x72b8>
  408d9c:	ldr	x0, [x20, #72]
  408da0:	cbz	x0, 408db4 <__fxstatat@plt+0x72b4>
  408da4:	ldr	x21, [x0, #8]
  408da8:	bl	4019b0 <free@plt>
  408dac:	mov	x0, x21
  408db0:	cbnz	x21, 408da4 <__fxstatat@plt+0x72a4>
  408db4:	str	xzr, [x20, #72]
  408db8:	mov	x0, x19
  408dbc:	ldp	x20, x19, [sp, #32]
  408dc0:	ldr	x21, [sp, #16]
  408dc4:	ldp	x29, x30, [sp], #48
  408dc8:	ret
  408dcc:	stp	x29, x30, [sp, #-32]!
  408dd0:	cmp	x0, #0xa
  408dd4:	mov	w8, #0xa                   	// #10
  408dd8:	csel	x8, x0, x8, hi  // hi = pmore
  408ddc:	str	x19, [sp, #16]
  408de0:	orr	x19, x8, #0x1
  408de4:	mov	x29, sp
  408de8:	cmn	x19, #0x1
  408dec:	b.eq	408e08 <__fxstatat@plt+0x7308>  // b.none
  408df0:	mov	x0, x19
  408df4:	bl	408e18 <__fxstatat@plt+0x7318>
  408df8:	tbnz	w0, #0, 408e08 <__fxstatat@plt+0x7308>
  408dfc:	add	x19, x19, #0x2
  408e00:	cmn	x19, #0x1
  408e04:	b.ne	408df0 <__fxstatat@plt+0x72f0>  // b.any
  408e08:	mov	x0, x19
  408e0c:	ldr	x19, [sp, #16]
  408e10:	ldp	x29, x30, [sp], #32
  408e14:	ret
  408e18:	mov	w8, #0x3                   	// #3
  408e1c:	cmp	x0, #0xa
  408e20:	b.cc	408e4c <__fxstatat@plt+0x734c>  // b.lo, b.ul, b.last
  408e24:	mov	w9, #0x9                   	// #9
  408e28:	mov	w10, #0x10                  	// #16
  408e2c:	udiv	x11, x0, x8
  408e30:	msub	x11, x11, x8, x0
  408e34:	cbz	x11, 408e4c <__fxstatat@plt+0x734c>
  408e38:	add	x9, x10, x9
  408e3c:	add	x8, x8, #0x2
  408e40:	cmp	x9, x0
  408e44:	add	x10, x10, #0x8
  408e48:	b.cc	408e2c <__fxstatat@plt+0x732c>  // b.lo, b.ul, b.last
  408e4c:	udiv	x9, x0, x8
  408e50:	msub	x8, x9, x8, x0
  408e54:	cmp	x8, #0x0
  408e58:	cset	w0, ne  // ne = any
  408e5c:	ret
  408e60:	str	xzr, [x1]
  408e64:	ldr	x8, [x0, #72]
  408e68:	str	x8, [x1, #8]
  408e6c:	str	x1, [x0, #72]
  408e70:	ret
  408e74:	mov	x8, xzr
  408e78:	mov	w9, #0x1                   	// #1
  408e7c:	strb	w9, [x0, #28]
  408e80:	stur	xzr, [x0, #20]
  408e84:	str	w1, [x0, x8]
  408e88:	add	x8, x8, #0x4
  408e8c:	cmp	x8, #0x10
  408e90:	b.ne	408e84 <__fxstatat@plt+0x7384>  // b.any
  408e94:	str	w1, [x0, #16]
  408e98:	ret
  408e9c:	ldrb	w0, [x0, #28]
  408ea0:	ret
  408ea4:	ldrb	w8, [x0, #28]
  408ea8:	ldr	w10, [x0, #20]
  408eac:	eor	w9, w8, #0x1
  408eb0:	add	w8, w10, w9
  408eb4:	and	w11, w8, #0x3
  408eb8:	lsl	x10, x11, #2
  408ebc:	ldr	w8, [x0, x10]
  408ec0:	str	w1, [x0, x10]
  408ec4:	ldr	w10, [x0, #24]
  408ec8:	str	w11, [x0, #20]
  408ecc:	cmp	w11, w10
  408ed0:	b.ne	408ee0 <__fxstatat@plt+0x73e0>  // b.any
  408ed4:	add	w9, w10, w9
  408ed8:	and	w9, w9, #0x3
  408edc:	str	w9, [x0, #24]
  408ee0:	strb	wzr, [x0, #28]
  408ee4:	mov	w0, w8
  408ee8:	ret
  408eec:	stp	x29, x30, [sp, #-32]!
  408ef0:	str	x19, [sp, #16]
  408ef4:	mov	x29, sp
  408ef8:	mov	x19, x0
  408efc:	bl	408e9c <__fxstatat@plt+0x739c>
  408f00:	tbnz	w0, #0, 408f44 <__fxstatat@plt+0x7444>
  408f04:	ldp	w9, w8, [x19, #16]
  408f08:	lsl	x8, x8, #2
  408f0c:	ldr	w0, [x19, x8]
  408f10:	str	w9, [x19, x8]
  408f14:	ldp	w8, w9, [x19, #20]
  408f18:	cmp	w8, w9
  408f1c:	b.ne	408f2c <__fxstatat@plt+0x742c>  // b.any
  408f20:	mov	w8, #0x1                   	// #1
  408f24:	strb	w8, [x19, #28]
  408f28:	b	408f38 <__fxstatat@plt+0x7438>
  408f2c:	sub	w8, w8, #0x1
  408f30:	and	w8, w8, #0x3
  408f34:	str	w8, [x19, #20]
  408f38:	ldr	x19, [sp, #16]
  408f3c:	ldp	x29, x30, [sp], #32
  408f40:	ret
  408f44:	bl	401910 <abort@plt>
  408f48:	stp	x29, x30, [sp, #-16]!
  408f4c:	mov	w0, #0xe                   	// #14
  408f50:	mov	x29, sp
  408f54:	bl	4017f0 <nl_langinfo@plt>
  408f58:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  408f5c:	add	x8, x8, #0x6a7
  408f60:	cmp	x0, #0x0
  408f64:	csel	x8, x8, x0, eq  // eq = none
  408f68:	ldrb	w9, [x8]
  408f6c:	adrp	x10, 40b000 <__fxstatat@plt+0x9500>
  408f70:	add	x10, x10, #0x37c
  408f74:	cmp	w9, #0x0
  408f78:	csel	x0, x10, x8, eq  // eq = none
  408f7c:	ldp	x29, x30, [sp], #16
  408f80:	ret
  408f84:	stp	x29, x30, [sp, #-32]!
  408f88:	stp	x20, x19, [sp, #16]
  408f8c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  408f90:	ldr	w19, [x8, #560]
  408f94:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  408f98:	mov	w20, w0
  408f9c:	add	x1, x1, #0x382
  408fa0:	mov	w2, #0x5                   	// #5
  408fa4:	mov	x0, xzr
  408fa8:	mov	x29, sp
  408fac:	bl	401a70 <dcgettext@plt>
  408fb0:	mov	x2, x0
  408fb4:	mov	w0, w19
  408fb8:	mov	w1, w20
  408fbc:	bl	401760 <error@plt>
  408fc0:	bl	401910 <abort@plt>
  408fc4:	stp	x29, x30, [sp, #-32]!
  408fc8:	stp	x20, x19, [sp, #16]
  408fcc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  408fd0:	ldr	w19, [x8, #560]
  408fd4:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  408fd8:	mov	w20, w0
  408fdc:	add	x1, x1, #0x3ad
  408fe0:	mov	w2, #0x5                   	// #5
  408fe4:	mov	x0, xzr
  408fe8:	mov	x29, sp
  408fec:	bl	401a70 <dcgettext@plt>
  408ff0:	mov	x2, x0
  408ff4:	mov	w0, w19
  408ff8:	mov	w1, w20
  408ffc:	bl	401760 <error@plt>
  409000:	bl	401910 <abort@plt>
  409004:	sub	sp, sp, #0xe0
  409008:	stp	x29, x30, [sp, #208]
  40900c:	add	x29, sp, #0xd0
  409010:	stp	x3, x4, [x29, #-72]
  409014:	stp	x5, x6, [x29, #-56]
  409018:	stur	x7, [x29, #-40]
  40901c:	stp	q1, q2, [sp, #16]
  409020:	stp	q3, q4, [sp, #48]
  409024:	str	q0, [sp]
  409028:	stp	q5, q6, [sp, #80]
  40902c:	str	q7, [sp, #112]
  409030:	tbnz	w2, #6, 40903c <__fxstatat@plt+0x753c>
  409034:	mov	w3, wzr
  409038:	b	409088 <__fxstatat@plt+0x7588>
  40903c:	mov	x9, #0xffffffffffffffd8    	// #-40
  409040:	mov	x11, sp
  409044:	sub	x12, x29, #0x48
  409048:	movk	x9, #0xff80, lsl #32
  40904c:	add	x10, x29, #0x10
  409050:	mov	x8, #0xffffffffffffffd8    	// #-40
  409054:	add	x11, x11, #0x80
  409058:	add	x12, x12, #0x28
  40905c:	stp	x11, x9, [x29, #-16]
  409060:	stp	x10, x12, [x29, #-32]
  409064:	tbz	w8, #31, 409078 <__fxstatat@plt+0x7578>
  409068:	add	w9, w8, #0x8
  40906c:	cmp	w9, #0x0
  409070:	stur	w9, [x29, #-8]
  409074:	b.le	40909c <__fxstatat@plt+0x759c>
  409078:	ldur	x8, [x29, #-32]
  40907c:	add	x9, x8, #0x8
  409080:	stur	x9, [x29, #-32]
  409084:	ldr	w3, [x8]
  409088:	bl	401ab0 <openat@plt>
  40908c:	bl	4091d4 <__fxstatat@plt+0x76d4>
  409090:	ldp	x29, x30, [sp, #208]
  409094:	add	sp, sp, #0xe0
  409098:	ret
  40909c:	ldur	x9, [x29, #-24]
  4090a0:	add	x8, x9, x8
  4090a4:	b	409084 <__fxstatat@plt+0x7584>
  4090a8:	stp	x29, x30, [sp, #-48]!
  4090ac:	mov	w8, #0x4900                	// #18688
  4090b0:	movk	w8, #0x8, lsl #16
  4090b4:	orr	w2, w2, w8
  4090b8:	stp	x22, x21, [sp, #16]
  4090bc:	stp	x20, x19, [sp, #32]
  4090c0:	mov	x29, sp
  4090c4:	mov	x19, x3
  4090c8:	bl	409004 <__fxstatat@plt+0x7504>
  4090cc:	tbnz	w0, #31, 4090e8 <__fxstatat@plt+0x75e8>
  4090d0:	mov	w21, w0
  4090d4:	bl	401900 <fdopendir@plt>
  4090d8:	mov	x20, x0
  4090dc:	cbz	x0, 4090f0 <__fxstatat@plt+0x75f0>
  4090e0:	str	w21, [x19]
  4090e4:	b	409108 <__fxstatat@plt+0x7608>
  4090e8:	mov	x20, xzr
  4090ec:	b	409108 <__fxstatat@plt+0x7608>
  4090f0:	bl	401ad0 <__errno_location@plt>
  4090f4:	ldr	w22, [x0]
  4090f8:	mov	x19, x0
  4090fc:	mov	w0, w21
  409100:	bl	4018d0 <close@plt>
  409104:	str	w22, [x19]
  409108:	mov	x0, x20
  40910c:	ldp	x20, x19, [sp, #32]
  409110:	ldp	x22, x21, [sp, #16]
  409114:	ldp	x29, x30, [sp], #48
  409118:	ret
  40911c:	stp	x29, x30, [sp, #-32]!
  409120:	str	x19, [sp, #16]
  409124:	mov	x19, x0
  409128:	str	xzr, [x0, #8]
  40912c:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  409130:	add	x0, x0, #0x229
  409134:	mov	w1, #0x80000               	// #524288
  409138:	mov	x29, sp
  40913c:	bl	407ed0 <__fxstatat@plt+0x63d0>
  409140:	str	w0, [x19]
  409144:	tbnz	w0, #31, 409150 <__fxstatat@plt+0x7650>
  409148:	mov	w0, wzr
  40914c:	b	409168 <__fxstatat@plt+0x7668>
  409150:	mov	x0, xzr
  409154:	mov	x1, xzr
  409158:	bl	401720 <getcwd@plt>
  40915c:	cmp	x0, #0x0
  409160:	str	x0, [x19, #8]
  409164:	csetm	w0, eq  // eq = none
  409168:	ldr	x19, [sp, #16]
  40916c:	ldp	x29, x30, [sp], #32
  409170:	ret
  409174:	stp	x29, x30, [sp, #-16]!
  409178:	mov	x8, x0
  40917c:	ldr	w0, [x0]
  409180:	mov	x29, sp
  409184:	tbnz	w0, #31, 409194 <__fxstatat@plt+0x7694>
  409188:	bl	401770 <fchdir@plt>
  40918c:	ldp	x29, x30, [sp], #16
  409190:	ret
  409194:	ldr	x0, [x8, #8]
  409198:	bl	40922c <__fxstatat@plt+0x772c>
  40919c:	ldp	x29, x30, [sp], #16
  4091a0:	ret
  4091a4:	stp	x29, x30, [sp, #-32]!
  4091a8:	str	x19, [sp, #16]
  4091ac:	mov	x19, x0
  4091b0:	ldr	w0, [x0]
  4091b4:	mov	x29, sp
  4091b8:	tbnz	w0, #31, 4091c0 <__fxstatat@plt+0x76c0>
  4091bc:	bl	4018d0 <close@plt>
  4091c0:	ldr	x0, [x19, #8]
  4091c4:	bl	4019b0 <free@plt>
  4091c8:	ldr	x19, [sp, #16]
  4091cc:	ldp	x29, x30, [sp], #32
  4091d0:	ret
  4091d4:	stp	x29, x30, [sp, #-48]!
  4091d8:	stp	x20, x19, [sp, #32]
  4091dc:	mov	w19, w0
  4091e0:	cmp	w0, #0x2
  4091e4:	stp	x22, x21, [sp, #16]
  4091e8:	mov	x29, sp
  4091ec:	b.hi	409218 <__fxstatat@plt+0x7718>  // b.pmore
  4091f0:	mov	w0, w19
  4091f4:	bl	409c1c <__fxstatat@plt+0x811c>
  4091f8:	mov	w20, w0
  4091fc:	bl	401ad0 <__errno_location@plt>
  409200:	ldr	w22, [x0]
  409204:	mov	x21, x0
  409208:	mov	w0, w19
  40920c:	bl	4018d0 <close@plt>
  409210:	mov	w19, w20
  409214:	str	w22, [x21]
  409218:	mov	w0, w19
  40921c:	ldp	x20, x19, [sp, #32]
  409220:	ldp	x22, x21, [sp, #16]
  409224:	ldp	x29, x30, [sp], #48
  409228:	ret
  40922c:	sub	sp, sp, #0x50
  409230:	stp	x29, x30, [sp, #16]
  409234:	stp	x24, x23, [sp, #32]
  409238:	stp	x22, x21, [sp, #48]
  40923c:	stp	x20, x19, [sp, #64]
  409240:	add	x29, sp, #0x10
  409244:	mov	x20, x0
  409248:	bl	4019a0 <chdir@plt>
  40924c:	mov	w21, w0
  409250:	cbz	w0, 409414 <__fxstatat@plt+0x7914>
  409254:	bl	401ad0 <__errno_location@plt>
  409258:	ldr	w8, [x0]
  40925c:	cmp	w8, #0x24
  409260:	b.ne	409414 <__fxstatat@plt+0x7914>  // b.any
  409264:	mov	x19, x0
  409268:	mov	x0, x20
  40926c:	bl	401730 <strlen@plt>
  409270:	mov	x21, x0
  409274:	add	x0, sp, #0x8
  409278:	bl	4094e0 <__fxstatat@plt+0x79e0>
  40927c:	cbz	x21, 409460 <__fxstatat@plt+0x7960>
  409280:	cmp	x21, #0xfff
  409284:	b.ls	409480 <__fxstatat@plt+0x7980>  // b.plast
  409288:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  40928c:	add	x1, x1, #0x4ac
  409290:	mov	x0, x20
  409294:	bl	4019d0 <strspn@plt>
  409298:	mov	x22, x20
  40929c:	cbz	x0, 409338 <__fxstatat@plt+0x7838>
  4092a0:	mov	x23, x0
  4092a4:	cmp	x0, #0x2
  4092a8:	b.ne	4092f0 <__fxstatat@plt+0x77f0>  // b.any
  4092ac:	add	x0, x20, #0x3
  4092b0:	sub	x2, x21, #0x3
  4092b4:	mov	w1, #0x2f                  	// #47
  4092b8:	mov	w23, #0x2f                  	// #47
  4092bc:	bl	401a50 <memchr@plt>
  4092c0:	cbz	x0, 40930c <__fxstatat@plt+0x780c>
  4092c4:	mov	x22, x0
  4092c8:	strb	wzr, [x0]
  4092cc:	add	x0, sp, #0x8
  4092d0:	mov	x1, x20
  4092d4:	bl	4094ec <__fxstatat@plt+0x79ec>
  4092d8:	strb	w23, [x22]
  4092dc:	cbz	w0, 409324 <__fxstatat@plt+0x7824>
  4092e0:	mov	w8, #0x2                   	// #2
  4092e4:	mov	x22, x20
  4092e8:	cbnz	w8, 4093d0 <__fxstatat@plt+0x78d0>
  4092ec:	b	409338 <__fxstatat@plt+0x7838>
  4092f0:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4092f4:	add	x1, x1, #0x4ac
  4092f8:	add	x0, sp, #0x8
  4092fc:	bl	4094ec <__fxstatat@plt+0x79ec>
  409300:	cbnz	w0, 409400 <__fxstatat@plt+0x7900>
  409304:	add	x22, x20, x23
  409308:	b	409338 <__fxstatat@plt+0x7838>
  40930c:	mov	w8, #0x24                  	// #36
  409310:	str	w8, [x19]
  409314:	mov	w8, #0x1                   	// #1
  409318:	mov	x22, x20
  40931c:	cbnz	w8, 4093d0 <__fxstatat@plt+0x78d0>
  409320:	b	409338 <__fxstatat@plt+0x7838>
  409324:	add	x0, x22, #0x1
  409328:	bl	409534 <__fxstatat@plt+0x7a34>
  40932c:	mov	x22, x0
  409330:	mov	w8, wzr
  409334:	cbnz	w8, 4093d0 <__fxstatat@plt+0x78d0>
  409338:	ldrb	w8, [x22]
  40933c:	cmp	w8, #0x2f
  409340:	b.eq	4094a0 <__fxstatat@plt+0x79a0>  // b.none
  409344:	add	x21, x20, x21
  409348:	cmp	x22, x21
  40934c:	b.hi	4094c0 <__fxstatat@plt+0x79c0>  // b.pmore
  409350:	mov	w23, #0x2f                  	// #47
  409354:	mov	w24, #0x24                  	// #36
  409358:	b	409368 <__fxstatat@plt+0x7868>
  40935c:	mov	w8, #0x1                   	// #1
  409360:	str	w24, [x19]
  409364:	cbnz	w8, 4093d0 <__fxstatat@plt+0x78d0>
  409368:	sub	x8, x21, x22
  40936c:	cmp	x8, #0x1, lsl #12
  409370:	b.lt	4093dc <__fxstatat@plt+0x78dc>  // b.tstop
  409374:	mov	w1, #0x2f                  	// #47
  409378:	mov	w2, #0x1000                	// #4096
  40937c:	mov	x0, x22
  409380:	bl	4019e0 <memrchr@plt>
  409384:	cbz	x0, 40935c <__fxstatat@plt+0x785c>
  409388:	sub	x8, x0, x22
  40938c:	mov	x20, x0
  409390:	cmp	x8, #0x1, lsl #12
  409394:	strb	wzr, [x0]
  409398:	b.ge	409440 <__fxstatat@plt+0x7940>  // b.tcont
  40939c:	add	x0, sp, #0x8
  4093a0:	mov	x1, x22
  4093a4:	bl	4094ec <__fxstatat@plt+0x79ec>
  4093a8:	strb	w23, [x20]
  4093ac:	cbz	w0, 4093bc <__fxstatat@plt+0x78bc>
  4093b0:	mov	w8, #0x2                   	// #2
  4093b4:	cbz	w8, 409368 <__fxstatat@plt+0x7868>
  4093b8:	b	4093d0 <__fxstatat@plt+0x78d0>
  4093bc:	add	x0, x20, #0x1
  4093c0:	bl	409534 <__fxstatat@plt+0x7a34>
  4093c4:	mov	x22, x0
  4093c8:	mov	w8, wzr
  4093cc:	cbz	wzr, 409368 <__fxstatat@plt+0x7868>
  4093d0:	cmp	w8, #0x2
  4093d4:	b.eq	409400 <__fxstatat@plt+0x7900>  // b.none
  4093d8:	b	409410 <__fxstatat@plt+0x7910>
  4093dc:	cmp	x22, x21
  4093e0:	b.cs	4093f4 <__fxstatat@plt+0x78f4>  // b.hs, b.nlast
  4093e4:	add	x0, sp, #0x8
  4093e8:	mov	x1, x22
  4093ec:	bl	4094ec <__fxstatat@plt+0x79ec>
  4093f0:	cbnz	w0, 409400 <__fxstatat@plt+0x7900>
  4093f4:	add	x0, sp, #0x8
  4093f8:	bl	409560 <__fxstatat@plt+0x7a60>
  4093fc:	cbz	w0, 409430 <__fxstatat@plt+0x7930>
  409400:	ldr	w20, [x19]
  409404:	add	x0, sp, #0x8
  409408:	bl	409578 <__fxstatat@plt+0x7a78>
  40940c:	str	w20, [x19]
  409410:	mov	w21, #0xffffffff            	// #-1
  409414:	mov	w0, w21
  409418:	ldp	x20, x19, [sp, #64]
  40941c:	ldp	x22, x21, [sp, #48]
  409420:	ldp	x24, x23, [sp, #32]
  409424:	ldp	x29, x30, [sp, #16]
  409428:	add	sp, sp, #0x50
  40942c:	ret
  409430:	add	x0, sp, #0x8
  409434:	bl	409578 <__fxstatat@plt+0x7a78>
  409438:	mov	w21, wzr
  40943c:	b	409414 <__fxstatat@plt+0x7914>
  409440:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  409444:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  409448:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  40944c:	add	x0, x0, #0x432
  409450:	add	x1, x1, #0x3e3
  409454:	add	x3, x3, #0x3f4
  409458:	mov	w2, #0xb3                  	// #179
  40945c:	bl	401ac0 <__assert_fail@plt>
  409460:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  409464:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  409468:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  40946c:	add	x0, x0, #0x3db
  409470:	add	x1, x1, #0x3e3
  409474:	add	x3, x3, #0x3f4
  409478:	mov	w2, #0x7e                  	// #126
  40947c:	bl	401ac0 <__assert_fail@plt>
  409480:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  409484:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  409488:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  40948c:	add	x0, x0, #0x40b
  409490:	add	x1, x1, #0x3e3
  409494:	add	x3, x3, #0x3f4
  409498:	mov	w2, #0x7f                  	// #127
  40949c:	bl	401ac0 <__assert_fail@plt>
  4094a0:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  4094a4:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4094a8:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  4094ac:	add	x0, x0, #0x417
  4094b0:	add	x1, x1, #0x3e3
  4094b4:	add	x3, x3, #0x3f4
  4094b8:	mov	w2, #0xa2                  	// #162
  4094bc:	bl	401ac0 <__assert_fail@plt>
  4094c0:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  4094c4:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4094c8:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  4094cc:	add	x0, x0, #0x423
  4094d0:	add	x1, x1, #0x3e3
  4094d4:	add	x3, x3, #0x3f4
  4094d8:	mov	w2, #0xa3                  	// #163
  4094dc:	bl	401ac0 <__assert_fail@plt>
  4094e0:	mov	w8, #0xffffff9c            	// #-100
  4094e4:	str	w8, [x0]
  4094e8:	ret
  4094ec:	stp	x29, x30, [sp, #-32]!
  4094f0:	stp	x20, x19, [sp, #16]
  4094f4:	mov	x19, x0
  4094f8:	ldr	w0, [x0]
  4094fc:	mov	w2, #0x4900                	// #18688
  409500:	mov	x29, sp
  409504:	bl	401ab0 <openat@plt>
  409508:	tbnz	w0, #31, 409524 <__fxstatat@plt+0x7a24>
  40950c:	mov	w20, w0
  409510:	mov	x0, x19
  409514:	bl	409578 <__fxstatat@plt+0x7a78>
  409518:	mov	w0, wzr
  40951c:	str	w20, [x19]
  409520:	b	409528 <__fxstatat@plt+0x7a28>
  409524:	mov	w0, #0xffffffff            	// #-1
  409528:	ldp	x20, x19, [sp, #16]
  40952c:	ldp	x29, x30, [sp], #32
  409530:	ret
  409534:	stp	x29, x30, [sp, #-32]!
  409538:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  40953c:	add	x1, x1, #0x4ac
  409540:	str	x19, [sp, #16]
  409544:	mov	x29, sp
  409548:	mov	x19, x0
  40954c:	bl	4019d0 <strspn@plt>
  409550:	add	x0, x19, x0
  409554:	ldr	x19, [sp, #16]
  409558:	ldp	x29, x30, [sp], #32
  40955c:	ret
  409560:	stp	x29, x30, [sp, #-16]!
  409564:	ldr	w0, [x0]
  409568:	mov	x29, sp
  40956c:	bl	401770 <fchdir@plt>
  409570:	ldp	x29, x30, [sp], #16
  409574:	ret
  409578:	stp	x29, x30, [sp, #-16]!
  40957c:	ldr	w0, [x0]
  409580:	mov	x29, sp
  409584:	tbnz	w0, #31, 409590 <__fxstatat@plt+0x7a90>
  409588:	bl	4018d0 <close@plt>
  40958c:	cbnz	w0, 409598 <__fxstatat@plt+0x7a98>
  409590:	ldp	x29, x30, [sp], #16
  409594:	ret
  409598:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  40959c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4095a0:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  4095a4:	add	x0, x0, #0x445
  4095a8:	add	x1, x1, #0x3e3
  4095ac:	add	x3, x3, #0x452
  4095b0:	mov	w2, #0x40                  	// #64
  4095b4:	bl	401ac0 <__assert_fail@plt>
  4095b8:	stp	x29, x30, [sp, #-32]!
  4095bc:	stp	x20, x19, [sp, #16]
  4095c0:	mov	x29, sp
  4095c4:	mov	x19, x0
  4095c8:	bl	4017d0 <fileno@plt>
  4095cc:	tbnz	w0, #31, 409610 <__fxstatat@plt+0x7b10>
  4095d0:	mov	x0, x19
  4095d4:	bl	401a90 <__freading@plt>
  4095d8:	cbz	w0, 4095f8 <__fxstatat@plt+0x7af8>
  4095dc:	mov	x0, x19
  4095e0:	bl	4017d0 <fileno@plt>
  4095e4:	mov	w2, #0x1                   	// #1
  4095e8:	mov	x1, xzr
  4095ec:	bl	4017b0 <lseek@plt>
  4095f0:	cmn	x0, #0x1
  4095f4:	b.eq	40961c <__fxstatat@plt+0x7b1c>  // b.none
  4095f8:	mov	x0, x19
  4095fc:	bl	409908 <__fxstatat@plt+0x7e08>
  409600:	cbz	w0, 40961c <__fxstatat@plt+0x7b1c>
  409604:	bl	401ad0 <__errno_location@plt>
  409608:	ldr	w20, [x0]
  40960c:	b	409620 <__fxstatat@plt+0x7b20>
  409610:	mov	x0, x19
  409614:	bl	4017e0 <fclose@plt>
  409618:	b	409638 <__fxstatat@plt+0x7b38>
  40961c:	mov	w20, wzr
  409620:	mov	x0, x19
  409624:	bl	4017e0 <fclose@plt>
  409628:	cbz	w20, 409638 <__fxstatat@plt+0x7b38>
  40962c:	bl	401ad0 <__errno_location@plt>
  409630:	str	w20, [x0]
  409634:	mov	w0, #0xffffffff            	// #-1
  409638:	ldp	x20, x19, [sp, #16]
  40963c:	ldp	x29, x30, [sp], #32
  409640:	ret
  409644:	sub	sp, sp, #0xe0
  409648:	stp	x29, x30, [sp, #208]
  40964c:	add	x29, sp, #0xd0
  409650:	mov	x8, #0xffffffffffffffd0    	// #-48
  409654:	mov	x9, sp
  409658:	sub	x10, x29, #0x50
  40965c:	movk	x8, #0xff80, lsl #32
  409660:	add	x11, x29, #0x10
  409664:	cmp	w1, #0xb
  409668:	add	x9, x9, #0x80
  40966c:	add	x10, x10, #0x30
  409670:	stp	x2, x3, [x29, #-80]
  409674:	stp	x4, x5, [x29, #-64]
  409678:	stp	x6, x7, [x29, #-48]
  40967c:	stp	q1, q2, [sp, #16]
  409680:	stp	q3, q4, [sp, #48]
  409684:	str	q0, [sp]
  409688:	stp	q5, q6, [sp, #80]
  40968c:	str	q7, [sp, #112]
  409690:	stp	x9, x8, [x29, #-16]
  409694:	stp	x11, x10, [x29, #-32]
  409698:	b.hi	4096f0 <__fxstatat@plt+0x7bf0>  // b.pmore
  40969c:	mov	w8, #0x1                   	// #1
  4096a0:	lsl	w8, w8, w1
  4096a4:	mov	w9, #0x514                 	// #1300
  4096a8:	tst	w8, w9
  4096ac:	b.ne	409724 <__fxstatat@plt+0x7c24>  // b.any
  4096b0:	mov	w9, #0xa0a                 	// #2570
  4096b4:	tst	w8, w9
  4096b8:	b.ne	40971c <__fxstatat@plt+0x7c1c>  // b.any
  4096bc:	cbnz	w1, 4096f0 <__fxstatat@plt+0x7bf0>
  4096c0:	ldursw	x8, [x29, #-8]
  4096c4:	tbz	w8, #31, 4096d8 <__fxstatat@plt+0x7bd8>
  4096c8:	add	w9, w8, #0x8
  4096cc:	cmp	w9, #0x0
  4096d0:	stur	w9, [x29, #-8]
  4096d4:	b.le	4097e8 <__fxstatat@plt+0x7ce8>
  4096d8:	ldur	x8, [x29, #-32]
  4096dc:	add	x9, x8, #0x8
  4096e0:	stur	x9, [x29, #-32]
  4096e4:	ldr	w1, [x8]
  4096e8:	bl	4097f4 <__fxstatat@plt+0x7cf4>
  4096ec:	b	409750 <__fxstatat@plt+0x7c50>
  4096f0:	sub	w8, w1, #0x400
  4096f4:	cmp	w8, #0xa
  4096f8:	b.hi	4097a0 <__fxstatat@plt+0x7ca0>  // b.pmore
  4096fc:	mov	w9, #0x1                   	// #1
  409700:	lsl	w9, w9, w8
  409704:	mov	w10, #0x285                 	// #645
  409708:	tst	w9, w10
  40970c:	b.ne	409724 <__fxstatat@plt+0x7c24>  // b.any
  409710:	mov	w10, #0x502                 	// #1282
  409714:	tst	w9, w10
  409718:	b.eq	40975c <__fxstatat@plt+0x7c5c>  // b.none
  40971c:	bl	401a00 <fcntl@plt>
  409720:	b	409750 <__fxstatat@plt+0x7c50>
  409724:	ldursw	x8, [x29, #-8]
  409728:	tbz	w8, #31, 40973c <__fxstatat@plt+0x7c3c>
  40972c:	add	w9, w8, #0x8
  409730:	cmp	w9, #0x0
  409734:	stur	w9, [x29, #-8]
  409738:	b.le	409794 <__fxstatat@plt+0x7c94>
  40973c:	ldur	x8, [x29, #-32]
  409740:	add	x9, x8, #0x8
  409744:	stur	x9, [x29, #-32]
  409748:	ldr	w2, [x8]
  40974c:	bl	401a00 <fcntl@plt>
  409750:	ldp	x29, x30, [sp, #208]
  409754:	add	sp, sp, #0xe0
  409758:	ret
  40975c:	cmp	w8, #0x6
  409760:	b.ne	4097a0 <__fxstatat@plt+0x7ca0>  // b.any
  409764:	ldursw	x8, [x29, #-8]
  409768:	tbz	w8, #31, 40977c <__fxstatat@plt+0x7c7c>
  40976c:	add	w9, w8, #0x8
  409770:	cmp	w9, #0x0
  409774:	stur	w9, [x29, #-8]
  409778:	b.le	4097d0 <__fxstatat@plt+0x7cd0>
  40977c:	ldur	x8, [x29, #-32]
  409780:	add	x9, x8, #0x8
  409784:	stur	x9, [x29, #-32]
  409788:	ldr	w1, [x8]
  40978c:	bl	409810 <__fxstatat@plt+0x7d10>
  409790:	b	409750 <__fxstatat@plt+0x7c50>
  409794:	ldur	x9, [x29, #-24]
  409798:	add	x8, x9, x8
  40979c:	b	409748 <__fxstatat@plt+0x7c48>
  4097a0:	ldursw	x8, [x29, #-8]
  4097a4:	tbz	w8, #31, 4097b8 <__fxstatat@plt+0x7cb8>
  4097a8:	add	w9, w8, #0x8
  4097ac:	cmp	w9, #0x0
  4097b0:	stur	w9, [x29, #-8]
  4097b4:	b.le	4097dc <__fxstatat@plt+0x7cdc>
  4097b8:	ldur	x8, [x29, #-32]
  4097bc:	add	x9, x8, #0x8
  4097c0:	stur	x9, [x29, #-32]
  4097c4:	ldr	x2, [x8]
  4097c8:	bl	401a00 <fcntl@plt>
  4097cc:	b	409750 <__fxstatat@plt+0x7c50>
  4097d0:	ldur	x9, [x29, #-24]
  4097d4:	add	x8, x9, x8
  4097d8:	b	409788 <__fxstatat@plt+0x7c88>
  4097dc:	ldur	x9, [x29, #-24]
  4097e0:	add	x8, x9, x8
  4097e4:	b	4097c4 <__fxstatat@plt+0x7cc4>
  4097e8:	ldur	x9, [x29, #-24]
  4097ec:	add	x8, x9, x8
  4097f0:	b	4096e4 <__fxstatat@plt+0x7be4>
  4097f4:	stp	x29, x30, [sp, #-16]!
  4097f8:	mov	w2, w1
  4097fc:	mov	w1, wzr
  409800:	mov	x29, sp
  409804:	bl	401a00 <fcntl@plt>
  409808:	ldp	x29, x30, [sp], #16
  40980c:	ret
  409810:	stp	x29, x30, [sp, #-48]!
  409814:	stp	x22, x21, [sp, #16]
  409818:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  40981c:	ldr	w8, [x22, #1128]
  409820:	stp	x20, x19, [sp, #32]
  409824:	mov	w20, w1
  409828:	mov	w21, w0
  40982c:	mov	x29, sp
  409830:	tbnz	w8, #31, 409890 <__fxstatat@plt+0x7d90>
  409834:	mov	w1, #0x406                 	// #1030
  409838:	mov	w0, w21
  40983c:	mov	w2, w20
  409840:	bl	401a00 <fcntl@plt>
  409844:	mov	w19, w0
  409848:	tbz	w0, #31, 409880 <__fxstatat@plt+0x7d80>
  40984c:	bl	401ad0 <__errno_location@plt>
  409850:	ldr	w8, [x0]
  409854:	cmp	w8, #0x16
  409858:	b.ne	409880 <__fxstatat@plt+0x7d80>  // b.any
  40985c:	mov	w0, w21
  409860:	mov	w1, w20
  409864:	bl	4097f4 <__fxstatat@plt+0x7cf4>
  409868:	mov	w19, w0
  40986c:	tbnz	w0, #31, 409888 <__fxstatat@plt+0x7d88>
  409870:	mov	w8, #0xffffffff            	// #-1
  409874:	str	w8, [x22, #1128]
  409878:	tbz	w19, #31, 4098a4 <__fxstatat@plt+0x7da4>
  40987c:	b	4098f4 <__fxstatat@plt+0x7df4>
  409880:	mov	w8, #0x1                   	// #1
  409884:	str	w8, [x22, #1128]
  409888:	tbz	w19, #31, 4098a4 <__fxstatat@plt+0x7da4>
  40988c:	b	4098f4 <__fxstatat@plt+0x7df4>
  409890:	mov	w0, w21
  409894:	mov	w1, w20
  409898:	bl	4097f4 <__fxstatat@plt+0x7cf4>
  40989c:	mov	w19, w0
  4098a0:	tbnz	w19, #31, 4098f4 <__fxstatat@plt+0x7df4>
  4098a4:	ldr	w8, [x22, #1128]
  4098a8:	cmn	w8, #0x1
  4098ac:	b.ne	4098f4 <__fxstatat@plt+0x7df4>  // b.any
  4098b0:	mov	w1, #0x1                   	// #1
  4098b4:	mov	w0, w19
  4098b8:	bl	401a00 <fcntl@plt>
  4098bc:	tbnz	w0, #31, 4098d8 <__fxstatat@plt+0x7dd8>
  4098c0:	orr	w2, w0, #0x1
  4098c4:	mov	w1, #0x2                   	// #2
  4098c8:	mov	w0, w19
  4098cc:	bl	401a00 <fcntl@plt>
  4098d0:	cmn	w0, #0x1
  4098d4:	b.ne	4098f4 <__fxstatat@plt+0x7df4>  // b.any
  4098d8:	bl	401ad0 <__errno_location@plt>
  4098dc:	ldr	w21, [x0]
  4098e0:	mov	x20, x0
  4098e4:	mov	w0, w19
  4098e8:	bl	4018d0 <close@plt>
  4098ec:	mov	w19, #0xffffffff            	// #-1
  4098f0:	str	w21, [x20]
  4098f4:	mov	w0, w19
  4098f8:	ldp	x20, x19, [sp, #32]
  4098fc:	ldp	x22, x21, [sp, #16]
  409900:	ldp	x29, x30, [sp], #48
  409904:	ret
  409908:	stp	x29, x30, [sp, #-32]!
  40990c:	str	x19, [sp, #16]
  409910:	mov	x19, x0
  409914:	mov	x29, sp
  409918:	cbz	x0, 409930 <__fxstatat@plt+0x7e30>
  40991c:	mov	x0, x19
  409920:	bl	401a90 <__freading@plt>
  409924:	cbz	w0, 409930 <__fxstatat@plt+0x7e30>
  409928:	mov	x0, x19
  40992c:	bl	409944 <__fxstatat@plt+0x7e44>
  409930:	mov	x0, x19
  409934:	bl	401a10 <fflush@plt>
  409938:	ldr	x19, [sp, #16]
  40993c:	ldp	x29, x30, [sp], #32
  409940:	ret
  409944:	stp	x29, x30, [sp, #-16]!
  409948:	ldrb	w8, [x0, #1]
  40994c:	mov	x29, sp
  409950:	tbz	w8, #0, 409960 <__fxstatat@plt+0x7e60>
  409954:	mov	w2, #0x1                   	// #1
  409958:	mov	x1, xzr
  40995c:	bl	409968 <__fxstatat@plt+0x7e68>
  409960:	ldp	x29, x30, [sp], #16
  409964:	ret
  409968:	stp	x29, x30, [sp, #-48]!
  40996c:	str	x21, [sp, #16]
  409970:	stp	x20, x19, [sp, #32]
  409974:	ldp	x9, x8, [x0, #8]
  409978:	mov	w20, w2
  40997c:	mov	x19, x0
  409980:	mov	x21, x1
  409984:	cmp	x8, x9
  409988:	mov	x29, sp
  40998c:	b.ne	4099a4 <__fxstatat@plt+0x7ea4>  // b.any
  409990:	ldp	x9, x8, [x19, #32]
  409994:	cmp	x8, x9
  409998:	b.ne	4099a4 <__fxstatat@plt+0x7ea4>  // b.any
  40999c:	ldr	x8, [x19, #72]
  4099a0:	cbz	x8, 4099c4 <__fxstatat@plt+0x7ec4>
  4099a4:	mov	x0, x19
  4099a8:	mov	x1, x21
  4099ac:	mov	w2, w20
  4099b0:	bl	401990 <fseeko@plt>
  4099b4:	ldp	x20, x19, [sp, #32]
  4099b8:	ldr	x21, [sp, #16]
  4099bc:	ldp	x29, x30, [sp], #48
  4099c0:	ret
  4099c4:	mov	x0, x19
  4099c8:	bl	4017d0 <fileno@plt>
  4099cc:	mov	x1, x21
  4099d0:	mov	w2, w20
  4099d4:	bl	4017b0 <lseek@plt>
  4099d8:	cmn	x0, #0x1
  4099dc:	b.eq	4099b4 <__fxstatat@plt+0x7eb4>  // b.none
  4099e0:	ldr	w9, [x19]
  4099e4:	mov	x8, x0
  4099e8:	mov	w0, wzr
  4099ec:	str	x8, [x19, #144]
  4099f0:	and	w9, w9, #0xffffffef
  4099f4:	str	w9, [x19]
  4099f8:	b	4099b4 <__fxstatat@plt+0x7eb4>
  4099fc:	sub	sp, sp, #0x60
  409a00:	stp	x29, x30, [sp, #32]
  409a04:	stp	x24, x23, [sp, #48]
  409a08:	stp	x22, x21, [sp, #64]
  409a0c:	stp	x20, x19, [sp, #80]
  409a10:	ldrb	w8, [x2]
  409a14:	mov	x20, x0
  409a18:	add	x29, sp, #0x20
  409a1c:	cbz	w8, 409a88 <__fxstatat@plt+0x7f88>
  409a20:	adrp	x23, 41c000 <__fxstatat@plt+0x1a500>
  409a24:	ldr	w8, [x23, #1132]
  409a28:	mov	x19, x2
  409a2c:	mov	w21, w1
  409a30:	cbz	w8, 409a90 <__fxstatat@plt+0x7f90>
  409a34:	ldr	w8, [x23, #1132]
  409a38:	tbnz	w8, #31, 409b24 <__fxstatat@plt+0x8024>
  409a3c:	mov	x0, x19
  409a40:	bl	401730 <strlen@plt>
  409a44:	add	x0, x0, #0x1b
  409a48:	cmp	x0, #0xfc1
  409a4c:	b.cc	409a5c <__fxstatat@plt+0x7f5c>  // b.lo, b.ul, b.last
  409a50:	bl	401800 <malloc@plt>
  409a54:	mov	x20, x0
  409a58:	cbz	x0, 409b08 <__fxstatat@plt+0x8008>
  409a5c:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  409a60:	add	x3, x3, #0x49c
  409a64:	mov	w1, #0x1                   	// #1
  409a68:	mov	x2, #0xffffffffffffffff    	// #-1
  409a6c:	mov	x0, x20
  409a70:	mov	w4, w21
  409a74:	mov	w22, #0x1                   	// #1
  409a78:	bl	401740 <__sprintf_chk@plt>
  409a7c:	sxtw	x8, w0
  409a80:	cbz	w22, 409b24 <__fxstatat@plt+0x8024>
  409a84:	b	409b14 <__fxstatat@plt+0x8014>
  409a88:	strb	wzr, [x20]
  409a8c:	b	409b28 <__fxstatat@plt+0x8028>
  409a90:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  409a94:	add	x0, x0, #0x477
  409a98:	mov	w1, #0x4900                	// #18688
  409a9c:	bl	401810 <open@plt>
  409aa0:	tbnz	w0, #31, 409af4 <__fxstatat@plt+0x7ff4>
  409aa4:	mov	w22, w0
  409aa8:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  409aac:	add	x3, x3, #0x485
  409ab0:	mov	x0, sp
  409ab4:	mov	w1, #0x1                   	// #1
  409ab8:	mov	w2, #0x20                  	// #32
  409abc:	mov	w4, w22
  409ac0:	mov	w24, #0x1                   	// #1
  409ac4:	bl	401740 <__sprintf_chk@plt>
  409ac8:	mov	x0, sp
  409acc:	mov	w1, wzr
  409ad0:	bl	401930 <access@plt>
  409ad4:	cmp	w0, #0x0
  409ad8:	cneg	w8, w24, ne  // ne = any
  409adc:	mov	w0, w22
  409ae0:	str	w8, [x23, #1132]
  409ae4:	bl	4018d0 <close@plt>
  409ae8:	ldr	w8, [x23, #1132]
  409aec:	tbz	w8, #31, 409a3c <__fxstatat@plt+0x7f3c>
  409af0:	b	409b24 <__fxstatat@plt+0x8024>
  409af4:	mov	w8, #0xffffffff            	// #-1
  409af8:	str	w8, [x23, #1132]
  409afc:	ldr	w8, [x23, #1132]
  409b00:	tbz	w8, #31, 409a3c <__fxstatat@plt+0x7f3c>
  409b04:	b	409b24 <__fxstatat@plt+0x8024>
  409b08:	mov	x8, xzr
  409b0c:	mov	w22, wzr
  409b10:	cbz	w22, 409b24 <__fxstatat@plt+0x8024>
  409b14:	add	x0, x20, x8
  409b18:	mov	x1, x19
  409b1c:	bl	401a20 <strcpy@plt>
  409b20:	b	409b28 <__fxstatat@plt+0x8028>
  409b24:	mov	x20, xzr
  409b28:	mov	x0, x20
  409b2c:	ldp	x20, x19, [sp, #80]
  409b30:	ldp	x22, x21, [sp, #64]
  409b34:	ldp	x24, x23, [sp, #48]
  409b38:	ldp	x29, x30, [sp, #32]
  409b3c:	add	sp, sp, #0x60
  409b40:	ret
  409b44:	neg	w8, w1
  409b48:	ror	x0, x0, x8
  409b4c:	ret
  409b50:	ror	x0, x0, x1
  409b54:	ret
  409b58:	neg	w8, w1
  409b5c:	ror	w0, w0, w8
  409b60:	ret
  409b64:	ror	w0, w0, w1
  409b68:	ret
  409b6c:	sxtw	x9, w1
  409b70:	neg	x9, x9
  409b74:	lsl	x8, x0, x1
  409b78:	lsr	x9, x0, x9
  409b7c:	orr	x0, x9, x8
  409b80:	ret
  409b84:	sxtw	x9, w1
  409b88:	neg	x9, x9
  409b8c:	lsr	x8, x0, x1
  409b90:	lsl	x9, x0, x9
  409b94:	orr	x0, x9, x8
  409b98:	ret
  409b9c:	neg	w10, w1
  409ba0:	and	w8, w0, #0xffff
  409ba4:	and	w9, w1, #0xf
  409ba8:	and	w10, w10, #0xf
  409bac:	lsl	w9, w0, w9
  409bb0:	lsr	w8, w8, w10
  409bb4:	orr	w0, w9, w8
  409bb8:	ret
  409bbc:	and	w8, w0, #0xffff
  409bc0:	and	w9, w1, #0xf
  409bc4:	neg	w10, w1
  409bc8:	lsr	w8, w8, w9
  409bcc:	and	w9, w10, #0xf
  409bd0:	lsl	w9, w0, w9
  409bd4:	orr	w0, w9, w8
  409bd8:	ret
  409bdc:	neg	w10, w1
  409be0:	and	w8, w0, #0xff
  409be4:	and	w9, w1, #0x7
  409be8:	and	w10, w10, #0x7
  409bec:	lsl	w9, w0, w9
  409bf0:	lsr	w8, w8, w10
  409bf4:	orr	w0, w9, w8
  409bf8:	ret
  409bfc:	and	w8, w0, #0xff
  409c00:	and	w9, w1, #0x7
  409c04:	neg	w10, w1
  409c08:	lsr	w8, w8, w9
  409c0c:	and	w9, w10, #0x7
  409c10:	lsl	w9, w0, w9
  409c14:	orr	w0, w9, w8
  409c18:	ret
  409c1c:	stp	x29, x30, [sp, #-16]!
  409c20:	mov	w2, #0x3                   	// #3
  409c24:	mov	w1, wzr
  409c28:	mov	x29, sp
  409c2c:	bl	409644 <__fxstatat@plt+0x7b44>
  409c30:	ldp	x29, x30, [sp], #16
  409c34:	ret
  409c38:	stp	x29, x30, [sp, #-64]!
  409c3c:	mov	x29, sp
  409c40:	stp	x19, x20, [sp, #16]
  409c44:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  409c48:	add	x20, x20, #0xdf0
  409c4c:	stp	x21, x22, [sp, #32]
  409c50:	adrp	x21, 41b000 <__fxstatat@plt+0x19500>
  409c54:	add	x21, x21, #0xde8
  409c58:	sub	x20, x20, x21
  409c5c:	mov	w22, w0
  409c60:	stp	x23, x24, [sp, #48]
  409c64:	mov	x23, x1
  409c68:	mov	x24, x2
  409c6c:	bl	4016a0 <mbrtowc@plt-0x40>
  409c70:	cmp	xzr, x20, asr #3
  409c74:	b.eq	409ca0 <__fxstatat@plt+0x81a0>  // b.none
  409c78:	asr	x20, x20, #3
  409c7c:	mov	x19, #0x0                   	// #0
  409c80:	ldr	x3, [x21, x19, lsl #3]
  409c84:	mov	x2, x24
  409c88:	add	x19, x19, #0x1
  409c8c:	mov	x1, x23
  409c90:	mov	w0, w22
  409c94:	blr	x3
  409c98:	cmp	x20, x19
  409c9c:	b.ne	409c80 <__fxstatat@plt+0x8180>  // b.any
  409ca0:	ldp	x19, x20, [sp, #16]
  409ca4:	ldp	x21, x22, [sp, #32]
  409ca8:	ldp	x23, x24, [sp, #48]
  409cac:	ldp	x29, x30, [sp], #64
  409cb0:	ret
  409cb4:	nop
  409cb8:	ret
  409cbc:	nop
  409cc0:	adrp	x2, 41c000 <__fxstatat@plt+0x1a500>
  409cc4:	mov	x1, #0x0                   	// #0
  409cc8:	ldr	x2, [x2, #544]
  409ccc:	b	401790 <__cxa_atexit@plt>
  409cd0:	mov	x2, x1
  409cd4:	mov	x1, x0
  409cd8:	mov	w0, #0x0                   	// #0
  409cdc:	b	401ae0 <__xstat@plt>
  409ce0:	mov	x2, x1
  409ce4:	mov	w1, w0
  409ce8:	mov	w0, #0x0                   	// #0
  409cec:	b	401a60 <__fxstat@plt>
  409cf0:	mov	x2, x1
  409cf4:	mov	x1, x0
  409cf8:	mov	w0, #0x0                   	// #0
  409cfc:	b	401a40 <__lxstat@plt>
  409d00:	mov	x4, x1
  409d04:	mov	x5, x2
  409d08:	mov	w1, w0
  409d0c:	mov	x2, x4
  409d10:	mov	w0, #0x0                   	// #0
  409d14:	mov	w4, w3
  409d18:	mov	x3, x5
  409d1c:	b	401b00 <__fxstatat@plt>

Disassembly of section .fini:

0000000000409d20 <.fini>:
  409d20:	stp	x29, x30, [sp, #-16]!
  409d24:	mov	x29, sp
  409d28:	ldp	x29, x30, [sp], #16
  409d2c:	ret
