// Seed: 1313402652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  assign module_1.id_0 = 0;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_9;
  ;
  wire id_10 = id_5;
  assign #1 id_9[1] = -1;
  wire id_11;
  wire id_12;
  parameter id_13 = 1;
  wire id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd94
) (
    input  tri  _id_0,
    input  tri0 id_1,
    input  wire id_2,
    output tri0 id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [-1 : id_0] id_6, id_7;
endmodule
