Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eecd5706fd7243bebe3bac9682f8889d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c' [C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sim_1/new/s.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.mux2x1_BD_andgate_0_0
Compiling module xil_defaultlib.mux2x1_BD_andgate_1_0
Compiling module xil_defaultlib.notgate
Compiling module xil_defaultlib.mux2x1_BD_notgate_0_0
Compiling module xil_defaultlib.orgate
Compiling module xil_defaultlib.mux2x1_BD_orgate_0_0
Compiling module xil_defaultlib.mux2x1_BD
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
