// Seed: 1830107143
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wand id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10
);
  id_12(
      id_5, 1'b0 + id_6 + 1
  );
  wire id_13;
  id_14(
      .id_0(!id_5)
  );
  wire id_15;
  tri1 id_16 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_5, id_0, id_5, id_2, id_5, id_1, id_2, id_5, id_3
  );
endmodule
