Model {
  Name			  "twinconverter_llfault"
  Version		  7.5
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.2466"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Mar 05 12:59:40 2008"
  Creator		  "Pelab"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Pratyusha"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat Oct 26 17:17:17 2013"
  RTWModifiedTimeStamp	  304708589
  ModelVersionFormat	  "1.%<AutoIncrement:2466>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "accelerator"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    4
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    Simulink.ConfigSet {
      $ObjectID		      12
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  13
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  14
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  15
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  16
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  17
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  18
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  19
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  20
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "accel.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "accel_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "accel_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      21
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      22
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "accel.tlc"
	      DialogCategory	      0
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Tmp_ConfigSet_0"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    Simulink.ConfigSet {
      $ObjectID		      23
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  24
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  25
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  26
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  27
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  28
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  29
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  30
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  31
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "accel.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "accel_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "accel_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      32
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      33
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "accel.tlc"
	      DialogCategory	      0
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Tmp_ConfigSet_1"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    Simulink.ConfigSet {
      $ObjectID		      34
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  35
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "0.1"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  36
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  37
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  38
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  39
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  40
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  41
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  42
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "accel.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "accel_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "accel_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      43
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      44
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "accel.tlc"
	      DialogCategory	      0
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Tmp_ConfigSet_2"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    34
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      LookupNDDirect
      NumberOfTableDimensions "2"
      InputsSelectThisObjectFromTable "Element"
      TableIsInput	      off
      Table		      "[4 5 6;16 19 20;10 18 23]"
      ActionForOutOfRangeInput "Warning"
      SampleTime	      "-1"
      TableMin		      "[]"
      TableMax		      "[]"
      TableDataTypeStr	      "Inherit: Inherit from 'Table data'"
      LockScale		      off
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMComponent
      SubClassName	      "unknown"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Rounding
      Operator		      "floor"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Saturate
      UpperLimit	      "0.5"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "twinconverter_llfault"
    Location		    [2, 82, 1348, 715]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    1355
    Block {
      BlockType		      Reference
      Name		      "Current Measurement1"
      SID		      1
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [425, 273, 450, 297]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Current Measurement2"
      SID		      2
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [425, 303, 450, 327]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Current Measurement3"
      SID		      3
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [425, 338, 450, 362]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete \n2nd-Order\nFilter"
      SID		      689
      Ports		      [1, 1]
      Position		      [425, 437, 430, 443]
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.612"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete \nControl Blocks/Discrete \n2nd-Order\nFilter"
      SourceType	      "Discrete 2nd-Order Filter"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      FilterType	      "Lowpass"
      Fo		      "500"
      Zeta		      "0.707"
      Ts		      "50e-6"
      Initialize	      off
      Vac_Init		      "[0.8 -25 60]"
      Vdc_Init		      "-0.4"
      PlotResponse	      off
      param1		      "[1 500 1]"
    }
    Block {
      BlockType		      Display
      Name		      "Display"
      SID		      6
      Ports		      [1]
      Position		      [155, 222, 210, 248]
      ShowName		      off
      Decimation	      "2"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      SID		      7
      Ports		      [1]
      Position		      [755, 244, 815, 276]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Parallel RLC Branch"
      SID		      10
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [162, 285, 208, 320]
      BlockRotation	      270
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "1e3"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "4700e-6"
      Setx0		      on
      InitialVoltage	      "-805.27"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Parallel RLC Branch1"
      SID		      11
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [732, 305, 778, 340]
      BlockRotation	      270
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "1e3"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "4700e-6"
      Setx0		      on
      InitialVoltage	      "-294.72"
      Measurements	      "None"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      649
      Ports		      [2]
      Position		      [485, 417, 505, 448]
      Floating		      off
      Location		      [5, 48, 1371, 727]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Vaa'"
	axes2			"Ia"
      }
      TimeRange		      "0.5"
      YMin		      "802.25~292.5"
      YMax		      "806.5~296.75"
      SaveToWorkspace	      on
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "VSC 2"
      SID		      8
      Ports		      [1, 0, 0, 0, 0, 3, 2]
      Position		      [675, 271, 725, 364]
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
      SourceType	      "Universal Bridge"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Arms		      "3"
      SnubberResistance	      "1e5"
      SnubberCapacitance      "inf"
      Device		      "Ideal Switches"
      Ron		      "1e-3"
      Lon		      "0"
      ForwardVoltages	      "[  0  0  ]"
      ForwardVoltage	      "0"
      GTOparameters	      "[ 10e-6 , 20e-6 ]"
      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
      Measurements	      "None"
      Measurements_2	      "None"
      converterType	      "Rectifier"
    }
    Block {
      BlockType		      Reference
      Name		      "VSC1"
      SID		      9
      Ports		      [1, 0, 0, 0, 0, 3, 2]
      Position		      [230, 266, 290, 354]
      BlockMirror	      on
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
      SourceType	      "Universal Bridge"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Arms		      "3"
      SnubberResistance	      "1e5"
      SnubberCapacitance      "inf"
      Device		      "Ideal Switches"
      Ron		      "1e-3"
      Lon		      "0"
      ForwardVoltages	      "[  0  0  ]"
      ForwardVoltage	      "0"
      GTOparameters	      "[ 10e-6 , 20e-6 ]"
      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
      Measurements	      "None"
      Measurements_2	      "None"
      converterType	      "Rectifier"
    }
    Block {
      BlockType		      Scope
      Name		      "Vdc1"
      SID		      644
      Ports		      [1]
      Position		      [96, 350, 134, 375]
      BlockRotation	      270
      BlockMirror	      on
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"Vdc1"
      }
      TimeRange		      "0.5"
      YMin		      "802.25"
      YMax		      "806.5"
      SaveToWorkspace	      on
      SaveName		      "Vdc1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Block {
      BlockType		      Scope
      Name		      "Vdc2"
      SID		      654
      Ports		      [1]
      Position		      [820, 350, 870, 380]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Vdc2"
      }
      TimeRange		      "0.5"
      YMin		      "802.25"
      YMax		      "806.5"
      SaveToWorkspace	      on
      SaveName		      "Vdc2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage Measurement"
      SID		      13
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [120, 288, 145, 312]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage Measurement1"
      SID		      14
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [795, 313, 820, 337]
      ShowName		      off
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage Measurement2"
      SID		      15
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [548, 225, 572, 250]
      BlockRotation	      270
      ShowName		      off
      LibraryVersion	      "1.1899"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "controller1"
      SID		      690
      Ports		      [5, 2]
      Position		      [320, 106, 360, 194]
      BlockMirror	      on
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"controller1"
	Location		[53, 105, 1399, 738]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  691
	  Position		  [180, 168, 210, 182]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  692
	  Position		  [180, 188, 210, 202]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  693
	  Position		  [180, 208, 210, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  SID			  694
	  Position		  [20, 393, 50, 407]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  SID			  695
	  Position		  [25, 493, 55, 507]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  " "
	  SID			  696
	  Position		  [395, 165, 415, 185]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "  "
	  SID			  697
	  Position		  [390, 205, 410, 225]
	}
	Block {
	  BlockType		  Gain
	  Name			  "1"
	  SID			  698
	  Position		  [725, 547, 740, 583]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/125.1"
	  SID			  699
	  Position		  [230, 186, 255, 204]
	  Gain			  "1/72.170"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/125.2"
	  SID			  700
	  Position		  [230, 206, 255, 224]
	  Gain			  "1/72.170"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/125.5"
	  SID			  701
	  Position		  [230, 166, 255, 184]
	  Gain			  "1/72.170"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/230"
	  SID			  702
	  Position		  [70, 381, 100, 419]
	  Gain			  "1/400"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/230.0"
	  SID			  703
	  Position		  [75, 481, 105, 519]
	  Gain			  "1/400"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "2"
	  SID			  704
	  Position		  [740, 397, 755, 433]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "3"
	  SID			  705
	  Position		  [740, 442, 755, 478]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "6"
	  SID			  706
	  Position		  [740, 487, 755, 523]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  707
	  Position		  [150, 435, 180, 465]
	  Value			  "2.0131"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  708
	  Position		  [145, 535, 175, 565]
	  Value			  "0.7368"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  1321
	  Position		  [460, 220, 490, 250]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Display
	  Name			  "Display1"
	  SID			  709
	  Ports			  [1]
	  Position		  [350, 90, 440, 120]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  710
	  Ports			  [2, 1]
	  Position		  [905, 397, 935, 428]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide1"
	  SID			  711
	  Ports			  [2, 1]
	  Position		  [905, 442, 935, 473]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide2"
	  SID			  712
	  Ports			  [2, 1]
	  Position		  [905, 492, 935, 523]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide3"
	  SID			  713
	  Ports			  [2, 1]
	  Position		  [905, 542, 935, 573]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "L'/wb"
	  SID			  714
	  Position		  [705, 177, 730, 213]
	  Gain			  "0.08177/2/pi/50"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "L'/wb1"
	  SID			  715
	  Position		  [585, 342, 610, 378]
	  Gain			  "0.08177/2/pi/50"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  716
	  Ports			  [2, 1]
	  Position		  [140, 36, 145, 74]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  717
	  Ports			  [2, 1]
	  Position		  [250, 66, 255, 104]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PI1"
	  SID			  718
	  Ports			  [1, 1]
	  Position		  [475, 332, 500, 388]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "PI1"
	    Location		    [592, 141, 952, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      719
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      720
	      Position		      [135, 29, 195, 61]
	      Gain		      "1490"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      721
	      Position		      [110, 89, 170, 121]
	      Gain		      "1000"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      722
	      Ports		      [1, 1]
	      Position		      [200, 90, 230, 120]
	      UpperSaturationLimit    "1"
	      LowerSaturationLimit    "-1"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum7"
	      SID		      723
	      Ports		      [2, 1]
	      Position		      [260, 60, 280, 80]
	      ShowName		      off
	      IconShape		      "round"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      724
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Sum7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Sum7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Gain2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Gain3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PI3"
	  SID			  725
	  Ports			  [1, 1]
	  Position		  [360, 447, 385, 503]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "PI3"
	    Location		    [592, 141, 952, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      726
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      727
	      Position		      [135, 29, 195, 61]
	      Gain		      "10"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      728
	      Position		      [110, 89, 170, 121]
	      Gain		      "1000"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      729
	      Ports		      [1, 1]
	      Position		      [200, 90, 230, 120]
	      LimitOutput	      on
	      UpperSaturationLimit    "1"
	      LowerSaturationLimit    "-1"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum7"
	      SID		      730
	      Ports		      [2, 1]
	      Position		      [260, 60, 280, 80]
	      ShowName		      off
	      IconShape		      "round"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      731
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Sum7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Sum7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Gain2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Gain3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PI4"
	  SID			  732
	  Ports			  [1, 1]
	  Position		  [565, 167, 590, 223]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "PI4"
	    Location		    [592, 141, 952, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      733
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      734
	      Position		      [140, 29, 200, 61]
	      Gain		      "1490"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      735
	      Position		      [110, 89, 170, 121]
	      Gain		      "1000"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      736
	      Ports		      [1, 1]
	      Position		      [200, 90, 230, 120]
	      UpperSaturationLimit    "1000"
	      LowerSaturationLimit    "-1000"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum7"
	      SID		      737
	      Ports		      [2, 1]
	      Position		      [260, 60, 280, 80]
	      ShowName		      off
	      IconShape		      "round"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      738
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Sum7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"Gain3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Gain2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Sum7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Sum7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PI5"
	  SID			  739
	  Ports			  [1, 1]
	  Position		  [300, 332, 325, 388]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "PI5"
	    Location		    [592, 141, 952, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      740
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      741
	      Position		      [135, 29, 195, 61]
	      Gain		      "10"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      742
	      Position		      [110, 89, 170, 121]
	      Gain		      "500"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      743
	      Ports		      [1, 1]
	      Position		      [200, 90, 230, 120]
	      UpperSaturationLimit    "1"
	      LowerSaturationLimit    "-1"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum7"
	      SID		      744
	      Ports		      [2, 1]
	      Position		      [260, 60, 280, 80]
	      ShowName		      off
	      IconShape		      "round"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      745
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Sum7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Sum7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Gain2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Gain3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  746
	  Ports			  [2, 1]
	  Position		  [545, 442, 575, 473]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  SID			  747
	  Ports			  [2, 1]
	  Position		  [545, 487, 575, 518]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
	  SID			  748
	  Ports			  [2, 1]
	  Position		  [690, 397, 720, 428]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product4"
	  SID			  749
	  Ports			  [2, 1]
	  Position		  [690, 442, 720, 473]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product5"
	  SID			  750
	  Ports			  [2, 1]
	  Position		  [685, 487, 715, 518]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product6"
	  SID			  751
	  Ports			  [2, 1]
	  Position		  [675, 547, 705, 578]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  SID			  754
	  Ports			  [2]
	  Position		  [185, 55, 215, 115]
	  Floating		  off
	  Location		  [1, 52, 1025, 737]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ILq"
	    axes2		    "Vdc1 & Vdc2"
	  }
	  TimeRange		  "0.03256302521008403"
	  YMin			  "1~275"
	  YMax			  "1.85~825"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "1e-6"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  SID			  755
	  Ports			  [1]
	  Position		  [645, 15, 675, 75]
	  Floating		  off
	  Location		  [5, 48, 1371, 727]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "Vaa'"
	  }
	  TimeRange		  "0.5"
	  YMin			  "0.725"
	  YMax			  "1.2"
	  SaveToWorkspace	  on
	  SaveName		  "i2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleInput		  on
	  SampleTime		  "1e-6"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem1"
	  SID			  756
	  Ports			  [2, 1]
	  Position		  [1065, 380, 1105, 440]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem1"
	    Location		    [2, 78, 1022, 701]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      757
	      Position		      [25, 23, 55, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "q"
	      SID		      758
	      Position		      [25, 63, 55, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "1/2"
	      SID		      759
	      Position		      [685, 209, 715, 251]
	      Gain		      "1/2"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "180/pi"
	      SID		      760
	      Position		      [375, 71, 405, 109]
	      Gain		      "180/pi"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock1"
	      SID		      761
	      Position		      [25, 250, 45, 270]
	      Decimation	      "10"
	    }
	    Block {
	      BlockType		      Rounding
	      Name		      "Rounding\nFunction"
	      SID		      762
	      Position		      [765, 215, 795, 245]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      763
	      Ports		      [3, 3]
	      Position		      [520, 77, 615, 143]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[94, 168, 964, 646]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "triangle number"
		  SID			  764
		  Position		  [25, 98, 55, 112]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_beta"
		  SID			  765
		  Position		  [345, 188, 375, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_alpha"
		  SID			  766
		  Position		  [335, 248, 365, 262]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant4"
		  SID			  767
		  Position		  [125, 46, 165, 74]
		  Value			  "11*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant5"
		  SID			  768
		  Position		  [100, 191, 140, 219]
		  Value			  "13*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide4"
		  SID			  769
		  Ports			  [2, 1]
		  Position		  [675, 87, 705, 118]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide5"
		  SID			  770
		  Ports			  [2, 1]
		  Position		  [670, 182, 700, 213]
		  Inputs		  "/*"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide6"
		  SID			  771
		  Ports			  [2, 1]
		  Position		  [535, 347, 565, 378]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product10"
		  SID			  772
		  Ports			  [2, 1]
		  Position		  [420, 97, 450, 128]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product11"
		  SID			  773
		  Ports			  [2, 1]
		  Position		  [425, 307, 455, 338]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product12"
		  SID			  774
		  Ports			  [2, 1]
		  Position		  [425, 367, 455, 398]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product7"
		  SID			  775
		  Ports			  [2, 1]
		  Position		  [425, 232, 455, 263]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product8"
		  SID			  776
		  Ports			  [2, 1]
		  Position		  [425, 172, 455, 203]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product9"
		  SID			  777
		  Ports			  [2, 1]
		  Position		  [420, 37, 450, 68]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation1"
		  SID			  778
		  Ports			  [1, 1]
		  Position		  [715, 88, 730, 122]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation2"
		  SID			  779
		  Ports			  [1, 1]
		  Position		  [720, 183, 735, 217]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  780
		  Ports			  [3, 1]
		  Position		  [750, 290, 770, 310]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "--+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  781
		  Ports			  [2, 1]
		  Position		  [145, 150, 165, 170]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum16"
		  SID			  782
		  Ports			  [2, 1]
		  Position		  [470, 215, 490, 235]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum17"
		  SID			  783
		  Ports			  [2, 1]
		  Position		  [470, 75, 490, 95]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum18"
		  SID			  784
		  Ports			  [2, 1]
		  Position		  [475, 345, 495, 365]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  785
		  Ports			  [2, 1]
		  Position		  [170, 95, 190, 115]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "++|"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction3"
		  SID			  786
		  Ports			  [1, 1]
		  Position		  [270, 29, 300, 61]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction4"
		  SID			  787
		  Ports			  [1, 1]
		  Position		  [270, 89, 300, 121]
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction5"
		  SID			  788
		  Ports			  [1, 1]
		  Position		  [270, 164, 300, 196]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction6"
		  SID			  789
		  Ports			  [1, 1]
		  Position		  [270, 224, 300, 256]
		}
		Block {
		  BlockType		  Gain
		  Name			  "pi/3"
		  SID			  790
		  Position		  [80, 82, 115, 128]
		  Gain			  "pi/3"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "ts"
		  SID			  791
		  Position		  [450, 425, 510, 455]
		  Value			  "(20e-3)/18"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t0"
		  SID			  792
		  Position		  [795, 293, 825, 307]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t1"
		  SID			  793
		  Position		  [795, 193, 825, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t2"
		  SID			  794
		  Position		  [790, 98, 820, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Trigonometric\nFunction3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Trigonometric\nFunction4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pi/3"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "Sum7"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction5"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "Product12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction6"
		  SrcPort		  1
		  Points		  [0, 0; 60, 0]
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Product11"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [40, 0; 0, 20]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Trigonometric\nFunction6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product7"
		  SrcPort		  1
		  DstBlock		  "Sum16"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product8"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Sum16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum16"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "Divide5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction3"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "Product9"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction4"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "Product10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product9"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product10"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum17"
		  SrcPort		  1
		  Points		  [165, 0]
		  DstBlock		  "Divide4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product11"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product12"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum18"
		  SrcPort		  1
		  DstBlock		  "Divide6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide6"
		  SrcPort		  1
		  Points		  [35, 0; 0, -225; 30, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Divide4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Divide5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ts"
		  SrcPort		  1
		  Points		  [0, -25]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Divide6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [245, 0]
		    DstBlock		    "Sum1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "v_beta"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "v_alpha"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product10"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Divide4"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "t2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "triangle number"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pi/3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide5"
		  SrcPort		  1
		  DstBlock		  "Saturation2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "t0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Saturation2"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "t1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "v1alpha"
		  Position		  [332, 31]
		}
		Annotation {
		  Name			  "v1beta"
		  Position		  [331, 93]
		}
		Annotation {
		  Name			  "v2alpha"
		  Position		  [332, 166]
		}
		Annotation {
		  Name			  "v2beta"
		  Position		  [331, 228]
		}
		Annotation {
		  Name			  "t1"
		  Position		  [749, 188]
		}
		Annotation {
		  Name			  "t2"
		  Position		  [744, 89]
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      795
	      Ports		      [2, 1]
	      Position		      [835, 220, 855, 240]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-|"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      796
	      Position		      [900, 215, 930, 245]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "Trigonometric\nFunction"
	      SID		      797
	      Ports		      [2, 1]
	      Position		      [330, 72, 360, 103]
	      Operator		      "atan2"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold"
	      SID		      798
	      Position		      [80, 15, 115, 45]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold1"
	      SID		      799
	      Position		      [80, 55, 115, 85]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold2"
	      SID		      800
	      Position		      [95, 245, 130, 275]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold3"
	      SID		      801
	      Position		      [95, 105, 130, 135]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold4"
	      SID		      802
	      Position		      [95, 165, 130, 195]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "cos2"
	      SID		      803
	      Ports		      [0, 1]
	      Position		      [30, 110, 60, 140]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "pi/2"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "dec to bin1"
	      SID		      804
	      Ports		      [1, 1]
	      Position		      [1100, 27, 1155, 83]
	      InputsSelectThisObjectFromTable "Column"
	      Table		      "[0 1 1 0 0 0 1 1; 1 0 0 1 1 1 0 0; 0 0 1 1 1 0 0 1; 1 1 0 0 0 1 1 0; 0 0 0 0 1 1 1 1; 1 1 1 1 0 0"
	      " 0 0]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dq to alpha-beta"
	      SID		      805
	      Ports		      [4, 2]
	      Position		      [210, 34, 250, 131]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"dq to alpha-beta"
		Location		[2, 82, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  806
		  Position		  [55, 68, 85, 82]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "q"
		  SID			  807
		  Position		  [55, 138, 85, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  SID			  808
		  Position		  [85, 88, 115, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  SID			  809
		  Position		  [80, 123, 110, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  810
		  Ports			  [2, 1]
		  Position		  [195, 67, 225, 98]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  811
		  Ports			  [2, 1]
		  Position		  [195, 122, 225, 153]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  812
		  Ports			  [2, 1]
		  Position		  [195, 207, 225, 238]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  813
		  Ports			  [2, 1]
		  Position		  [195, 277, 225, 308]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  814
		  Ports			  [2, 1]
		  Position		  [260, 105, 280, 125]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  815
		  Ports			  [2, 1]
		  Position		  [260, 245, 280, 265]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "alpha"
		  SID			  816
		  Position		  [340, 108, 370, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "beta"
		  SID			  817
		  Position		  [340, 248, 370, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "Product"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "q"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "beta"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "Product"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 205]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "sin1"
	      SID		      818
	      Ports		      [0, 1]
	      Position		      [30, 165, 60, 195]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "0"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "triangle finder"
	      SID		      819
	      Ports		      [1, 1]
	      Position		      [425, 60, 465, 120]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"triangle finder"
		Location		[360, 446, 765, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  820
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Gain
		  Name			  "4"
		  SID			  821
		  Position		  [125, 28, 165, 72]
		  Gain			  "1/60"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Rounding
		  Name			  "Rounding\nFunction"
		  SID			  822
		  Position		  [205, 35, 235, 65]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  823
		  Ports			  [2, 1]
		  Position		  [260, 50, 280, 70]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  824
		  Ports			  [2, 1]
		  Position		  [80, 40, 100, 60]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  825
		  Position		  [295, 35, 325, 65]
		  Criteria		  "u2 > Threshold"
		  Threshold		  "-1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|3"
		  SID			  826
		  Position		  [50, 85, 80, 115]
		  Value			  "30"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  827
		  Position		  [230, 95, 260, 125]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  828
		  Position		  [350, 43, 380, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "|V|3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  DstBlock		  "4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Rounding\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Rounding\nFunction"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_0"
	      SID		      829
	      Ports		      [4, 1]
	      Position		      [735, 86, 775, 149]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_0"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  830
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  831
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  832
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  833
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  834
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  835
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  836
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  837
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  838
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  839
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  840
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  841
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  842
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  843
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  844
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  845
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  846
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  847
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    848
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    849
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    850
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    851
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    852
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    853
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    854
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    855
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    856
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  857
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    858
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    859
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    860
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    861
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    862
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    863
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    864
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    865
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    866
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  867
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    868
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    869
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    870
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    871
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    872
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    873
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    874
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    875
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    876
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  877
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    878
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    879
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    880
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    881
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    882
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    883
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    884
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    885
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    886
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  887
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    888
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    889
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    890
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    891
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    892
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    893
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    894
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    895
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    896
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  897
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    898
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    899
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    900
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    901
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    902
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    903
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    904
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    905
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    906
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  907
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  908
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  909
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  910
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  911
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  912
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  913
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  914
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  915
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_1"
	      SID		      916
	      Ports		      [4, 1]
	      Position		      [735, 331, 775, 394]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_1"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  917
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  918
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  919
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  920
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  921
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  922
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  923
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  924
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  925
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  926
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  927
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  928
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  929
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  930
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  931
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  932
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  933
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  934
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    935
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    936
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    937
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    938
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    939
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    940
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    941
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    942
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    943
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  944
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    945
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    946
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    947
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    948
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    949
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    950
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    951
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    952
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    953
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  954
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    955
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    956
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    957
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    958
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    959
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    960
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    961
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    962
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    963
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  964
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    965
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    966
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    967
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    968
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    969
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    970
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    971
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    972
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    973
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  974
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    975
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    976
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    977
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    978
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    979
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    980
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    981
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    982
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    983
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  984
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    985
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    986
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    987
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    988
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    989
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    990
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    991
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    992
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    993
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  994
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  995
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  996
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  997
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  998
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  999
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  1000
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  1001
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  1002
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
	      }
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "vector table"
	      SID		      1003
	      Ports		      [2, 1]
	      Position		      [995, 27, 1050, 83]
	      Table		      "[0 5 6 7 6 5 0; 0 1 6 7 6 1 0; 0 1 2 7 2 1 0; 0 3 2 7 2 3 0; 0 3 4 7 4 3 0; 0 5 4 7 4 5 0]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwm"
	      SID		      1004
	      Position		      [1180, 48, 1210, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      2
	      Points		      [0, -10; 10, 0]
	      Branch {
		Points			[20, 0; 0, -20]
		DstBlock		"Trigonometric\nFunction"
		DstPort			1
	      }
	      Branch {
		Points			[0, 10]
		DstBlock		"Subsystem"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      1
	      Points		      [0, 10; 35, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"Trigonometric\nFunction"
		DstPort			2
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Subsystem"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Trigonometric\nFunction"
	      SrcPort		      1
	      DstBlock		      "180/pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "180/pi"
	      SrcPort		      1
	      DstBlock		      "triangle finder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "triangle finder"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Subsystem"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"vector table"
		DstPort			1
	      }
	      Branch {
		Points			[0, 140]
		DstBlock		"1/2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Clock1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold2"
	      SrcPort		      1
	      Points		      [150, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"vector selector_0"
		DstPort			4
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"vector selector_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "vector table"
	      SrcPort		      1
	      DstBlock		      "dec to bin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dec to bin1"
	      SrcPort		      1
	      DstBlock		      "pwm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "q"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cos2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Zero-Order\nHold3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold3"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sin1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold4"
	      SrcPort		      1
	      Points		      [50, 0; 0, -60]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "1/2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Rounding\nFunction"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Sum1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Rounding\nFunction"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[40, 0; 0, 5]
		DstBlock		"vector selector_0"
		DstPort			1
	      }
	      Branch {
		Points			[0, 250]
		DstBlock		"vector selector_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [40, 0]
	      Branch {
		DstBlock		"vector selector_0"
		DstPort			2
	      }
	      Branch {
		Points			[0, 245]
		DstBlock		"vector selector_1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [10, 0]
	      Branch {
		Points			[45, 0; 0, -5]
		DstBlock		"vector selector_0"
		DstPort			3
	      }
	      Branch {
		Points			[0, 240]
		DstBlock		"vector selector_1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "vector selector_0"
	      SrcPort		      1
	      Points		      [80, 0; 0, 120]
	      DstBlock		      "Switch3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -160]
	      DstBlock		      "vector table"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "vector selector_1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -150; 10, 0]
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "output is in radians from -pi to +pi"
	      Position		      [338, 54]
	    }
	    Annotation {
	      Name		      "col"
	      Position		      [964, 61]
	    }
	    Annotation {
	      Name		      "row"
	      Position		      [968, 30]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem2"
	  SID			  1005
	  Ports			  [2, 1]
	  Position		  [1065, 525, 1105, 585]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem2"
	    Location		    [2, 82, 1014, 705]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      1006
	      Position		      [25, 23, 55, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "q"
	      SID		      1007
	      Position		      [25, 63, 55, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "1/2"
	      SID		      1008
	      Position		      [685, 209, 715, 251]
	      Gain		      "1/2"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "180/pi"
	      SID		      1009
	      Position		      [375, 71, 405, 109]
	      Gain		      "180/pi"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock1"
	      SID		      1010
	      Position		      [25, 250, 45, 270]
	      Decimation	      "10"
	    }
	    Block {
	      BlockType		      Rounding
	      Name		      "Rounding\nFunction"
	      SID		      1011
	      Position		      [765, 215, 795, 245]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      1012
	      Ports		      [3, 3]
	      Position		      [520, 77, 615, 143]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[94, 168, 964, 646]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "triangle number"
		  SID			  1013
		  Position		  [25, 98, 55, 112]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_beta"
		  SID			  1014
		  Position		  [345, 188, 375, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_alpha"
		  SID			  1015
		  Position		  [335, 248, 365, 262]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant4"
		  SID			  1016
		  Position		  [125, 46, 165, 74]
		  Value			  "11*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant5"
		  SID			  1017
		  Position		  [100, 191, 140, 219]
		  Value			  "13*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide4"
		  SID			  1018
		  Ports			  [2, 1]
		  Position		  [675, 87, 705, 118]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide5"
		  SID			  1019
		  Ports			  [2, 1]
		  Position		  [670, 182, 700, 213]
		  Inputs		  "/*"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide6"
		  SID			  1020
		  Ports			  [2, 1]
		  Position		  [535, 347, 565, 378]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product10"
		  SID			  1021
		  Ports			  [2, 1]
		  Position		  [420, 97, 450, 128]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product11"
		  SID			  1022
		  Ports			  [2, 1]
		  Position		  [425, 307, 455, 338]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product12"
		  SID			  1023
		  Ports			  [2, 1]
		  Position		  [425, 367, 455, 398]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product7"
		  SID			  1024
		  Ports			  [2, 1]
		  Position		  [425, 232, 455, 263]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product8"
		  SID			  1025
		  Ports			  [2, 1]
		  Position		  [425, 172, 455, 203]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product9"
		  SID			  1026
		  Ports			  [2, 1]
		  Position		  [420, 37, 450, 68]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation1"
		  SID			  1027
		  Ports			  [1, 1]
		  Position		  [715, 88, 730, 122]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation2"
		  SID			  1028
		  Ports			  [1, 1]
		  Position		  [720, 183, 735, 217]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  1029
		  Ports			  [3, 1]
		  Position		  [750, 290, 770, 310]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "--+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  1030
		  Ports			  [2, 1]
		  Position		  [145, 150, 165, 170]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum16"
		  SID			  1031
		  Ports			  [2, 1]
		  Position		  [470, 215, 490, 235]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum17"
		  SID			  1032
		  Ports			  [2, 1]
		  Position		  [470, 75, 490, 95]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum18"
		  SID			  1033
		  Ports			  [2, 1]
		  Position		  [475, 345, 495, 365]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  1034
		  Ports			  [2, 1]
		  Position		  [170, 95, 190, 115]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "++|"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction3"
		  SID			  1035
		  Ports			  [1, 1]
		  Position		  [270, 29, 300, 61]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction4"
		  SID			  1036
		  Ports			  [1, 1]
		  Position		  [270, 89, 300, 121]
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction5"
		  SID			  1037
		  Ports			  [1, 1]
		  Position		  [270, 164, 300, 196]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction6"
		  SID			  1038
		  Ports			  [1, 1]
		  Position		  [270, 224, 300, 256]
		}
		Block {
		  BlockType		  Gain
		  Name			  "pi/3"
		  SID			  1039
		  Position		  [80, 82, 115, 128]
		  Gain			  "pi/3"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "ts"
		  SID			  1040
		  Position		  [450, 425, 510, 455]
		  Value			  "(20e-3)/18"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t0"
		  SID			  1041
		  Position		  [795, 293, 825, 307]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t1"
		  SID			  1042
		  Position		  [795, 193, 825, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t2"
		  SID			  1043
		  Position		  [790, 98, 820, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Saturation2"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "t1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "t0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide5"
		  SrcPort		  1
		  DstBlock		  "Saturation2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "triangle number"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pi/3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide4"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "t2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "v_alpha"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product10"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "v_beta"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product9"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "ts"
		  SrcPort		  1
		  Points		  [0, -25]
		  Branch {
		    Points		    [245, 0]
		    DstBlock		    "Sum1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Divide6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Divide6"
		  SrcPort		  1
		  Points		  [35, 0; 0, -225; 30, 0]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Divide5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Divide4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sum18"
		  SrcPort		  1
		  DstBlock		  "Divide6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product12"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product11"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum17"
		  SrcPort		  1
		  Points		  [165, 0]
		  DstBlock		  "Divide4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product10"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product9"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction4"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product12"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product10"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction3"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product11"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Sum16"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "Divide5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product8"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Sum16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product7"
		  SrcPort		  1
		  DstBlock		  "Sum16"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [40, 0; 0, 20]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Trigonometric\nFunction6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Trigonometric\nFunction5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction6"
		  SrcPort		  1
		  Points		  [0, 0; 60, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Product11"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction5"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "Product12"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pi/3"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Trigonometric\nFunction3"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "t2"
		  Position		  [744, 89]
		}
		Annotation {
		  Name			  "t1"
		  Position		  [749, 188]
		}
		Annotation {
		  Name			  "v2beta"
		  Position		  [331, 228]
		}
		Annotation {
		  Name			  "v2alpha"
		  Position		  [332, 166]
		}
		Annotation {
		  Name			  "v1beta"
		  Position		  [331, 93]
		}
		Annotation {
		  Name			  "v1alpha"
		  Position		  [332, 31]
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      1044
	      Ports		      [2, 1]
	      Position		      [835, 220, 855, 240]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-|"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      1045
	      Position		      [900, 215, 930, 245]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "Trigonometric\nFunction"
	      SID		      1046
	      Ports		      [2, 1]
	      Position		      [330, 72, 360, 103]
	      Operator		      "atan2"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold"
	      SID		      1047
	      Position		      [80, 15, 115, 45]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold1"
	      SID		      1048
	      Position		      [80, 55, 115, 85]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold2"
	      SID		      1049
	      Position		      [95, 245, 130, 275]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold3"
	      SID		      1050
	      Position		      [95, 105, 130, 135]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold4"
	      SID		      1051
	      Position		      [95, 165, 130, 195]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "cos2"
	      SID		      1052
	      Ports		      [0, 1]
	      Position		      [30, 110, 60, 140]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "pi/2"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "dec to bin1"
	      SID		      1053
	      Ports		      [1, 1]
	      Position		      [1100, 27, 1155, 83]
	      InputsSelectThisObjectFromTable "Column"
	      Table		      "[0 1 1 0 0 0 1 1; 1 0 0 1 1 1 0 0; 0 0 1 1 1 0 0 1; 1 1 0 0 0 1 1 0; 0 0 0 0 1 1 1 1; 1 1 1 1 0 0"
	      " 0 0]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dq to alpha-beta"
	      SID		      1054
	      Ports		      [4, 2]
	      Position		      [210, 34, 250, 131]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"dq to alpha-beta"
		Location		[2, 82, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  1055
		  Position		  [55, 68, 85, 82]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "q"
		  SID			  1056
		  Position		  [55, 138, 85, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  SID			  1057
		  Position		  [85, 88, 115, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  SID			  1058
		  Position		  [80, 123, 110, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  1059
		  Ports			  [2, 1]
		  Position		  [195, 67, 225, 98]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  1060
		  Ports			  [2, 1]
		  Position		  [195, 122, 225, 153]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  1061
		  Ports			  [2, 1]
		  Position		  [195, 207, 225, 238]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  1062
		  Ports			  [2, 1]
		  Position		  [195, 277, 225, 308]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  1063
		  Ports			  [2, 1]
		  Position		  [260, 105, 280, 125]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  1064
		  Ports			  [2, 1]
		  Position		  [260, 245, 280, 265]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "alpha"
		  SID			  1065
		  Position		  [340, 108, 370, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "beta"
		  SID			  1066
		  Position		  [340, 248, 370, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 205]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "Product"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "beta"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "q"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "sin1"
	      SID		      1067
	      Ports		      [0, 1]
	      Position		      [30, 165, 60, 195]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "0"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "triangle finder"
	      SID		      1068
	      Ports		      [1, 1]
	      Position		      [425, 60, 465, 120]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"triangle finder"
		Location		[360, 446, 765, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  1069
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Gain
		  Name			  "4"
		  SID			  1070
		  Position		  [125, 28, 165, 72]
		  Gain			  "1/60"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Rounding
		  Name			  "Rounding\nFunction"
		  SID			  1071
		  Position		  [205, 35, 235, 65]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  1072
		  Ports			  [2, 1]
		  Position		  [260, 50, 280, 70]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  1073
		  Ports			  [2, 1]
		  Position		  [80, 40, 100, 60]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  1074
		  Position		  [295, 35, 325, 65]
		  Criteria		  "u2 > Threshold"
		  Threshold		  "-1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|3"
		  SID			  1075
		  Position		  [50, 85, 80, 115]
		  Value			  "30"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  1076
		  Position		  [230, 95, 260, 125]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  1077
		  Position		  [350, 43, 380, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Rounding\nFunction"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Rounding\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  DstBlock		  "4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum7"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_0"
	      SID		      1078
	      Ports		      [4, 1]
	      Position		      [735, 86, 775, 149]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_0"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  1079
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  1080
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  1081
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  1082
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  1083
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  1084
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  1085
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  1086
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  1087
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  1088
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  1089
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  1090
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  1091
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  1092
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  1093
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  1094
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  1095
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  1096
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1097
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1098
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1099
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1100
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1101
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1102
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1103
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1104
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1105
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  1106
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1107
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1108
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1109
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1110
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1111
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1112
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1113
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1114
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1115
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  1116
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1117
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1118
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1119
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1120
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1121
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1122
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1123
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1124
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1125
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  1126
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1127
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1128
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1129
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1130
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1131
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1132
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1133
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1134
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1135
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  1136
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1137
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1138
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1139
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1140
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1141
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1142
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1143
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1144
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1145
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  1146
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1147
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1148
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1149
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1150
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1151
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1152
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1153
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1154
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1155
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  1156
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  1157
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  1158
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  1159
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  1160
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  1161
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  1162
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  1163
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  1164
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_1"
	      SID		      1165
	      Ports		      [4, 1]
	      Position		      [735, 331, 775, 394]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_1"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  1166
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  1167
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  1168
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  1169
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  1170
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  1171
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  1172
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  1173
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  1174
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  1175
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  1176
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  1177
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  1178
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  1179
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  1180
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  1181
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  1182
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  1183
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1184
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1185
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1186
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1187
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1188
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1189
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1190
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1191
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1192
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  1193
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1194
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1195
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1196
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1197
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1198
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1199
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1200
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1201
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1202
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  1203
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1204
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1205
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1206
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1207
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1208
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1209
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1210
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1211
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1212
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  1213
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1214
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1215
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1216
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1217
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1218
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1219
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1220
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1221
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1222
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  1223
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1224
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1225
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1226
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1227
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1228
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1229
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1230
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1231
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1232
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  1233
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    1234
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    1235
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    1236
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    1237
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    1238
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    1239
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    1240
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    1241
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    1242
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  1243
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  1244
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  1245
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  1246
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  1247
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  1248
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  1249
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  1250
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  1251
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
	      }
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "vector table"
	      SID		      1252
	      Ports		      [2, 1]
	      Position		      [995, 27, 1050, 83]
	      Table		      "[0 5 6 7 6 5 0; 0 1 6 7 6 1 0; 0 1 2 7 2 1 0; 0 3 2 7 2 3 0; 0 3 4 7 4 3 0; 0 5 4 7 4 5 0]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwm"
	      SID		      1253
	      Position		      [1180, 48, 1210, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "vector selector_1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -150; 10, 0]
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -160]
	      DstBlock		      "vector table"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "vector selector_0"
	      SrcPort		      1
	      Points		      [80, 0; 0, 120]
	      DstBlock		      "Switch3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [10, 0]
	      Branch {
		Points			[0, 240]
		DstBlock		"vector selector_1"
		DstPort			3
	      }
	      Branch {
		Points			[45, 0; 0, -5]
		DstBlock		"vector selector_0"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [40, 0]
	      Branch {
		Points			[0, 245]
		DstBlock		"vector selector_1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"vector selector_0"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 250]
		DstBlock		"vector selector_1"
		DstPort			1
	      }
	      Branch {
		Points			[40, 0; 0, 5]
		DstBlock		"vector selector_0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Rounding\nFunction"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "1/2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Sum1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Rounding\nFunction"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold4"
	      SrcPort		      1
	      Points		      [50, 0; 0, -60]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sin1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold3"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cos2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Zero-Order\nHold3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "q"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dec to bin1"
	      SrcPort		      1
	      DstBlock		      "pwm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vector table"
	      SrcPort		      1
	      DstBlock		      "dec to bin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold2"
	      SrcPort		      1
	      Points		      [150, 0]
	      Branch {
		Points			[0, 125]
		DstBlock		"vector selector_1"
		DstPort			4
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"vector selector_0"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Clock1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "triangle finder"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 140]
		DstBlock		"1/2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"vector table"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Subsystem"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "180/pi"
	      SrcPort		      1
	      DstBlock		      "triangle finder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trigonometric\nFunction"
	      SrcPort		      1
	      DstBlock		      "180/pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      1
	      Points		      [0, 10; 35, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"Subsystem"
		DstPort			3
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"Trigonometric\nFunction"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      2
	      Points		      [0, -10; 10, 0]
	      Branch {
		Points			[0, 10]
		DstBlock		"Subsystem"
		DstPort			2
	      }
	      Branch {
		Points			[20, 0; 0, -20]
		DstBlock		"Trigonometric\nFunction"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "row"
	      Position		      [968, 30]
	    }
	    Annotation {
	      Name		      "col"
	      Position		      [964, 61]
	    }
	    Annotation {
	      Name		      "output is in radians from -pi to +pi"
	      Position		      [338, 54]
	    }
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  1254
	  Ports			  [2, 1]
	  Position		  [500, 185, 520, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  1255
	  Ports			  [2, 1]
	  Position		  [190, 390, 210, 410]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum10"
	  SID			  1256
	  Ports			  [2, 1]
	  Position		  [210, 590, 230, 610]
	  ShowName		  off
	  IconShape		  "round"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum11"
	  SID			  1257
	  Ports			  [2, 1]
	  Position		  [835, 395, 855, 415]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum12"
	  SID			  1258
	  Ports			  [2, 1]
	  Position		  [810, 445, 830, 465]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum13"
	  SID			  1259
	  Ports			  [2, 1]
	  Position		  [780, 495, 800, 515]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum14"
	  SID			  1260
	  Ports			  [2, 1]
	  Position		  [760, 555, 780, 575]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  SID			  1261
	  Ports			  [2, 1]
	  Position		  [185, 490, 205, 510]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  SID			  1262
	  Ports			  [2, 1]
	  Position		  [240, 420, 260, 440]
	  ShowName		  off
	  IconShape		  "round"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  SID			  1263
	  Ports			  [2, 1]
	  Position		  [275, 465, 295, 485]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum5"
	  SID			  1264
	  Ports			  [2, 1]
	  Position		  [395, 350, 415, 370]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum6"
	  SID			  1265
	  Ports			  [2, 1]
	  Position		  [550, 350, 570, 370]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum8"
	  SID			  1267
	  Ports			  [2, 1]
	  Position		  [645, 185, 665, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum9"
	  SID			  1268
	  Ports			  [2, 1]
	  Position		  [770, 185, 790, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "abc to dq1"
	  SID			  1269
	  Ports			  [3, 3]
	  Position		  [275, 165, 315, 225]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "abc to dq1"
	    Location		    [196, 206, 716, 422]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "A"
	      SID		      1270
	      Position		      [55, 28, 85, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "B"
	      SID		      1271
	      Position		      [55, 38, 85, 52]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "C"
	      SID		      1272
	      Position		      [55, 48, 85, 62]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      1273
	      Ports		      [1, 3]
	      Position		      [215, 46, 220, 84]
	      BackgroundColor	      "black"
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1274
	      Ports		      [3, 1]
	      Position		      [110, 26, 115, 64]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      1275
	      Ports		      [2, 1]
	      Position		      [110, 136, 115, 174]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "Sine Wave"
	      SID		      1276
	      Ports		      [0, 1]
	      Position		      [25, 115, 55, 145]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "0"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "Sine Wave1"
	      SID		      1277
	      Ports		      [0, 1]
	      Position		      [25, 160, 55, 190]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "pi/2"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "abc_to_dq0\nTransformation"
	      SID		      1278
	      Ports		      [2, 1]
	      Position		      [140, 34, 205, 96]
	      LibraryVersion	      "1.612"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib_extras/Measurements/abc_to_dq0\nTransformation"
	      SourceType	      "abc to dq0 Transformation"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "D"
	      SID		      1279
	      Position		      [330, 13, 360, 27]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      1280
	      Position		      [325, 48, 355, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "0"
	      SID		      1281
	      Position		      [280, 128, 310, 142]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      DstBlock		      "0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "C"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "B"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "A"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "abc_to_dq0\nTransformation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sine Wave"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sine Wave1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "abc_to_dq0\nTransformation"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "abc_to_dq0\nTransformation"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -35]
	      DstBlock		      "D"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [85, 0]
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "unit vector1"
	  SID			  1282
	  Ports			  [2, 2]
	  Position		  [430, 445, 470, 505]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "unit vector1"
	    Location		    [2, 82, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "X"
	      SID		      1283
	      Position		      [30, 28, 60, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Y"
	      SID		      1284
	      Position		      [25, 108, 55, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      1285
	      Ports		      [2, 1]
	      Position		      [200, 77, 230, 108]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      1286
	      Ports		      [2, 1]
	      Position		      [405, 32, 435, 63]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide1"
	      SID		      1287
	      Ports		      [2, 1]
	      Position		      [400, 127, 430, 158]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      1288
	      Ports		      [1, 1]
	      Position		      [270, 80, 300, 110]
	      Operator		      "sqrt"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      1289
	      Ports		      [2, 1]
	      Position		      [105, 27, 135, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      1290
	      Ports		      [2, 1]
	      Position		      [105, 107, 135, 138]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Saturate
	      Name		      "Saturation"
	      SID		      1291
	      Ports		      [1, 1]
	      Position		      [320, 80, 340, 110]
	      UpperLimit	      "inf"
	      LowerLimit	      "0.0001"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "x"
	      SID		      1292
	      Position		      [560, 38, 590, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y"
	      SID		      1293
	      Position		      [565, 133, 595, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Saturation"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Divide1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -40]
		DstBlock		"Divide"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Divide1"
	      SrcPort		      1
	      Points		      [55, 0; 0, -5]
	      DstBlock		      "y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      Points		      [50, 0; 0, -5]
	      DstBlock		      "x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Saturation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Y"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15; 5, 0]
		Branch {
		  Points		  [0, 5]
		  DstBlock		  "Divide1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Product1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Product1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 5]
		DstBlock		"Divide"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 15]
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Product"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [20, 0; 0, 40]
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "w"
	  SID			  1294
	  Position		  [515, 272, 540, 308]
	  Gain			  "50*2*pi"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "w2"
	  SID			  1295
	  Position		  [315, 457, 340, 493]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "w3"
	  SID			  1296
	  Position		  [595, 117, 620, 153]
	  Gain			  "50*2*pi"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "|V|'"
	  SID			  1297
	  Position		  [720, 110, 750, 140]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1298
	  Position		  [1170, 403, 1200, 417]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  1299
	  Position		  [1155, 548, 1185, 562]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -120; -235, 0]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "abc to dq1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      Points		      [20, 0]
	      Branch {
		DstBlock		" "
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, 285]
		DstBlock		"unit vector1"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, 95; 50, 0]
	      DstBlock		      "Sum5"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "w3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "abc to dq1"
	  SrcPort		  3
	  DstBlock		  "  "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "1/125.5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "1/125.1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "1/125.2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "1/230"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -355]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "1/230.0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -435]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -5; 195, 0]
	      Branch {
		Points			[210, 0]
		Branch {
		  DstBlock		  "Product3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 90]
		  DstBlock		  "Product5"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 80; -25, 0]
	      }
	    }
	  }
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Sum10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [10, 0; 0, -10]
	    Branch {
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 30; 435, 0]
	      Branch {
		DstBlock		"Product6"
		DstPort			2
	      }
	      Branch {
		Points			[0, -105]
		DstBlock		"Product4"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Sum10"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "PI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Sum3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [35, 0]
	    DstBlock		    "Sum4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Sum3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Sum4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "abc to dq1"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, 295]
	    DstBlock		    "unit vector1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [95, 0]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "w"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [20, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Branch {
		  Points		  [5, 0; 0, -70]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Display1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		Points			[55, -105; 0, -15; 120, 0]
		DstBlock		"Scope3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Sum5"
	  SrcPort		  1
	  DstBlock		  "PI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  DstBlock		  "w2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  Points		  [35, 0; 0, -70]
	  DstBlock		  "PI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PI3"
	  SrcPort		  1
	  Points		  [140, 0; 0, -5]
	  Branch {
	    DstBlock		    "Product1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  Points		  [0, -10]
	  Branch {
	    DstBlock		    "Product4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Product3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [80, 0]
	    DstBlock		    "Product5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Product6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "|V|'"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Sum9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum9"
	  SrcPort		  1
	  Points		  [25, 0; 0, 160]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Sum11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Sum12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum11"
	  SrcPort		  1
	  DstBlock		  "Divide"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum10"
	  SrcPort		  1
	  Points		  [10, 0; 0, 15; -5, 0; 0, -10; 35, 5; 590, -5; 0, -40]
	  Branch {
	    Points		    [0, -50]
	    Branch {
	      Points		      [0, -50]
	      Branch {
		Points			[0, -45]
		DstBlock		"Divide"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Divide1"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Divide2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Divide3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum12"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Divide1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product5"
	  SrcPort		  1
	  DstBlock		  "6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum13"
	  SrcPort		  1
	  Points		  [85, 0]
	  DstBlock		  "Divide2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product6"
	  SrcPort		  1
	  DstBlock		  "1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum14"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "Divide3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum6"
	  SrcPort		  1
	  DstBlock		  "L'/wb1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unit vector1"
	  SrcPort		  1
	  Points		  [55, 0; 0, -15; 10, 0]
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unit vector1"
	  SrcPort		  2
	  Points		  [20, 0; 0, 15; 45, 0; 0, 5]
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  DstBlock		  "2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product4"
	  SrcPort		  1
	  DstBlock		  "3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PI4"
	  SrcPort		  1
	  DstBlock		  "Sum8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PI1"
	  SrcPort		  1
	  DstBlock		  "Sum6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "L'/wb"
	  SrcPort		  1
	  Points		  [0, 165; 30, 0]
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "Sum13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Sum14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "L'/wb1"
	  SrcPort		  1
	  Points		  [0, -45; 140, 0]
	  DstBlock		  "Sum9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "Sum14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "6"
	  SrcPort		  1
	  DstBlock		  "Sum13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Sum11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "3"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Sum12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum8"
	  SrcPort		  1
	  DstBlock		  "L'/wb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w2"
	  SrcPort		  1
	  DstBlock		  "PI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  Points		  [55, 0; 0, 125]
	  DstBlock		  "Subsystem2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide1"
	  SrcPort		  1
	  Points		  [110, 0]
	  DstBlock		  "Subsystem1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide2"
	  SrcPort		  1
	  Points		  [45, 0; 0, 60]
	  DstBlock		  "Subsystem2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide3"
	  SrcPort		  1
	  Points		  [105, 0; 0, -135]
	  DstBlock		  "Subsystem1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1/230"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/230.0"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/125.5"
	  SrcPort		  1
	  DstBlock		  "abc to dq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/125.1"
	  SrcPort		  1
	  DstBlock		  "abc to dq1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1/125.2"
	  SrcPort		  1
	  DstBlock		  "abc to dq1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "PI5"
	  SrcPort		  1
	  DstBlock		  "Sum5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [10, 0; 0, 45]
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [-30, 0; 0, -35; -45, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w3"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Sum8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Sum6"
	  DstPort		  1
	}
	Annotation {
	  Name			  "x1"
	  Position		  [523, 347]
	}
	Annotation {
	  Name			  "x2"
	  Position		  [604, 182]
	}
	Annotation {
	  Name			  "delta(kd)"
	  Position		  [598, 447]
	}
	Annotation {
	  Name			  "delta(kq)"
	  Position		  [599, 489]
	}
	Annotation {
	  Name			  "kq2"
	  Position		  [945, 496]
	}
	Annotation {
	  Name			  "kd2"
	  Position		  [946, 403]
	}
	Annotation {
	  Name			  "kd1"
	  Position		  [949, 448]
	}
	Annotation {
	  Name			  "kq1"
	  Position		  [945, 547]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "current ia"
      SID		      655
      Ports		      [1]
      Position		      [435, 402, 460, 428]
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"ea"
      }
      TimeRange		      "0.5"
      YMin		      "-100"
      YMax		      "-47.5"
      SaveToWorkspace	      on
      SaveName		      "ea1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      623
      Ports		      []
      Position		      [165, 150, 225, 174]
      LibraryVersion	      "1.1899"
      UserDataPersistent      on
      UserData		      "DataTag0"
      FontSize		      11
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimulationMode	      "Continuous"
      SampleTime	      "0"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      frequencyindice	      "0"
      echomessages	      off
      HookPort		      off
      DisplayEquations	      off
      FunctionMessages	      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      ResistiveCurrentMeasurement off
      Frange		      "[0:2:500]"
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      structure		      "ea1"
      ZoomFFT		      off
      StartTime		      "0.08"
      cycles		      "1"
      DisplayStyle	      "1"
      fundamental	      "50"
      FreqAxis		      on
      MaxFrequency	      "2500"
      frequencyindicesteady   "1"
      RmsSteady		      "1"
      display		      off
      Ts		      "0"
      methode		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "transformer connected in shunt with T-line"
      SID		      624
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [505, 274, 610, 356]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"transformer connected in shunt with T-line"
	Location		[0, 50, 1350, 736]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  " \n1"
	  SID			  625
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [520, 166, 555, 194]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n2"
	  SID			  626
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [490, 256, 525, 284]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n3"
	  SID			  627
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [550, 111, 585, 139]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n4"
	  SID			  628
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [715, 116, 750, 144]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n5"
	  SID			  629
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [735, 166, 770, 194]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n6"
	  SID			  630
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [760, 216, 795, 244]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "A"
	  SID			  631
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [598, 240, 622, 275]
	  BlockRotation		  270
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/AC Voltage Source"
	  SourceType		  "AC Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Amplitude		  "400*1.414"
	  Phase			  "0"
	  Frequency		  "50"
	  SampleTime		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "B"
	  SID			  632
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [553, 255, 577, 290]
	  BlockRotation		  270
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/AC Voltage Source"
	  SourceType		  "AC Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Amplitude		  "400*1.414"
	  Phase			  "-120"
	  Frequency		  "50"
	  SampleTime		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "C"
	  SID			  633
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [625, 338, 660, 362]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/AC Voltage Source"
	  SourceType		  "AC Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Amplitude		  "400*1.414"
	  Phase			  "-240"
	  Frequency		  "50"
	  SampleTime		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement"
	  SID			  634
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [598, 195, 622, 220]
	  BlockRotation		  270
	  ShowName		  off
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Current Measurement1"
	  SID			  635
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [603, 140, 627, 165]
	  BlockRotation		  270
	  ShowName		  off
	  AncestorBlock		  "powerlib/Measurements/Current Measurement"
	  LibraryVersion	  "*1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  CopyFcn		  "powericon('psbloadfunction',gcb,'Measurement Block','UpdateGotoTag');"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "Current Measurement"
	  MaskDescription	  "Ideal current measurement."
	  MaskHelp		  "web(psbhelp);"
	  MaskPromptString	  "Phasor simulation|Output signal :|Equivalent circuit"
	  MaskStyleString	  "checkbox,popup(Complex|Real-Imag|Magnitude-Angle|Magnitude),edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "off,off,off"
	  MaskVisibilityString	  "off,on,off"
	  MaskToolTipString	  "on,on,on"
	  MaskVariables		  "PhasorSimulation=@1;OutputType=@2;PSBequivalent=@3;"
	  MaskInitialization	  "block = gcb;\npowericon('psbloadfunction',block,'Measurement Block','Initialize');\npowericon"
	  "('MeasurementBlockInit',block);\npower_initmask();"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "port"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "off|Complex|0"
	  System {
	    Name		    "Current Measurement1"
	    Location		    [2, 82, 1348, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    8
	    SIDPrevWatermark	    7
	    Block {
	      BlockType		      Reference
	      Name		      "2nd-Order\nFilter"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [215, 110, 270, 160]
	      LibraryVersion	      "1.612"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Control \nBlocks/2nd-Order\nFilter"
	      SourceType	      "2nd-Order Filter"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      FilterType	      "Lowpass"
	      Fo		      "350"
	      Zeta		      "0.707"
	      Initialize	      off
	      Vac_Init		      "[1 45 60]"
	      Vdc_Init		      "-0.5"
	      PlotResponse	      off
	      param1		      "[1 500 1]"
	    }
	    Block {
	      BlockType		      PMComponent
	      Name		      "CurrentMeasurement"
	      SID		      1
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [70, 19, 135, 51]
	      PhysicalDomain	      "powersysdomain"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      MaskType		      "InnerPowersysBlock"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "do not\ndelete\nthis gain"
	      SID		      2
	      Position		      [180, 120, 195, 150]
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "model"
	      SID		      3
	      Ports		      [1, 1]
	      Position		      [110, 117, 160, 153]
	      LibraryVersion	      "1.1010"
	      SourceBlock	      "powerlib_models/Continuous/Measurement"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      From
	      Name		      "source"
	      SID		      4
	      Position		      [20, 124, 90, 146]
	      GotoTag		      "tp484e0adb_7a45_4160_bd91_17ebf68a4c77"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "+"
	      SID		      5
	      Position		      [15, 28, 45, 42]
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "-"
	      SID		      6
	      Position		      [165, 22, 185, 48]
	      BlockMirror	      on
	      Port		      "2"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "i"
	      SID		      7
	      Position		      [290, 124, 310, 146]
	      FontSize		      16
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "0"
	    }
	    Line {
	      SrcBlock		      "do not\ndelete\nthis gain"
	      SrcPort		      1
	      DstBlock		      "2nd-Order\nFilter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "model"
	      SrcPort		      1
	      DstBlock		      "do not\ndelete\nthis gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "source"
	      SrcPort		      1
	      DstBlock		      "model"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "+"
	      SrcPort		      RConn1
	      DstBlock		      "CurrentMeasurement"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "-"
	      SrcPort		      RConn1
	      DstBlock		      "CurrentMeasurement"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "2nd-Order\nFilter"
	      SrcPort		      1
	      DstBlock		      "i"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement3"
	  SID			  636
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [553, 210, 577, 235]
	  BlockRotation		  270
	  ShowName		  off
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement4"
	  SID			  637
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [523, 305, 547, 330]
	  BlockRotation		  270
	  ShowName		  off
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Linear load"
	  SID			  1333
	  Ports			  [0, 0, 0, 0, 0, 3]
	  Position		  [215, 238, 310, 332]
	  LibraryVersion	  "1.762"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Linear load"
	    Location		    [2, 82, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker"
	      SID		      1334
	      Ports		      [0, 0, 0, 0, 0, 3, 3]
	      Position		      [175, 325, 230, 425]
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Three-Phase Breaker"
	      SourceType	      "Three-Phase Breaker"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      InitialState	      "open"
	      SwitchA		      on
	      SwitchB		      on
	      SwitchC		      on
	      SwitchTimes	      "[0.2 0.4]"
	      External		      off
	      BreakerResistance	      "0.001"
	      SnubberResistance	      "1e6"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch10"
	      SID		      1335
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [305, 424, 350, 446]
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch12"
	      SID		      1336
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [305, 304, 350, 326]
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch2"
	      SID		      1337
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [255, 149, 300, 171]
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch4"
	      SID		      1338
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [255, 209, 300, 231]
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch6"
	      SID		      1339
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [255, 89, 300, 111]
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch8"
	      SID		      1340
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [305, 364, 350, 386]
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "A"
	      SID		      1341
	      Tag		      "PMCPort"
	      Position		      [60, 131, 90, 149]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "A1"
	      SID		      1342
	      Tag		      "PMCPort"
	      Position		      [60, 171, 90, 189]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "A2"
	      SID		      1343
	      Tag		      "PMCPort"
	      Position		      [55, 211, 85, 229]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "A"
	      SrcPort		      RConn1
	      Points		      [41, 0; 0, -40; 19, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Series RLC Branch6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[-5, 0]
		DstBlock		"Breaker"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "A1"
	      SrcPort		      RConn1
	      Points		      [15, 0; 0, -20; 15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Series RLC Branch2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"Breaker"
		DstPort			LConn2
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "A2"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[5, 0; 0, -30; 31, 0; 0, 30]
		DstBlock		"Series RLC Branch4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 190]
		DstBlock		"Breaker"
		DstPort			LConn3
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker"
	      SrcPort		      RConn1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "Series RLC Branch12"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker"
	      SrcPort		      RConn2
	      DstBlock		      "Series RLC Branch8"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker"
	      SrcPort		      RConn3
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "Series RLC Branch10"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Series RLC Branch6"
	      SrcPort		      RConn1
	      Points		      [10, 0; 0, 55]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 5]
		DstBlock		"Series RLC Branch2"
		DstPort			RConn1
	      }
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Series RLC Branch4"
		SrcPort			RConn1
		Points			[10, 0; 0, -65]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Series RLC Branch12"
	      SrcPort		      RConn1
	      Points		      [10, 0; 0, 60]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Series RLC Branch8"
		DstPort			RConn1
	      }
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Series RLC Branch10"
		SrcPort			RConn1
		Points			[10, 0; 0, -60]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  SID			  646
	  Ports			  [1]
	  Position		  [650, 85, 680, 145]
	  Floating		  off
	  Location		  [6, 52, 1030, 737]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "Vaa'"
	  }
	  TimeRange		  "0.5"
	  YMin			  "10"
	  YMax			  "52.5"
	  SaveToWorkspace	  on
	  SaveName		  "i1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleInput		  on
	  SampleTime		  "1e-6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Three-Phase Fault"
	  SID			  1354
	  Ports			  [0, 0, 0, 0, 0, 3]
	  Position		  [795, 265, 835, 325]
	  LibraryVersion	  "1.1899"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Three-Phase Fault"
	  SourceType		  "Three-Phase Fault"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  FaultA		  on
	  FaultB		  on
	  FaultC		  off
	  FaultResistance	  "10"
	  GroundFault		  off
	  GroundResistance	  "1"
	  External		  off
	  SwitchStatus		  "[1 0]"
	  SwitchTimes		  "[ 0.1 0.3]"
	  InitialStates		  "[0 0 1]"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "non-linear Load"
	  SID			  1344
	  Ports			  [0, 0, 0, 0, 0, 3]
	  Position		  [230, 393, 325, 487]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "non-linear Load"
	    Location		    [0, 50, 1219, 743]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Current Measurement"
	      SID		      1345
	      Ports		      [0, 1, 0, 0, 0, 1, 1]
	      Position		      [570, 179, 620, 226]
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Current Measurement"
	      SourceType	      "Current Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      SID		      1346
	      Ports		      [2]
	      Position		      [740, 181, 770, 214]
	      Floating		      off
	      Location		      [6, 48, 1372, 727]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "0~0"
	      YMax		      "110~750"
	      SaveName		      "ScopeData6"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch1"
	      SID		      1347
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [624, 230, 646, 275]
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "R"
	      Resistance	      "30"
	      Inductance	      "1.0"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Series RLC Branch2"
	      SID		      1348
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [620, 300, 650, 340]
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib/Elements/Series RLC Branch"
	      SourceType	      "Series RLC Branch"
	      PhysicalDomain	      "powersysdomain"
	      SubClassName	      "unknown"
	      LeftPortType	      "p1"
	      RightPortType	      "p1"
	      LConnTagsString	      "__new0"
	      RConnTagsString	      "__new0"
	      BranchType	      "L"
	      Resistance	      "1.0"
	      Inductance	      "100e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "1.0"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Voltage Measurement"
	      SID		      1349
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 243, 710, 267]
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rectifier"
	      SID		      1350
	      Ports		      [0, 0, 0, 0, 0, 3, 2]
	      Position		      [465, 227, 520, 303]
	      LibraryVersion	      "1.1899"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Arms		      "3"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "1e-6"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Conn1"
	      SID		      1351
	      Position		      [385, 233, 415, 247]
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Conn2"
	      SID		      1352
	      Position		      [385, 258, 415, 272]
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Conn3"
	      SID		      1353
	      Position		      [385, 283, 415, 297]
	      Port		      "3"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Voltage Measurement"
	      SrcPort		      LConn2
	      Points		      [0, 90; -35, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[-100, 0]
		DstBlock		"rectifier"
		DstPort			RConn2
	      }
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Series RLC Branch2"
		SrcPort			RConn1
		Points			[0, -5]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Conn1"
	      SrcPort		      RConn1
	      DstBlock		      "rectifier"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Conn2"
	      SrcPort		      RConn1
	      DstBlock		      "rectifier"
	      DstPort		      LConn2
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Conn3"
	      SrcPort		      RConn1
	      DstBlock		      "rectifier"
	      DstPort		      LConn3
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "rectifier"
	      SrcPort		      RConn1
	      Points		      [0, -40]
	      DstBlock		      "Current Measurement"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Series RLC Branch1"
	      SrcPort		      LConn1
	      Points		      [0, 20]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Current Measurement"
		DstPort			RConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -20; 25, 0; 0, 35]
		DstBlock		"Voltage Measurement"
		DstPort			LConn1
	      }
	    }
	    Line {
	      SrcBlock		      "Voltage Measurement"
	      SrcPort		      1
	      Points		      [0, -50]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Current Measurement"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Series RLC Branch1"
	      SrcPort		      RConn1
	      DstBlock		      "Series RLC Branch2"
	      DstPort		      LConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn1"
	  SID			  638
	  Position		  [495, 118, 525, 132]
	  Port			  "1"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn2"
	  SID			  639
	  Position		  [775, 123, 805, 137]
	  BlockMirror		  on
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn3"
	  SID			  640
	  Position		  [460, 173, 490, 187]
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn4"
	  SID			  641
	  Position		  [790, 173, 820, 187]
	  BlockMirror		  on
	  Port			  "4"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn5"
	  SID			  642
	  Position		  [435, 263, 465, 277]
	  Port			  "5"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn6"
	  SID			  643
	  Position		  [820, 223, 850, 237]
	  BlockMirror		  on
	  Port			  "6"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn1"
	  SrcPort		  RConn1
	  DstBlock		  " \n3"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n1"
	  SrcPort		  RConn1
	  DstBlock		  "Conn3"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n5"
	  SrcPort		  LConn1
	  DstBlock		  "Conn4"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn5"
	  SrcPort		  RConn1
	  DstBlock		  " \n2"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n6"
	  SrcPort		  LConn1
	  DstBlock		  "Conn6"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement"
	  SrcPort		  RConn1
	  DstBlock		  "Current Measurement1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "A"
	  SrcPort		  LConn1
	  Points		  [90, 0; 0, -20]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    " \n4"
	    DstPort		    RConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 5]
	    DstBlock		    "Three-Phase Fault"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n3"
	  SrcPort		  LConn1
	  DstBlock		  "Current Measurement1"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement4"
	  SrcPort		  RConn1
	  DstBlock		  " \n2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement3"
	  SrcPort		  RConn1
	  DstBlock		  " \n1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn2"
	  SrcPort		  RConn1
	  DstBlock		  " \n4"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement"
	  SrcPort		  LConn1
	  DstBlock		  "A"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "B"
	  SrcPort		  RConn1
	  DstBlock		  "Current Measurement3"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "B"
	  SrcPort		  LConn1
	  Points		  [0, 10; 155, 0; 0, -25]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    " \n5"
	    DstPort		    RConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 5]
	    DstBlock		    "Three-Phase Fault"
	    DstPort		    LConn2
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement4"
	  SrcPort		  LConn1
	  Points		  [0, 5]
	  DstBlock		  "C"
	  DstPort		  RConn1
	}
	Line {
	  SrcBlock		  "Current Measurement1"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "C"
	  SrcPort		  LConn1
	  Points		  [70, 0; 0, -35]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    " \n6"
	    DstPort		    RConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "Three-Phase Fault"
	    DstPort		    LConn3
	  }
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "voltage ea"
      SID		      652
      Ports		      [1]
      Position		      [485, 372, 510, 398]
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"ea"
      }
      TimeRange		      "0.5"
      YMin		      "-450"
      YMax		      "350"
      SaveToWorkspace	      on
      SaveName		      "ea"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Line {
      LineType		      "Connection"
      Points		      [160, 335; 0, -30]
      DstBlock		      "Voltage Measurement"
      DstPort		      LConn2
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Parallel RLC Branch"
	SrcPort			LConn1
	Points			[-25, 0]
      }
      Branch {
	ConnectType		"SRC_SRC"
	DstBlock		"VSC1"
	DstPort			RConn2
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [740, 355; 15, 0]
      DstBlock		      "Parallel RLC Branch1"
      DstPort		      LConn1
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"VSC 2"
	SrcPort			RConn2
	Points			[0, 15]
      }
      Branch {
	ConnectType		"SRC_SRC"
	Points			[40, 0]
	DstBlock		"Voltage Measurement1"
	DstPort			LConn2
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "transformer connected in shunt with T-line"
      SrcPort		      LConn1
      Points		      [15, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 15]
	DstBlock		"VSC 2"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -25]
	DstBlock		"Voltage Measurement2"
	DstPort			LConn2
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "transformer connected in shunt with T-line"
      SrcPort		      LConn2
      Points		      [0, 15]
      DstBlock		      "VSC 2"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "VSC 2"
      SrcPort		      LConn3
      Points		      [0, -15]
      DstBlock		      "transformer connected in shunt with T-line"
      DstPort		      LConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage Measurement"
      SrcPort		      LConn1
      Points		      [0, -25; 20, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[35, 0]
	DstBlock		"VSC1"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Parallel RLC Branch"
	SrcPort			RConn1
	Points			[-5, 0]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Parallel RLC Branch1"
      SrcPort		      RConn1
      Points		      [-5, 0]
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Voltage Measurement1"
	SrcPort			LConn1
	Points			[0, -30; -30, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"VSC 2"
	DstPort			RConn1
      }
    }
    Line {
      SrcBlock		      "Voltage Measurement1"
      SrcPort		      1
      Points		      [20, 0; 0, -25]
      Branch {
	Points			[0, -110]
	Branch {
	  Points		  [0, 70]
	  DstBlock		  "Display1"
	  DstPort		  1
	}
	Branch {
	  Points		  [-470, 0]
	  DstBlock		  "controller1"
	  DstPort		  5
	}
      }
      Branch {
	DstBlock		"Vdc2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Voltage Measurement"
      SrcPort		      1
      Points		      [-5, 0]
      Branch {
	Points			[0, -85]
	Branch {
	  Points		  [0, 20]
	  DstBlock		  "Display"
	  DstPort		  1
	}
	Branch {
	  Points		  [265, 0]
	  DstBlock		  "controller1"
	  DstPort		  4
	}
      }
      Branch {
	Points			[0, 35]
	DstBlock		"Vdc1"
	DstPort			1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "transformer connected in shunt with T-line"
      SrcPort		      RConn1
      Points		      [0, -5; -15, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Current Measurement1"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -20]
	DstBlock		"Voltage Measurement2"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "VSC1"
      SrcPort		      LConn1
      Points		      [0, -10]
      DstBlock		      "Current Measurement1"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "transformer connected in shunt with T-line"
      SrcPort		      RConn2
      DstBlock		      "Current Measurement2"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Current Measurement2"
      SrcPort		      RConn1
      DstBlock		      "VSC1"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Current Measurement3"
      SrcPort		      LConn1
      Points		      [25, 0]
      DstBlock		      "transformer connected in shunt with T-line"
      DstPort		      RConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Current Measurement3"
      SrcPort		      RConn1
      Points		      [-105, 0]
      DstBlock		      "VSC1"
      DstPort		      LConn3
    }
    Line {
      SrcBlock		      "Current Measurement1"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	Points			[-10, 0; 0, -160]
	DstBlock		"controller1"
	DstPort			1
      }
      Branch {
	Points			[-15, 0; 0, 160]
	DstBlock		"Discrete \n2nd-Order\nFilter"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Current Measurement2"
      SrcPort		      1
      Points		      [-20, 0; 0, -175]
      DstBlock		      "controller1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Current Measurement3"
      SrcPort		      1
      Points		      [-35, 0; 0, -195]
      DstBlock		      "controller1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "controller1"
      SrcPort		      1
      Points		      [-10, 0]
      DstBlock		      "VSC1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "controller1"
      SrcPort		      2
      Points		      [0, 30; 335, 0; 0, 75]
      DstBlock		      "VSC 2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Voltage Measurement2"
      SrcPort		      1
      Points		      [-95, 0; 0, 175]
      Branch {
	Points			[0, -10]
	DstBlock		"voltage ea"
	DstPort			1
      }
      Branch {
	Points			[0, 30]
	DstBlock		"Scope1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Discrete \n2nd-Order\nFilter"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"Scope1"
	DstPort			2
      }
      Branch {
	Points			[-35, 0]
	DstBlock		"current ia"
	DstPort			1
      }
    }
    Annotation {
      Name		      "Vdc1"
      Position		      [228, 233]
    }
    Annotation {
      Name		      "Vdc2"
      Position		      [781, 235]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    , ,   8    (     @         %    \"     $    !     0         %  0 #     $   \"$    <&]W9"
    "7)G=6D     <W1E861Y<W1A=&4 :6YI='-T871E<P  ;&]A9&9L;W<     ;'1I=FEE=P      >FUE=&5R        9F9T=&]O;       <F5P;W)"
    "T        :'ES=&5R97-I<P  ;&EN97!A<F%M    5',                   X    P    !@    @    &          4    (             "
    "  !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8  "
    "  (    !@         %    \"                0         )          X    P    !@    @    &          4    (              "
    " !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8   "
    " (    !@         %    \"                0         )          X    X    !@    @    &          4    (     0    $    "
    "!          D    (        %(#'WD .    ,     8    (    !@         %    \"                0         )          X    P"
    "    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @      "
    "         $         \"0         .    ,     8    (    !@         %    \"                0         )          "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.5 (R2010a) dated Jan 19 2010, 19:48:30
#
#


Stateflow {
  machine {
    id			    1
    name		    "twinconverter_llfault"
    created		    "20-Aug-2008 13:36:29"
    isLibrary		    0
    firstTarget		    2
    sfVersion		    75014000
  }
  target {
    id			    2
    name		    "sfun"
    codeFlags		    ""
    machine		    1
    linkNode		    [1 0 0]
  }
}
