Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/godd9170/Desktop/lab5TWO/ --output-directory=C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/godd9170/Desktop/lab5TWO/lab5.sopcinfo --report-file=html:C:/Users/godd9170/Desktop/lab5TWO/lab5.html --report-file=sip:C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/lab5.sip --report-file=csv:C:/Users/godd9170/Desktop/lab5TWO/lab5.csv --report-file=spd:C:/Users/godd9170/Desktop/lab5TWO/lab5.spd --report-file=cmp:C:/Users/godd9170/Desktop/lab5TWO/lab5.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/godd9170/Desktop/lab5TWO/lab5.qsys
Progress: Loading lab5TWO/lab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sliders [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sliders
Progress: Adding green_LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module green_LEDs
Progress: Adding red_LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module red_LEDs
Progress: Adding HEX [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module HEX
Progress: Adding pushbutton [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pushbutton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab5.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab5.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab5: Generating lab5 "lab5" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 51 connections
Info: merlin_domain_transform: After transform: 34 modules, 140 connections
Info: merlin_router_transform: After transform: 43 modules, 167 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 171 connections
Info: reset_adaptation_transform: After transform: 45 modules, 173 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 209 connections
Info: limiter_update_transform: After transform: 62 modules, 210 connections
Info: merlin_mm_transform: After transform: 62 modules, 210 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 213 connections
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: onchip_memory2_0: Starting RTL generation for module 'lab5_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5_onchip_memory2_0 --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0001_onchip_memory2_0_gen//lab5_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0001_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab5_onchip_memory2_0'
Info: onchip_memory2_0: "lab5" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'lab5_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab5_nios2_qsys_0 --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0002_nios2_qsys_0_gen//lab5_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0002_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2015.02.05 09:23:18 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.02.05 09:23:18 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.02.05 09:23:21 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.02.05 09:23:21 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2015.02.05 09:23:22 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2015.02.05 09:23:22 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.02.05 09:23:22 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.02.05 09:23:23 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2015.02.05 09:23:24 (*)   Creating 'C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0002_nios2_qsys_0_gen//lab5_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2015.02.05 09:23:24 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.02.05 09:23:30 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2015.02.05 09:23:31 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2015.02.05 09:23:49 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'lab5_nios2_qsys_0'
Info: nios2_qsys_0: "lab5" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: sliders: Starting RTL generation for module 'lab5_sliders'
Info: sliders:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_sliders --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0003_sliders_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0003_sliders_gen//lab5_sliders_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0003_sliders_gen/  ]
Info: sliders: Done RTL generation for module 'lab5_sliders'
Info: sliders: "lab5" instantiated altera_avalon_pio "sliders"
Info: green_LEDs: Starting RTL generation for module 'lab5_green_LEDs'
Info: green_LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_green_LEDs --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0004_green_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0004_green_LEDs_gen//lab5_green_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0004_green_LEDs_gen/  ]
Info: green_LEDs: Done RTL generation for module 'lab5_green_LEDs'
Info: green_LEDs: "lab5" instantiated altera_avalon_pio "green_LEDs"
Info: red_LEDs: Starting RTL generation for module 'lab5_red_LEDs'
Info: red_LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_red_LEDs --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0005_red_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0005_red_LEDs_gen//lab5_red_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0005_red_LEDs_gen/  ]
Info: red_LEDs: Done RTL generation for module 'lab5_red_LEDs'
Info: red_LEDs: "lab5" instantiated altera_avalon_pio "red_LEDs"
Info: HEX: Starting RTL generation for module 'lab5_HEX'
Info: HEX:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_HEX --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0006_HEX_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0006_HEX_gen//lab5_HEX_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0006_HEX_gen/  ]
Info: HEX: Done RTL generation for module 'lab5_HEX'
Info: HEX: "lab5" instantiated altera_avalon_pio "HEX"
Info: pushbutton: Starting RTL generation for module 'lab5_pushbutton'
Info: pushbutton:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_pushbutton --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0007_pushbutton_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0007_pushbutton_gen//lab5_pushbutton_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0007_pushbutton_gen/  ]
Info: pushbutton: Done RTL generation for module 'lab5_pushbutton'
Info: pushbutton: "lab5" instantiated altera_avalon_pio "pushbutton"
Info: nios2_qsys_0_instruction_master_translator: "lab5" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "lab5" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "lab5" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "lab5" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "lab5" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lab5" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "lab5" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "lab5" instantiated altera_merlin_router "id_router"
Info: id_router_002: "lab5" instantiated altera_merlin_router "id_router_002"
Info: limiter: "lab5" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "lab5" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model lab5_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "lab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model lab5_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "lab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model lab5_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "lab5" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model lab5_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "lab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Info: rsp_xbar_demux_002: Generated simulation model lab5_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "lab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model lab5_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "lab5" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Info: rsp_xbar_mux_001: Generated simulation model lab5_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "lab5" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model lab5_irq_mapper.vho
Info: irq_mapper: "lab5" instantiated altera_irq_mapper "irq_mapper"
Info: lab5: Done lab5" with 27 modules, 136 files, 5959930 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/godd9170/Desktop/lab5TWO/lab5.spd --output-directory=C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/godd9170/Desktop/lab5TWO/lab5.spd --output-directory=C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	20 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/godd9170/Desktop/lab5TWO/lab5/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/godd9170/Desktop/lab5TWO/ --output-directory=C:/Users/godd9170/Desktop/lab5TWO/lab5/ --report-file=bsf:C:/Users/godd9170/Desktop/lab5TWO/lab5.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/godd9170/Desktop/lab5TWO/lab5.qsys
Progress: Loading lab5TWO/lab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sliders [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sliders
Progress: Adding green_LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module green_LEDs
Progress: Adding red_LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module red_LEDs
Progress: Adding HEX [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module HEX
Progress: Adding pushbutton [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pushbutton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab5.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab5.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/godd9170/Desktop/lab5TWO/ --output-directory=C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/godd9170/Desktop/lab5TWO/lab5.sopcinfo --report-file=html:C:/Users/godd9170/Desktop/lab5TWO/lab5.html --report-file=qip:C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.qip --report-file=cmp:C:/Users/godd9170/Desktop/lab5TWO/lab5.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/godd9170/Desktop/lab5TWO/lab5.qsys --language=VHDL
Progress: Loading lab5TWO/lab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sliders [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sliders
Progress: Adding green_LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module green_LEDs
Progress: Adding red_LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module red_LEDs
Progress: Adding HEX [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module HEX
Progress: Adding pushbutton [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pushbutton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab5.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab5.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab5: Generating lab5 "lab5" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 51 connections
Info: merlin_domain_transform: After transform: 34 modules, 140 connections
Info: merlin_router_transform: After transform: 43 modules, 167 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 171 connections
Info: reset_adaptation_transform: After transform: 45 modules, 173 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 209 connections
Info: limiter_update_transform: After transform: 62 modules, 210 connections
Info: merlin_mm_transform: After transform: 62 modules, 210 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 213 connections
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: lab5: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: onchip_memory2_0: Starting RTL generation for module 'lab5_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5_onchip_memory2_0 --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0054_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0054_onchip_memory2_0_gen//lab5_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab5_onchip_memory2_0'
Info: onchip_memory2_0: "lab5" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'lab5_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab5_nios2_qsys_0 --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0055_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0055_nios2_qsys_0_gen//lab5_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2015.02.05 09:24:11 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.02.05 09:24:11 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.02.05 09:24:12 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.02.05 09:24:12 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2015.02.05 09:24:12 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2015.02.05 09:24:12 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.02.05 09:24:12 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.02.05 09:24:13 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2015.02.05 09:24:15 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.02.05 09:24:18 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2015.02.05 09:24:19 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'lab5_nios2_qsys_0'
Info: nios2_qsys_0: "lab5" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: sliders: Starting RTL generation for module 'lab5_sliders'
Info: sliders:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_sliders --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0056_sliders_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0056_sliders_gen//lab5_sliders_component_configuration.pl  --do_build_sim=0  ]
Info: sliders: Done RTL generation for module 'lab5_sliders'
Info: sliders: "lab5" instantiated altera_avalon_pio "sliders"
Info: green_LEDs: Starting RTL generation for module 'lab5_green_LEDs'
Info: green_LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_green_LEDs --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0057_green_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0057_green_LEDs_gen//lab5_green_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: green_LEDs: Done RTL generation for module 'lab5_green_LEDs'
Info: green_LEDs: "lab5" instantiated altera_avalon_pio "green_LEDs"
Info: red_LEDs: Starting RTL generation for module 'lab5_red_LEDs'
Info: red_LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_red_LEDs --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0058_red_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0058_red_LEDs_gen//lab5_red_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: red_LEDs: Done RTL generation for module 'lab5_red_LEDs'
Info: red_LEDs: "lab5" instantiated altera_avalon_pio "red_LEDs"
Info: HEX: Starting RTL generation for module 'lab5_HEX'
Info: HEX:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_HEX --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0059_HEX_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0059_HEX_gen//lab5_HEX_component_configuration.pl  --do_build_sim=0  ]
Info: HEX: Done RTL generation for module 'lab5_HEX'
Info: HEX: "lab5" instantiated altera_avalon_pio "HEX"
Info: pushbutton: Starting RTL generation for module 'lab5_pushbutton'
Info: pushbutton:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_pushbutton --dir=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0060_pushbutton_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6471_7083202310870167849.dir/0060_pushbutton_gen//lab5_pushbutton_component_configuration.pl  --do_build_sim=0  ]
Info: pushbutton: Done RTL generation for module 'lab5_pushbutton'
Info: pushbutton: "lab5" instantiated altera_avalon_pio "pushbutton"
Info: nios2_qsys_0_instruction_master_translator: "lab5" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "lab5" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "lab5" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "lab5" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "lab5" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lab5" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "lab5" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "lab5" instantiated altera_merlin_router "id_router"
Info: id_router_002: "lab5" instantiated altera_merlin_router "id_router_002"
Info: limiter: "lab5" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "lab5" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "lab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "lab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "lab5" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "lab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "lab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "lab5" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "lab5" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "lab5" instantiated altera_irq_mapper "irq_mapper"
Info: lab5: Done lab5" with 27 modules, 94 files, 1963638 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
