#ifndef __SOC_LPMCU_BASEADDR_INTERFACE_H__
#define __SOC_LPMCU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif
#define SOC_LPMCU_RISCV_SCS_BASE_ADDR (0xE0000000)
#define SOC_LPMCU_DDR_XCTRL_APB_BASE_ADDR (0xBF8F0000)
#define SOC_LPMCU_DDR_XCTRL_RAM_BASE_ADDR (0xBF8E0000)
#define SOC_LPMCU_DDR_XCTRL_AHB_BASE_ADDR (0xBF8C0000)
#define SOC_LPMCU_PWR_STAT_BASE_ADDR (0xBF898000)
#define SOC_LPMCU_PERF_STAT_BASE_ADDR (0xBF896000)
#define SOC_LPMCU_UART0_BASE_ADDR (0xBF894000)
#define SOC_LPMCU_I3C4_BASE_ADDR (0xBF890000)
#define SOC_LPMCU_I2C7_BASE_ADDR (0xBF88F000)
#define SOC_LPMCU_I2C6_BASE_ADDR (0xBF88E000)
#define SOC_LPMCU_I2C4_BASE_ADDR (0xBF88D000)
#define SOC_LPMCU_I2C3_BASE_ADDR (0xBF88C000)
#define SOC_LPMCU_I2C2_BASE_ADDR (0xBF88B000)
#define SOC_LPMCU_SPI6_BASE_ADDR (0xBF88A000)
#define SOC_LPMCU_SPI4_BASE_ADDR (0xBF889000)
#define SOC_LPMCU_SPI1_BASE_ADDR (0xBF888000)
#define SOC_LPMCU_UART5_BASE_ADDR (0xBF885000)
#define SOC_LPMCU_UART4_BASE_ADDR (0xBF881000)
#define SOC_LPMCU_IPC_NS_BASE_ADDR (0xBF870000)
#define SOC_LPMCU_IPC_BASE_ADDR (0xBF860000)
#define SOC_LPMCU_IPC_NS1_BASE_ADDR (0xBF850000)
#define SOC_LPMCU_GPIO2_BASE_ADDR (0xBF812000)
#define SOC_LPMCU_PAD_DSI_IOMG_IOCG_BASE_ADDR (0xBF811000)
#define SOC_LPMCU_IOC_DSI_IOMG_BASE_ADDR (0xBF810000)
#define SOC_LPMCU_GPIO1_BASE_ADDR (0xBF806000)
#define SOC_LPMCU_GPIO0_BASE_ADDR (0xBF802000)
#define SOC_LPMCU_PAD_PERI_IOMG_IOCG_BASE_ADDR (0xBF801000)
#define SOC_LPMCU_IOC_PERI_IOMG_BASE_ADDR (0xBF800000)
#define SOC_LPMCU_qic_peri_BASE_ADDR (0xBF7E0000)
#define SOC_LPMCU_intr_hub_hsdt0_BASE_ADDR (0xBF7CF000)
#define SOC_LPMCU_hsdt0_ctrl_BASE_ADDR (0xBF7CE000)
#define SOC_LPMCU_PCTRL_BASE_ADDR (0xBF7CC000)
#define SOC_LPMCU_sourcelock_BASE_ADDR (0xBF7CB000)
#define SOC_LPMCU_intr_hub_med1_BASE_ADDR (0xBF7CA000)
#define SOC_LPMCU_MEDIA1_CTRL_BASE_ADDR (0xBF7C9000)
#define SOC_LPMCU_MEDIA2_CTRL_BASE_ADDR (0xBF7C8000)
#define SOC_LPMCU_intr_hub_med2_BASE_ADDR (0xBF7C7000)
#define SOC_LPMCU_hsdt1_ctrl_BASE_ADDR (0xBF7C6000)
#define SOC_LPMCU_intr_hub_hsdt1_BASE_ADDR (0xBF7C5000)
#define SOC_LPMCU_intr_hub_peri_BASE_ADDR (0xBF7C3000)
#define SOC_LPMCU_QDBS_CFG_BASE_ADDR (0xBF7C2000)
#define SOC_LPMCU_intr_hub_npu_BASE_ADDR (0xBF7C1000)
#define SOC_LPMCU_NPU_CTRL_BASE_ADDR (0xBF7C0000)
#define SOC_LPMCU_MEDIA1_QIC_CFG_BASE_ADDR (0xBF700000)
#define SOC_LPMCU_NPU_QIC_CFG_BASE_ADDR (0xBF600000)
#define SOC_LPMCU_MEDIA2_QIC_CFG_BASE_ADDR (0xBF500000)
#define SOC_LPMCU_LoadMonitor1_BASE_ADDR (0xBF4E8000)
#define SOC_LPMCU_LoadMonitor0_BASE_ADDR (0xBF4E7000)
#define SOC_LPMCU_ATGC_BASE_ADDR (0xBF4E6000)
#define SOC_LPMCU_TZPC_BASE_ADDR (0xBF4E5000)
#define SOC_LPMCU_BLPWM3_BASE_ADDR (0xBF4E4000)
#define SOC_LPMCU_BLPWM4_BASE_ADDR (0xBF4E3000)
#define SOC_LPMCU_WD1_BASE_ADDR (0xBF4E2000)
#define SOC_LPMCU_WD0_BASE_ADDR (0xBF4E1000)
#define SOC_LPMCU_BLPWM1_BASE_ADDR (0xBF4E0000)
#define SOC_LPMCU_TIMER12_BASE_ADDR (0xBF4DF000)
#define SOC_LPMCU_TIMER11_BASE_ADDR (0xBF4DE000)
#define SOC_LPMCU_TIMER10_BASE_ADDR (0xBF4DD000)
#define SOC_LPMCU_TIMER9_BASE_ADDR (0xBF4DC000)
#define SOC_LPMCU_MSPC_LOCK_BASE_ADDR (0xBF4DB000)
#define SOC_LPMCU_GPIO0_SE_BASE_ADDR (0xBF4C0000)
#define SOC_LPMCU_PERI_DMAC_BASE_ADDR (0xBF481000)
#define SOC_LPMCU_CODEC_SSI_BASE_ADDR (0xBF480000)
#define SOC_LPMCU_CPU_LPCTRL_AHB_BASE_ADDR (0xBF400000)
#define SOC_LPMCU_GIC600_BASE_ADDR (0xBF000000)
#define SOC_LPMCU_GPU_CORE_BASE_ADDR (0xBE000000)
#define SOC_LPMCU_MAD_DSPIF_BASE_ADDR (0xBAF02000)
#define SOC_LPMCU_MAD_TIMER_BASE_ADDR (0xBAF01000)
#define SOC_LPMCU_MAD_CFG_BASE_ADDR (0xBAF00000)
#define SOC_LPMCU_IOMCU_RTC_BASE_ADDR (0xBAE7F000)
#define SOC_LPMCU_IOMCU_CONFIG_BASE_ADDR (0xBAE7E000)
#define SOC_LPMCU_IOMCU_TIMER_BASE_ADDR (0xBAE7D000)
#define SOC_LPMCU_IOMCU_WDG_BASE_ADDR (0xBAE7C000)
#define SOC_LPMCU_IOMCU_GPIO3_BASE_ADDR (0xBAE7B000)
#define SOC_LPMCU_IOMCU_GPIO2_BASE_ADDR (0xBAE7A000)
#define SOC_LPMCU_IOMCU_GPIO1_BASE_ADDR (0xBAE79000)
#define SOC_LPMCU_IOMCU_GPIO0_BASE_ADDR (0xBAE78000)
#define SOC_LPMCU_IOMCU_DMAC_BASE_ADDR (0xBAE77000)
#define SOC_LPMCU_IOMCU_UART7_BASE_ADDR (0xBAE76000)
#define SOC_LPMCU_IOMCU_BLPWM0_BASE_ADDR (0xBAE75000)
#define SOC_LPMCU_IOMCU_UART3_BASE_ADDR (0xBAE74000)
#define SOC_LPMCU_IOMCU_I3C1_BASE_ADDR (0xBAE73000)
#define SOC_LPMCU_IOMCU_I2C1_BASE_ADDR (0xBAE72000)
#define SOC_LPMCU_IOMCU_I2C0_BASE_ADDR (0xBAE71000)
#define SOC_LPMCU_IOMCU_SPI0_BASE_ADDR (0xBAE70000)
#define SOC_LPMCU_IOMCU_DTCM1Remap_BASE_ADDR (0xBAE6F000)
#define SOC_LPMCU_IOMCU_DTCM0Remap_BASE_ADDR (0xBAE6E000)
#define SOC_LPMCU_IOMCU_ITCMRemap_BASE_ADDR (0xBAE6C000)
#define SOC_LPMCU_IOMCU_RemapCtrl_BASE_ADDR (0xBAE6B000)
#define SOC_LPMCU_IOMCU_I3C2_BASE_ADDR (0xBAE6A000)
#define SOC_LPMCU_IOMCU_UART8_BASE_ADDR (0xBAE69000)
#define SOC_LPMCU_IOMCU_SPI2_BASE_ADDR (0xBAE68000)
#define SOC_LPMCU_IOMCU_DMMU_BASE_ADDR (0xBAE67000)
#define SOC_LPMCU_IOMCU_TIMER2_BASE_ADDR (0xBAE66000)
#define SOC_LPMCU_IOMCU_I3C_BASE_ADDR (0xBAE65000)
#define SOC_LPMCU_IOMCU_I3C3_BASE_ADDR (0xBAE64000)
#define SOC_LPMCU_IOMCU_I2C5_BASE_ADDR (0xBAE63000)
#define SOC_LPMCU_IOMCU_I2C8_BASE_ADDR (0xBAE62000)
#define SOC_LPMCU_IOMCU_P2J_BASE_ADDR (0xBAE50000)
#define SOC_LPMCU_IOMCU_DTCM_BASE_ADDR (0xBAD00000)
#define SOC_LPMCU_IOMCU_ITCM_BASE_ADDR (0xBAC00000)
#define SOC_LPMCU_MDM_ACCESS_REGION_ASP_RT_BASE_ADDR (0xBABDC000)
#define SOC_LPMCU_MDM_ACCESS_REGION_ASP_BASE_ADDR (0xBABDB000)
#define SOC_LPMCU_AXI2TDM_CFG_BASE_ADDR (0xBABDA000)
#define SOC_LPMCU_ASP_DMMU_RT_BASE_ADDR (0xBABD8000)
#define SOC_LPMCU_ASP_MFCC_ACC_BASE_ADDR (0xBABC0000)
#define SOC_LPMCU_DSP_ITCM_BASE_ADDR (0xBAB80000)
#define SOC_LPMCU_DSP_DTCM_BASE_ADDR (0xBAB58000)
#define SOC_LPMCU_soundwire_BASE_ADDR (0xBAB54000)
#define SOC_LPMCU_ASP_CODEC_BASE_ADDR (0xBAB52000)
#define SOC_LPMCU_SLIMBUS_BASE_ADDR (0xBAB50000)
#define SOC_LPMCU_DSD_BASE_ADDR (0xBAB4FC00)
#define SOC_LPMCU_ASP_HDMI_SPDIF_BASE_ADDR (0xBAB4EC00)
#define SOC_LPMCU_ASP_HDMI_SIO_BASE_ADDR (0xBAB4E800)
#define SOC_LPMCU_ASP_HDMI_ASP_BASE_ADDR (0xBAB4E400)
#define SOC_LPMCU_ASP_CFG_BASE_ADDR (0xBAB4E000)
#define SOC_LPMCU_ASP_WD_BASE_ADDR (0xBAB4D000)
#define SOC_LPMCU_ASP_IPC_BASE_ADDR (0xBAB4C000)
#define SOC_LPMCU_ASP_DMAC_BASE_ADDR (0xBAB4B000)
#define SOC_LPMCU_ASP_TIMER1_BASE_ADDR (0xBAB4A000)
#define SOC_LPMCU_ASP_TIMER0_BASE_ADDR (0xBAB49000)
#define SOC_LPMCU_ASP_GPIO_BASE_ADDR (0xBAB48000)
#define SOC_LPMCU_ASP_DMMU_SRT_BASE_ADDR (0xBAB47000)
#define SOC_LPMCU_ASP_MFCC_CFG_BASE_ADDR (0xBAB40000)
#define SOC_LPMCU_AXI2TDM_DATA_BASE_ADDR (0xBAB20000)
#define SOC_LPMCU_SECRAM_BASE_ADDR (0xBAA80000)
#define SOC_LPMCU_HISEE_IPC_BASE_ADDR (0xBA830000)
#define SOC_LPMCU_HISEE_MAILBOX_BASE_ADDR (0xBA820000)
#define SOC_LPMCU_UFS_CFG_BASE_ADDR (0xBA400000)
#define SOC_LPMCU_UFS_TRACE_UNIT_BASE_ADDR (0xBA3FE000)
#define SOC_LPMCU_UFS_SYS_CTRL_BASE_ADDR (0xBA3FD000)
#define SOC_LPMCU_UFS_KM_BASE_ADDR (0xBA3FC000)
#define SOC_LPMCU_PCIE1_MCU_BASE_ADDR (0xBA310000)
#define SOC_LPMCU_PCIE0_MCU_BASE_ADDR (0xBA300000)
#define SOC_LPMCU_EPS_REE_BASE_ADDR (0xBA280000)
#define SOC_LPMCU_EPS_TEE_BASE_ADDR (0xBA200000)
#define SOC_LPMCU_PCIECtrl0_BASE_ADDR (0xB8400000)
#define SOC_LPMCU_PCIE0_DBI_BASE_ADDR (0xB8000000)
#define SOC_LPMCU_TSP_DSS2_L1TCM_GLOBAL_BASE_ADDR (0xB6080000)
#define SOC_LPMCU_TSP_DSS1_L1TCM_GLOBAL_BASE_ADDR (0xB6040000)
#define SOC_LPMCU_TSP_DSS0_L1TCM_GLOBAL_BASE_ADDR (0xB6000000)
#define SOC_LPMCU_TSP_L1TCM_LOCAL_BASE_ADDR (0xB5F00000)
#define SOC_LPMCU_TSP_REG_BASE_ADDR (0xB5800000)
#define SOC_LPMCU_TSP_L2M_BASE_ADDR (0xB5000000)
#define SOC_LPMCU_MDM_IPCM3_BASE_ADDR (0xB4B5B000)
#define SOC_LPMCU_MDM_IPCM2_BASE_ADDR (0xB4B5A000)
#define SOC_LPMCU_MDM_IPCM1_BASE_ADDR (0xB4B59000)
#define SOC_LPMCU_MDM_IPCM0_BASE_ADDR (0xB4B58000)
#define SOC_LPMCU_CICOM_BASE_ADDR (0xB4B57000)
#define SOC_LPMCU_UPACC_BASE_ADDR (0xB4B54000)
#define SOC_LPMCU_CIPHER_BASE_ADDR (0xB4B50000)
#define SOC_LPMCU_L2DLE_BASE_ADDR (0xB4B40000)
#define SOC_LPMCU_MDM_EICC1_BASE_ADDR (0xB4B08000)
#define SOC_LPMCU_MDM_EICC0_BASE_ADDR (0xB4B00000)
#define SOC_LPMCU_MDM_QIC_SOC_DCDR_BASE_ADDR (0xB4A8D000)
#define SOC_LPMCU_MDM_SYSCNT_BASE_ADDR (0xB4A3A000)
#define SOC_LPMCU_MDM_EDMA1_BASE_ADDR (0xB4A39000)
#define SOC_LPMCU_MDM_EDMA0_BASE_ADDR (0xB4A38000)
#define SOC_LPMCU_ADDR_MONITOR_BASE_ADDR (0xB4A33000)
#define SOC_LPMCU_RRT_BASE_ADDR (0xB4A32000)
#define SOC_LPMCU_MDM_LOAD_MON1_BASE_ADDR (0xB4A2D000)
#define SOC_LPMCU_MDM_LOAD_MON0_BASE_ADDR (0xB4A2C000)
#define SOC_LPMCU_MDM_RTC_BASE_ADDR (0xB4A2A000)
#define SOC_LPMCU_MDM_PM_CTRL0_BASE_ADDR (0xB4A29000)
#define SOC_LPMCU_MDM_PM_CTRL1_BASE_ADDR (0xB4A28000)
#define SOC_LPMCU_MDM_UART1_BASE_ADDR (0xB4A27000)
#define SOC_LPMCU_MDM_UART0_BASE_ADDR (0xB4A26000)
#define SOC_LPMCU_MDM_TIMER15_BASE_ADDR (0xB4A24000)
#define SOC_LPMCU_MDM_TIMER14_BASE_ADDR (0xB4A23000)
#define SOC_LPMCU_MDM_TIMER13_BASE_ADDR (0xB4A22000)
#define SOC_LPMCU_MDM_TIMER12_BASE_ADDR (0xB4A21000)
#define SOC_LPMCU_MDM_TIMER11_BASE_ADDR (0xB4A20000)
#define SOC_LPMCU_MDM_TIMER10_BASE_ADDR (0xB4A1F000)
#define SOC_LPMCU_MDM_TIMER9_BASE_ADDR (0xB4A1E000)
#define SOC_LPMCU_MDM_TIMER8_BASE_ADDR (0xB4A1D000)
#define SOC_LPMCU_MDM_TIMER7_BASE_ADDR (0xB4A1C000)
#define SOC_LPMCU_MDM_TIMER6_BASE_ADDR (0xB4A1B000)
#define SOC_LPMCU_MDM_TIMER5_BASE_ADDR (0xB4A1A000)
#define SOC_LPMCU_MDM_TIMER4_BASE_ADDR (0xB4A19000)
#define SOC_LPMCU_MDM_TIMER3_BASE_ADDR (0xB4A18000)
#define SOC_LPMCU_MDM_TIMER2_BASE_ADDR (0xB4A17000)
#define SOC_LPMCU_MDM_TIMER1_BASE_ADDR (0xB4A16000)
#define SOC_LPMCU_MDM_TIMER0_BASE_ADDR (0xB4A15000)
#define SOC_LPMCU_MDM_WDT15_BASE_ADDR (0xB4A13000)
#define SOC_LPMCU_MDM_WDT14_BASE_ADDR (0xB4A12000)
#define SOC_LPMCU_MDM_WDT13_BASE_ADDR (0xB4A11000)
#define SOC_LPMCU_MDM_WDT12_BASE_ADDR (0xB4A10000)
#define SOC_LPMCU_MDM_WDT11_BASE_ADDR (0xB4A0F000)
#define SOC_LPMCU_MDM_WDT10_BASE_ADDR (0xB4A0E000)
#define SOC_LPMCU_MDM_WDT9_BASE_ADDR (0xB4A0D000)
#define SOC_LPMCU_MDM_WDT8_BASE_ADDR (0xB4A0C000)
#define SOC_LPMCU_MDM_WDT7_BASE_ADDR (0xB4A0B000)
#define SOC_LPMCU_MDM_WDT6_BASE_ADDR (0xB4A0A000)
#define SOC_LPMCU_MDM_WDT5_BASE_ADDR (0xB4A09000)
#define SOC_LPMCU_MDM_WDT4_BASE_ADDR (0xB4A08000)
#define SOC_LPMCU_MDM_WDT3_BASE_ADDR (0xB4A07000)
#define SOC_LPMCU_MDM_WDT2_BASE_ADDR (0xB4A06000)
#define SOC_LPMCU_MDM_WDT1_BASE_ADDR (0xB4A05000)
#define SOC_LPMCU_MDM_WDT0_BASE_ADDR (0xB4A04000)
#define SOC_LPMCU_SYS_MDM_BASE_ADDR (0xB4A01000)
#define SOC_LPMCU_CRG_MDM_BASE_ADDR (0xB4A00000)
#define SOC_LPMCU_SYS_BBP_APB_BASE_ADDR (0xB42D0000)
#define SOC_LPMCU_MDM_QIC_BBP_DCDR_BASE_ADDR (0xB4200000)
#define SOC_LPMCU_BBP_BASE_ADDR (0xB0000000)
#define SOC_LPMCU_USBDP_MCU_BASE_ADDR (0xAFD10000)
#define SOC_LPMCU_USB_CTRL_BASE_ADDR (0xAFC00000)
#define SOC_LPMCU_SDIO_BASE_ADDR (0xAFB09000)
#define SOC_LPMCU_GPIO11_BASE_ADDR (0xAFB06000)
#define SOC_LPMCU_GPIO10_BASE_ADDR (0xAFB05000)
#define SOC_LPMCU_HSDT1_PAD_CTRL_BASE_ADDR (0xAFB04800)
#define SOC_LPMCU_HSDT1_PAD_MUX_BASE_ADDR (0xAFB04000)
#define SOC_LPMCU_IOC_HSDT1_BASE_ADDR (0xAFB03000)
#define SOC_LPMCU_HSDT1_CRG_BASE_ADDR (0xAFB02000)
#define SOC_LPMCU_SD3_BASE_ADDR (0xAFB01000)
#define SOC_LPMCU_HSDT1_SCTRL_BASE_ADDR (0xAFB00000)
#define SOC_LPMCU_USB20_PHY_BASE_ADDR (0xAFAB0000)
#define SOC_LPMCU_HIDPTX_BASE_ADDR (0xAFA71000)
#define SOC_LPMCU_DP_SCTRL_BASE_ADDR (0xAFA70000)
#define SOC_LPMCU_COMBO_PHY_BASE_ADDR (0xAFA40000)
#define SOC_LPMCU_USB_SCTRL_BASE_ADDR (0xAFA02000)
#define SOC_LPMCU_ISP_ACE_BASE_ADDR (0xAF000000)
#define SOC_LPMCU_GPIO3_BASE_ADDR (0xAE267000)
#define SOC_LPMCU_HSDT0_PAD_CTRL_BASE_ADDR (0xAE266800)
#define SOC_LPMCU_HSDT0_PAD_MUX_BASE_ADDR (0xAE266000)
#define SOC_LPMCU_HSDT0_IOC_BASE_ADDR (0xAE265000)
#define SOC_LPMCU_HSDT0_SCTRL_BASE_ADDR (0xAE264000)
#define SOC_LPMCU_hsdt0_crg_fnpll_pcie_BASE_ADDR (0xAE263000)
#define SOC_LPMCU_HSDT0_CRG_BASE_ADDR (0xAE262000)
#define SOC_LPMCU_HSDT0_TCU_BASE_ADDR (0xAE200000)
#define SOC_LPMCU_PCIE1_APB_CTRL_BASE_ADDR (0xAE1A3000)
#define SOC_LPMCU_PCIE1_PHY_BASE_ADDR (0xAE1A0000)
#define SOC_LPMCU_PCIE1_TBU_BASE_ADDR (0xAE180000)
#define SOC_LPMCU_PCIE0_APB_CTRL_BASE_ADDR (0xAE0A3000)
#define SOC_LPMCU_PCIE0_PHY_BASE_ADDR (0xAE0A0000)
#define SOC_LPMCU_PCIE0_TBU_BASE_ADDR (0xAE080000)
#define SOC_LPMCU_PCIECtrl1_DBI_BASE_ADDR (0xADC00000)
#define SOC_LPMCU_PCIECtrl1_BASE_ADDR (0xAA000000)
#define SOC_LPMCU_G3D_BASE_ADDR (0xA9FC0000)
#define SOC_LPMCU_GPU_DATA_BUS_CFG_BASE_ADDR (0xA9F80000)
#define SOC_LPMCU_GPU_LPCTRL_AHB_BASE_ADDR (0xA9F20000)
#define SOC_LPMCU_DJTAG_ROUTER_BASE_ADDR (0xA9EFF000)
#define SOC_LPMCU_TBU_ISP_ARC_SEC_ADPT_BASE_ADDR (0xA9BE3000)
#define SOC_LPMCU_TBU_ISP_ARC_CFG_BASE_ADDR (0xA9BE0000)
#define SOC_LPMCU_ISP_HIDMA_BASE_ADDR (0xA9BDA000)
#define SOC_LPMCU_ISP_IPC_BASE_ADDR (0xA9BD4000)
#define SOC_LPMCU_ISP_SUB_CTRL_BASE_ADDR (0xA9BD3000)
#define SOC_LPMCU_ISP_WDT2_BASE_ADDR (0xA9BD2000)
#define SOC_LPMCU_ISP_TIMER_BASE_ADDR (0xA9BD1000)
#define SOC_LPMCU_ISP_WDT1_BASE_ADDR (0xA9BD0000)
#define SOC_LPMCU_ISP_R8_CORE_ITCM_PART3_BASE_ADDR (0xA9BB0000)
#define SOC_LPMCU_ISP_R8_CORE_ITCM_PART2_BASE_ADDR (0xA9BA0000)
#define SOC_LPMCU_ISP_R8_CORE_DTCM_PART1_BASE_ADDR (0xA9B80000)
#define SOC_LPMCU_ISP_R8_CORE_ITCM_PART1_BASE_ADDR (0xA9B70000)
#define SOC_LPMCU_ISP_R8_CORE_ITCM_PART0_BASE_ADDR (0xA9B60000)
#define SOC_LPMCU_ISP_R8_CORE_DTCM_PART0_BASE_ADDR (0xA9B40000)
#define SOC_LPMCU_ISP_Core_CFG_BASE_ADDR (0xA9800000)
#define SOC_LPMCU_RYYB_BASE_ADDR (0xA9400000)
#define SOC_LPMCU_IDI2AXI_BASE_ADDR (0xA93F2000)
#define SOC_LPMCU_MEDIA2_P2J_BASE_ADDR (0xA93F1000)
#define SOC_LPMCU_MEDIA2_CRG_BASE_ADDR (0xA93F0000)
#define SOC_LPMCU_mini_isp_BASE_ADDR (0xA93E0000)
#define SOC_LPMCU_MEDIA2_TCU_BASE_ADDR (0xA9380000)
#define SOC_LPMCU_CSI_G_BASE_ADDR (0xA9309000)
#define SOC_LPMCU_CSI_F_BASE_ADDR (0xA9308000)
#define SOC_LPMCU_CSI_E_BASE_ADDR (0xA9305000)
#define SOC_LPMCU_CSI_D_BASE_ADDR (0xA9304000)
#define SOC_LPMCU_CSI_C_BASE_ADDR (0xA9303000)
#define SOC_LPMCU_CSI_B_BASE_ADDR (0xA9302000)
#define SOC_LPMCU_CSI_A_BASE_ADDR (0xA9301000)
#define SOC_LPMCU_CSI_adapter_BASE_ADDR (0xA9300000)
#define SOC_LPMCU_MCU_ITCM_BASE_ADDR (0xA92B0000)
#define SOC_LPMCU_VENC_IPC_BASE_ADDR (0xA92A9000)
#define SOC_LPMCU_VENC_UART_BASE_ADDR (0xA92A7000)
#define SOC_LPMCU_VENC_TIMER_BASE_ADDR (0xA92A6000)
#define SOC_LPMCU_VENC_WDG_BASE_ADDR (0xA92A5000)
#define SOC_LPMCU_SUB_CTRL_BASE_ADDR (0xA92A4000)
#define SOC_LPMCU_venc_smmu_tbu_BASE_ADDR (0xA92A0000)
#define SOC_LPMCU_axidfx_BASE_ADDR (0xA9299000)
#define SOC_LPMCU_venc_smmu_pre_BASE_ADDR (0xA9298000)
#define SOC_LPMCU_MCU_CTRL_BASE_ADDR (0xA9288000)
#define SOC_LPMCU_cdmlst_BASE_ADDR (0xA9287000)
#define SOC_LPMCU_debug_ro_reg_BASE_ADDR (0xA9284000)
#define SOC_LPMCU_func_read_back_reg_BASE_ADDR (0xA9283000)
#define SOC_LPMCU_VENC_core_cfg_BASE_ADDR (0xA9280000)
#define SOC_LPMCU_System_Cache_BASE_ADDR (0xA8F00000)
#define SOC_LPMCU_MAA_BASE_ADDR (0xA8EC0000)
#define SOC_LPMCU_SOCP_BASE_ADDR (0xA8EA0000)
#define SOC_LPMCU_MDM_ACCESS_REGION_MDM2AP_BASE_ADDR (0xA8E9D000)
#define SOC_LPMCU_MDM_ACCESS_REGION_MAA_BASE_ADDR (0xA8E9C000)
#define SOC_LPMCU_MDM_ACCESS_REGION_SOCP_BASE_ADDR (0xA8E9B000)
#define SOC_LPMCU_MDM_ACCESS_REGION_SPE_BASE_ADDR (0xA8E9A000)
#define SOC_LPMCU_MDM_ACCESS_REGION_EICC_BASE_ADDR (0xA8E99000)
#define SOC_LPMCU_MDM_ACCESS_REGION_IPF_BASE_ADDR (0xA8E98000)
#define SOC_LPMCU_EICC_BASE_ADDR (0xA8E90000)
#define SOC_LPMCU_IPF_BASE_ADDR (0xA8E88000)
#define SOC_LPMCU_SPE_BASE_ADDR (0xA8E84000)
#define SOC_LPMCU_IPC_MDM_NS_BASE_ADDR (0xA8E81000)
#define SOC_LPMCU_IPC_MDM_S_BASE_ADDR (0xA8E80000)
#define SOC_LPMCU_SMMU_TBU_BASE_ADDR (0xA8DD7400)
#define SOC_LPMCU_SMMU_MASTER_BASE_ADDR (0xA8DD6800)
#define SOC_LPMCU_PACK_CMP_BASE_ADDR (0xA8DD6000)
#define SOC_LPMCU_EMAR_CFG_VDH_PXP_BASE_ADDR (0xA8DD5000)
#define SOC_LPMCU_RWC_ACROSS_CORE_BASE_ADDR (0xA8DD4300)
#define SOC_LPMCU_CRC_BASE_ADDR (0xA8DD4200)
#define SOC_LPMCU_BPD_BASE_ADDR (0xA8DD4100)
#define SOC_LPMCU_EMAR_CFG_VDH_BSP_BASE_ADDR (0xA8DD4000)
#define SOC_LPMCU_EMAR_CFG_VDH_BASE_ADDR (0xA8DD3600)
#define SOC_LPMCU_VDH_CRC_BASE_ADDR (0xA8DD3400)
#define SOC_LPMCU_SCD_BASE_ADDR (0xA8DD3000)
#define SOC_LPMCU_MFDE_BASE_ADDR (0xA8DC0000)
#define SOC_LPMCU_MEDIA1_TCU_BASE_ADDR (0xA8D03000)
#define SOC_LPMCU_MEDIA1_CRG_BASE_ADDR (0xA8D01000)
#define SOC_LPMCU_SEC_ADPT_BASE_ADDR (0xA8C63000)
#define SOC_LPMCU_TBU_CVDR_BASE_ADDR (0xA8C60000)
#define SOC_LPMCU_ORB_ENH_BASE_ADDR (0xA8C10000)
#define SOC_LPMCU_CMP_BASE_ADDR (0xA8C0F000)
#define SOC_LPMCU_RDR_BASE_ADDR (0xA8C0E000)
#define SOC_LPMCU_ARF_BASE_ADDR (0xA8C0C000)
#define SOC_LPMCU_KLT_BASE_ADDR (0xA8C0B000)
#define SOC_LPMCU_MC_BASE_ADDR (0xA8C09000)
#define SOC_LPMCU_CVDR_BASE_ADDR (0xA8C06000)
#define SOC_LPMCU_CMDLST_BASE_ADDR (0xA8C05000)
#define SOC_LPMCU_TOP_BASE_ADDR (0xA8C04000)
#define SOC_LPMCU_JPGDEC_BASE_ADDR (0xA8C01000)
#define SOC_LPMCU_JPGENC_BASE_ADDR (0xA8C00000)
#define SOC_LPMCU_DSS_BASE_ADDR (0xA8800000)
#define SOC_LPMCU_smmu_tcu_cfg_BASE_ADDR (0xA5FC0000)
#define SOC_LPMCU_aic0_smmu_cfg_BASE_ADDR (0xA5F80000)
#define SOC_LPMCU_easc0_cfg_BASE_ADDR (0xA5F34000)
#define SOC_LPMCU_dmmu1_cfg_BASE_ADDR (0xA5F31000)
#define SOC_LPMCU_dmmu0_cfg_BASE_ADDR (0xA5F30000)
#define SOC_LPMCU_npu_tiny_sctrl_BASE_ADDR (0xA5E0C000)
#define SOC_LPMCU_npu_lite_sctrl_BASE_ADDR (0xA5E0B000)
#define SOC_LPMCU_npu_pcr_BASE_ADDR (0xA5E0A000)
#define SOC_LPMCU_dpm_BASE_ADDR (0xA5E08000)
#define SOC_LPMCU_lite_hw_exp_irq_ns_BASE_ADDR (0xA5E07000)
#define SOC_LPMCU_lite_hw_exp_irq_s_BASE_ADDR (0xA5E06000)
#define SOC_LPMCU_uart_BASE_ADDR (0xA5E05000)
#define SOC_LPMCU_npu_sysctrl_BASE_ADDR (0xA5E04000)
#define SOC_LPMCU_npu_crg_BASE_ADDR (0xA5E03000)
#define SOC_LPMCU_npu_tzpc_BASE_ADDR (0xA5E02000)
#define SOC_LPMCU_lite_ipc_ns_BASE_ADDR (0xA5E01000)
#define SOC_LPMCU_lite_ipc_s_BASE_ADDR (0xA5E00000)
#define SOC_LPMCU_aiv0_subsys_cfg_BASE_ADDR (0xA5080000)
#define SOC_LPMCU_aic0_subsys_cfg_BASE_ADDR (0xA5000000)
#define SOC_LPMCU_hwts_BASE_ADDR (0xA4400000)
#define SOC_LPMCU_doorbell_sts_BASE_ADDR (0xA4280000)
#define SOC_LPMCU_doorbell_cfg_BASE_ADDR (0xA4200000)
#define SOC_LPMCU_ts_tbu_BASE_ADDR (0xA4100000)
#define SOC_LPMCU_ts_easc2_BASE_ADDR (0xA400A000)
#define SOC_LPMCU_ts_dmmu_cbu_BASE_ADDR (0xA4008000)
#define SOC_LPMCU_ts_secure0_BASE_ADDR (0xA4007000)
#define SOC_LPMCU_axi_mon_cbu_BASE_ADDR (0xA4005000)
#define SOC_LPMCU_tscpu_sysctrl_BASE_ADDR (0xA4002000)
#define SOC_LPMCU_tscpu_timer_BASE_ADDR (0xA4001000)
#define SOC_LPMCU_tscpu_watchdog_BASE_ADDR (0xA4000000)
#define SOC_LPMCU_DMCPACK3_BASE_ADDR (0x5FB40000)
#define SOC_LPMCU_DMCPACK2_BASE_ADDR (0x5FB00000)
#define SOC_LPMCU_DMCPACK1_BASE_ADDR (0x5FAC0000)
#define SOC_LPMCU_DMCPACK0_BASE_ADDR (0x5FA80000)
#define SOC_LPMCU_AHB_RADIO_VIRTUAL_BASE_ADDR (0x5FA40000)
#define SOC_LPMCU_SC1_BASE_ADDR (0x5FA08000)
#define SOC_LPMCU_SC0_BASE_ADDR (0x5FA00000)
#define SOC_LPMCU_QICE_BASE_ADDR (0x5F900000)
#define SOC_LPMCU_CSSYS_APB_BASE_ADDR (0x50000000)
#define SOC_LPMCU_SYSQIC_CFG_PERI_BASE_ADDR (0x4F800000)
#define SOC_LPMCU_CPU_LPCTRL_APB_BASE_ADDR (0x40940000)
#define SOC_LPMCU_FCMQIC_CFG_BASE_ADDR (0x40920000)
#define SOC_LPMCU_CPU_SUB_CTRL_BASE_ADDR (0x40911000)
#define SOC_LPMCU_CPU_CRG_BASE_ADDR (0x40910000)
#define SOC_LPMCU_CPU_RTM_BASE_ADDR (0x40908000)
#define SOC_LPMCU_FCM_GIC_HW_SPI1_BASE_ADDR (0x40907000)
#define SOC_LPMCU_FCM_LP_MON_CFG_BASE_ADDR (0x40906000)
#define SOC_LPMCU_FCM_LOCAL_GIC_BASE_ADDR (0x40905000)
#define SOC_LPMCU_FCM_GIC_HW_SPI0_BASE_ADDR (0x40904000)
#define SOC_LPMCU_FCM_LOCAL_PERI_BASE_ADDR (0x40903000)
#define SOC_LPMCU_FCM_SECURE_BASE_ADDR (0x40902000)
#define SOC_LPMCU_FCM_P2J_BASE_ADDR (0x40901000)
#define SOC_LPMCU_CPU_PDC_BASE_ADDR (0x40900000)
#define SOC_LPMCU_CORE7_MPAM_BASE_ADDR (0x408F0000)
#define SOC_LPMCU_CORE7_RAS_BASE_ADDR (0x408E0000)
#define SOC_LPMCU_CORE6_MPAM_BASE_ADDR (0x408D0000)
#define SOC_LPMCU_CORE6_RAS_BASE_ADDR (0x408C0000)
#define SOC_LPMCU_CORE5_MPAM_BASE_ADDR (0x408B0000)
#define SOC_LPMCU_CORE5_RAS_BASE_ADDR (0x408A0000)
#define SOC_LPMCU_CORE4_MPAM_BASE_ADDR (0x40890000)
#define SOC_LPMCU_CORE4_RAS_BASE_ADDR (0x40880000)
#define SOC_LPMCU_CORE7_T1_AMU_BASE_ADDR (0x40877000)
#define SOC_LPMCU_CORE7_T0_AMU_BASE_ADDR (0x40876000)
#define SOC_LPMCU_CORE6_T1_AMU_BASE_ADDR (0x40875000)
#define SOC_LPMCU_CORE6_T0_AMU_BASE_ADDR (0x40874000)
#define SOC_LPMCU_CORE5_T1_AMU_BASE_ADDR (0x40873000)
#define SOC_LPMCU_CORE5_T0_AMU_BASE_ADDR (0x40872000)
#define SOC_LPMCU_CORE4_T1_AMU_BASE_ADDR (0x40871000)
#define SOC_LPMCU_CORE4_T0_AMU_BASE_ADDR (0x40870000)
#define SOC_LPMCU_L3_MPAM_NS_BASE_ADDR (0x40850000)
#define SOC_LPMCU_L3_MPAM_S_BASE_ADDR (0x40840000)
#define SOC_LPMCU_L3_RAS_BASE_ADDR (0x4083C000)
#define SOC_LPMCU_L3_FLUSH_BASE_ADDR (0x40837000)
#define SOC_LPMCU_L3_PMU_BASE_ADDR (0x40834000)
#define SOC_LPMCU_L3_PWRCTL_BASE_ADDR (0x40830000)
#define SOC_LPMCU_linx_cluster_djtag_BASE_ADDR (0x40820000)
#define SOC_LPMCU_FCM_LOCAL_IP_BASE_ADDR (0x4080C000)
#define SOC_LPMCU_CORE7_LOCAL_CFG_BASE_ADDR (0x4080B000)
#define SOC_LPMCU_CORE6_LOCAL_CFG_BASE_ADDR (0x4080A000)
#define SOC_LPMCU_CORE5_LOCAL_CFG_BASE_ADDR (0x40809000)
#define SOC_LPMCU_CORE4_LOCAL_CFG_BASE_ADDR (0x40808000)
#define SOC_LPMCU_CORE3_LOCAL_CFG_BASE_ADDR (0x40807000)
#define SOC_LPMCU_CORE2_LOCAL_CFG_BASE_ADDR (0x40806000)
#define SOC_LPMCU_CORE1_LOCAL_CFG_BASE_ADDR (0x40805000)
#define SOC_LPMCU_CORE0_LOCAL_CFG_BASE_ADDR (0x40804000)
#define SOC_LPMCU_FCM_LOCAL_CPU_BASE_ADDR (0x40801000)
#define SOC_LPMCU_GPUQIC_CFG_BASE_ADDR (0x407F0000)
#define SOC_LPMCU_GPU_CTRL_BASE_ADDR (0x407E1000)
#define SOC_LPMCU_GPU_CRG_BASE_ADDR (0x407E0000)
#define SOC_LPMCU_GPU_LPCTRL_APB_BASE_ADDR (0x407C0000)
#define SOC_LPMCU_LP_qic_peri_BASE_ADDR (0x406E0000)
#define SOC_LPMCU_LP_DDR_XCTRL_APB_BASE_ADDR (0x406D0000)
#define SOC_LPMCU_LP_intr_hub_hsdt0_BASE_ADDR (0x406CF000)
#define SOC_LPMCU_LP_hsdt0_ctrl_BASE_ADDR (0x406CE000)
#define SOC_LPMCU_LP_PCTRL_BASE_ADDR (0x406CC000)
#define SOC_LPMCU_LP_sourcelock_BASE_ADDR (0x406CB000)
#define SOC_LPMCU_LP_intr_hub_med1_BASE_ADDR (0x406CA000)
#define SOC_LPMCU_LP_MEDIA1_CTRL_BASE_ADDR (0x406C9000)
#define SOC_LPMCU_LP_MEDIA2_CTRL_BASE_ADDR (0x406C8000)
#define SOC_LPMCU_LP_intr_hub_med2_BASE_ADDR (0x406C7000)
#define SOC_LPMCU_LP_hsdt1_ctrl_BASE_ADDR (0x406C6000)
#define SOC_LPMCU_LP_intr_hub_hsdt1_BASE_ADDR (0x406C5000)
#define SOC_LPMCU_LP_intr_hub_peri_BASE_ADDR (0x406C3000)
#define SOC_LPMCU_LP_QDBS_CFG_BASE_ADDR (0x406C2000)
#define SOC_LPMCU_LP_intr_hub_npu_BASE_ADDR (0x406C1000)
#define SOC_LPMCU_LP_NPU_CTRL_BASE_ADDR (0x406C0000)
#define SOC_LPMCU_LP_MEDIA1_QIC_CFG_BASE_ADDR (0x40600000)
#define SOC_LPMCU_LP_NPU_QIC_CFG_BASE_ADDR (0x40500000)
#define SOC_LPMCU_LP_MEDIA2_QIC_CFG_BASE_ADDR (0x40400000)
#define SOC_LPMCU_LP_CONFIG_BASE_ADDR (0x4028F000)
#define SOC_LPMCU_LP_TIMER_BASE_ADDR (0x4028E000)
#define SOC_LPMCU_LP_WDG_BASE_ADDR (0x4028D000)
#define SOC_LPMCU_CORE_CRG_BASE_ADDR (0x4028B000)
#define SOC_LPMCU_func_mbist_BASE_ADDR (0x40287000)
#define SOC_LPMCU_PERI_CRG_BASE_ADDR (0x40285000)
#define SOC_LPMCU_APB2SPI_BASE_ADDR (0x40284000)
#define SOC_LPMCU_UART6_BASE_ADDR (0x40282000)
#define SOC_LPMCU_PMC_BASE_ADDR (0x40281000)
#define SOC_LPMCU_TSENSORC_BASE_ADDR (0x40280000)
#define SOC_LPMCU_AO_TCP_BASE_ADDR (0x40250000)
#define SOC_LPMCU_intr_hub_ao_BASE_ADDR (0x4024F000)
#define SOC_LPMCU_BLPWM2_BASE_ADDR (0x4024C000)
#define SOC_LPMCU_BB_DRX_BASE_ADDR (0x40240000)
#define SOC_LPMCU_GPIO8_BASE_ADDR (0x40236000)
#define SOC_LPMCU_GPIO7_BASE_ADDR (0x40232000)
#define SOC_LPMCU_GPIO6_BASE_ADDR (0x4022E000)
#define SOC_LPMCU_GPIO5_BASE_ADDR (0x4022A000)
#define SOC_LPMCU_PAD_AO_IOMG_IOCG_BASE_ADDR (0x40229000)
#define SOC_LPMCU_IOC_AO_IOMG_BASE_ADDR (0x40228000)
#define SOC_LPMCU_AO_I2C9_BASE_ADDR (0x40227000)
#define SOC_LPMCU_CLK_MONITOR_BASE_ADDR (0x40226000)
#define SOC_LPMCU_AO_WDG1_BASE_ADDR (0x40225000)
#define SOC_LPMCU_EFUSEC2_BASE_ADDR (0x40224000)
#define SOC_LPMCU_TIMER17_BASE_ADDR (0x40223000)
#define SOC_LPMCU_TIMER16_BASE_ADDR (0x40222000)
#define SOC_LPMCU_GPIO1_SE_BASE_ADDR (0x40221000)
#define SOC_LPMCU_AO_WDG_BASE_ADDR (0x40220000)
#define SOC_LPMCU_SPI3_BASE_ADDR (0x4021F000)
#define SOC_LPMCU_AO_TZPC_BASE_ADDR (0x4021E000)
#define SOC_LPMCU_AO_LoadMonitor_BASE_ADDR (0x4021D000)
#define SOC_LPMCU_EM_SYNC_TOP_BASE_ADDR (0x4021C000)
#define SOC_LPMCU_SCTRL_BASE_ADDR (0x4021B000)
#define SOC_LPMCU_EFUSEC_BASE_ADDR (0x4021A000)
#define SOC_LPMCU_AO_IPC_NS_BASE_ADDR (0x40219000)
#define SOC_LPMCU_AO_IPC_S_BASE_ADDR (0x40218000)
#define SOC_LPMCU_SYS_CNT_BASE_ADDR (0x40216000)
#define SOC_LPMCU_SPI5_BASE_ADDR (0x40215000)
#define SOC_LPMCU_ACTRL_BASE_ADDR (0x40214000)
#define SOC_LPMCU_SPMI_BASE_ADDR (0x40210000)
#define SOC_LPMCU_HISIMC1_BASE_ADDR (0x4020F000)
#define SOC_LPMCU_HISIMC0_BASE_ADDR (0x4020E000)
#define SOC_LPMCU_RTC1_BASE_ADDR (0x4020D000)
#define SOC_LPMCU_RTC0_BASE_ADDR (0x4020C000)
#define SOC_LPMCU_TIMER15_BASE_ADDR (0x4020B000)
#define SOC_LPMCU_TIMER14_BASE_ADDR (0x4020A000)
#define SOC_LPMCU_TIMER13_BASE_ADDR (0x40209000)
#define SOC_LPMCU_TIMER8_BASE_ADDR (0x40208000)
#define SOC_LPMCU_TIMER7_BASE_ADDR (0x40207000)
#define SOC_LPMCU_TIMER6_BASE_ADDR (0x40206000)
#define SOC_LPMCU_TIMER5_BASE_ADDR (0x40205000)
#define SOC_LPMCU_TIMER4_BASE_ADDR (0x40204000)
#define SOC_LPMCU_TIMER3_BASE_ADDR (0x40203000)
#define SOC_LPMCU_TIMER2_BASE_ADDR (0x40202000)
#define SOC_LPMCU_TIMER1_BASE_ADDR (0x40201000)
#define SOC_LPMCU_TIMER0_BASE_ADDR (0x40200000)
#define SOC_LPMCU_SYSQIC_CFG_AO_BASE_ADDR (0x40000000)
#define SOC_LPMCU_DRAM2_BASE_ADDR (0x20000000)
#define SOC_LPMCU_DRAM1_BASE_ADDR (0x10000000)
#define SOC_LPMCU_iomcu_tcm_remap_BASE_ADDR (0x00200000)
#define SOC_LPMCU_SECRAM_remap_BASE_ADDR (0x00100000)
#define SOC_LPMCU_LP_RAM_BASE_ADDR (0x00020000)
#define SOC_LPMCU_BOOTROM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif
#endif
