Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr  8 18:35:08 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.234        0.000                      0                  342        0.220        0.000                      0                  342        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.234        0.000                      0                  342        0.220        0.000                      0                  342        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 2.176ns (29.276%)  route 5.257ns (70.724%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.340     6.956    man/regfile/Q[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.299     7.255 r  man/regfile/M_reg_current_colour_q[7]_i_6/O
                         net (fo=2, routed)           0.490     7.745    man/regfile/M_reg_current_colour_q[7]_i_6_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.265 r  man/regfile/M_reg_current_colour_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.265    man/regfile/M_reg_current_colour_q_reg[7]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.504 f  man/regfile/M_reg_current_colour_q_reg[11]_i_3/O[2]
                         net (fo=3, routed)           0.804     9.307    man/regfile/alu16/s00_in[10]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.301     9.608 r  man/regfile/io_led_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.776    10.384    man/regfile/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.508 r  man/regfile/io_led_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.442    10.950    man/regfile/io_led_OBUF[0]_inst_i_9_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.074 r  man/regfile/M_reg_current_colour_q[0]_i_2/O
                         net (fo=2, routed)           0.865    11.940    man/regfile/M_reg_current_colour_q[0]_i_2_n_0
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.150    12.090 r  man/regfile/M_reg_current_colour_q[0]_i_1/O
                         net (fo=2, routed)           0.540    12.630    man/regfile/M_alu16_out[0]
    SLICE_X59Y81         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.498    14.902    man/regfile/CLK
    SLICE_X59Y81         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[0]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)       -0.275    14.864    man/regfile/M_reg_current_colour_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 2.176ns (29.496%)  route 5.201ns (70.504%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.340     6.956    man/regfile/Q[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.299     7.255 r  man/regfile/M_reg_current_colour_q[7]_i_6/O
                         net (fo=2, routed)           0.490     7.745    man/regfile/M_reg_current_colour_q[7]_i_6_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.265 r  man/regfile/M_reg_current_colour_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.265    man/regfile/M_reg_current_colour_q_reg[7]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.504 f  man/regfile/M_reg_current_colour_q_reg[11]_i_3/O[2]
                         net (fo=3, routed)           0.804     9.307    man/regfile/alu16/s00_in[10]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.301     9.608 r  man/regfile/io_led_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.776    10.384    man/regfile/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.508 r  man/regfile/io_led_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.442    10.950    man/regfile/io_led_OBUF[0]_inst_i_9_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.074 r  man/regfile/M_reg_current_colour_q[0]_i_2/O
                         net (fo=2, routed)           0.865    11.940    man/regfile/M_reg_current_colour_q[0]_i_2_n_0
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.150    12.090 r  man/regfile/M_reg_current_colour_q[0]_i_1/O
                         net (fo=2, routed)           0.485    12.574    man/regfile/M_alu16_out[0]
    SLICE_X60Y80         FDRE                                         r  man/regfile/M_reg_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.497    14.901    man/regfile/CLK
    SLICE_X60Y80         FDRE                                         r  man/regfile/M_reg_temp_q_reg[0]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)       -0.239    14.899    man/regfile/M_reg_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.150ns (31.310%)  route 4.717ns (68.690%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.340     6.956    man/regfile/Q[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.299     7.255 r  man/regfile/M_reg_current_colour_q[7]_i_6/O
                         net (fo=2, routed)           0.490     7.745    man/regfile/M_reg_current_colour_q[7]_i_6_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.265 r  man/regfile/M_reg_current_colour_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.265    man/regfile/M_reg_current_colour_q_reg[7]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.504 f  man/regfile/M_reg_current_colour_q_reg[11]_i_3/O[2]
                         net (fo=3, routed)           0.804     9.307    man/regfile/alu16/s00_in[10]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.301     9.608 r  man/regfile/io_led_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.776    10.384    man/regfile/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.508 r  man/regfile/io_led_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.442    10.950    man/regfile/io_led_OBUF[0]_inst_i_9_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.074 r  man/regfile/M_reg_current_colour_q[0]_i_2/O
                         net (fo=2, routed)           0.865    11.940    man/regfile/M_reg_current_colour_q[0]_i_2_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.124    12.064 r  man/regfile/FSM_onehot_M_phase_two_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.064    man/regfile_n_22
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.497    14.901    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/C
                         clock pessimism              0.296    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)        0.031    15.193    man/FSM_onehot_M_phase_two_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.994ns (35.323%)  route 3.651ns (64.677%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.390 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    man/regfile/M_reg_current_colour_q_reg[3]_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  man/regfile/M_reg_current_colour_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    man/regfile/M_reg_current_colour_q_reg[7]_i_2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  man/regfile/M_reg_current_colour_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    man/regfile/M_reg_current_colour_q_reg[11]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.857 r  man/regfile/M_reg_current_colour_q_reg[15]_i_3/O[2]
                         net (fo=2, routed)           1.103     9.960    man/regfile/alu16/s0[14]
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.302    10.262 r  man/regfile/M_reg_current_colour_q[14]_i_1/O
                         net (fo=2, routed)           0.580    10.842    man/regfile/M_alu16_out[14]
    SLICE_X56Y86         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.842    man/regfile/CLK
    SLICE_X56Y86         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[14]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)       -0.045    15.020    man/regfile/M_reg_current_colour_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.994ns (35.838%)  route 3.570ns (64.162%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.390 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    man/regfile/M_reg_current_colour_q_reg[3]_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  man/regfile/M_reg_current_colour_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    man/regfile/M_reg_current_colour_q_reg[7]_i_2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  man/regfile/M_reg_current_colour_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    man/regfile/M_reg_current_colour_q_reg[11]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.857 r  man/regfile/M_reg_current_colour_q_reg[15]_i_3/O[2]
                         net (fo=2, routed)           1.103     9.960    man/regfile/alu16/s0[14]
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.302    10.262 r  man/regfile/M_reg_current_colour_q[14]_i_1/O
                         net (fo=2, routed)           0.499    10.761    man/regfile/M_alu16_out[14]
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.841    man/regfile/CLK
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[14]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.058    15.006    man/regfile/M_reg_temp_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.746ns (31.840%)  route 3.738ns (68.160%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.390 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    man/regfile/M_reg_current_colour_q_reg[3]_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.612 r  man/regfile/M_reg_current_colour_q_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.068     9.680    man/regfile/M_reg_temp_q_reg[7]_0[2]
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.299     9.979 r  man/regfile/M_reg_current_colour_q[4]_i_1/O
                         net (fo=2, routed)           0.702    10.681    man/regfile/M_alu16_out[4]
    SLICE_X59Y83         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.501    14.905    man/regfile/CLK
    SLICE_X59Y83         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[4]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X59Y83         FDRE (Setup_fdre_C_D)       -0.067    15.075    man/regfile/M_reg_current_colour_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.090ns (38.963%)  route 3.274ns (61.037%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.390 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    man/regfile/M_reg_current_colour_q_reg[3]_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  man/regfile/M_reg_current_colour_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    man/regfile/M_reg_current_colour_q_reg[7]_i_2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  man/regfile/M_reg_current_colour_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    man/regfile/M_reg_current_colour_q_reg[11]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.952 r  man/regfile/M_reg_current_colour_q_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.815     9.767    man/regfile/alu16/s0[13]
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.303    10.070 r  man/regfile/M_reg_current_colour_q[13]_i_1/O
                         net (fo=2, routed)           0.491    10.561    man/regfile/M_alu16_out[13]
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.841    man/regfile/CLK
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[13]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.061    15.003    man/regfile/M_reg_temp_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.090ns (39.703%)  route 3.174ns (60.297%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.390 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    man/regfile/M_reg_current_colour_q_reg[3]_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  man/regfile/M_reg_current_colour_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    man/regfile/M_reg_current_colour_q_reg[7]_i_2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  man/regfile/M_reg_current_colour_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    man/regfile/M_reg_current_colour_q_reg[11]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.952 r  man/regfile/M_reg_current_colour_q_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.815     9.767    man/regfile/alu16/s0[13]
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.303    10.070 r  man/regfile/M_reg_current_colour_q[13]_i_1/O
                         net (fo=2, routed)           0.391    10.461    man/regfile/M_alu16_out[13]
    SLICE_X56Y86         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.842    man/regfile/CLK
    SLICE_X56Y86         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[13]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)       -0.031    15.034    man/regfile/M_reg_current_colour_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.958ns (37.771%)  route 3.226ns (62.229%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.390 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    man/regfile/M_reg_current_colour_q_reg[3]_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  man/regfile/M_reg_current_colour_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    man/regfile/M_reg_current_colour_q_reg[7]_i_2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.817 r  man/regfile/M_reg_current_colour_q_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.816     9.633    man/regfile/alu16/s0[11]
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.306     9.939 r  man/regfile/M_reg_current_colour_q[11]_i_1/O
                         net (fo=2, routed)           0.442    10.381    man/regfile/M_alu16_out[11]
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.841    man/regfile/CLK
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[11]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.093    14.971    man/regfile/M_reg_temp_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.620ns (30.918%)  route 3.620ns (69.082%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.333     6.949    man/regfile/Q[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.248 r  man/regfile/M_reg_current_colour_q[3]_i_5/O
                         net (fo=1, routed)           0.635     7.883    man/regfile/M_reg_current_colour_q[3]_i_5_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.479 r  man/regfile/M_reg_current_colour_q_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.815     9.294    man/regfile/alu16/s0[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.306     9.600 r  man/regfile/M_reg_current_colour_q[3]_i_1/O
                         net (fo=2, routed)           0.837    10.437    man/regfile/M_alu16_out[3]
    SLICE_X54Y81         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.432    14.836    man/regfile/CLK
    SLICE_X54Y81         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[3]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)       -0.028    15.031    man/regfile/M_reg_current_colour_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_temp_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.949%)  route 0.151ns (40.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.504    man/regfile/CLK
    SLICE_X55Y85         FDRE                                         r  man/regfile/M_reg_temp_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  man/regfile/M_reg_temp_q_reg[9]/Q
                         net (fo=5, routed)           0.151     1.783    man/regfile/M_reg_temp_q[9]
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.098     1.881 r  man/regfile/M_reg_current_colour_q[9]_i_1/O
                         net (fo=2, routed)           0.000     1.881    man/regfile/M_alu16_out[9]
    SLICE_X56Y85         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     2.019    man/regfile/CLK
    SLICE_X56Y85         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[9]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y85         FDRE (Hold_fdre_C_D)         0.121     1.661    man/regfile/M_reg_current_colour_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.694%)  route 0.160ns (46.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.527    buttondetector_gen_0[1].buttondetector/CLK
    SLICE_X59Y79         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.160     1.828    man/regfile/M_last_q
    SLICE_X59Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.873 r  man/regfile/FSM_onehot_M_phase_two_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    man/regfile_n_22
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     2.041    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092     1.634    man/FSM_onehot_M_phase_two_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.558     1.502    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.819    reset_cond/M_stage_d[2]
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X55Y82         FDSE (Hold_fdse_C_D)         0.070     1.572    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.532    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.847    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     2.046    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.066     1.598    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.553     1.497    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.755    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     1.863    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]_i_3__1_n_4
    SLICE_X57Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.818     2.008    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.105     1.602    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.527    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.787    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.895    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     2.041    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.632    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.554     1.498    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y76         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.758    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.866    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X57Y76         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.819     2.009    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y76         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.105     1.603    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.528    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y79         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.788    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.896    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y79         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     2.042    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y79         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.105     1.633    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.529    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.789    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X63Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.853     2.043    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.105     1.634    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.527    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.787    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.895    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X63Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.850     2.040    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.105     1.632    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y78   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.392ns  (logic 6.286ns (34.180%)  route 12.105ns (65.820%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.364     8.768    man/io_led[0]
    SLICE_X60Y82         LUT4 (Prop_lut4_I1_O)        0.146     8.914 r  man/io_led_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           1.046     9.960    man/io_led_OBUF[5]_inst_i_8_n_0
    SLICE_X60Y83         LUT3 (Prop_lut3_I2_O)        0.354    10.314 r  man/io_led_OBUF[4]_inst_i_9/O
                         net (fo=2, routed)           1.152    11.467    man/io_led_OBUF[4]_inst_i_9_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I2_O)        0.328    11.795 r  man/io_led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.868    12.663    man/regfile/io_led[4]_1
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.787 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.055    14.841    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    18.392 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.392    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.309ns  (logic 6.282ns (34.310%)  route 12.027ns (65.690%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.364     8.768    man/io_led[0]
    SLICE_X60Y82         LUT4 (Prop_lut4_I1_O)        0.146     8.914 r  man/io_led_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           1.046     9.960    man/io_led_OBUF[5]_inst_i_8_n_0
    SLICE_X60Y83         LUT3 (Prop_lut3_I2_O)        0.354    10.314 r  man/io_led_OBUF[4]_inst_i_9/O
                         net (fo=2, routed)           1.285    11.599    man/io_led_OBUF[4]_inst_i_9_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.328    11.927 r  man/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.491    12.418    man/regfile/io_led[1]
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.542 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.221    14.763    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    18.309 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.309    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.219ns  (logic 6.013ns (33.003%)  route 12.206ns (66.997%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.471     9.200    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  man/io_led_OBUF[15]_inst_i_8/O
                         net (fo=16, routed)          1.883    11.207    man/regfile/io_led_OBUF[5]_inst_i_1_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  man/regfile/io_led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.680    12.011    man/regfile/io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.150    12.161 r  man/regfile/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.351    14.512    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.707    18.219 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.219    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.197ns  (logic 5.829ns (32.034%)  route 12.368ns (67.966%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.471     9.200    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  man/io_led_OBUF[15]_inst_i_8/O
                         net (fo=16, routed)          1.724    11.048    man/regfile/io_led_OBUF[5]_inst_i_1_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    11.172 r  man/regfile/io_led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.799    11.971    man/regfile/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I2_O)        0.124    12.095 r  man/regfile/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.552    14.648    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    18.197 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.197    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.189ns  (logic 6.054ns (33.285%)  route 12.135ns (66.715%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.471     9.200    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  man/io_led_OBUF[15]_inst_i_8/O
                         net (fo=16, routed)          2.053    11.377    man/regfile/io_led_OBUF[5]_inst_i_1_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124    11.501 r  man/regfile/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.665    12.166    man/regfile/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X57Y85         LUT3 (Prop_lut3_I2_O)        0.152    12.318 r  man/regfile/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.125    14.443    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.746    18.189 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.189    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.080ns  (logic 5.839ns (32.293%)  route 12.241ns (67.707%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.471     9.200    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  man/io_led_OBUF[15]_inst_i_8/O
                         net (fo=16, routed)          2.051    11.375    man/regfile/io_led_OBUF[5]_inst_i_1_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124    11.499 r  man/regfile/io_led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.846    12.344    man/regfile/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X57Y85         LUT3 (Prop_lut3_I2_O)        0.124    12.468 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.053    14.521    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    18.080 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    18.080    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.001ns  (logic 5.781ns (32.113%)  route 12.220ns (67.887%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.468     9.197    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  man/io_led_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          1.323    10.643    man/regfile/io_led[1]_1
    SLICE_X58Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.767 r  man/regfile/io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.716    11.483    man/regfile/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X59Y84         LUT3 (Prop_lut3_I2_O)        0.124    11.607 r  man/regfile/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.893    14.500    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    18.001 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.001    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.846ns  (logic 6.055ns (33.933%)  route 11.790ns (66.067%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.468     9.197    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  man/io_led_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          1.275    10.596    man/regfile/io_led[1]_1
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.720 r  man/regfile/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.014    11.734    man/regfile/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I2_O)        0.148    11.882 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.212    14.094    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.751    17.846 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.846    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.796ns  (logic 6.051ns (34.002%)  route 11.745ns (65.998%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.471     9.200    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  man/io_led_OBUF[15]_inst_i_8/O
                         net (fo=16, routed)          1.438    10.761    man/regfile/io_led_OBUF[5]_inst_i_1_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.885 r  man/regfile/io_led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.665    11.550    man/regfile/io_led_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y82         LUT3 (Prop_lut3_I2_O)        0.152    11.702 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.351    14.053    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.743    17.796 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.796    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.666ns  (logic 5.833ns (33.020%)  route 11.833ns (66.980%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 f  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 f  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           5.127     6.663    io_dip_IBUF[14]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.787 r  io_led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.493     7.280    io_led_OBUF[0]_inst_i_11_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          1.201     8.605    man/io_led[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  man/io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.468     9.197    man/io_led_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  man/io_led_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          1.728    11.048    man/regfile/io_led[1]_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.172 r  man/regfile/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.661    11.833    man/regfile/io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.124    11.957 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.156    14.113    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.666 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.666    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.580ns (55.739%)  route 1.255ns (44.261%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=28, routed)          0.566     0.805    man/io_dip_IBUF[1]
    SLICE_X60Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.134     0.984    man/regfile/io_led[2]
    SLICE_X60Y82         LUT5 (Prop_lut5_I0_O)        0.045     1.029 r  man/regfile/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.584    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     2.835 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.835    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.578ns (55.242%)  route 1.278ns (44.758%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=28, routed)          0.667     0.906    man/io_dip_IBUF[1]
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  man/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.137     1.088    man/regfile/io_led[5]
    SLICE_X60Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.475     1.607    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     2.856 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.856    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.578ns (54.885%)  route 1.297ns (45.115%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=18, routed)          0.601     0.842    man/io_dip_IBUF[0]
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.887 r  man/io_led_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.126     1.013    man/regfile/io_led[0]_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.058 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.570     1.629    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     2.875 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.875    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.628ns (55.336%)  route 1.314ns (44.664%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=18, routed)          0.499     0.741    io_dip_IBUF[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.786 r  io_led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.243     1.029    man/regfile/io_led_OBUF[4]_inst_i_1_1
    SLICE_X60Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.074 r  man/regfile/io_led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.093     1.167    man/regfile/io_led_OBUF[4]_inst_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.212 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.690    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     2.941 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.941    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.627ns (55.295%)  route 1.315ns (44.705%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=18, routed)          0.440     0.682    man/io_dip_IBUF[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.727 r  man/io_led_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.283     1.009    man/regfile/io_led_OBUF[3]_inst_i_1_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.054 r  man/regfile/io_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.099     1.153    man/regfile/io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.198 r  man/regfile/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.692    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     2.942 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.942    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.991ns  (logic 1.590ns (53.147%)  route 1.402ns (46.853%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 f  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  io_dip_IBUF[2]_inst/O
                         net (fo=25, routed)          0.719     0.972    man/io_dip_IBUF[2]
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.045     1.017 r  man/io_led_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.134     1.151    man/regfile/io_led[1]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.196 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.549     1.745    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     2.991 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.991    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.347ns  (logic 1.664ns (49.717%)  route 1.683ns (50.283%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           0.322     0.608    io_dip_IBUF[6]
    SLICE_X65Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.653 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          0.336     0.990    man/io_led[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  man/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.394     1.429    man/regfile/io_led[6]
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.474 r  man/regfile/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.104    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.347 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.347    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.415ns  (logic 1.737ns (50.853%)  route 1.678ns (49.147%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           0.322     0.608    io_dip_IBUF[6]
    SLICE_X65Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.653 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          0.336     0.990    man/io_led[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  man/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.394     1.429    man/regfile/io_led[6]
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.046     1.475 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.101    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.314     3.415 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.415    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.523ns  (logic 1.681ns (47.701%)  route 1.843ns (52.299%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           0.322     0.608    io_dip_IBUF[6]
    SLICE_X65Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.653 r  io_led_OBUF[0]_inst_i_4/O
                         net (fo=16, routed)          0.336     0.990    man/io_led[0]
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  man/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.657     1.691    man/regfile/io_led[6]
    SLICE_X57Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.736 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.264    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.523 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.523    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.262ns  (logic 5.009ns (35.120%)  route 9.253ns (64.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.905     9.995    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.153    10.148 r  man/g0_b5/O
                         net (fo=1, routed)           5.533    15.681    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    19.459 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.459    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.231ns  (logic 5.031ns (35.351%)  route 9.200ns (64.649%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.706     9.797    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.150     9.947 r  man/g0_b3/O
                         net (fo=1, routed)           5.679    15.625    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    19.428 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.428    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.177ns  (logic 4.996ns (35.237%)  route 9.182ns (64.763%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.848     9.939    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.146    10.085 r  man/g0_b0/O
                         net (fo=1, routed)           5.518    15.603    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.772    19.374 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.374    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.024ns  (logic 4.781ns (34.088%)  route 9.244ns (65.912%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.905     9.995    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.124    10.119 r  man/g0_b4/O
                         net (fo=1, routed)           5.523    15.643    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    19.221 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.221    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.896ns  (logic 4.771ns (34.331%)  route 9.125ns (65.669%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.914    10.004    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.124    10.128 r  man/g0_b6/O
                         net (fo=1, routed)           5.396    15.524    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    19.093 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.093    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.637ns  (logic 5.441ns (39.902%)  route 8.196ns (60.098%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  man/FSM_onehot_M_phase_two_q_reg[5]/Q
                         net (fo=88, routed)          1.999     7.652    man/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.804 r  man/io_led_OBUF[15]_inst_i_11/O
                         net (fo=2, routed)           0.170     7.974    man/io_led_OBUF[15]_inst_i_11_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.326     8.300 r  man/io_led_OBUF[15]_inst_i_15/O
                         net (fo=1, routed)           0.301     8.601    man/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.725 r  man/io_led_OBUF[15]_inst_i_12/O
                         net (fo=2, routed)           1.013     9.738    man/io_led_OBUF[15]_inst_i_12_n_0
    SLICE_X59Y81         LUT4 (Prop_lut4_I1_O)        0.152     9.890 r  man/io_led_OBUF[15]_inst_i_9/O
                         net (fo=10, routed)          1.486    11.376    man/regfile/io_led_OBUF[15]_inst_i_1_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I5_O)        0.332    11.708 r  man/regfile/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.014    12.722    man/regfile/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I2_O)        0.148    12.870 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.212    15.083    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.751    18.834 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.834    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.592ns  (logic 4.766ns (35.066%)  route 8.826ns (64.934%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.848     9.939    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  man/g0_b1/O
                         net (fo=1, routed)           5.162    15.225    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    18.789 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.789    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.572ns  (logic 4.972ns (36.631%)  route 8.601ns (63.369%))
  Logic Levels:           7  (LUT2=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  man/FSM_onehot_M_phase_two_q_reg[3]/Q
                         net (fo=66, routed)          1.367     7.020    man/regfile/Q[1]
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.146     7.166 f  man/regfile/M_reg_temp_q[15]_i_1/O
                         net (fo=24, routed)          1.300     8.466    man/M_reg_temp_d
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.328     8.794 r  man/io_led_OBUF[15]_inst_i_10/O
                         net (fo=1, routed)           0.526     9.320    man/io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  man/io_led_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.294     9.738    man/io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     9.862 r  man/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          1.718    11.580    man/regfile/io_led[6]
    SLICE_X55Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.704 r  man/regfile/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.175    12.879    man/regfile/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.003 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.221    15.224    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    18.769 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.769    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.565ns  (logic 5.437ns (40.080%)  route 8.128ns (59.920%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  man/FSM_onehot_M_phase_two_q_reg[5]/Q
                         net (fo=88, routed)          1.999     7.652    man/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.804 r  man/io_led_OBUF[15]_inst_i_11/O
                         net (fo=2, routed)           0.170     7.974    man/io_led_OBUF[15]_inst_i_11_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.326     8.300 r  man/io_led_OBUF[15]_inst_i_15/O
                         net (fo=1, routed)           0.301     8.601    man/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.725 r  man/io_led_OBUF[15]_inst_i_12/O
                         net (fo=2, routed)           1.013     9.738    man/io_led_OBUF[15]_inst_i_12_n_0
    SLICE_X59Y81         LUT4 (Prop_lut4_I1_O)        0.152     9.890 r  man/io_led_OBUF[15]_inst_i_9/O
                         net (fo=10, routed)          1.629    11.519    man/regfile/io_led_OBUF[15]_inst_i_1_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.332    11.851 r  man/regfile/io_led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.665    12.516    man/regfile/io_led_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y82         LUT3 (Prop_lut3_I2_O)        0.152    12.668 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.351    15.019    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.743    18.763 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.763    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.501ns  (logic 4.770ns (35.330%)  route 8.731ns (64.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613     5.197    man/CLK
    SLICE_X59Y80         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.419     5.616 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=98, routed)          1.472     7.088    man/FSM_onehot_M_phase_two_q_reg_n_0_[2]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.327     7.415 r  man/g0_b0_i_6/O
                         net (fo=2, routed)           1.343     8.758    man/FSM_onehot_M_phase_two_q_reg[2]_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.090 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           0.706     9.797    man/g0_b0_i_3_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.124     9.921 r  man/g0_b2/O
                         net (fo=1, routed)           5.210    15.130    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    18.698 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.698    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.468ns (69.863%)  route 0.633ns (30.137%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.506    man/regfile/CLK
    SLICE_X56Y85         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  man/regfile/M_reg_current_colour_q_reg[11]/Q
                         net (fo=4, routed)           0.105     1.775    man/regfile/M_reg_current_colour_q[11]
    SLICE_X57Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.348    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.607 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.607    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.524ns (70.250%)  route 0.646ns (29.750%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.504    man/regfile/CLK
    SLICE_X54Y85         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  man/regfile/M_reg_current_colour_q_reg[10]/Q
                         net (fo=4, routed)           0.107     1.774    man/regfile/M_reg_current_colour_q[10]
    SLICE_X55Y85         LUT3 (Prop_lut3_I0_O)        0.048     1.822 r  man/regfile/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.361    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.312     3.674 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.674    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_temp_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.437ns (66.734%)  route 0.716ns (33.266%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.587     1.531    man/regfile/CLK
    SLICE_X58Y83         FDRE                                         r  man/regfile/M_reg_temp_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  man/regfile/M_reg_temp_q_reg[4]/Q
                         net (fo=5, routed)           0.238     1.910    man/regfile/M_reg_temp_q[4]
    SLICE_X59Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.955 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.433    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.684 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.684    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.435ns (66.409%)  route 0.726ns (33.591%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.587     1.531    man/regfile/CLK
    SLICE_X59Y83         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  man/regfile/M_reg_current_colour_q_reg[5]/Q
                         net (fo=4, routed)           0.251     1.923    man/regfile/M_reg_current_colour_q[5]
    SLICE_X60Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.968 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.443    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.691 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.691    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.463ns (65.992%)  route 0.754ns (34.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.506    man/regfile/CLK
    SLICE_X56Y86         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  man/regfile/M_reg_current_colour_q_reg[13]/Q
                         net (fo=4, routed)           0.175     1.845    man/regfile/M_reg_current_colour_q[13]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.890 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.469    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.723 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.723    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.517ns (68.042%)  route 0.712ns (31.958%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.506    man/regfile/CLK
    SLICE_X56Y85         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  man/regfile/M_reg_current_colour_q_reg[12]/Q
                         net (fo=4, routed)           0.159     1.829    man/regfile/M_reg_current_colour_q[12]
    SLICE_X57Y85         LUT3 (Prop_lut3_I0_O)        0.046     1.875 r  man/regfile/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.428    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.307     3.735 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.735    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.482ns (64.323%)  route 0.822ns (35.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.506    man/regfile/CLK
    SLICE_X56Y86         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  man/regfile/M_reg_current_colour_q_reg[14]/Q
                         net (fo=4, routed)           0.160     1.829    man/regfile/M_reg_current_colour_q[14]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.048     1.877 r  man/regfile/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.540    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.270     3.810 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.810    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.516ns (65.488%)  route 0.799ns (34.512%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.558     1.502    man/regfile/CLK
    SLICE_X54Y82         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  man/regfile/M_reg_current_colour_q_reg[6]/Q
                         net (fo=4, routed)           0.118     1.783    man/regfile/M_reg_current_colour_q[6]
    SLICE_X55Y82         LUT3 (Prop_lut3_I0_O)        0.048     1.831 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.681     2.513    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.304     3.816 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.816    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.503ns (63.744%)  route 0.855ns (36.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     1.503    man/regfile/CLK
    SLICE_X55Y83         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  man/regfile/M_reg_current_colour_q_reg[8]/Q
                         net (fo=4, routed)           0.229     1.872    man/regfile/M_reg_current_colour_q[8]
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.048     1.920 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.547    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.314     3.861 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.861    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_temp_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.477ns (62.203%)  route 0.898ns (37.797%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.532    man/regfile/CLK
    SLICE_X58Y84         FDRE                                         r  man/regfile/M_reg_temp_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  man/regfile/M_reg_temp_q_reg[15]/Q
                         net (fo=6, routed)           0.131     1.804    man/regfile/M_reg_temp_q[15]
    SLICE_X59Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  man/regfile/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.196     2.045    man/regfile/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.661    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.907 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.907    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.634ns (22.737%)  route 5.552ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.815     6.325    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.449 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     7.186    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.838    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.634ns (22.737%)  route 5.552ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.815     6.325    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.449 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     7.186    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.838    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.634ns (22.737%)  route 5.552ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.815     6.325    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.449 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     7.186    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.838    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.634ns (22.737%)  route 5.552ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.815     6.325    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.449 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     7.186    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.838    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.501ns (49.217%)  route 1.549ns (50.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     3.049    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X61Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.491     4.895    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X61Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 1.492ns (52.931%)  route 1.327ns (47.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.327     2.819    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X64Y76         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.494     4.898    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X64Y76         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.604ns  (logic 1.489ns (57.174%)  route 1.115ns (42.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.115     2.604    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.502     4.906    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.257ns (37.364%)  route 0.430ns (62.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.430     0.687    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     2.046    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X62Y83         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.260ns (33.113%)  route 0.525ns (66.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.525     0.785    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X64Y76         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.848     2.038    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X64Y76         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.268ns (29.890%)  route 0.630ns (70.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.630     0.898    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X61Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.845     2.035    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X61Y75         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.322ns (11.877%)  route 2.392ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.145     2.423    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.468 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.247     2.715    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.322ns (11.877%)  route 2.392ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.145     2.423    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.468 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.247     2.715    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.322ns (11.877%)  route 2.392ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.145     2.423    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.468 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.247     2.715    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.322ns (11.877%)  route 2.392ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.145     2.423    reset_cond/rst_n_IBUF
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.468 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.247     2.715    reset_cond/M_reset_cond_in
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X55Y82         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





