INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:31:54 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 tehb5/Memory_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.574ns (19.493%)  route 2.371ns (80.507%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 5.099 - 4.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=507, unset)          1.218     1.218    tehb5/clk
    SLICE_X46Y121        FDRE                                         r  tehb5/Memory_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.236     1.454 r  tehb5/Memory_reg[6][0]/Q
                         net (fo=6, routed)           0.404     1.858    tehb5/tehb5_dataOutArray_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I0_O)        0.123     1.981 r  tehb5/validArray[0]_i_3/O
                         net (fo=1, routed)           0.299     2.280    tehb5/validArray[0]_i_3_n_0
    SLICE_X46Y121        LUT6 (Prop_lut6_I5_O)        0.043     2.323 f  tehb5/validArray[0]_i_2/O
                         net (fo=4, routed)           0.119     2.442    tehb5/branchReady
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.043     2.485 f  tehb5/q0_reg_i_1__0/O
                         net (fo=53, routed)          0.537     3.022    tehb5/oehb_ready_0
    SLICE_X49Y115        LUT3 (Prop_lut3_I0_O)        0.043     3.065 f  tehb5/valid_reg[0]_i_1__1/O
                         net (fo=91, routed)          0.324     3.389    fork4/generateBlocks[0].regblock/fork4_nReadyArray_0
    SLICE_X51Y114        LUT2 (Prop_lut2_I1_O)        0.043     3.432 r  fork4/generateBlocks[0].regblock/data_reg[31]_i_3/O
                         net (fo=1, routed)           0.099     3.531    fork4/generateBlocks[0].regblock/data_reg[31]_i_3_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I1_O)        0.043     3.574 r  fork4/generateBlocks[0].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.589     4.163    mc_load0/Buffer_2/data_reg_reg[31]_0[0]
    SLICE_X41Y116        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=507, unset)          1.099     5.099    mc_load0/Buffer_2/clk
    SLICE_X41Y116        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[27]/C
                         clock pessimism              0.085     5.184    
                         clock uncertainty           -0.035     5.149    
    SLICE_X41Y116        FDCE (Setup_fdce_C_CE)      -0.201     4.948    mc_load0/Buffer_2/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  0.785    




