<profile>

<section name = "Vitis HLS Report for 'correlator_Pipeline_Initialization_loop'" level="0">
<item name = "Date">Wed Dec  1 13:05:23 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.724 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.350 us, 0.350 us, 35, 35, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Initialization_loop">33, 33, 1, 1, 1, 33, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 9009, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 324, -</column>
<column name="Register">-, -, 999, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 17, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_646_30_1_1_U1">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U2">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U3">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U4">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U5">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U6">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U7">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U8">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U9">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U10">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U11">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U12">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U13">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U14">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U15">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U16">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U17">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U18">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U19">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U20">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U21">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U22">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U23">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U24">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U25">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U26">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U27">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U28">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U29">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U30">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U31">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U32">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
<column name="mux_646_30_1_1_U33">mux_646_30_1_1, 0, 0, 0, 273, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_908_p2">+, 0, 0, 14, 6, 1</column>
<column name="icmp_ln42_fu_902_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_V_0_1_fu_168">9, 2, 30, 60</column>
<column name="acc_V_10_1_fu_208">9, 2, 30, 60</column>
<column name="acc_V_11_1_fu_212">9, 2, 30, 60</column>
<column name="acc_V_12_1_fu_216">9, 2, 30, 60</column>
<column name="acc_V_13_1_fu_220">9, 2, 30, 60</column>
<column name="acc_V_14_1_fu_224">9, 2, 30, 60</column>
<column name="acc_V_15_1_fu_228">9, 2, 30, 60</column>
<column name="acc_V_16_1_fu_232">9, 2, 30, 60</column>
<column name="acc_V_17_1_fu_236">9, 2, 30, 60</column>
<column name="acc_V_18_1_fu_240">9, 2, 30, 60</column>
<column name="acc_V_19_1_fu_244">9, 2, 30, 60</column>
<column name="acc_V_1_1_fu_172">9, 2, 30, 60</column>
<column name="acc_V_20_1_fu_248">9, 2, 30, 60</column>
<column name="acc_V_21_1_fu_252">9, 2, 30, 60</column>
<column name="acc_V_22_1_fu_256">9, 2, 30, 60</column>
<column name="acc_V_23_1_fu_260">9, 2, 30, 60</column>
<column name="acc_V_24_1_fu_264">9, 2, 30, 60</column>
<column name="acc_V_25_1_fu_268">9, 2, 30, 60</column>
<column name="acc_V_26_1_fu_272">9, 2, 30, 60</column>
<column name="acc_V_27_1_fu_276">9, 2, 30, 60</column>
<column name="acc_V_28_1_fu_280">9, 2, 30, 60</column>
<column name="acc_V_29_1_fu_284">9, 2, 30, 60</column>
<column name="acc_V_2_1_fu_176">9, 2, 30, 60</column>
<column name="acc_V_30_1_fu_288">9, 2, 30, 60</column>
<column name="acc_V_31_1_fu_292">9, 2, 30, 60</column>
<column name="acc_V_32_1_fu_296">9, 2, 30, 60</column>
<column name="acc_V_3_1_fu_180">9, 2, 30, 60</column>
<column name="acc_V_4_1_fu_184">9, 2, 30, 60</column>
<column name="acc_V_5_1_fu_188">9, 2, 30, 60</column>
<column name="acc_V_6_1_fu_192">9, 2, 30, 60</column>
<column name="acc_V_7_1_fu_196">9, 2, 30, 60</column>
<column name="acc_V_8_1_fu_200">9, 2, 30, 60</column>
<column name="acc_V_9_1_fu_204">9, 2, 30, 60</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_164">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_V_0_1_fu_168">30, 0, 30, 0</column>
<column name="acc_V_10_1_fu_208">30, 0, 30, 0</column>
<column name="acc_V_11_1_fu_212">30, 0, 30, 0</column>
<column name="acc_V_12_1_fu_216">30, 0, 30, 0</column>
<column name="acc_V_13_1_fu_220">30, 0, 30, 0</column>
<column name="acc_V_14_1_fu_224">30, 0, 30, 0</column>
<column name="acc_V_15_1_fu_228">30, 0, 30, 0</column>
<column name="acc_V_16_1_fu_232">30, 0, 30, 0</column>
<column name="acc_V_17_1_fu_236">30, 0, 30, 0</column>
<column name="acc_V_18_1_fu_240">30, 0, 30, 0</column>
<column name="acc_V_19_1_fu_244">30, 0, 30, 0</column>
<column name="acc_V_1_1_fu_172">30, 0, 30, 0</column>
<column name="acc_V_20_1_fu_248">30, 0, 30, 0</column>
<column name="acc_V_21_1_fu_252">30, 0, 30, 0</column>
<column name="acc_V_22_1_fu_256">30, 0, 30, 0</column>
<column name="acc_V_23_1_fu_260">30, 0, 30, 0</column>
<column name="acc_V_24_1_fu_264">30, 0, 30, 0</column>
<column name="acc_V_25_1_fu_268">30, 0, 30, 0</column>
<column name="acc_V_26_1_fu_272">30, 0, 30, 0</column>
<column name="acc_V_27_1_fu_276">30, 0, 30, 0</column>
<column name="acc_V_28_1_fu_280">30, 0, 30, 0</column>
<column name="acc_V_29_1_fu_284">30, 0, 30, 0</column>
<column name="acc_V_2_1_fu_176">30, 0, 30, 0</column>
<column name="acc_V_30_1_fu_288">30, 0, 30, 0</column>
<column name="acc_V_31_1_fu_292">30, 0, 30, 0</column>
<column name="acc_V_32_1_fu_296">30, 0, 30, 0</column>
<column name="acc_V_3_1_fu_180">30, 0, 30, 0</column>
<column name="acc_V_4_1_fu_184">30, 0, 30, 0</column>
<column name="acc_V_5_1_fu_188">30, 0, 30, 0</column>
<column name="acc_V_6_1_fu_192">30, 0, 30, 0</column>
<column name="acc_V_7_1_fu_196">30, 0, 30, 0</column>
<column name="acc_V_8_1_fu_200">30, 0, 30, 0</column>
<column name="acc_V_9_1_fu_204">30, 0, 30, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_164">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, correlator_Pipeline_Initialization_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, correlator_Pipeline_Initialization_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, correlator_Pipeline_Initialization_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, correlator_Pipeline_Initialization_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, correlator_Pipeline_Initialization_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, correlator_Pipeline_Initialization_loop, return value</column>
<column name="acc_V_32_0">in, 30, ap_none, acc_V_32_0, scalar</column>
<column name="acc_V_31_0">in, 30, ap_none, acc_V_31_0, scalar</column>
<column name="acc_V_30_0">in, 30, ap_none, acc_V_30_0, scalar</column>
<column name="acc_V_29_0">in, 30, ap_none, acc_V_29_0, scalar</column>
<column name="acc_V_28_0">in, 30, ap_none, acc_V_28_0, scalar</column>
<column name="acc_V_27_0">in, 30, ap_none, acc_V_27_0, scalar</column>
<column name="acc_V_26_0">in, 30, ap_none, acc_V_26_0, scalar</column>
<column name="acc_V_25_0">in, 30, ap_none, acc_V_25_0, scalar</column>
<column name="acc_V_24_0">in, 30, ap_none, acc_V_24_0, scalar</column>
<column name="acc_V_23_0">in, 30, ap_none, acc_V_23_0, scalar</column>
<column name="acc_V_22_0">in, 30, ap_none, acc_V_22_0, scalar</column>
<column name="acc_V_21_0">in, 30, ap_none, acc_V_21_0, scalar</column>
<column name="acc_V_20_0">in, 30, ap_none, acc_V_20_0, scalar</column>
<column name="acc_V_19_0">in, 30, ap_none, acc_V_19_0, scalar</column>
<column name="acc_V_18_0">in, 30, ap_none, acc_V_18_0, scalar</column>
<column name="acc_V_17_0">in, 30, ap_none, acc_V_17_0, scalar</column>
<column name="acc_V_16_0">in, 30, ap_none, acc_V_16_0, scalar</column>
<column name="acc_V_15_0">in, 30, ap_none, acc_V_15_0, scalar</column>
<column name="acc_V_14_0">in, 30, ap_none, acc_V_14_0, scalar</column>
<column name="acc_V_13_0">in, 30, ap_none, acc_V_13_0, scalar</column>
<column name="acc_V_12_0">in, 30, ap_none, acc_V_12_0, scalar</column>
<column name="acc_V_11_0">in, 30, ap_none, acc_V_11_0, scalar</column>
<column name="acc_V_10_0">in, 30, ap_none, acc_V_10_0, scalar</column>
<column name="acc_V_9_0">in, 30, ap_none, acc_V_9_0, scalar</column>
<column name="acc_V_8_0">in, 30, ap_none, acc_V_8_0, scalar</column>
<column name="acc_V_7_0">in, 30, ap_none, acc_V_7_0, scalar</column>
<column name="acc_V_6_0">in, 30, ap_none, acc_V_6_0, scalar</column>
<column name="acc_V_5_0">in, 30, ap_none, acc_V_5_0, scalar</column>
<column name="acc_V_4_0">in, 30, ap_none, acc_V_4_0, scalar</column>
<column name="acc_V_3_0">in, 30, ap_none, acc_V_3_0, scalar</column>
<column name="acc_V_2_0">in, 30, ap_none, acc_V_2_0, scalar</column>
<column name="acc_V_1_0">in, 30, ap_none, acc_V_1_0, scalar</column>
<column name="acc_V_0_0">in, 30, ap_none, acc_V_0_0, scalar</column>
<column name="acc_V_32_1_out">out, 30, ap_vld, acc_V_32_1_out, pointer</column>
<column name="acc_V_32_1_out_ap_vld">out, 1, ap_vld, acc_V_32_1_out, pointer</column>
<column name="acc_V_31_1_out">out, 30, ap_vld, acc_V_31_1_out, pointer</column>
<column name="acc_V_31_1_out_ap_vld">out, 1, ap_vld, acc_V_31_1_out, pointer</column>
<column name="acc_V_30_1_out">out, 30, ap_vld, acc_V_30_1_out, pointer</column>
<column name="acc_V_30_1_out_ap_vld">out, 1, ap_vld, acc_V_30_1_out, pointer</column>
<column name="acc_V_29_1_out">out, 30, ap_vld, acc_V_29_1_out, pointer</column>
<column name="acc_V_29_1_out_ap_vld">out, 1, ap_vld, acc_V_29_1_out, pointer</column>
<column name="acc_V_28_1_out">out, 30, ap_vld, acc_V_28_1_out, pointer</column>
<column name="acc_V_28_1_out_ap_vld">out, 1, ap_vld, acc_V_28_1_out, pointer</column>
<column name="acc_V_27_1_out">out, 30, ap_vld, acc_V_27_1_out, pointer</column>
<column name="acc_V_27_1_out_ap_vld">out, 1, ap_vld, acc_V_27_1_out, pointer</column>
<column name="acc_V_26_1_out">out, 30, ap_vld, acc_V_26_1_out, pointer</column>
<column name="acc_V_26_1_out_ap_vld">out, 1, ap_vld, acc_V_26_1_out, pointer</column>
<column name="acc_V_25_1_out">out, 30, ap_vld, acc_V_25_1_out, pointer</column>
<column name="acc_V_25_1_out_ap_vld">out, 1, ap_vld, acc_V_25_1_out, pointer</column>
<column name="acc_V_24_1_out">out, 30, ap_vld, acc_V_24_1_out, pointer</column>
<column name="acc_V_24_1_out_ap_vld">out, 1, ap_vld, acc_V_24_1_out, pointer</column>
<column name="acc_V_23_1_out">out, 30, ap_vld, acc_V_23_1_out, pointer</column>
<column name="acc_V_23_1_out_ap_vld">out, 1, ap_vld, acc_V_23_1_out, pointer</column>
<column name="acc_V_22_1_out">out, 30, ap_vld, acc_V_22_1_out, pointer</column>
<column name="acc_V_22_1_out_ap_vld">out, 1, ap_vld, acc_V_22_1_out, pointer</column>
<column name="acc_V_21_1_out">out, 30, ap_vld, acc_V_21_1_out, pointer</column>
<column name="acc_V_21_1_out_ap_vld">out, 1, ap_vld, acc_V_21_1_out, pointer</column>
<column name="acc_V_20_1_out">out, 30, ap_vld, acc_V_20_1_out, pointer</column>
<column name="acc_V_20_1_out_ap_vld">out, 1, ap_vld, acc_V_20_1_out, pointer</column>
<column name="acc_V_19_1_out">out, 30, ap_vld, acc_V_19_1_out, pointer</column>
<column name="acc_V_19_1_out_ap_vld">out, 1, ap_vld, acc_V_19_1_out, pointer</column>
<column name="acc_V_18_1_out">out, 30, ap_vld, acc_V_18_1_out, pointer</column>
<column name="acc_V_18_1_out_ap_vld">out, 1, ap_vld, acc_V_18_1_out, pointer</column>
<column name="acc_V_17_1_out">out, 30, ap_vld, acc_V_17_1_out, pointer</column>
<column name="acc_V_17_1_out_ap_vld">out, 1, ap_vld, acc_V_17_1_out, pointer</column>
<column name="acc_V_16_1_out">out, 30, ap_vld, acc_V_16_1_out, pointer</column>
<column name="acc_V_16_1_out_ap_vld">out, 1, ap_vld, acc_V_16_1_out, pointer</column>
<column name="acc_V_15_1_out">out, 30, ap_vld, acc_V_15_1_out, pointer</column>
<column name="acc_V_15_1_out_ap_vld">out, 1, ap_vld, acc_V_15_1_out, pointer</column>
<column name="acc_V_14_1_out">out, 30, ap_vld, acc_V_14_1_out, pointer</column>
<column name="acc_V_14_1_out_ap_vld">out, 1, ap_vld, acc_V_14_1_out, pointer</column>
<column name="acc_V_13_1_out">out, 30, ap_vld, acc_V_13_1_out, pointer</column>
<column name="acc_V_13_1_out_ap_vld">out, 1, ap_vld, acc_V_13_1_out, pointer</column>
<column name="acc_V_12_1_out">out, 30, ap_vld, acc_V_12_1_out, pointer</column>
<column name="acc_V_12_1_out_ap_vld">out, 1, ap_vld, acc_V_12_1_out, pointer</column>
<column name="acc_V_11_1_out">out, 30, ap_vld, acc_V_11_1_out, pointer</column>
<column name="acc_V_11_1_out_ap_vld">out, 1, ap_vld, acc_V_11_1_out, pointer</column>
<column name="acc_V_10_1_out">out, 30, ap_vld, acc_V_10_1_out, pointer</column>
<column name="acc_V_10_1_out_ap_vld">out, 1, ap_vld, acc_V_10_1_out, pointer</column>
<column name="acc_V_9_1_out">out, 30, ap_vld, acc_V_9_1_out, pointer</column>
<column name="acc_V_9_1_out_ap_vld">out, 1, ap_vld, acc_V_9_1_out, pointer</column>
<column name="acc_V_8_1_out">out, 30, ap_vld, acc_V_8_1_out, pointer</column>
<column name="acc_V_8_1_out_ap_vld">out, 1, ap_vld, acc_V_8_1_out, pointer</column>
<column name="acc_V_7_1_out">out, 30, ap_vld, acc_V_7_1_out, pointer</column>
<column name="acc_V_7_1_out_ap_vld">out, 1, ap_vld, acc_V_7_1_out, pointer</column>
<column name="acc_V_6_1_out">out, 30, ap_vld, acc_V_6_1_out, pointer</column>
<column name="acc_V_6_1_out_ap_vld">out, 1, ap_vld, acc_V_6_1_out, pointer</column>
<column name="acc_V_5_1_out">out, 30, ap_vld, acc_V_5_1_out, pointer</column>
<column name="acc_V_5_1_out_ap_vld">out, 1, ap_vld, acc_V_5_1_out, pointer</column>
<column name="acc_V_4_1_out">out, 30, ap_vld, acc_V_4_1_out, pointer</column>
<column name="acc_V_4_1_out_ap_vld">out, 1, ap_vld, acc_V_4_1_out, pointer</column>
<column name="acc_V_3_1_out">out, 30, ap_vld, acc_V_3_1_out, pointer</column>
<column name="acc_V_3_1_out_ap_vld">out, 1, ap_vld, acc_V_3_1_out, pointer</column>
<column name="acc_V_2_1_out">out, 30, ap_vld, acc_V_2_1_out, pointer</column>
<column name="acc_V_2_1_out_ap_vld">out, 1, ap_vld, acc_V_2_1_out, pointer</column>
<column name="acc_V_1_1_out">out, 30, ap_vld, acc_V_1_1_out, pointer</column>
<column name="acc_V_1_1_out_ap_vld">out, 1, ap_vld, acc_V_1_1_out, pointer</column>
<column name="acc_V_0_1_out">out, 30, ap_vld, acc_V_0_1_out, pointer</column>
<column name="acc_V_0_1_out_ap_vld">out, 1, ap_vld, acc_V_0_1_out, pointer</column>
</table>
</item>
</section>
</profile>
