INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
