#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 16 13:09:13 2022
# Process ID: 20720
# Current directory: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1
# Command line: vivado.exe -log BTN_LED_Linux_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BTN_LED_Linux_wrapper.tcl -notrace
# Log file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper.vdi
# Journal file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1\vivado.jou
# Running On: DESKTOP-8DKIKNE, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 32, Host memory: 34299 MB
#-----------------------------------------------------------
source BTN_LED_Linux_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top BTN_LED_Linux_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_gpio_1_0/BTN_LED_Linux_axi_gpio_1_0.dcp' for cell 'BTN_LED_Linux_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_timer_0_0/BTN_LED_Linux_axi_timer_0_0.dcp' for cell 'BTN_LED_Linux_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_timer_1_0/BTN_LED_Linux_axi_timer_1_0.dcp' for cell 'BTN_LED_Linux_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_rst_ps8_0_99M_0/BTN_LED_Linux_rst_ps8_0_99M_0.dcp' for cell 'BTN_LED_Linux_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_zynq_ultra_ps_e_0_0/BTN_LED_Linux_zynq_ultra_ps_e_0_0.dcp' for cell 'BTN_LED_Linux_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_xbar_0/BTN_LED_Linux_xbar_0.dcp' for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_ds_0/BTN_LED_Linux_auto_ds_0.dcp' for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_pc_0/BTN_LED_Linux_auto_pc_0.dcp' for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_ds_1/BTN_LED_Linux_auto_ds_1.dcp' for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_pc_1/BTN_LED_Linux_auto_pc_1.dcp' for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1804.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_zynq_ultra_ps_e_0_0/BTN_LED_Linux_zynq_ultra_ps_e_0_0.xdc] for cell 'BTN_LED_Linux_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_zynq_ultra_ps_e_0_0/BTN_LED_Linux_zynq_ultra_ps_e_0_0.xdc] for cell 'BTN_LED_Linux_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_gpio_1_0/BTN_LED_Linux_axi_gpio_1_0_board.xdc] for cell 'BTN_LED_Linux_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_gpio_1_0/BTN_LED_Linux_axi_gpio_1_0_board.xdc] for cell 'BTN_LED_Linux_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_gpio_1_0/BTN_LED_Linux_axi_gpio_1_0.xdc] for cell 'BTN_LED_Linux_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_gpio_1_0/BTN_LED_Linux_axi_gpio_1_0.xdc] for cell 'BTN_LED_Linux_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_timer_0_0/BTN_LED_Linux_axi_timer_0_0.xdc] for cell 'BTN_LED_Linux_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_timer_0_0/BTN_LED_Linux_axi_timer_0_0.xdc] for cell 'BTN_LED_Linux_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_timer_1_0/BTN_LED_Linux_axi_timer_1_0.xdc] for cell 'BTN_LED_Linux_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_axi_timer_1_0/BTN_LED_Linux_axi_timer_1_0.xdc] for cell 'BTN_LED_Linux_i/axi_timer_1/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_rst_ps8_0_99M_0/BTN_LED_Linux_rst_ps8_0_99M_0_board.xdc] for cell 'BTN_LED_Linux_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_rst_ps8_0_99M_0/BTN_LED_Linux_rst_ps8_0_99M_0_board.xdc] for cell 'BTN_LED_Linux_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_rst_ps8_0_99M_0/BTN_LED_Linux_rst_ps8_0_99M_0.xdc] for cell 'BTN_LED_Linux_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_rst_ps8_0_99M_0/BTN_LED_Linux_rst_ps8_0_99M_0.xdc] for cell 'BTN_LED_Linux_i/rst_ps8_0_99M/U0'
Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn_i[0]'. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_i[1]'. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_i[2]'. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_i[3]'. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_ds_0/BTN_LED_Linux_auto_ds_0_clocks.xdc] for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_ds_0/BTN_LED_Linux_auto_ds_0_clocks.xdc] for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_ds_1/BTN_LED_Linux_auto_ds_1_clocks.xdc] for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.gen/sources_1/bd/BTN_LED_Linux/ip/BTN_LED_Linux_auto_ds_1/BTN_LED_Linux_auto_ds_1_clocks.xdc] for cell 'BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1944.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

21 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1944.129 ; gain = 308.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1978.047 ; gain = 33.918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179751fd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2269.000 ; gain = 290.953

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance BTN_LED_Linux_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance BTN_LED_Linux_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 1153 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18c17ede8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.619 . Memory (MB): peak = 2588.328 ; gain = 0.027
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 312 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b758f1c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 2588.328 ; gain = 0.027
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22161ba1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.328 ; gain = 0.027
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 387 cells
INFO: [Opt 31-1021] In phase Sweep, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 22161ba1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.328 ; gain = 0.027
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22161ba1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.328 ; gain = 0.027
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22161ba1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.328 ; gain = 0.027
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |             312  |                                             54  |
|  Constant propagation         |               0  |              16  |                                             54  |
|  Sweep                        |               0  |             387  |                                            193  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2588.328 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26d20372e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.328 ; gain = 0.027

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 26d20372e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2588.328 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26d20372e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2588.328 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2588.328 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 26d20372e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2588.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.328 ; gain = 644.199
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2588.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BTN_LED_Linux_wrapper_drc_opted.rpt -pb BTN_LED_Linux_wrapper_drc_opted.pb -rpx BTN_LED_Linux_wrapper_drc_opted.rpx
Command: report_drc -file BTN_LED_Linux_wrapper_drc_opted.rpt -pb BTN_LED_Linux_wrapper_drc_opted.pb -rpx BTN_LED_Linux_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 4305.188 ; gain = 1716.859
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b85424da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4305.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169344b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.871 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c961b5ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c961b5ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c961b5ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 24f3fb483

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 24f3fb483

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 24f3fb483

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 261b2b5c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 261b2b5c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 261b2b5c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 198bacb22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 198bacb22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 198bacb22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 156 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 56 nets or LUTs. Breaked 0 LUT, combined 56 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4305.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             56  |                    57  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1df4fd28c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 18b3c24ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18b3c24ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d54f386c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fdaa3931

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 12c5a81d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 10f057ed8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 17ef6b2f8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 17ef6b2f8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1a3d1cc25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 254cdb109

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 17a784c4a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17a784c4a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1890f8891

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.376 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13c684065

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Place 46-35] Processed net BTN_LED_Linux_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1070 loads.
INFO: [Place 46-45] Replicated bufg driver BTN_LED_Linux_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11d6d167f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ab87992

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.376. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e87cfbe2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e87cfbe2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29db71f75

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29db71f75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 29db71f75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4305.188 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25ce4cd77

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4305.188 ; gain = 0.000
Ending Placer Task | Checksum: 182c21753

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BTN_LED_Linux_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BTN_LED_Linux_wrapper_utilization_placed.rpt -pb BTN_LED_Linux_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BTN_LED_Linux_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4305.188 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc0f9a42 ConstDB: 0 ShapeSum: 1178597e RouteDB: b53a2393
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 4305.188 ; gain = 0.000
Post Restoration Checksum: NetGraph: 28758c0d NumContArr: 774e0272 Constraints: 441f9079 Timing: 0
Phase 1 Build RT Design | Checksum: e3e31ef8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e3e31ef8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e3e31ef8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17d706f28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22b852e9f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.456  | TNS=0.000  | WHS=-0.093 | THS=-30.073|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6093
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4706
  Number of Partially Routed Nets     = 1387
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a56d6da0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a56d6da0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1be84b5a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1264
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.131  | TNS=0.000  | WHS=-0.004 | THS=-0.004 |

Phase 4.1 Global Iteration 0 | Checksum: 256c73072

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2193097c6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2193097c6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f2bcbcf2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.131  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1f2bcbcf2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f2bcbcf2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1f2bcbcf2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14bd15e4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.131  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f44b2dae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4305.188 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1f44b2dae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.483163 %
  Global Horizontal Routing Utilization  = 0.557884 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bb22ba4a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bb22ba4a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bb22ba4a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1bb22ba4a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4305.188 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.131  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1bb22ba4a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 4305.188 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.569 . Memory (MB): peak = 4305.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BTN_LED_Linux_wrapper_drc_routed.rpt -pb BTN_LED_Linux_wrapper_drc_routed.pb -rpx BTN_LED_Linux_wrapper_drc_routed.rpx
Command: report_drc -file BTN_LED_Linux_wrapper_drc_routed.rpt -pb BTN_LED_Linux_wrapper_drc_routed.pb -rpx BTN_LED_Linux_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BTN_LED_Linux_wrapper_methodology_drc_routed.rpt -pb BTN_LED_Linux_wrapper_methodology_drc_routed.pb -rpx BTN_LED_Linux_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BTN_LED_Linux_wrapper_methodology_drc_routed.rpt -pb BTN_LED_Linux_wrapper_methodology_drc_routed.pb -rpx BTN_LED_Linux_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/impl_1/BTN_LED_Linux_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file BTN_LED_Linux_wrapper_power_routed.rpt -pb BTN_LED_Linux_wrapper_power_summary_routed.pb -rpx BTN_LED_Linux_wrapper_power_routed.rpx
Command: report_power -file BTN_LED_Linux_wrapper_power_routed.rpt -pb BTN_LED_Linux_wrapper_power_summary_routed.pb -rpx BTN_LED_Linux_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BTN_LED_Linux_wrapper_route_status.rpt -pb BTN_LED_Linux_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file BTN_LED_Linux_wrapper_timing_summary_routed.rpt -pb BTN_LED_Linux_wrapper_timing_summary_routed.pb -rpx BTN_LED_Linux_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file BTN_LED_Linux_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BTN_LED_Linux_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BTN_LED_Linux_wrapper_bus_skew_routed.rpt -pb BTN_LED_Linux_wrapper_bus_skew_routed.pb -rpx BTN_LED_Linux_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 16 13:11:19 2022...
