

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_7_x0'
================================================================
* Date:           Sun Sep 18 12:10:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14853|    14853|  49.505 us|  49.505 us|  14853|  14853|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_7_x0_loop_1_C_drain_IO_L1_out_7_x0_loop_2                                |    10240|    10240|        10|          -|          -|  1024|        no|
        | + C_drain_IO_L1_out_7_x0_loop_3                                                             |        6|        6|         5|          2|          1|     2|       yes|
        |- C_drain_IO_L1_out_7_x0_loop_4_C_drain_IO_L1_out_7_x0_loop_5_C_drain_IO_L1_out_7_x0_loop_6  |     4610|     4610|         4|          1|          1|  4608|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 2, D = 5, States = { 4 5 6 7 8 }
  Pipeline-1 : II = 1, D = 4, States = { 10 12 11 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 2 
10 --> 14 12 
11 --> 13 
12 --> 11 
13 --> 10 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0114, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0113, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_4_0_x087, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:4209]   --->   Operation 18 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:4211]   --->   Operation 19 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln4209 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:4209]   --->   Operation 20 'specmemcore' 'specmemcore_ln4209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln4210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:4210]   --->   Operation 21 'specmemcore' 'specmemcore_ln4210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_24 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'buf_data_split_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln4217 = br void" [./dut.cpp:4217]   --->   Operation 24 'br' 'br_ln4217' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void"   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_297, void"   --->   Operation 26 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_248, void"   --->   Operation 27 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 28 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 29 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 30 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.63ns)   --->   "%icmp_ln89058 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 32 'icmp' 'icmp_ln89058' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89058, i5 0, i5 %c7_V"   --->   Operation 33 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.30ns)   --->   "%select_ln890_297 = select i1 %icmp_ln89058, i7 %add_ln691, i7 %c6_V"   --->   Operation 34 'select' 'select_ln890_297' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_297, i32 1, i32 5"   --->   Operation 35 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_297"   --->   Operation 36 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:4223]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln4223 = zext i10 %tmp_s" [./dut.cpp:4223]   --->   Operation 38 'zext' 'zext_ln4223' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln4223" [./dut.cpp:4223]   --->   Operation 39 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:4223]   --->   Operation 40 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln4240 = br void %.preheader.preheader" [./dut.cpp:4240]   --->   Operation 41 'br' 'br_ln4240' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_7_x0_loop_1_C_drain_IO_L1_out_7_x0_loop_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 44 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln4219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [./dut.cpp:4219]   --->   Operation 45 'specloopname' 'specloopname_ln4219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:4223]   --->   Operation 46 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_25 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 47 'getelementptr' 'buf_data_split_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln4224 = br void" [./dut.cpp:4224]   --->   Operation 48 'br' 'br_ln4224' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.04>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_249, void %ifFalse, i2 0, void %.split11"   --->   Operation 49 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %ifFalse, i64 %buf_data_V, void %.split11"   --->   Operation 50 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.43ns)   --->   "%add_ln691_249 = add i2 %n_V, i2 1"   --->   Operation 51 'add' 'add_ln691_249' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln4224 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:4224]   --->   Operation 54 'br' 'br_ln4224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 55 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_26 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:4225]   --->   Operation 57 'getelementptr' 'buf_data_split_V_addr_26' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln4225 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_26" [./dut.cpp:4225]   --->   Operation 58 'store' 'store_ln4225' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 59 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.34ns)   --->   "%icmp_ln878_6 = icmp_eq  i2 %add_ln691_249, i2 2"   --->   Operation 60 'icmp' 'icmp_ln878_6' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_6, void %ifFalse, void %ifTrue"   --->   Operation 61 'br' 'br_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448"   --->   Operation 63 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_157"   --->   Operation 64 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 65 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_4_0_x087" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'tmp' <Predicate = (!icmp_ln878 & icmp_ln878_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln4235 = store i32 %tmp, i1 %buf_data_split_V_addr_25" [./dut.cpp:4235]   --->   Operation 67 'store' 'store_ln4235' <Predicate = (!icmp_ln878 & icmp_ln878_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 68 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_24"   --->   Operation 68 'load' 'v2_V' <Predicate = (icmp_ln878_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 69 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_24"   --->   Operation 69 'load' 'v2_V' <Predicate = (icmp_ln878_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 70 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 70 'load' 'v1_V' <Predicate = (icmp_ln878_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 71 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 71 'load' 'v1_V' <Predicate = (icmp_ln878_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 72 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.20ns)   --->   "%store_ln4237 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:4237]   --->   Operation 73 'store' 'store_ln4237' <Predicate = (icmp_ln878_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 74 'br' 'br_ln0' <Predicate = (icmp_ln878_6)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.70>
ST_9 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln691_248 = add i5 %select_ln890, i5 1"   --->   Operation 75 'add' 'add_ln691_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.31>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i13 %add_ln890_118, void, i13 0, void %.preheader.preheader.preheader"   --->   Operation 77 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_298, void, i4 4, void %.preheader.preheader.preheader"   --->   Operation 78 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_302, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 79 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_301, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 80 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%c6_V_62 = phi i6 %add_ln691_250, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 81 'phi' 'c6_V_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.75ns)   --->   "%add_ln890_118 = add i13 %indvar_flatten22, i13 1"   --->   Operation 82 'add' 'add_ln890_118' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.64ns)   --->   "%icmp_ln890_185 = icmp_eq  i13 %indvar_flatten22, i13 4608"   --->   Operation 83 'icmp' 'icmp_ln890_185' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_185, void %.preheader, void"   --->   Operation 84 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln691_246 = add i4 %c4_V, i4 1"   --->   Operation 85 'add' 'add_ln691_246' <Predicate = (!icmp_ln890_185)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_7_x0_loop_4_C_drain_IO_L1_out_7_x0_loop_5_C_drain_IO_L1_out_7_x0_loop_6_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4608, i64 4608, i64 4608"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln890_186 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 88 'icmp' 'icmp_ln890_186' <Predicate = (!icmp_ln890_185)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln4240 = select i1 %icmp_ln890_186, i5 0, i5 %c5_V" [./dut.cpp:4240]   --->   Operation 89 'select' 'select_ln4240' <Predicate = (!icmp_ln890_185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_246, i4 4"   --->   Operation 90 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_185)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.65ns)   --->   "%cmp_i_i59 = icmp_eq  i4 %c4_V, i4 4"   --->   Operation 91 'icmp' 'cmp_i_i59' <Predicate = (!icmp_ln890_185)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln4240_1 = select i1 %icmp_ln890_186, i1 %cmp_i_i_mid1, i1 %cmp_i_i59" [./dut.cpp:4240]   --->   Operation 92 'select' 'select_ln4240_1' <Predicate = (!icmp_ln890_185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln4240)   --->   "%xor_ln4240 = xor i1 %icmp_ln890_186, i1 1" [./dut.cpp:4240]   --->   Operation 93 'xor' 'xor_ln4240' <Predicate = (!icmp_ln890_185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.61ns)   --->   "%icmp_ln890_187 = icmp_eq  i6 %c6_V_62, i6 32"   --->   Operation 94 'icmp' 'icmp_ln890_187' <Predicate = (!icmp_ln890_185)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln4240 = and i1 %icmp_ln890_187, i1 %xor_ln4240" [./dut.cpp:4240]   --->   Operation 95 'and' 'and_ln4240' <Predicate = (!icmp_ln890_185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.35ns)   --->   "%select_ln890_298 = select i1 %icmp_ln890_186, i4 %add_ln691_246, i4 %c4_V"   --->   Operation 96 'select' 'select_ln890_298' <Predicate = (!icmp_ln890_185)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln691_247 = add i5 %select_ln4240, i5 1"   --->   Operation 97 'add' 'add_ln691_247' <Predicate = (!icmp_ln890_185)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_7_x0_loop_5_C_drain_IO_L1_out_7_x0_loop_6_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_299)   --->   "%or_ln890 = or i1 %and_ln4240, i1 %icmp_ln890_186"   --->   Operation 99 'or' 'or_ln890' <Predicate = (!icmp_ln890_185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_299 = select i1 %or_ln890, i6 0, i6 %c6_V_62"   --->   Operation 100 'select' 'select_ln890_299' <Predicate = (!icmp_ln890_185)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln4248)   --->   "%trunc_ln4248 = trunc i5 %add_ln691_247" [./dut.cpp:4248]   --->   Operation 101 'trunc' 'trunc_ln4248' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln4248)   --->   "%trunc_ln4248_1 = trunc i5 %c5_V" [./dut.cpp:4248]   --->   Operation 102 'trunc' 'trunc_ln4248_1' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln4248)   --->   "%select_ln4240_2 = select i1 %icmp_ln890_186, i4 0, i4 %trunc_ln4248_1" [./dut.cpp:4240]   --->   Operation 103 'select' 'select_ln4240_2' <Predicate = (!icmp_ln890_185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln4248)   --->   "%select_ln890_300 = select i1 %and_ln4240, i4 %trunc_ln4248, i4 %select_ln4240_2"   --->   Operation 104 'select' 'select_ln890_300' <Predicate = (!icmp_ln890_185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln4248)   --->   "%tmp_140_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_300, i5 0"   --->   Operation 105 'bitconcatenate' 'tmp_140_cast' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.27ns)   --->   "%select_ln890_301 = select i1 %and_ln4240, i5 %add_ln691_247, i5 %select_ln4240"   --->   Operation 106 'select' 'select_ln890_301' <Predicate = (!icmp_ln890_185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln4248)   --->   "%zext_ln4248 = zext i6 %select_ln890_299" [./dut.cpp:4248]   --->   Operation 107 'zext' 'zext_ln4248' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln4248 = add i9 %tmp_140_cast, i9 %zext_ln4248" [./dut.cpp:4248]   --->   Operation 108 'add' 'add_ln4248' <Predicate = (!icmp_ln890_185)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln4248_1 = zext i9 %add_ln4248" [./dut.cpp:4248]   --->   Operation 109 'zext' 'zext_ln4248_1' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%local_C_V_addr_10 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln4248_1" [./dut.cpp:4248]   --->   Operation 110 'getelementptr' 'local_C_V_addr_10' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln4245 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:4245]   --->   Operation 111 'specpipeline' 'specpipeline_ln4245' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln4245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_163" [./dut.cpp:4245]   --->   Operation 112 'specloopname' 'specloopname_ln4245' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln4247 = br i1 %select_ln4240_1, void, void" [./dut.cpp:4247]   --->   Operation 113 'br' 'br_ln4247' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln691_250 = add i6 %select_ln890_299, i6 1"   --->   Operation 114 'add' 'add_ln691_250' <Predicate = (!icmp_ln890_185)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.73ns)   --->   "%add_ln890_117 = add i11 %indvar_flatten8, i11 1"   --->   Operation 115 'add' 'add_ln890_117' <Predicate = (!icmp_ln890_185)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln890_302 = select i1 %icmp_ln890_186, i11 1, i11 %add_ln890_117"   --->   Operation 116 'select' 'select_ln890_302' <Predicate = (!icmp_ln890_185)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 4> <Delay = 1.21>
ST_11 : Operation 117 [1/1] (1.21ns)   --->   "%tmp_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0114" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'tmp_8' <Predicate = (!icmp_ln890_185 & !select_ln4240_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_185 & !select_ln4240_1)> <Delay = 0.38>
ST_11 : Operation 119 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_10" [./dut.cpp:4248]   --->   Operation 119 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_185 & select_ln4240_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln4249 = br void" [./dut.cpp:4249]   --->   Operation 120 'br' 'br_ln4249' <Predicate = (!icmp_ln890_185 & select_ln4240_1)> <Delay = 0.38>

State 12 <SV = 3> <Delay = 1.20>
ST_12 : Operation 121 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_10" [./dut.cpp:4248]   --->   Operation 121 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_185 & select_ln4240_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 13 <SV = 5> <Delay = 1.21>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%fifo_data_10 = phi i64 %local_C_V_load, void, i64 %tmp_8, void"   --->   Operation 122 'phi' 'fifo_data_10' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0113, i64 %fifo_data_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'write' 'write_ln174' <Predicate = (!icmp_ln890_185)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln890_185)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln4256 = ret" [./dut.cpp:4256]   --->   Operation 125 'ret' 'ret_ln4256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_5_x0114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_4_x0113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_4_0_x087]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
local_C_V                (alloca           ) [ 001111111111110]
buf_data_split_V         (alloca           ) [ 001111111100000]
specmemcore_ln4209       (specmemcore      ) [ 000000000000000]
specmemcore_ln4210       (specmemcore      ) [ 000000000000000]
buf_data_split_V_addr    (getelementptr    ) [ 001111111100000]
buf_data_split_V_addr_24 (getelementptr    ) [ 001111111100000]
br_ln4217                (br               ) [ 011111111100000]
indvar_flatten           (phi              ) [ 001000000000000]
c6_V                     (phi              ) [ 001000000000000]
c7_V                     (phi              ) [ 001000000000000]
add_ln890                (add              ) [ 011111111100000]
icmp_ln890               (icmp             ) [ 001111111111110]
br_ln890                 (br               ) [ 000000000000000]
add_ln691                (add              ) [ 000000000000000]
icmp_ln89058             (icmp             ) [ 000000000000000]
select_ln890             (select           ) [ 000111111100000]
select_ln890_297         (select           ) [ 011111111100000]
conv_i113_mid2_v         (partselect       ) [ 000000000000000]
trunc_ln890              (trunc            ) [ 000100000000000]
tmp_s                    (bitconcatenate   ) [ 000000000000000]
zext_ln4223              (zext             ) [ 000000000000000]
local_C_V_addr           (getelementptr    ) [ 000111111000000]
br_ln4240                (br               ) [ 001111111111110]
specloopname_ln0         (specloopname     ) [ 000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
zext_ln890               (zext             ) [ 000000000000000]
specloopname_ln4219      (specloopname     ) [ 000000000000000]
buf_data_V               (load             ) [ 001111111100000]
buf_data_split_V_addr_25 (getelementptr    ) [ 000011111000000]
br_ln4224                (br               ) [ 001111111100000]
n_V                      (phi              ) [ 000011111000000]
p_Val2_s                 (phi              ) [ 000011111000000]
add_ln691_249            (add              ) [ 001111111100000]
icmp_ln878               (icmp             ) [ 001111111100000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
br_ln4224                (br               ) [ 000000000000000]
zext_ln878               (zext             ) [ 000000000000000]
trunc_ln674              (trunc            ) [ 000000000000000]
buf_data_split_V_addr_26 (getelementptr    ) [ 000000000000000]
store_ln4225             (store            ) [ 000000000000000]
r                        (partselect       ) [ 000001000000000]
icmp_ln878_6             (icmp             ) [ 000011111000000]
br_ln878                 (br               ) [ 000000000000000]
br_ln0                   (br               ) [ 001111111100000]
specpipeline_ln674       (specpipeline     ) [ 000000000000000]
specloopname_ln674       (specloopname     ) [ 000000000000000]
zext_ln1497              (zext             ) [ 001111111100000]
tmp                      (read             ) [ 000000000000000]
store_ln4235             (store            ) [ 000000000000000]
v2_V                     (load             ) [ 000010001000000]
v1_V                     (load             ) [ 000000000000000]
p_Result_s               (bitconcatenate   ) [ 000000000000000]
store_ln4237             (store            ) [ 000000000000000]
br_ln0                   (br               ) [ 000000000000000]
add_ln691_248            (add              ) [ 011111111100000]
br_ln0                   (br               ) [ 011111111100000]
indvar_flatten22         (phi              ) [ 000000000010000]
c4_V                     (phi              ) [ 000000000010000]
indvar_flatten8          (phi              ) [ 000000000010000]
c5_V                     (phi              ) [ 000000000010000]
c6_V_62                  (phi              ) [ 000000000010000]
add_ln890_118            (add              ) [ 001000000011110]
icmp_ln890_185           (icmp             ) [ 000000000011110]
br_ln890                 (br               ) [ 000000000000000]
add_ln691_246            (add              ) [ 000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
icmp_ln890_186           (icmp             ) [ 000000000000000]
select_ln4240            (select           ) [ 000000000000000]
cmp_i_i_mid1             (icmp             ) [ 000000000000000]
cmp_i_i59                (icmp             ) [ 000000000000000]
select_ln4240_1          (select           ) [ 000000000011110]
xor_ln4240               (xor              ) [ 000000000000000]
icmp_ln890_187           (icmp             ) [ 000000000000000]
and_ln4240               (and              ) [ 000000000000000]
select_ln890_298         (select           ) [ 001000000011110]
add_ln691_247            (add              ) [ 000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000]
or_ln890                 (or               ) [ 000000000000000]
select_ln890_299         (select           ) [ 000000000000000]
trunc_ln4248             (trunc            ) [ 000000000000000]
trunc_ln4248_1           (trunc            ) [ 000000000000000]
select_ln4240_2          (select           ) [ 000000000000000]
select_ln890_300         (select           ) [ 000000000000000]
tmp_140_cast             (bitconcatenate   ) [ 000000000000000]
select_ln890_301         (select           ) [ 001000000011110]
zext_ln4248              (zext             ) [ 000000000000000]
add_ln4248               (add              ) [ 000000000000000]
zext_ln4248_1            (zext             ) [ 000000000000000]
local_C_V_addr_10        (getelementptr    ) [ 000000000011100]
specpipeline_ln4245      (specpipeline     ) [ 000000000000000]
specloopname_ln4245      (specloopname     ) [ 000000000000000]
br_ln4247                (br               ) [ 000000000000000]
add_ln691_250            (add              ) [ 001000000011110]
add_ln890_117            (add              ) [ 000000000000000]
select_ln890_302         (select           ) [ 001000000011110]
tmp_8                    (read             ) [ 000000000011110]
br_ln0                   (br               ) [ 000000000011110]
local_C_V_load           (load             ) [ 000000000011110]
br_ln4249                (br               ) [ 000000000011110]
fifo_data_10             (phi              ) [ 000000000010010]
write_ln174              (write            ) [ 000000000000000]
br_ln0                   (br               ) [ 001000000011110]
ret_ln4256               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_5_x0114">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_5_x0114"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_4_x0113">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_4_x0113"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_4_0_x087">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_4_0_x087"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_104"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_448"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_7_x0_loop_1_C_drain_IO_L1_out_7_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_157"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_7_x0_loop_4_C_drain_IO_L1_out_7_x0_loop_5_C_drain_IO_L1_out_7_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_7_x0_loop_5_C_drain_IO_L1_out_7_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_163"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="local_C_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_data_split_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_8_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln174_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buf_data_split_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buf_data_split_V_addr_24_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_24/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="local_C_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="6"/>
<pin id="196" dir="0" index="4" bw="9" slack="0"/>
<pin id="197" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="1"/>
<pin id="199" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln4237/8 local_C_V_load/12 "/>
</bind>
</comp>

<comp id="173" class="1004" name="buf_data_split_V_addr_25_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_25/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buf_data_split_V_addr_26_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_26/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="5"/>
<pin id="192" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="195" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln4225/4 store_ln4235/5 v2_V/6 v1_V/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="local_C_V_addr_10_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_10/10 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvar_flatten_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="1"/>
<pin id="208" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="c6_V_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="1"/>
<pin id="219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="c6_V_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="c7_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="c7_V_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="5" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="n_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="n_V_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_Val2_s_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Val2_s_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="64" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten22_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="1"/>
<pin id="261" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten22_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/10 "/>
</bind>
</comp>

<comp id="270" class="1005" name="c4_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="c4_V_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="4" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten8_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="1"/>
<pin id="283" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten8_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/10 "/>
</bind>
</comp>

<comp id="292" class="1005" name="c5_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="c5_V_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/10 "/>
</bind>
</comp>

<comp id="303" class="1005" name="c6_V_62_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="1"/>
<pin id="305" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_62 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="c6_V_62_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_62/10 "/>
</bind>
</comp>

<comp id="314" class="1005" name="fifo_data_10_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="316" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_10 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="fifo_data_10_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="64" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_10/13 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_V local_C_V_load "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln890_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln890_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln691_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln89058_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89058/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln890_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln890_297_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_297/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="conv_i113_mid2_v_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="7" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="0" index="3" bw="4" slack="0"/>
<pin id="375" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i113_mid2_v/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln890_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln4223_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4223/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln890_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln691_249_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_249/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln878_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln878_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln674_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="r_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="0" index="2" bw="7" slack="0"/>
<pin id="427" dir="0" index="3" bw="7" slack="0"/>
<pin id="428" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln878_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_6/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln1497_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="1"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln691_248_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="3"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_248/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln890_118_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_118/10 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln890_185_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="13" slack="0"/>
<pin id="463" dir="0" index="1" bw="13" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_185/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln691_246_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_246/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln890_186_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_186/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln4240_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="5" slack="0"/>
<pin id="483" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4240/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="cmp_i_i_mid1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="cmp_i_i59_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i59/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln4240_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4240_1/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln4240_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln4240/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln890_187_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="0" index="1" bw="6" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_187/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln4240_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln4240/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln890_298_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="0" index="2" bw="4" slack="0"/>
<pin id="529" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_298/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln691_247_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_247/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_ln890_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln890_299_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_299/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln4248_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4248/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln4248_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4248_1/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln4240_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4240_2/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln890_300_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="0" index="2" bw="4" slack="0"/>
<pin id="573" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_300/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_140_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="9" slack="0"/>
<pin id="579" dir="0" index="1" bw="4" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140_cast/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln890_301_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_301/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln4248_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4248/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln4248_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="0" index="1" bw="6" slack="0"/>
<pin id="600" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4248/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln4248_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4248_1/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln691_250_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_250/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln890_117_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_117/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln890_302_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="11" slack="0"/>
<pin id="624" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_302/10 "/>
</bind>
</comp>

<comp id="628" class="1005" name="buf_data_split_V_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="6"/>
<pin id="630" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="buf_data_split_V_addr_24_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="5"/>
<pin id="635" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_24 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_ln890_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="0"/>
<pin id="640" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="643" class="1005" name="icmp_ln890_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln890_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="3"/>
<pin id="649" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="652" class="1005" name="select_ln890_297_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_297 "/>
</bind>
</comp>

<comp id="657" class="1005" name="trunc_ln890_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="662" class="1005" name="local_C_V_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="buf_data_split_V_addr_25_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_25 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln691_249_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_249 "/>
</bind>
</comp>

<comp id="678" class="1005" name="icmp_ln878_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="682" class="1005" name="r_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln878_6_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln1497_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="696" class="1005" name="v2_V_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="701" class="1005" name="add_ln691_248_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_248 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln890_118_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="0"/>
<pin id="708" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_118 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln890_185_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_185 "/>
</bind>
</comp>

<comp id="715" class="1005" name="select_ln4240_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln4240_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln890_298_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_298 "/>
</bind>
</comp>

<comp id="724" class="1005" name="select_ln890_301_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_301 "/>
</bind>
</comp>

<comp id="729" class="1005" name="local_C_V_addr_10_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="1"/>
<pin id="731" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_10 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln691_250_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_250 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln890_302_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_302 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_8_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="114" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="116" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="122" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="122" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="126" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="84" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="323"><net_src comp="317" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="327"><net_src comp="167" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="334"><net_src comp="210" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="210" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="221" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="232" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="232" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="348" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="342" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="221" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="362" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="362" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="354" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="370" pin="4"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="405"><net_src comp="243" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="243" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="243" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="421"><net_src comp="253" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="253" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="437"><net_src comp="401" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="447"><net_src comp="78" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="185" pin="7"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="167" pin=4"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="263" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="263" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="274" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="92" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="285" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="98" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="30" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="296" pin="4"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="467" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="274" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="84" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="473" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="487" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="473" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="307" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="102" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="473" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="467" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="274" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="479" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="519" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="473" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="307" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="533" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="296" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="473" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="106" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="557" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="519" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="553" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="561" pin="3"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="108" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="569" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="519" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="533" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="479" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="545" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="577" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="612"><net_src comp="545" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="112" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="285" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="473" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="32" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="145" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="636"><net_src comp="153" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="641"><net_src comp="330" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="646"><net_src comp="336" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="354" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="655"><net_src comp="362" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="660"><net_src comp="380" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="665"><net_src comp="161" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="671"><net_src comp="173" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="676"><net_src comp="401" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="681"><net_src comp="407" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="423" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="690"><net_src comp="433" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="439" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="699"><net_src comp="185" pin="7"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="704"><net_src comp="450" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="709"><net_src comp="455" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="714"><net_src comp="461" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="499" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="525" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="727"><net_src comp="585" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="732"><net_src comp="200" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="737"><net_src comp="608" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="742"><net_src comp="620" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="747"><net_src comp="132" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="317" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_4_x0113 | {13 }
 - Input state : 
	Port: C_drain_IO_L1_out_7_x0 : fifo_C_drain_C_drain_IO_L1_out_0_5_x0114 | {11 }
	Port: C_drain_IO_L1_out_7_x0 : fifo_C_drain_PE_4_0_x087 | {5 }
  - Chain level:
	State 1
		specmemcore_ln4209 : 1
		specmemcore_ln4210 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_24 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89058 : 1
		select_ln890 : 2
		select_ln890_297 : 2
		conv_i113_mid2_v : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln4223 : 5
		local_C_V_addr : 6
		buf_data_V : 7
	State 3
		buf_data_split_V_addr_25 : 1
	State 4
		add_ln691_249 : 1
		icmp_ln878 : 1
		br_ln4224 : 2
		zext_ln878 : 1
		trunc_ln674 : 1
		buf_data_split_V_addr_26 : 2
		store_ln4225 : 3
		r : 1
		icmp_ln878_6 : 2
		br_ln878 : 3
	State 5
	State 6
	State 7
	State 8
		p_Result_s : 1
		store_ln4237 : 2
	State 9
	State 10
		add_ln890_118 : 1
		icmp_ln890_185 : 1
		br_ln890 : 2
		add_ln691_246 : 1
		icmp_ln890_186 : 1
		select_ln4240 : 2
		cmp_i_i_mid1 : 2
		cmp_i_i59 : 1
		select_ln4240_1 : 3
		xor_ln4240 : 2
		icmp_ln890_187 : 1
		and_ln4240 : 2
		select_ln890_298 : 2
		add_ln691_247 : 3
		or_ln890 : 2
		select_ln890_299 : 2
		trunc_ln4248 : 4
		trunc_ln4248_1 : 1
		select_ln4240_2 : 2
		select_ln890_300 : 5
		tmp_140_cast : 6
		select_ln890_301 : 2
		zext_ln4248 : 3
		add_ln4248 : 4
		zext_ln4248_1 : 5
		local_C_V_addr_10 : 6
		br_ln4247 : 4
		add_ln691_250 : 3
		add_ln890_117 : 1
		select_ln890_302 : 2
	State 11
	State 12
	State 13
		write_ln174 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_330     |    0    |    18   |
|          |     add_ln691_fu_342     |    0    |    14   |
|          |   add_ln691_249_fu_401   |    0    |    9    |
|          |   add_ln691_248_fu_450   |    0    |    12   |
|    add   |   add_ln890_118_fu_455   |    0    |    20   |
|          |   add_ln691_246_fu_467   |    0    |    12   |
|          |   add_ln691_247_fu_533   |    0    |    12   |
|          |     add_ln4248_fu_597    |    0    |    16   |
|          |   add_ln691_250_fu_608   |    0    |    13   |
|          |   add_ln890_117_fu_614   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_336    |    0    |    11   |
|          |    icmp_ln89058_fu_348   |    0    |    9    |
|          |     icmp_ln878_fu_407    |    0    |    8    |
|          |    icmp_ln878_6_fu_433   |    0    |    8    |
|   icmp   |   icmp_ln890_185_fu_461  |    0    |    12   |
|          |   icmp_ln890_186_fu_473  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_487   |    0    |    9    |
|          |     cmp_i_i59_fu_493     |    0    |    9    |
|          |   icmp_ln890_187_fu_513  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |    select_ln890_fu_354   |    0    |    5    |
|          |  select_ln890_297_fu_362 |    0    |    7    |
|          |   select_ln4240_fu_479   |    0    |    5    |
|          |  select_ln4240_1_fu_499  |    0    |    2    |
|  select  |  select_ln890_298_fu_525 |    0    |    4    |
|          |  select_ln890_299_fu_545 |    0    |    6    |
|          |  select_ln4240_2_fu_561  |    0    |    4    |
|          |  select_ln890_300_fu_569 |    0    |    4    |
|          |  select_ln890_301_fu_585 |    0    |    5    |
|          |  select_ln890_302_fu_620 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln4240_fu_507    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln4240_fu_519    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_539     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_126     |    0    |    0    |
|          |     tmp_8_read_fu_132    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_138 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i113_mid2_v_fu_370 |    0    |    0    |
|          |         r_fu_423         |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_380    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_418    |    0    |    0    |
|          |    trunc_ln4248_fu_553   |    0    |    0    |
|          |   trunc_ln4248_1_fu_557  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_384       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_442    |    0    |    0    |
|          |    tmp_140_cast_fu_577   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln4223_fu_392    |    0    |    0    |
|          |     zext_ln890_fu_397    |    0    |    0    |
|   zext   |     zext_ln878_fu_413    |    0    |    0    |
|          |    zext_ln1497_fu_439    |    0    |    0    |
|          |    zext_ln4248_fu_593    |    0    |    0    |
|          |   zext_ln4248_1_fu_603   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   290   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln691_248_reg_701     |    5   |
|      add_ln691_249_reg_673     |    2   |
|      add_ln691_250_reg_734     |    6   |
|      add_ln890_118_reg_706     |   13   |
|        add_ln890_reg_638       |   11   |
|buf_data_split_V_addr_24_reg_633|    1   |
|buf_data_split_V_addr_25_reg_668|    1   |
|  buf_data_split_V_addr_reg_628 |    1   |
|          c4_V_reg_270          |    4   |
|          c5_V_reg_292          |    5   |
|         c6_V_62_reg_303        |    6   |
|          c6_V_reg_217          |    7   |
|          c7_V_reg_228          |    5   |
|      fifo_data_10_reg_314      |   64   |
|      icmp_ln878_6_reg_687      |    1   |
|       icmp_ln878_reg_678       |    1   |
|     icmp_ln890_185_reg_711     |    1   |
|       icmp_ln890_reg_643       |    1   |
|    indvar_flatten22_reg_259    |   13   |
|     indvar_flatten8_reg_281    |   11   |
|     indvar_flatten_reg_206     |   11   |
|    local_C_V_addr_10_reg_729   |    9   |
|     local_C_V_addr_reg_662     |    9   |
|           n_V_reg_239          |    2   |
|        p_Val2_s_reg_250        |   64   |
|            r_reg_682           |   32   |
|             reg_324            |   64   |
|     select_ln4240_1_reg_715    |    1   |
|    select_ln890_297_reg_652    |    7   |
|    select_ln890_298_reg_719    |    4   |
|    select_ln890_301_reg_724    |    5   |
|    select_ln890_302_reg_739    |   11   |
|      select_ln890_reg_647      |    5   |
|          tmp_8_reg_744         |   64   |
|       trunc_ln890_reg_657      |    1   |
|          v2_V_reg_696          |   32   |
|       zext_ln1497_reg_691      |   64   |
+--------------------------------+--------+
|              Total             |   544  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_167 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_185 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_185 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   93   || 1.58086 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   290  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   544  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   576  |   364  |
+-----------+--------+--------+--------+--------+
