;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL 800, 100
	SPL 800, 100
	SUB 2, -103
	SUB 800, 100
	CMP -100, 1
	CMP 10, 0
	CMP 10, 0
	CMP -7, <-126
	SUB @157, 106
	MOV 717, <-20
	SUB @157, 106
	MOV 717, <-20
	DJN -102, 0
	JMN 0, #0
	CMP #0, 0
	SUB #0, <2
	SUB @121, 106
	SPL 800, 100
	CMP -207, <-126
	CMP 10, 0
	MOV -7, <-20
	SPL -100
	CMP 0, @0
	SPL @0, 2
	SUB #0, -33
	SLT @91, <1
	ADD 210, 30
	DJN -1, @-20
	DJN -1, @-20
	CMP @157, 106
	SUB -0, 0
	CMP 0, @0
	CMP @157, 106
	CMP -100, 0
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	DJN -1, @-20
	CMP -207, <-126
	MOV -1, <-20
	SPL 0, <332
	CMP 0, @0
	SPL 80, <832
	DJN -1, @-20
