<stg><name>killLargestResidual</name>


<trans_list>

<trans id="864" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="6" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="8" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="20" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %LinearRegression_res = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_residuals_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_res"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %LinearRegression_lay = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_layerPopulation_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_lay"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %LinearRegression_stu = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_stu"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %LinearRegression_stu_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_stubs_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:4  %b_data_settings_ch = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:5  %b_data_settings_ch_1 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
:6  %b_data_settings_mi = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
:7  %b_data_settings_mi_1 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:8  %b_data_r_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:9  %b_data_phi_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:10  %b_data_z_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64">
<![CDATA[
:11  %b_data_layerId_ass = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="64">
<![CDATA[
:12  %b_data_psModule_as = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_psModule_as"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64">
<![CDATA[
:13  %b_data_barrel_assi = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:14  %b_data_settings_ch_2 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:15  %b_data_settings_ch_3 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
:16  %b_data_settings_mi_2 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64">
<![CDATA[
:17  %b_data_settings_mi_3 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:18  %b_data_r_assign_1 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:19  %b_data_phi_assign_1 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:20  %b_data_z_assign_1 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="64">
<![CDATA[
:21  %b_data_layerId_ass_1 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64">
<![CDATA[
:22  %b_data_psModule_as_1 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64">
<![CDATA[
:23  %b_data_barrel_assi_1 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="193" op_0_bw="193" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="1" op_17_bw="1" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="1">
<![CDATA[
:24  %call_ret = call fastcc { float, float, i32, i32, i1, i32, i32 } @findLargestResidual(i32 %LinearRegression_stu_3, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, i32 %LinearRegression_stu, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lay, [30 x i32]* %LinearRegression_layerPopulation_data_first, [30 x i32]* %LinearRegression_layerPopulation_data_second, i32 %LinearRegression_res, [30 x i32]* %LinearRegression_residuals_data_first, [30 x i32]* %LinearRegression_residuals_data_second_size_s, [300 x float]* %LinearRegression_residuals_data_second_data_phi, [300 x float]* %LinearRegression_residuals_data_second_data_z, [300 x i32]* %LinearRegression_residuals_data_second_data_layerId, [300 x i32]* %LinearRegression_residuals_data_second_data_stubId, [300 x i1]* %LinearRegression_residuals_data_second_data_ps)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="193" op_0_bw="193" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="1" op_17_bw="1" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="1">
<![CDATA[
:24  %call_ret = call fastcc { float, float, i32, i32, i1, i32, i32 } @findLargestResidual(i32 %LinearRegression_stu_3, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, i32 %LinearRegression_stu, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lay, [30 x i32]* %LinearRegression_layerPopulation_data_first, [30 x i32]* %LinearRegression_layerPopulation_data_second, i32 %LinearRegression_res, [30 x i32]* %LinearRegression_residuals_data_first, [30 x i32]* %LinearRegression_residuals_data_second_size_s, [300 x float]* %LinearRegression_residuals_data_second_data_phi, [300 x float]* %LinearRegression_residuals_data_second_data_z, [300 x i32]* %LinearRegression_residuals_data_second_data_layerId, [300 x i32]* %LinearRegression_residuals_data_second_data_stubId, [300 x i1]* %LinearRegression_residuals_data_second_data_ps)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="193">
<![CDATA[
:25  %residData_phi_read_a = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="residData_phi_read_a"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="193">
<![CDATA[
:26  %residData_z_read_ass = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="residData_z_read_ass"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="193">
<![CDATA[
:27  %LinearRegression_lar = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="LinearRegression_lar"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="193">
<![CDATA[
:28  %idx_assign = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="idx_assign"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="193">
<![CDATA[
:29  %LinearRegression_lar_1 = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="193">
<![CDATA[
:30  %temp = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="193">
<![CDATA[
:31  %temp_2 = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_i = fadd float %residData_phi_read_a, %residData_z_read_ass

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_i = fadd float %residData_phi_read_a, %residData_z_read_ass

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_i = fadd float %residData_phi_read_a, %residData_z_read_ass

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_i = fadd float %residData_phi_read_a, %residData_z_read_ass

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
:33  %tmp_i_to_int = bitcast float %tmp_i to i32

]]></Node>
<StgValue><ssdm name="tmp_i_to_int"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_i_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="32">
<![CDATA[
:35  %tmp_11 = trunc i32 %tmp_i_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:37  %notrhs = icmp eq i23 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_2 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_3 = fcmp olt float %tmp_i, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %LinearRegression_val = and i1 %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="LinearRegression_val"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_s = icmp eq i32 %LinearRegression_stu_3, 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42  br i1 %tmp_s, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %i_0_i1 = phi i32 [ %i, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_5 = icmp ult i32 %i_0_i1, %temp

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %i = add i32 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_5, label %1, label %arrayctor.loop.i.i.i2.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_6 = zext i32 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_stu_4 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_first, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_4"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_5 = load i32* %LinearRegression_stu_4, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_5"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i2.preheader:0  br label %arrayctor.loop.i.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_5 = load i32* %LinearRegression_stu_4, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_5"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7 = icmp eq i32 %LinearRegression_stu_5, %LinearRegression_lar

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_7, label %"operator[].exit15.loopexit", label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit15.loopexit:0  br label %"operator[].exit15"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i2:0  %tmp_8 = phi i4 [ %tmp_9, %arrayctor.loop.i.i.i2 ], [ 0, %arrayctor.loop.i.i.i2.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:1  %tmp_9 = add i4 %tmp_8, 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:2  %tmp_4 = zext i4 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:3  %b_data_settings_ch_4 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_4"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:4  store float 0.000000e+00, float* %b_data_settings_ch_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:5  %b_data_settings_ch_5 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_5"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:6  store float 0.000000e+00, float* %b_data_settings_ch_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:7  %b_data_settings_mi_4 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_4"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:8  store i1 false, i1* %b_data_settings_mi_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:9  %b_data_settings_mi_5 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_5"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:10  store i1 false, i1* %b_data_settings_mi_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:11  %b_data_r_assign_ad = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:12  store float 0.000000e+00, float* %b_data_r_assign_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:13  %b_data_phi_assign_s = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_s"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:14  store float 0.000000e+00, float* %b_data_phi_assign_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:15  %b_data_z_assign_ad = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:16  store float 0.000000e+00, float* %b_data_z_assign_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:17  %b_data_layerId_ass_2 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_2"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:18  store i1 false, i1* %b_data_layerId_ass_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:19  %b_data_psModule_as_2 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:20  store i1 false, i1* %b_data_psModule_as_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:21  %b_data_barrel_assi_2 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_2"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:22  store i1 false, i1* %b_data_barrel_assi_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i2:23  %tmp_10 = icmp eq i4 %tmp_8, -7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i.i2:24  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i.i2:25  br i1 %tmp_10, label %arrayHLS.exit.i3, label %arrayctor.loop.i.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:0  %b_data_settings_ch_6 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_6"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:1  %b_data_settings_ch_7 = load float* %b_data_settings_ch_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_7"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:2  %b_data_settings_ch_8 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_8"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:3  %b_data_settings_ch_9 = load float* %b_data_settings_ch_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_9"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:4  %b_data_settings_mi_6 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_6"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:5  %b_data_settings_mi_7 = load i1* %b_data_settings_mi_6, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_7"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:6  %b_data_settings_mi_8 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_8"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:7  %b_data_settings_mi_9 = load i1* %b_data_settings_mi_8, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_9"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:8  %b_data_r_assign_ad_1 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:9  %b_data_r_assign_lo = load float* %b_data_r_assign_ad_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:10  %b_data_phi_assign_1_5 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_1_5"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:11  %b_data_phi_assign_2 = load float* %b_data_phi_assign_1_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:12  %b_data_z_assign_ad_1 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_1"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:13  %b_data_z_assign_lo = load float* %b_data_z_assign_ad_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:14  %b_data_layerId_ass_3 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_3"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:15  %b_data_layerId_ass_4 = load i1* %b_data_layerId_ass_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_4"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:16  %b_data_psModule_as_3 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_3"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:17  %b_data_psModule_as_4 = load i1* %b_data_psModule_as_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_4"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:18  %b_data_barrel_assi_3 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_3"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:19  %b_data_barrel_assi_4 = load i1* %b_data_barrel_assi_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_4"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:20  %b_data_settings_ch_10 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_10"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:21  %b_data_settings_ch_11 = load float* %b_data_settings_ch_10, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_11"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:22  %b_data_settings_ch_12 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_12"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:23  %b_data_settings_ch_13 = load float* %b_data_settings_ch_12, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_13"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:24  %b_data_settings_mi_10 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_10"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:25  %b_data_settings_mi_11 = load i1* %b_data_settings_mi_10, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_11"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:26  %b_data_settings_mi_12 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_12"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:27  %b_data_settings_mi_13 = load i1* %b_data_settings_mi_12, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_13"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:28  %b_data_r_assign_ad_2 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:29  %b_data_r_assign_lo_1 = load float* %b_data_r_assign_ad_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:30  %b_data_phi_assign_3 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:31  %b_data_phi_assign_4 = load float* %b_data_phi_assign_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_4"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:32  %b_data_z_assign_ad_2 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_2"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:33  %b_data_z_assign_lo_1 = load float* %b_data_z_assign_ad_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:34  %b_data_layerId_ass_5 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_5"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:35  %b_data_layerId_ass_6 = load i1* %b_data_layerId_ass_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_6"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:36  %b_data_psModule_as_5 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_5"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:37  %b_data_psModule_as_6 = load i1* %b_data_psModule_as_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_6"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:38  %b_data_barrel_assi_5 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_5"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:39  %b_data_barrel_assi_6 = load i1* %b_data_barrel_assi_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:1  %b_data_settings_ch_7 = load float* %b_data_settings_ch_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_7"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:3  %b_data_settings_ch_9 = load float* %b_data_settings_ch_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_9"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:5  %b_data_settings_mi_7 = load i1* %b_data_settings_mi_6, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_7"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:7  %b_data_settings_mi_9 = load i1* %b_data_settings_mi_8, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_9"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:9  %b_data_r_assign_lo = load float* %b_data_r_assign_ad_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:11  %b_data_phi_assign_2 = load float* %b_data_phi_assign_1_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:13  %b_data_z_assign_lo = load float* %b_data_z_assign_ad_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:15  %b_data_layerId_ass_4 = load i1* %b_data_layerId_ass_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_4"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:17  %b_data_psModule_as_4 = load i1* %b_data_psModule_as_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_4"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:19  %b_data_barrel_assi_4 = load i1* %b_data_barrel_assi_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_4"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:21  %b_data_settings_ch_11 = load float* %b_data_settings_ch_10, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_11"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:23  %b_data_settings_ch_13 = load float* %b_data_settings_ch_12, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_13"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:25  %b_data_settings_mi_11 = load i1* %b_data_settings_mi_10, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_11"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:27  %b_data_settings_mi_13 = load i1* %b_data_settings_mi_12, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_13"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:29  %b_data_r_assign_lo_1 = load float* %b_data_r_assign_ad_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:31  %b_data_phi_assign_4 = load float* %b_data_phi_assign_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_4"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:33  %b_data_z_assign_lo_1 = load float* %b_data_z_assign_ad_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:35  %b_data_layerId_ass_6 = load i1* %b_data_layerId_ass_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_6"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:37  %b_data_psModule_as_6 = load i1* %b_data_psModule_as_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_6"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:39  %b_data_barrel_assi_6 = load i1* %b_data_barrel_assi_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_6"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:40  %b_data_settings_ch_14 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_14"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:41  %b_data_settings_ch_15 = load float* %b_data_settings_ch_14, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_15"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:42  %b_data_settings_ch_16 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_16"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:43  %b_data_settings_ch_17 = load float* %b_data_settings_ch_16, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_17"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:44  %b_data_settings_mi_14 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_14"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:45  %b_data_settings_mi_15 = load i1* %b_data_settings_mi_14, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_15"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:46  %b_data_settings_mi_16 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_16"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:47  %b_data_settings_mi_17 = load i1* %b_data_settings_mi_16, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_17"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:48  %b_data_r_assign_ad_3 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_3"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:49  %b_data_r_assign_lo_2 = load float* %b_data_r_assign_ad_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:50  %b_data_phi_assign_5 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_5"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:51  %b_data_phi_assign_6 = load float* %b_data_phi_assign_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_6"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:52  %b_data_z_assign_ad_3 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_3"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:53  %b_data_z_assign_lo_2 = load float* %b_data_z_assign_ad_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_2"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:54  %b_data_layerId_ass_7 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_7"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:55  %b_data_layerId_ass_8 = load i1* %b_data_layerId_ass_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_8"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:56  %b_data_psModule_as_7 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_7"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:57  %b_data_psModule_as_8 = load i1* %b_data_psModule_as_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_8"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:58  %b_data_barrel_assi_7 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_7"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:59  %b_data_barrel_assi_8 = load i1* %b_data_barrel_assi_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_8"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:60  %b_data_settings_ch_18 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_18"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:61  %b_data_settings_ch_19 = load float* %b_data_settings_ch_18, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_19"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:62  %b_data_settings_ch_20 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_20"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:63  %b_data_settings_ch_21 = load float* %b_data_settings_ch_20, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_21"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:64  %b_data_settings_mi_18 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_18"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:65  %b_data_settings_mi_19 = load i1* %b_data_settings_mi_18, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_19"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:66  %b_data_settings_mi_20 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_20"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:67  %b_data_settings_mi_21 = load i1* %b_data_settings_mi_20, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_21"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:68  %b_data_r_assign_ad_4 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_4"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:69  %b_data_r_assign_lo_3 = load float* %b_data_r_assign_ad_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_3"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:70  %b_data_phi_assign_7 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_7"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:71  %b_data_phi_assign_8 = load float* %b_data_phi_assign_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_8"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:72  %b_data_z_assign_ad_4 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_4"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:73  %b_data_z_assign_lo_3 = load float* %b_data_z_assign_ad_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_3"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:74  %b_data_layerId_ass_9 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_9"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:75  %b_data_layerId_ass_10 = load i1* %b_data_layerId_ass_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_10"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:76  %b_data_psModule_as_9 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_9"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:77  %b_data_psModule_as_10 = load i1* %b_data_psModule_as_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_10"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:78  %b_data_barrel_assi_9 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_9"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:79  %b_data_barrel_assi_10 = load i1* %b_data_barrel_assi_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="223" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:41  %b_data_settings_ch_15 = load float* %b_data_settings_ch_14, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_15"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:43  %b_data_settings_ch_17 = load float* %b_data_settings_ch_16, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_17"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:45  %b_data_settings_mi_15 = load i1* %b_data_settings_mi_14, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_15"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:47  %b_data_settings_mi_17 = load i1* %b_data_settings_mi_16, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_17"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:49  %b_data_r_assign_lo_2 = load float* %b_data_r_assign_ad_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_2"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:51  %b_data_phi_assign_6 = load float* %b_data_phi_assign_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_6"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:53  %b_data_z_assign_lo_2 = load float* %b_data_z_assign_ad_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_2"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:55  %b_data_layerId_ass_8 = load i1* %b_data_layerId_ass_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_8"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:57  %b_data_psModule_as_8 = load i1* %b_data_psModule_as_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_8"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:59  %b_data_barrel_assi_8 = load i1* %b_data_barrel_assi_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_8"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:61  %b_data_settings_ch_19 = load float* %b_data_settings_ch_18, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_19"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:63  %b_data_settings_ch_21 = load float* %b_data_settings_ch_20, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_21"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:65  %b_data_settings_mi_19 = load i1* %b_data_settings_mi_18, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_19"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:67  %b_data_settings_mi_21 = load i1* %b_data_settings_mi_20, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_21"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:69  %b_data_r_assign_lo_3 = load float* %b_data_r_assign_ad_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_3"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:71  %b_data_phi_assign_8 = load float* %b_data_phi_assign_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_8"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:73  %b_data_z_assign_lo_3 = load float* %b_data_z_assign_ad_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_3"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:75  %b_data_layerId_ass_10 = load i1* %b_data_layerId_ass_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_10"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:77  %b_data_psModule_as_10 = load i1* %b_data_psModule_as_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_10"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:79  %b_data_barrel_assi_10 = load i1* %b_data_barrel_assi_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_10"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:80  %b_data_settings_ch_22 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_22"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:81  %b_data_settings_ch_23 = load float* %b_data_settings_ch_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_23"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:82  %b_data_settings_ch_24 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_24"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:83  %b_data_settings_ch_25 = load float* %b_data_settings_ch_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_25"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:84  %b_data_settings_mi_22 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_22"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:85  %b_data_settings_mi_23 = load i1* %b_data_settings_mi_22, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_23"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:86  %b_data_settings_mi_24 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_24"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:87  %b_data_settings_mi_25 = load i1* %b_data_settings_mi_24, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_25"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:88  %b_data_r_assign_ad_5 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_5"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:89  %b_data_r_assign_lo_4 = load float* %b_data_r_assign_ad_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_4"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:90  %b_data_phi_assign_9 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_9"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:91  %b_data_phi_assign_10 = load float* %b_data_phi_assign_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_10"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:92  %b_data_z_assign_ad_5 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_5"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:93  %b_data_z_assign_lo_4 = load float* %b_data_z_assign_ad_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_4"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:94  %b_data_layerId_ass_11 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_11"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:95  %b_data_layerId_ass_12 = load i1* %b_data_layerId_ass_11, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_12"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:96  %b_data_psModule_as_11 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_11"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:97  %b_data_psModule_as_12 = load i1* %b_data_psModule_as_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_12"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:98  %b_data_barrel_assi_11 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_11"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:99  %b_data_barrel_assi_12 = load i1* %b_data_barrel_assi_11, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_12"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:100  %b_data_settings_ch_26 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_26"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:101  %b_data_settings_ch_27 = load float* %b_data_settings_ch_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_27"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:102  %b_data_settings_ch_28 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_28"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:103  %b_data_settings_ch_29 = load float* %b_data_settings_ch_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_29"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:104  %b_data_settings_mi_26 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_26"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:105  %b_data_settings_mi_27 = load i1* %b_data_settings_mi_26, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_27"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:106  %b_data_settings_mi_28 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_28"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:107  %b_data_settings_mi_29 = load i1* %b_data_settings_mi_28, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_29"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:108  %b_data_r_assign_ad_6 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_6"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:109  %b_data_r_assign_lo_5 = load float* %b_data_r_assign_ad_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_5"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:110  %b_data_phi_assign_11 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_11"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:111  %b_data_phi_assign_12 = load float* %b_data_phi_assign_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_12"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:112  %b_data_z_assign_ad_6 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_6"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:113  %b_data_z_assign_lo_5 = load float* %b_data_z_assign_ad_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_5"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:114  %b_data_layerId_ass_13 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_13"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:115  %b_data_layerId_ass_14 = load i1* %b_data_layerId_ass_13, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_14"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:116  %b_data_psModule_as_13 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_13"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:117  %b_data_psModule_as_14 = load i1* %b_data_psModule_as_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_14"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:118  %b_data_barrel_assi_13 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_13"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:119  %b_data_barrel_assi_14 = load i1* %b_data_barrel_assi_13, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="283" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:81  %b_data_settings_ch_23 = load float* %b_data_settings_ch_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_23"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:83  %b_data_settings_ch_25 = load float* %b_data_settings_ch_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_25"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:85  %b_data_settings_mi_23 = load i1* %b_data_settings_mi_22, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_23"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:87  %b_data_settings_mi_25 = load i1* %b_data_settings_mi_24, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_25"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:89  %b_data_r_assign_lo_4 = load float* %b_data_r_assign_ad_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_4"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:91  %b_data_phi_assign_10 = load float* %b_data_phi_assign_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_10"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:93  %b_data_z_assign_lo_4 = load float* %b_data_z_assign_ad_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_4"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:95  %b_data_layerId_ass_12 = load i1* %b_data_layerId_ass_11, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_12"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:97  %b_data_psModule_as_12 = load i1* %b_data_psModule_as_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_12"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:99  %b_data_barrel_assi_12 = load i1* %b_data_barrel_assi_11, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_12"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:101  %b_data_settings_ch_27 = load float* %b_data_settings_ch_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_27"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:103  %b_data_settings_ch_29 = load float* %b_data_settings_ch_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_29"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:105  %b_data_settings_mi_27 = load i1* %b_data_settings_mi_26, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_27"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:107  %b_data_settings_mi_29 = load i1* %b_data_settings_mi_28, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_29"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:109  %b_data_r_assign_lo_5 = load float* %b_data_r_assign_ad_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_5"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:111  %b_data_phi_assign_12 = load float* %b_data_phi_assign_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_12"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:113  %b_data_z_assign_lo_5 = load float* %b_data_z_assign_ad_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_5"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:115  %b_data_layerId_ass_14 = load i1* %b_data_layerId_ass_13, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_14"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:117  %b_data_psModule_as_14 = load i1* %b_data_psModule_as_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_14"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:119  %b_data_barrel_assi_14 = load i1* %b_data_barrel_assi_13, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_14"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:120  %b_data_settings_ch_30 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_30"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:121  %b_data_settings_ch_31 = load float* %b_data_settings_ch_30, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_31"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:122  %b_data_settings_ch_32 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_32"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:123  %b_data_settings_ch_33 = load float* %b_data_settings_ch_32, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_33"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:124  %b_data_settings_mi_30 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_30"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:125  %b_data_settings_mi_31 = load i1* %b_data_settings_mi_30, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_31"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:126  %b_data_settings_mi_32 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_32"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:127  %b_data_settings_mi_33 = load i1* %b_data_settings_mi_32, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_33"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:128  %b_data_r_assign_ad_7 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_7"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:129  %b_data_r_assign_lo_6 = load float* %b_data_r_assign_ad_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_6"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:130  %b_data_phi_assign_13 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_13"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:131  %b_data_phi_assign_14 = load float* %b_data_phi_assign_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_14"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:132  %b_data_z_assign_ad_7 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_7"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:133  %b_data_z_assign_lo_6 = load float* %b_data_z_assign_ad_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_6"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:134  %b_data_layerId_ass_15 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_15"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:135  %b_data_layerId_ass_16 = load i1* %b_data_layerId_ass_15, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_16"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:136  %b_data_psModule_as_15 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_15"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:137  %b_data_psModule_as_16 = load i1* %b_data_psModule_as_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_16"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:138  %b_data_barrel_assi_15 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_15"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:139  %b_data_barrel_assi_16 = load i1* %b_data_barrel_assi_15, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_16"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:140  %b_data_settings_ch_34 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_34"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:141  %b_data_settings_ch_35 = load float* %b_data_settings_ch_34, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_35"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:142  %b_data_settings_ch_36 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_36"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:143  %b_data_settings_ch_37 = load float* %b_data_settings_ch_36, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_37"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:144  %b_data_settings_mi_34 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_34"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:145  %b_data_settings_mi_35 = load i1* %b_data_settings_mi_34, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_35"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:146  %b_data_settings_mi_36 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_36"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:147  %b_data_settings_mi_37 = load i1* %b_data_settings_mi_36, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_37"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:148  %b_data_r_assign_ad_8 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_8"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:149  %b_data_r_assign_lo_7 = load float* %b_data_r_assign_ad_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_7"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:150  %b_data_phi_assign_15 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_15"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:151  %b_data_phi_assign_16 = load float* %b_data_phi_assign_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_16"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:152  %b_data_z_assign_ad_8 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_8"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:153  %b_data_z_assign_lo_7 = load float* %b_data_z_assign_ad_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_7"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:154  %b_data_layerId_ass_17 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_17"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:155  %b_data_layerId_ass_18 = load i1* %b_data_layerId_ass_17, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_18"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:156  %b_data_psModule_as_17 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_17"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:157  %b_data_psModule_as_18 = load i1* %b_data_psModule_as_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_18"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:158  %b_data_barrel_assi_17 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_17"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:159  %b_data_barrel_assi_18 = load i1* %b_data_barrel_assi_17, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="343" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:121  %b_data_settings_ch_31 = load float* %b_data_settings_ch_30, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_31"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:123  %b_data_settings_ch_33 = load float* %b_data_settings_ch_32, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_33"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:125  %b_data_settings_mi_31 = load i1* %b_data_settings_mi_30, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_31"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:127  %b_data_settings_mi_33 = load i1* %b_data_settings_mi_32, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_33"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:129  %b_data_r_assign_lo_6 = load float* %b_data_r_assign_ad_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_6"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:131  %b_data_phi_assign_14 = load float* %b_data_phi_assign_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_14"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:133  %b_data_z_assign_lo_6 = load float* %b_data_z_assign_ad_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_6"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:135  %b_data_layerId_ass_16 = load i1* %b_data_layerId_ass_15, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_16"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:137  %b_data_psModule_as_16 = load i1* %b_data_psModule_as_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_16"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:139  %b_data_barrel_assi_16 = load i1* %b_data_barrel_assi_15, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_16"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:141  %b_data_settings_ch_35 = load float* %b_data_settings_ch_34, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_35"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:143  %b_data_settings_ch_37 = load float* %b_data_settings_ch_36, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_37"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:145  %b_data_settings_mi_35 = load i1* %b_data_settings_mi_34, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_35"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:147  %b_data_settings_mi_37 = load i1* %b_data_settings_mi_36, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_37"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:149  %b_data_r_assign_lo_7 = load float* %b_data_r_assign_ad_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_7"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:151  %b_data_phi_assign_16 = load float* %b_data_phi_assign_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_16"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:153  %b_data_z_assign_lo_7 = load float* %b_data_z_assign_ad_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_7"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:155  %b_data_layerId_ass_18 = load i1* %b_data_layerId_ass_17, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_18"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:157  %b_data_psModule_as_18 = load i1* %b_data_psModule_as_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_18"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:159  %b_data_barrel_assi_18 = load i1* %b_data_barrel_assi_17, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_18"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:160  %b_data_settings_ch_38 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_38"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:161  %b_data_settings_ch_39 = load float* %b_data_settings_ch_38, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_39"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:162  %b_data_settings_ch_40 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_40"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:163  %b_data_settings_ch_41 = load float* %b_data_settings_ch_40, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_41"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:164  %b_data_settings_mi_38 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_38"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:165  %b_data_settings_mi_39 = load i1* %b_data_settings_mi_38, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_39"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:166  %b_data_settings_mi_40 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_40"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:167  %b_data_settings_mi_41 = load i1* %b_data_settings_mi_40, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_41"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:168  %b_data_r_assign_ad_9 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_9"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:169  %b_data_r_assign_lo_8 = load float* %b_data_r_assign_ad_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_8"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:170  %b_data_phi_assign_17 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_17"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:171  %b_data_phi_assign_18 = load float* %b_data_phi_assign_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_18"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:172  %b_data_z_assign_ad_9 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_9"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:173  %b_data_z_assign_lo_8 = load float* %b_data_z_assign_ad_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_8"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:174  %b_data_layerId_ass_19 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_19"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:175  %b_data_layerId_ass_20 = load i1* %b_data_layerId_ass_19, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_20"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:176  %b_data_psModule_as_19 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_19"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:177  %b_data_psModule_as_20 = load i1* %b_data_psModule_as_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_20"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:178  %b_data_barrel_assi_19 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_19"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:179  %b_data_barrel_assi_20 = load i1* %b_data_barrel_assi_19, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_20"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:180  %b_data_settings_ch_42 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_42"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:181  %b_data_settings_ch_43 = load float* %b_data_settings_ch_42, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_43"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:182  %b_data_settings_ch_44 = getelementptr [10 x float]* %b_data_settings_ch_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_44"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:183  %b_data_settings_ch_45 = load float* %b_data_settings_ch_44, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_45"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:184  %b_data_settings_mi_42 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_42"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:185  %b_data_settings_mi_43 = load i1* %b_data_settings_mi_42, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_43"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:186  %b_data_settings_mi_44 = getelementptr [10 x i1]* %b_data_settings_mi_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_44"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:187  %b_data_settings_mi_45 = load i1* %b_data_settings_mi_44, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_45"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:188  %b_data_r_assign_ad_10 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_10"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:189  %b_data_r_assign_lo_9 = load float* %b_data_r_assign_ad_10, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_9"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:190  %b_data_phi_assign_19 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_19"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:191  %b_data_phi_assign_20 = load float* %b_data_phi_assign_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_20"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:192  %b_data_z_assign_ad_10 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_10"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:193  %b_data_z_assign_lo_9 = load float* %b_data_z_assign_ad_10, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_9"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:194  %b_data_layerId_ass_21 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_21"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:195  %b_data_layerId_ass_22 = load i1* %b_data_layerId_ass_21, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_22"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:196  %b_data_psModule_as_21 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_21"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:197  %b_data_psModule_as_22 = load i1* %b_data_psModule_as_21, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_22"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i3:198  %b_data_barrel_assi_21 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_21"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:199  %b_data_barrel_assi_22 = load i1* %b_data_barrel_assi_21, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="403" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:161  %b_data_settings_ch_39 = load float* %b_data_settings_ch_38, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_39"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:163  %b_data_settings_ch_41 = load float* %b_data_settings_ch_40, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_41"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:165  %b_data_settings_mi_39 = load i1* %b_data_settings_mi_38, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_39"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:167  %b_data_settings_mi_41 = load i1* %b_data_settings_mi_40, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_41"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:169  %b_data_r_assign_lo_8 = load float* %b_data_r_assign_ad_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_8"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:171  %b_data_phi_assign_18 = load float* %b_data_phi_assign_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_18"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:173  %b_data_z_assign_lo_8 = load float* %b_data_z_assign_ad_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_8"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:175  %b_data_layerId_ass_20 = load i1* %b_data_layerId_ass_19, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_20"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:177  %b_data_psModule_as_20 = load i1* %b_data_psModule_as_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_20"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:179  %b_data_barrel_assi_20 = load i1* %b_data_barrel_assi_19, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_20"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:181  %b_data_settings_ch_43 = load float* %b_data_settings_ch_42, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_43"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:183  %b_data_settings_ch_45 = load float* %b_data_settings_ch_44, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_45"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:185  %b_data_settings_mi_43 = load i1* %b_data_settings_mi_42, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_43"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:187  %b_data_settings_mi_45 = load i1* %b_data_settings_mi_44, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_45"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:189  %b_data_r_assign_lo_9 = load float* %b_data_r_assign_ad_10, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_9"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:191  %b_data_phi_assign_20 = load float* %b_data_phi_assign_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_20"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:193  %b_data_z_assign_lo_9 = load float* %b_data_z_assign_ad_10, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_9"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:195  %b_data_layerId_ass_22 = load i1* %b_data_layerId_ass_21, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_22"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:197  %b_data_psModule_as_22 = load i1* %b_data_psModule_as_21, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_22"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i3:199  %b_data_barrel_assi_22 = load i1* %b_data_barrel_assi_21, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_22"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1">
<![CDATA[
arrayHLS.exit.i3:200  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lar, float %b_data_settings_ch_7, float %b_data_settings_ch_11, float %b_data_settings_ch_15, float %b_data_settings_ch_19, float %b_data_settings_ch_23, float %b_data_settings_ch_27, float %b_data_settings_ch_31, float %b_data_settings_ch_35, float %b_data_settings_ch_39, float %b_data_settings_ch_43, float %b_data_settings_ch_9, float %b_data_settings_ch_13, float %b_data_settings_ch_17, float %b_data_settings_ch_21, float %b_data_settings_ch_25, float %b_data_settings_ch_29, float %b_data_settings_ch_33, float %b_data_settings_ch_37, float %b_data_settings_ch_41, float %b_data_settings_ch_45, i1 %b_data_settings_mi_7, i1 %b_data_settings_mi_11, i1 %b_data_settings_mi_15, i1 %b_data_settings_mi_19, i1 %b_data_settings_mi_23, i1 %b_data_settings_mi_27, i1 %b_data_settings_mi_31, i1 %b_data_settings_mi_35, i1 %b_data_settings_mi_39, i1 %b_data_settings_mi_43, i1 %b_data_settings_mi_9, i1 %b_data_settings_mi_13, i1 %b_data_settings_mi_17, i1 %b_data_settings_mi_21, i1 %b_data_settings_mi_25, i1 %b_data_settings_mi_29, i1 %b_data_settings_mi_33, i1 %b_data_settings_mi_37, i1 %b_data_settings_mi_41, i1 %b_data_settings_mi_45, float %b_data_r_assign_lo, float %b_data_r_assign_lo_1, float %b_data_r_assign_lo_2, float %b_data_r_assign_lo_3, float %b_data_r_assign_lo_4, float %b_data_r_assign_lo_5, float %b_data_r_assign_lo_6, float %b_data_r_assign_lo_7, float %b_data_r_assign_lo_8, float %b_data_r_assign_lo_9, float %b_data_phi_assign_2, float %b_data_phi_assign_4, float %b_data_phi_assign_6, float %b_data_phi_assign_8, float %b_data_phi_assign_10, float %b_data_phi_assign_12, float %b_data_phi_assign_14, float %b_data_phi_assign_16, float %b_data_phi_assign_18, float %b_data_phi_assign_20, float %b_data_z_assign_lo, float %b_data_z_assign_lo_1, float %b_data_z_assign_lo_2, float %b_data_z_assign_lo_3, float %b_data_z_assign_lo_4, float %b_data_z_assign_lo_5, float %b_data_z_assign_lo_6, float %b_data_z_assign_lo_7, float %b_data_z_assign_lo_8, float %b_data_z_assign_lo_9, i1 %b_data_layerId_ass_4, i1 %b_data_layerId_ass_6, i1 %b_data_layerId_ass_8, i1 %b_data_layerId_ass_10, i1 %b_data_layerId_ass_12, i1 %b_data_layerId_ass_14, i1 %b_data_layerId_ass_16, i1 %b_data_layerId_ass_18, i1 %b_data_layerId_ass_20, i1 %b_data_layerId_ass_22, i1 %b_data_psModule_as_4, i1 %b_data_psModule_as_6, i1 %b_data_psModule_as_8, i1 %b_data_psModule_as_10, i1 %b_data_psModule_as_12, i1 %b_data_psModule_as_14, i1 %b_data_psModule_as_16, i1 %b_data_psModule_as_18, i1 %b_data_psModule_as_20, i1 %b_data_psModule_as_22, i1 %b_data_barrel_assi_4, i1 %b_data_barrel_assi_6, i1 %b_data_barrel_assi_8, i1 %b_data_barrel_assi_10, i1 %b_data_barrel_assi_12, i1 %b_data_barrel_assi_14, i1 %b_data_barrel_assi_16, i1 %b_data_barrel_assi_18, i1 %b_data_barrel_assi_20, i1 %b_data_barrel_assi_22)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="424" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1">
<![CDATA[
arrayHLS.exit.i3:200  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lar, float %b_data_settings_ch_7, float %b_data_settings_ch_11, float %b_data_settings_ch_15, float %b_data_settings_ch_19, float %b_data_settings_ch_23, float %b_data_settings_ch_27, float %b_data_settings_ch_31, float %b_data_settings_ch_35, float %b_data_settings_ch_39, float %b_data_settings_ch_43, float %b_data_settings_ch_9, float %b_data_settings_ch_13, float %b_data_settings_ch_17, float %b_data_settings_ch_21, float %b_data_settings_ch_25, float %b_data_settings_ch_29, float %b_data_settings_ch_33, float %b_data_settings_ch_37, float %b_data_settings_ch_41, float %b_data_settings_ch_45, i1 %b_data_settings_mi_7, i1 %b_data_settings_mi_11, i1 %b_data_settings_mi_15, i1 %b_data_settings_mi_19, i1 %b_data_settings_mi_23, i1 %b_data_settings_mi_27, i1 %b_data_settings_mi_31, i1 %b_data_settings_mi_35, i1 %b_data_settings_mi_39, i1 %b_data_settings_mi_43, i1 %b_data_settings_mi_9, i1 %b_data_settings_mi_13, i1 %b_data_settings_mi_17, i1 %b_data_settings_mi_21, i1 %b_data_settings_mi_25, i1 %b_data_settings_mi_29, i1 %b_data_settings_mi_33, i1 %b_data_settings_mi_37, i1 %b_data_settings_mi_41, i1 %b_data_settings_mi_45, float %b_data_r_assign_lo, float %b_data_r_assign_lo_1, float %b_data_r_assign_lo_2, float %b_data_r_assign_lo_3, float %b_data_r_assign_lo_4, float %b_data_r_assign_lo_5, float %b_data_r_assign_lo_6, float %b_data_r_assign_lo_7, float %b_data_r_assign_lo_8, float %b_data_r_assign_lo_9, float %b_data_phi_assign_2, float %b_data_phi_assign_4, float %b_data_phi_assign_6, float %b_data_phi_assign_8, float %b_data_phi_assign_10, float %b_data_phi_assign_12, float %b_data_phi_assign_14, float %b_data_phi_assign_16, float %b_data_phi_assign_18, float %b_data_phi_assign_20, float %b_data_z_assign_lo, float %b_data_z_assign_lo_1, float %b_data_z_assign_lo_2, float %b_data_z_assign_lo_3, float %b_data_z_assign_lo_4, float %b_data_z_assign_lo_5, float %b_data_z_assign_lo_6, float %b_data_z_assign_lo_7, float %b_data_z_assign_lo_8, float %b_data_z_assign_lo_9, i1 %b_data_layerId_ass_4, i1 %b_data_layerId_ass_6, i1 %b_data_layerId_ass_8, i1 %b_data_layerId_ass_10, i1 %b_data_layerId_ass_12, i1 %b_data_layerId_ass_14, i1 %b_data_layerId_ass_16, i1 %b_data_layerId_ass_18, i1 %b_data_layerId_ass_20, i1 %b_data_layerId_ass_22, i1 %b_data_psModule_as_4, i1 %b_data_psModule_as_6, i1 %b_data_psModule_as_8, i1 %b_data_psModule_as_10, i1 %b_data_psModule_as_12, i1 %b_data_psModule_as_14, i1 %b_data_psModule_as_16, i1 %b_data_psModule_as_18, i1 %b_data_psModule_as_20, i1 %b_data_psModule_as_22, i1 %b_data_barrel_assi_4, i1 %b_data_barrel_assi_6, i1 %b_data_barrel_assi_8, i1 %b_data_barrel_assi_10, i1 %b_data_barrel_assi_12, i1 %b_data_barrel_assi_14, i1 %b_data_barrel_assi_16, i1 %b_data_barrel_assi_18, i1 %b_data_barrel_assi_20, i1 %b_data_barrel_assi_22)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayHLS.exit.i3:201  br label %"operator[].exit15"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit15:1  %p_pn_in_i1 = phi i32 [ %temp, %arrayHLS.exit.i3 ], [ %i_0_i1, %"operator[].exit15.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i1"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="32">
<![CDATA[
operator[].exit15:2  %tmp_24 = trunc i32 %p_pn_in_i1 to i7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
operator[].exit15:3  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="32">
<![CDATA[
operator[].exit15:4  %tmp_25 = trunc i32 %p_pn_in_i1 to i9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
operator[].exit15:5  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_25, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit15:6  %tmp_26 = add i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="32">
<![CDATA[
operator[].exit15:7  %tmp_27 = trunc i32 %idx_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit15:8  %tmp_28 = add i10 %tmp_27, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
operator[].exit15:9  %tmp_28_cast = zext i10 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit15:10  %LinearRegression_stu_6 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_6"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit15:11  %LinearRegression_stu_7 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_7"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit15:12  %LinearRegression_stu_8 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_8"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit15:13  %LinearRegression_stu_9 = getelementptr [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_9"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit15:14  %LinearRegression_stu_10 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_10"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit15:15  %LinearRegression_stu_11 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_11"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:16  %stub_r_s = load float* %LinearRegression_stu_6, align 4

]]></Node>
<StgValue><ssdm name="stub_r_s"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:17  %stub_phi_s = load float* %LinearRegression_stu_7, align 4

]]></Node>
<StgValue><ssdm name="stub_phi_s"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:18  %stub_z_s = load float* %LinearRegression_stu_8, align 4

]]></Node>
<StgValue><ssdm name="stub_z_s"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:19  %stub_layerId_s = load i32* %LinearRegression_stu_9, align 4

]]></Node>
<StgValue><ssdm name="stub_layerId_s"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit15:20  %stub_psModule_s = load i1* %LinearRegression_stu_10, align 1

]]></Node>
<StgValue><ssdm name="stub_psModule_s"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit15:21  %stub_barrel_s = load i1* %LinearRegression_stu_11, align 1

]]></Node>
<StgValue><ssdm name="stub_barrel_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit15:0  %temp_1 = phi i32 [ %call_ret1, %arrayHLS.exit.i3 ], [ %temp, %"operator[].exit15.loopexit" ]

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:16  %stub_r_s = load float* %LinearRegression_stu_6, align 4

]]></Node>
<StgValue><ssdm name="stub_r_s"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:17  %stub_phi_s = load float* %LinearRegression_stu_7, align 4

]]></Node>
<StgValue><ssdm name="stub_phi_s"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:18  %stub_z_s = load float* %LinearRegression_stu_8, align 4

]]></Node>
<StgValue><ssdm name="stub_z_s"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit15:19  %stub_layerId_s = load i32* %LinearRegression_stu_9, align 4

]]></Node>
<StgValue><ssdm name="stub_layerId_s"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit15:20  %stub_psModule_s = load i1* %LinearRegression_stu_10, align 1

]]></Node>
<StgValue><ssdm name="stub_psModule_s"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit15:21  %stub_barrel_s = load i1* %LinearRegression_stu_11, align 1

]]></Node>
<StgValue><ssdm name="stub_barrel_s"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit15:22  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %"operator[].exit15" ], [ %i_1, %3 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_12 = icmp ult i32 %i_0_i, %temp_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_1 = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_12, label %3, label %arrayctor.loop.i.i.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_13 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_stu_12 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_first, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_12"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_13 = load i32* %LinearRegression_stu_12, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_13"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.preheader:0  br label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="463" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_13 = load i32* %LinearRegression_stu_12, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_13"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_14 = icmp eq i32 %LinearRegression_stu_13, %LinearRegression_lar

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_14, label %"operator[].exit.loopexit", label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit.loopexit:0  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:0  %tmp_15 = phi i4 [ %tmp_16, %arrayctor.loop.i.i.i ], [ 0, %arrayctor.loop.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:1  %tmp_16 = add i4 %tmp_15, 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:2  %tmp_17 = zext i4 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:3  %b_data_settings_ch_46 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_46"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:4  store float 0.000000e+00, float* %b_data_settings_ch_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:5  %b_data_settings_ch_47 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_47"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:6  store float 0.000000e+00, float* %b_data_settings_ch_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:7  %b_data_settings_mi_46 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_46"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:8  store i1 false, i1* %b_data_settings_mi_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:9  %b_data_settings_mi_47 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_47"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:10  store i1 false, i1* %b_data_settings_mi_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:11  %b_data_r_assign_1_s = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_s"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:12  store float 0.000000e+00, float* %b_data_r_assign_1_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:13  %b_data_phi_assign_21 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_21"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:14  store float 0.000000e+00, float* %b_data_phi_assign_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:15  %b_data_z_assign_1_s = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_s"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:16  store float 0.000000e+00, float* %b_data_z_assign_1_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:17  %b_data_layerId_ass_23 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_23"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:18  store i1 false, i1* %b_data_layerId_ass_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:19  %b_data_psModule_as_23 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_23"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:20  store i1 false, i1* %b_data_psModule_as_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:21  %b_data_barrel_assi_23 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_23"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:22  store i1 false, i1* %b_data_barrel_assi_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:23  %tmp_18 = icmp eq i4 %tmp_15, -7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:24  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:25  br i1 %tmp_18, label %arrayHLS.exit.i, label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="493" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:0  %b_data_settings_ch_48 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_48"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:1  %b_data_settings_ch_49 = load float* %b_data_settings_ch_48, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_49"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:2  %b_data_settings_ch_50 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_50"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:3  %b_data_settings_ch_51 = load float* %b_data_settings_ch_50, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_51"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:4  %b_data_settings_mi_48 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_48"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:5  %b_data_settings_mi_49 = load i1* %b_data_settings_mi_48, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_49"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:6  %b_data_settings_mi_50 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_50"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:7  %b_data_settings_mi_51 = load i1* %b_data_settings_mi_50, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_51"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:8  %b_data_r_assign_1_1 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_1"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:9  %b_data_r_assign_1_2 = load float* %b_data_r_assign_1_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_2"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:10  %b_data_phi_assign_22 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_22"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:11  %b_data_phi_assign_23 = load float* %b_data_phi_assign_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_23"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:12  %b_data_z_assign_1_1 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_1"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:13  %b_data_z_assign_1_2 = load float* %b_data_z_assign_1_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_2"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:14  %b_data_layerId_ass_24 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_24"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:15  %b_data_layerId_ass_25 = load i1* %b_data_layerId_ass_24, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_25"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:16  %b_data_psModule_as_24 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_24"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:17  %b_data_psModule_as_25 = load i1* %b_data_psModule_as_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_25"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:18  %b_data_barrel_assi_24 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_24"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:19  %b_data_barrel_assi_25 = load i1* %b_data_barrel_assi_24, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_25"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:20  %b_data_settings_ch_52 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_52"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:21  %b_data_settings_ch_53 = load float* %b_data_settings_ch_52, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_53"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:22  %b_data_settings_ch_54 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_54"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:23  %b_data_settings_ch_55 = load float* %b_data_settings_ch_54, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_55"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:24  %b_data_settings_mi_52 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_52"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:25  %b_data_settings_mi_53 = load i1* %b_data_settings_mi_52, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_53"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:26  %b_data_settings_mi_54 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_54"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:27  %b_data_settings_mi_55 = load i1* %b_data_settings_mi_54, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_55"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:28  %b_data_r_assign_1_3 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_3"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:29  %b_data_r_assign_1_4 = load float* %b_data_r_assign_1_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_4"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:30  %b_data_phi_assign_24 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_24"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:31  %b_data_phi_assign_25 = load float* %b_data_phi_assign_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_25"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:32  %b_data_z_assign_1_3 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_3"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:33  %b_data_z_assign_1_4 = load float* %b_data_z_assign_1_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_4"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:34  %b_data_layerId_ass_26 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_26"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:35  %b_data_layerId_ass_27 = load i1* %b_data_layerId_ass_26, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_27"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:36  %b_data_psModule_as_26 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_26"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:37  %b_data_psModule_as_27 = load i1* %b_data_psModule_as_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_27"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:38  %b_data_barrel_assi_26 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_26"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:39  %b_data_barrel_assi_27 = load i1* %b_data_barrel_assi_26, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_27"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="533" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:1  %b_data_settings_ch_49 = load float* %b_data_settings_ch_48, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_49"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:3  %b_data_settings_ch_51 = load float* %b_data_settings_ch_50, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_51"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:5  %b_data_settings_mi_49 = load i1* %b_data_settings_mi_48, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_49"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:7  %b_data_settings_mi_51 = load i1* %b_data_settings_mi_50, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_51"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:9  %b_data_r_assign_1_2 = load float* %b_data_r_assign_1_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_2"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:11  %b_data_phi_assign_23 = load float* %b_data_phi_assign_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_23"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:13  %b_data_z_assign_1_2 = load float* %b_data_z_assign_1_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_2"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:15  %b_data_layerId_ass_25 = load i1* %b_data_layerId_ass_24, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_25"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:17  %b_data_psModule_as_25 = load i1* %b_data_psModule_as_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_25"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:19  %b_data_barrel_assi_25 = load i1* %b_data_barrel_assi_24, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_25"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:21  %b_data_settings_ch_53 = load float* %b_data_settings_ch_52, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_53"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:23  %b_data_settings_ch_55 = load float* %b_data_settings_ch_54, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_55"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:25  %b_data_settings_mi_53 = load i1* %b_data_settings_mi_52, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_53"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:27  %b_data_settings_mi_55 = load i1* %b_data_settings_mi_54, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_55"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:29  %b_data_r_assign_1_4 = load float* %b_data_r_assign_1_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_4"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:31  %b_data_phi_assign_25 = load float* %b_data_phi_assign_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_25"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:33  %b_data_z_assign_1_4 = load float* %b_data_z_assign_1_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_4"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:35  %b_data_layerId_ass_27 = load i1* %b_data_layerId_ass_26, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_27"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:37  %b_data_psModule_as_27 = load i1* %b_data_psModule_as_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_27"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:39  %b_data_barrel_assi_27 = load i1* %b_data_barrel_assi_26, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_27"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:40  %b_data_settings_ch_56 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_56"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:41  %b_data_settings_ch_57 = load float* %b_data_settings_ch_56, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_57"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:42  %b_data_settings_ch_58 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_58"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:43  %b_data_settings_ch_59 = load float* %b_data_settings_ch_58, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_59"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:44  %b_data_settings_mi_56 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_56"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:45  %b_data_settings_mi_57 = load i1* %b_data_settings_mi_56, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_57"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:46  %b_data_settings_mi_58 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_58"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:47  %b_data_settings_mi_59 = load i1* %b_data_settings_mi_58, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_59"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:48  %b_data_r_assign_1_5 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_5"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:49  %b_data_r_assign_1_6 = load float* %b_data_r_assign_1_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_6"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:50  %b_data_phi_assign_26 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_26"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:51  %b_data_phi_assign_27 = load float* %b_data_phi_assign_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_27"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:52  %b_data_z_assign_1_5 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_5"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:53  %b_data_z_assign_1_6 = load float* %b_data_z_assign_1_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_6"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:54  %b_data_layerId_ass_28 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_28"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:55  %b_data_layerId_ass_29 = load i1* %b_data_layerId_ass_28, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_29"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:56  %b_data_psModule_as_28 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_28"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:57  %b_data_psModule_as_29 = load i1* %b_data_psModule_as_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_29"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:58  %b_data_barrel_assi_28 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_28"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:59  %b_data_barrel_assi_29 = load i1* %b_data_barrel_assi_28, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_29"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:60  %b_data_settings_ch_60 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_60"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:61  %b_data_settings_ch_61 = load float* %b_data_settings_ch_60, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_61"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:62  %b_data_settings_ch_62 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_62"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:63  %b_data_settings_ch_63 = load float* %b_data_settings_ch_62, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_63"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:64  %b_data_settings_mi_60 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_60"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:65  %b_data_settings_mi_61 = load i1* %b_data_settings_mi_60, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_61"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:66  %b_data_settings_mi_62 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_62"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:67  %b_data_settings_mi_63 = load i1* %b_data_settings_mi_62, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_63"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:68  %b_data_r_assign_1_7 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_7"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:69  %b_data_r_assign_1_8 = load float* %b_data_r_assign_1_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_8"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:70  %b_data_phi_assign_28 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_28"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:71  %b_data_phi_assign_29 = load float* %b_data_phi_assign_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_29"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:72  %b_data_z_assign_1_7 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_7"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:73  %b_data_z_assign_1_8 = load float* %b_data_z_assign_1_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_8"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:74  %b_data_layerId_ass_30 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_30"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:75  %b_data_layerId_ass_31 = load i1* %b_data_layerId_ass_30, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_31"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:76  %b_data_psModule_as_30 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_30"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:77  %b_data_psModule_as_31 = load i1* %b_data_psModule_as_30, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_31"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:78  %b_data_barrel_assi_30 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_30"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:79  %b_data_barrel_assi_31 = load i1* %b_data_barrel_assi_30, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="593" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:41  %b_data_settings_ch_57 = load float* %b_data_settings_ch_56, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_57"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:43  %b_data_settings_ch_59 = load float* %b_data_settings_ch_58, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_59"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:45  %b_data_settings_mi_57 = load i1* %b_data_settings_mi_56, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_57"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:47  %b_data_settings_mi_59 = load i1* %b_data_settings_mi_58, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_59"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:49  %b_data_r_assign_1_6 = load float* %b_data_r_assign_1_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_6"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:51  %b_data_phi_assign_27 = load float* %b_data_phi_assign_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_27"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:53  %b_data_z_assign_1_6 = load float* %b_data_z_assign_1_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_6"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:55  %b_data_layerId_ass_29 = load i1* %b_data_layerId_ass_28, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_29"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:57  %b_data_psModule_as_29 = load i1* %b_data_psModule_as_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_29"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:59  %b_data_barrel_assi_29 = load i1* %b_data_barrel_assi_28, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_29"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:61  %b_data_settings_ch_61 = load float* %b_data_settings_ch_60, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_61"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:63  %b_data_settings_ch_63 = load float* %b_data_settings_ch_62, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_63"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:65  %b_data_settings_mi_61 = load i1* %b_data_settings_mi_60, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_61"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:67  %b_data_settings_mi_63 = load i1* %b_data_settings_mi_62, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_63"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:69  %b_data_r_assign_1_8 = load float* %b_data_r_assign_1_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_8"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:71  %b_data_phi_assign_29 = load float* %b_data_phi_assign_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_29"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:73  %b_data_z_assign_1_8 = load float* %b_data_z_assign_1_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_8"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:75  %b_data_layerId_ass_31 = load i1* %b_data_layerId_ass_30, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_31"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:77  %b_data_psModule_as_31 = load i1* %b_data_psModule_as_30, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_31"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:79  %b_data_barrel_assi_31 = load i1* %b_data_barrel_assi_30, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_31"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:80  %b_data_settings_ch_64 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_64"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:81  %b_data_settings_ch_65 = load float* %b_data_settings_ch_64, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_65"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:82  %b_data_settings_ch_66 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_66"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:83  %b_data_settings_ch_67 = load float* %b_data_settings_ch_66, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_67"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:84  %b_data_settings_mi_64 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_64"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:85  %b_data_settings_mi_65 = load i1* %b_data_settings_mi_64, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_65"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:86  %b_data_settings_mi_66 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_66"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:87  %b_data_settings_mi_67 = load i1* %b_data_settings_mi_66, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_67"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:88  %b_data_r_assign_1_9 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_9"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:89  %b_data_r_assign_1_10 = load float* %b_data_r_assign_1_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_10"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:90  %b_data_phi_assign_30 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_30"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:91  %b_data_phi_assign_31 = load float* %b_data_phi_assign_30, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_31"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:92  %b_data_z_assign_1_9 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_9"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:93  %b_data_z_assign_1_10 = load float* %b_data_z_assign_1_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_10"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:94  %b_data_layerId_ass_32 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_32"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:95  %b_data_layerId_ass_33 = load i1* %b_data_layerId_ass_32, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_33"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:96  %b_data_psModule_as_32 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_32"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:97  %b_data_psModule_as_33 = load i1* %b_data_psModule_as_32, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_33"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:98  %b_data_barrel_assi_32 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_32"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:99  %b_data_barrel_assi_33 = load i1* %b_data_barrel_assi_32, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_33"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:100  %b_data_settings_ch_68 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_68"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:101  %b_data_settings_ch_69 = load float* %b_data_settings_ch_68, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_69"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:102  %b_data_settings_ch_70 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_70"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:103  %b_data_settings_ch_71 = load float* %b_data_settings_ch_70, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_71"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:104  %b_data_settings_mi_68 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_68"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:105  %b_data_settings_mi_69 = load i1* %b_data_settings_mi_68, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_69"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:106  %b_data_settings_mi_70 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_70"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:107  %b_data_settings_mi_71 = load i1* %b_data_settings_mi_70, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_71"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:108  %b_data_r_assign_1_11 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_11"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:109  %b_data_r_assign_1_12 = load float* %b_data_r_assign_1_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_12"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:110  %b_data_phi_assign_32 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_32"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:111  %b_data_phi_assign_33 = load float* %b_data_phi_assign_32, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_33"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:112  %b_data_z_assign_1_11 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_11"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:113  %b_data_z_assign_1_12 = load float* %b_data_z_assign_1_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_12"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:114  %b_data_layerId_ass_34 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_34"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:115  %b_data_layerId_ass_35 = load i1* %b_data_layerId_ass_34, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_35"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:116  %b_data_psModule_as_34 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_34"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:117  %b_data_psModule_as_35 = load i1* %b_data_psModule_as_34, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_35"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:118  %b_data_barrel_assi_34 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_34"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:119  %b_data_barrel_assi_35 = load i1* %b_data_barrel_assi_34, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_35"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="653" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:81  %b_data_settings_ch_65 = load float* %b_data_settings_ch_64, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_65"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:83  %b_data_settings_ch_67 = load float* %b_data_settings_ch_66, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_67"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:85  %b_data_settings_mi_65 = load i1* %b_data_settings_mi_64, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_65"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:87  %b_data_settings_mi_67 = load i1* %b_data_settings_mi_66, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_67"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:89  %b_data_r_assign_1_10 = load float* %b_data_r_assign_1_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_10"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:91  %b_data_phi_assign_31 = load float* %b_data_phi_assign_30, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_31"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:93  %b_data_z_assign_1_10 = load float* %b_data_z_assign_1_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_10"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:95  %b_data_layerId_ass_33 = load i1* %b_data_layerId_ass_32, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_33"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:97  %b_data_psModule_as_33 = load i1* %b_data_psModule_as_32, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_33"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:99  %b_data_barrel_assi_33 = load i1* %b_data_barrel_assi_32, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_33"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:101  %b_data_settings_ch_69 = load float* %b_data_settings_ch_68, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_69"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:103  %b_data_settings_ch_71 = load float* %b_data_settings_ch_70, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_71"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:105  %b_data_settings_mi_69 = load i1* %b_data_settings_mi_68, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_69"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:107  %b_data_settings_mi_71 = load i1* %b_data_settings_mi_70, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_71"/></StgValue>
</operation>

<operation id="667" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:109  %b_data_r_assign_1_12 = load float* %b_data_r_assign_1_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_12"/></StgValue>
</operation>

<operation id="668" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:111  %b_data_phi_assign_33 = load float* %b_data_phi_assign_32, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_33"/></StgValue>
</operation>

<operation id="669" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:113  %b_data_z_assign_1_12 = load float* %b_data_z_assign_1_11, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_12"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:115  %b_data_layerId_ass_35 = load i1* %b_data_layerId_ass_34, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_35"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:117  %b_data_psModule_as_35 = load i1* %b_data_psModule_as_34, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_35"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:119  %b_data_barrel_assi_35 = load i1* %b_data_barrel_assi_34, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_35"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:120  %b_data_settings_ch_72 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_72"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:121  %b_data_settings_ch_73 = load float* %b_data_settings_ch_72, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_73"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:122  %b_data_settings_ch_74 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_74"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:123  %b_data_settings_ch_75 = load float* %b_data_settings_ch_74, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_75"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:124  %b_data_settings_mi_72 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_72"/></StgValue>
</operation>

<operation id="678" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:125  %b_data_settings_mi_73 = load i1* %b_data_settings_mi_72, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_73"/></StgValue>
</operation>

<operation id="679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:126  %b_data_settings_mi_74 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_74"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:127  %b_data_settings_mi_75 = load i1* %b_data_settings_mi_74, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_75"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:128  %b_data_r_assign_1_13 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_13"/></StgValue>
</operation>

<operation id="682" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:129  %b_data_r_assign_1_14 = load float* %b_data_r_assign_1_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_14"/></StgValue>
</operation>

<operation id="683" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:130  %b_data_phi_assign_34 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_34"/></StgValue>
</operation>

<operation id="684" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:131  %b_data_phi_assign_35 = load float* %b_data_phi_assign_34, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_35"/></StgValue>
</operation>

<operation id="685" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:132  %b_data_z_assign_1_13 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_13"/></StgValue>
</operation>

<operation id="686" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:133  %b_data_z_assign_1_14 = load float* %b_data_z_assign_1_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_14"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:134  %b_data_layerId_ass_36 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_36"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:135  %b_data_layerId_ass_37 = load i1* %b_data_layerId_ass_36, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_37"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:136  %b_data_psModule_as_36 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_36"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:137  %b_data_psModule_as_37 = load i1* %b_data_psModule_as_36, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_37"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:138  %b_data_barrel_assi_36 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_36"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:139  %b_data_barrel_assi_37 = load i1* %b_data_barrel_assi_36, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_37"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:140  %b_data_settings_ch_76 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_76"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:141  %b_data_settings_ch_77 = load float* %b_data_settings_ch_76, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_77"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:142  %b_data_settings_ch_78 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_78"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:143  %b_data_settings_ch_79 = load float* %b_data_settings_ch_78, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_79"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:144  %b_data_settings_mi_76 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_76"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:145  %b_data_settings_mi_77 = load i1* %b_data_settings_mi_76, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_77"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:146  %b_data_settings_mi_78 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_78"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:147  %b_data_settings_mi_79 = load i1* %b_data_settings_mi_78, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_79"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:148  %b_data_r_assign_1_15 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_15"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:149  %b_data_r_assign_1_16 = load float* %b_data_r_assign_1_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_16"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:150  %b_data_phi_assign_36 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_36"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:151  %b_data_phi_assign_37 = load float* %b_data_phi_assign_36, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_37"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:152  %b_data_z_assign_1_15 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_15"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:153  %b_data_z_assign_1_16 = load float* %b_data_z_assign_1_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_16"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:154  %b_data_layerId_ass_38 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_38"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:155  %b_data_layerId_ass_39 = load i1* %b_data_layerId_ass_38, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_39"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:156  %b_data_psModule_as_38 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_38"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:157  %b_data_psModule_as_39 = load i1* %b_data_psModule_as_38, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_39"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:158  %b_data_barrel_assi_38 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_38"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:159  %b_data_barrel_assi_39 = load i1* %b_data_barrel_assi_38, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_39"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="713" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:121  %b_data_settings_ch_73 = load float* %b_data_settings_ch_72, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_73"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:123  %b_data_settings_ch_75 = load float* %b_data_settings_ch_74, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_75"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:125  %b_data_settings_mi_73 = load i1* %b_data_settings_mi_72, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_73"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:127  %b_data_settings_mi_75 = load i1* %b_data_settings_mi_74, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_75"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:129  %b_data_r_assign_1_14 = load float* %b_data_r_assign_1_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_14"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:131  %b_data_phi_assign_35 = load float* %b_data_phi_assign_34, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_35"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:133  %b_data_z_assign_1_14 = load float* %b_data_z_assign_1_13, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_14"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:135  %b_data_layerId_ass_37 = load i1* %b_data_layerId_ass_36, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_37"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:137  %b_data_psModule_as_37 = load i1* %b_data_psModule_as_36, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_37"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:139  %b_data_barrel_assi_37 = load i1* %b_data_barrel_assi_36, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_37"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:141  %b_data_settings_ch_77 = load float* %b_data_settings_ch_76, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_77"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:143  %b_data_settings_ch_79 = load float* %b_data_settings_ch_78, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_79"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:145  %b_data_settings_mi_77 = load i1* %b_data_settings_mi_76, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_77"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:147  %b_data_settings_mi_79 = load i1* %b_data_settings_mi_78, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_79"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:149  %b_data_r_assign_1_16 = load float* %b_data_r_assign_1_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_16"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:151  %b_data_phi_assign_37 = load float* %b_data_phi_assign_36, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_37"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:153  %b_data_z_assign_1_16 = load float* %b_data_z_assign_1_15, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_16"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:155  %b_data_layerId_ass_39 = load i1* %b_data_layerId_ass_38, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_39"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:157  %b_data_psModule_as_39 = load i1* %b_data_psModule_as_38, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_39"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:159  %b_data_barrel_assi_39 = load i1* %b_data_barrel_assi_38, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_39"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:160  %b_data_settings_ch_80 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_80"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:161  %b_data_settings_ch_81 = load float* %b_data_settings_ch_80, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_81"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:162  %b_data_settings_ch_82 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_82"/></StgValue>
</operation>

<operation id="736" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:163  %b_data_settings_ch_83 = load float* %b_data_settings_ch_82, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_83"/></StgValue>
</operation>

<operation id="737" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:164  %b_data_settings_mi_80 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_80"/></StgValue>
</operation>

<operation id="738" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:165  %b_data_settings_mi_81 = load i1* %b_data_settings_mi_80, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_81"/></StgValue>
</operation>

<operation id="739" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:166  %b_data_settings_mi_82 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_82"/></StgValue>
</operation>

<operation id="740" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:167  %b_data_settings_mi_83 = load i1* %b_data_settings_mi_82, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_83"/></StgValue>
</operation>

<operation id="741" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:168  %b_data_r_assign_1_17 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_17"/></StgValue>
</operation>

<operation id="742" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:169  %b_data_r_assign_1_18 = load float* %b_data_r_assign_1_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_18"/></StgValue>
</operation>

<operation id="743" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:170  %b_data_phi_assign_38 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_38"/></StgValue>
</operation>

<operation id="744" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:171  %b_data_phi_assign_39 = load float* %b_data_phi_assign_38, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_39"/></StgValue>
</operation>

<operation id="745" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:172  %b_data_z_assign_1_17 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_17"/></StgValue>
</operation>

<operation id="746" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:173  %b_data_z_assign_1_18 = load float* %b_data_z_assign_1_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_18"/></StgValue>
</operation>

<operation id="747" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:174  %b_data_layerId_ass_40 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_40"/></StgValue>
</operation>

<operation id="748" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:175  %b_data_layerId_ass_41 = load i1* %b_data_layerId_ass_40, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_41"/></StgValue>
</operation>

<operation id="749" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:176  %b_data_psModule_as_40 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_40"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:177  %b_data_psModule_as_41 = load i1* %b_data_psModule_as_40, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_41"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:178  %b_data_barrel_assi_40 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_40"/></StgValue>
</operation>

<operation id="752" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:179  %b_data_barrel_assi_41 = load i1* %b_data_barrel_assi_40, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_41"/></StgValue>
</operation>

<operation id="753" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:180  %b_data_settings_ch_84 = getelementptr [10 x float]* %b_data_settings_ch_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_84"/></StgValue>
</operation>

<operation id="754" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:181  %b_data_settings_ch_85 = load float* %b_data_settings_ch_84, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_85"/></StgValue>
</operation>

<operation id="755" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:182  %b_data_settings_ch_86 = getelementptr [10 x float]* %b_data_settings_ch_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_86"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:183  %b_data_settings_ch_87 = load float* %b_data_settings_ch_86, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_87"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:184  %b_data_settings_mi_84 = getelementptr [10 x i1]* %b_data_settings_mi_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_84"/></StgValue>
</operation>

<operation id="758" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:185  %b_data_settings_mi_85 = load i1* %b_data_settings_mi_84, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_85"/></StgValue>
</operation>

<operation id="759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:186  %b_data_settings_mi_86 = getelementptr [10 x i1]* %b_data_settings_mi_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_86"/></StgValue>
</operation>

<operation id="760" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:187  %b_data_settings_mi_87 = load i1* %b_data_settings_mi_86, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_87"/></StgValue>
</operation>

<operation id="761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:188  %b_data_r_assign_1_19 = getelementptr [10 x float]* %b_data_r_assign_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_19"/></StgValue>
</operation>

<operation id="762" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:189  %b_data_r_assign_1_20 = load float* %b_data_r_assign_1_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_20"/></StgValue>
</operation>

<operation id="763" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:190  %b_data_phi_assign_40 = getelementptr [10 x float]* %b_data_phi_assign_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_40"/></StgValue>
</operation>

<operation id="764" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:191  %b_data_phi_assign_41 = load float* %b_data_phi_assign_40, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_41"/></StgValue>
</operation>

<operation id="765" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:192  %b_data_z_assign_1_19 = getelementptr [10 x float]* %b_data_z_assign_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_19"/></StgValue>
</operation>

<operation id="766" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:193  %b_data_z_assign_1_20 = load float* %b_data_z_assign_1_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_20"/></StgValue>
</operation>

<operation id="767" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:194  %b_data_layerId_ass_42 = getelementptr [10 x i1]* %b_data_layerId_ass_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_42"/></StgValue>
</operation>

<operation id="768" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:195  %b_data_layerId_ass_43 = load i1* %b_data_layerId_ass_42, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_43"/></StgValue>
</operation>

<operation id="769" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:196  %b_data_psModule_as_42 = getelementptr [10 x i1]* %b_data_psModule_as_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_42"/></StgValue>
</operation>

<operation id="770" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:197  %b_data_psModule_as_43 = load i1* %b_data_psModule_as_42, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_43"/></StgValue>
</operation>

<operation id="771" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayHLS.exit.i:198  %b_data_barrel_assi_42 = getelementptr [10 x i1]* %b_data_barrel_assi_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_42"/></StgValue>
</operation>

<operation id="772" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:199  %b_data_barrel_assi_43 = load i1* %b_data_barrel_assi_42, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="773" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:161  %b_data_settings_ch_81 = load float* %b_data_settings_ch_80, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_81"/></StgValue>
</operation>

<operation id="774" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:163  %b_data_settings_ch_83 = load float* %b_data_settings_ch_82, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_83"/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:165  %b_data_settings_mi_81 = load i1* %b_data_settings_mi_80, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_81"/></StgValue>
</operation>

<operation id="776" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:167  %b_data_settings_mi_83 = load i1* %b_data_settings_mi_82, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_83"/></StgValue>
</operation>

<operation id="777" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:169  %b_data_r_assign_1_18 = load float* %b_data_r_assign_1_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_18"/></StgValue>
</operation>

<operation id="778" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:171  %b_data_phi_assign_39 = load float* %b_data_phi_assign_38, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_39"/></StgValue>
</operation>

<operation id="779" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:173  %b_data_z_assign_1_18 = load float* %b_data_z_assign_1_17, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_18"/></StgValue>
</operation>

<operation id="780" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:175  %b_data_layerId_ass_41 = load i1* %b_data_layerId_ass_40, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_41"/></StgValue>
</operation>

<operation id="781" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:177  %b_data_psModule_as_41 = load i1* %b_data_psModule_as_40, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_41"/></StgValue>
</operation>

<operation id="782" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:179  %b_data_barrel_assi_41 = load i1* %b_data_barrel_assi_40, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_41"/></StgValue>
</operation>

<operation id="783" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:181  %b_data_settings_ch_85 = load float* %b_data_settings_ch_84, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_85"/></StgValue>
</operation>

<operation id="784" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:183  %b_data_settings_ch_87 = load float* %b_data_settings_ch_86, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_87"/></StgValue>
</operation>

<operation id="785" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:185  %b_data_settings_mi_85 = load i1* %b_data_settings_mi_84, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_85"/></StgValue>
</operation>

<operation id="786" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:187  %b_data_settings_mi_87 = load i1* %b_data_settings_mi_86, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_87"/></StgValue>
</operation>

<operation id="787" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:189  %b_data_r_assign_1_20 = load float* %b_data_r_assign_1_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_1_20"/></StgValue>
</operation>

<operation id="788" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:191  %b_data_phi_assign_41 = load float* %b_data_phi_assign_40, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_41"/></StgValue>
</operation>

<operation id="789" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:193  %b_data_z_assign_1_20 = load float* %b_data_z_assign_1_19, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_1_20"/></StgValue>
</operation>

<operation id="790" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:195  %b_data_layerId_ass_43 = load i1* %b_data_layerId_ass_42, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_43"/></StgValue>
</operation>

<operation id="791" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:197  %b_data_psModule_as_43 = load i1* %b_data_psModule_as_42, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_43"/></StgValue>
</operation>

<operation id="792" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:199  %b_data_barrel_assi_43 = load i1* %b_data_barrel_assi_42, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_43"/></StgValue>
</operation>

<operation id="793" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1">
<![CDATA[
arrayHLS.exit.i:200  %call_ret2 = call fastcc i32 @push_back.1(i32 %temp_1, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lar, float %b_data_settings_ch_49, float %b_data_settings_ch_53, float %b_data_settings_ch_57, float %b_data_settings_ch_61, float %b_data_settings_ch_65, float %b_data_settings_ch_69, float %b_data_settings_ch_73, float %b_data_settings_ch_77, float %b_data_settings_ch_81, float %b_data_settings_ch_85, float %b_data_settings_ch_51, float %b_data_settings_ch_55, float %b_data_settings_ch_59, float %b_data_settings_ch_63, float %b_data_settings_ch_67, float %b_data_settings_ch_71, float %b_data_settings_ch_75, float %b_data_settings_ch_79, float %b_data_settings_ch_83, float %b_data_settings_ch_87, i1 %b_data_settings_mi_49, i1 %b_data_settings_mi_53, i1 %b_data_settings_mi_57, i1 %b_data_settings_mi_61, i1 %b_data_settings_mi_65, i1 %b_data_settings_mi_69, i1 %b_data_settings_mi_73, i1 %b_data_settings_mi_77, i1 %b_data_settings_mi_81, i1 %b_data_settings_mi_85, i1 %b_data_settings_mi_51, i1 %b_data_settings_mi_55, i1 %b_data_settings_mi_59, i1 %b_data_settings_mi_63, i1 %b_data_settings_mi_67, i1 %b_data_settings_mi_71, i1 %b_data_settings_mi_75, i1 %b_data_settings_mi_79, i1 %b_data_settings_mi_83, i1 %b_data_settings_mi_87, float %b_data_r_assign_1_2, float %b_data_r_assign_1_4, float %b_data_r_assign_1_6, float %b_data_r_assign_1_8, float %b_data_r_assign_1_10, float %b_data_r_assign_1_12, float %b_data_r_assign_1_14, float %b_data_r_assign_1_16, float %b_data_r_assign_1_18, float %b_data_r_assign_1_20, float %b_data_phi_assign_23, float %b_data_phi_assign_25, float %b_data_phi_assign_27, float %b_data_phi_assign_29, float %b_data_phi_assign_31, float %b_data_phi_assign_33, float %b_data_phi_assign_35, float %b_data_phi_assign_37, float %b_data_phi_assign_39, float %b_data_phi_assign_41, float %b_data_z_assign_1_2, float %b_data_z_assign_1_4, float %b_data_z_assign_1_6, float %b_data_z_assign_1_8, float %b_data_z_assign_1_10, float %b_data_z_assign_1_12, float %b_data_z_assign_1_14, float %b_data_z_assign_1_16, float %b_data_z_assign_1_18, float %b_data_z_assign_1_20, i1 %b_data_layerId_ass_25, i1 %b_data_layerId_ass_27, i1 %b_data_layerId_ass_29, i1 %b_data_layerId_ass_31, i1 %b_data_layerId_ass_33, i1 %b_data_layerId_ass_35, i1 %b_data_layerId_ass_37, i1 %b_data_layerId_ass_39, i1 %b_data_layerId_ass_41, i1 %b_data_layerId_ass_43, i1 %b_data_psModule_as_25, i1 %b_data_psModule_as_27, i1 %b_data_psModule_as_29, i1 %b_data_psModule_as_31, i1 %b_data_psModule_as_33, i1 %b_data_psModule_as_35, i1 %b_data_psModule_as_37, i1 %b_data_psModule_as_39, i1 %b_data_psModule_as_41, i1 %b_data_psModule_as_43, i1 %b_data_barrel_assi_25, i1 %b_data_barrel_assi_27, i1 %b_data_barrel_assi_29, i1 %b_data_barrel_assi_31, i1 %b_data_barrel_assi_33, i1 %b_data_barrel_assi_35, i1 %b_data_barrel_assi_37, i1 %b_data_barrel_assi_39, i1 %b_data_barrel_assi_41, i1 %b_data_barrel_assi_43)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="794" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1">
<![CDATA[
arrayHLS.exit.i:200  %call_ret2 = call fastcc i32 @push_back.1(i32 %temp_1, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lar, float %b_data_settings_ch_49, float %b_data_settings_ch_53, float %b_data_settings_ch_57, float %b_data_settings_ch_61, float %b_data_settings_ch_65, float %b_data_settings_ch_69, float %b_data_settings_ch_73, float %b_data_settings_ch_77, float %b_data_settings_ch_81, float %b_data_settings_ch_85, float %b_data_settings_ch_51, float %b_data_settings_ch_55, float %b_data_settings_ch_59, float %b_data_settings_ch_63, float %b_data_settings_ch_67, float %b_data_settings_ch_71, float %b_data_settings_ch_75, float %b_data_settings_ch_79, float %b_data_settings_ch_83, float %b_data_settings_ch_87, i1 %b_data_settings_mi_49, i1 %b_data_settings_mi_53, i1 %b_data_settings_mi_57, i1 %b_data_settings_mi_61, i1 %b_data_settings_mi_65, i1 %b_data_settings_mi_69, i1 %b_data_settings_mi_73, i1 %b_data_settings_mi_77, i1 %b_data_settings_mi_81, i1 %b_data_settings_mi_85, i1 %b_data_settings_mi_51, i1 %b_data_settings_mi_55, i1 %b_data_settings_mi_59, i1 %b_data_settings_mi_63, i1 %b_data_settings_mi_67, i1 %b_data_settings_mi_71, i1 %b_data_settings_mi_75, i1 %b_data_settings_mi_79, i1 %b_data_settings_mi_83, i1 %b_data_settings_mi_87, float %b_data_r_assign_1_2, float %b_data_r_assign_1_4, float %b_data_r_assign_1_6, float %b_data_r_assign_1_8, float %b_data_r_assign_1_10, float %b_data_r_assign_1_12, float %b_data_r_assign_1_14, float %b_data_r_assign_1_16, float %b_data_r_assign_1_18, float %b_data_r_assign_1_20, float %b_data_phi_assign_23, float %b_data_phi_assign_25, float %b_data_phi_assign_27, float %b_data_phi_assign_29, float %b_data_phi_assign_31, float %b_data_phi_assign_33, float %b_data_phi_assign_35, float %b_data_phi_assign_37, float %b_data_phi_assign_39, float %b_data_phi_assign_41, float %b_data_z_assign_1_2, float %b_data_z_assign_1_4, float %b_data_z_assign_1_6, float %b_data_z_assign_1_8, float %b_data_z_assign_1_10, float %b_data_z_assign_1_12, float %b_data_z_assign_1_14, float %b_data_z_assign_1_16, float %b_data_z_assign_1_18, float %b_data_z_assign_1_20, i1 %b_data_layerId_ass_25, i1 %b_data_layerId_ass_27, i1 %b_data_layerId_ass_29, i1 %b_data_layerId_ass_31, i1 %b_data_layerId_ass_33, i1 %b_data_layerId_ass_35, i1 %b_data_layerId_ass_37, i1 %b_data_layerId_ass_39, i1 %b_data_layerId_ass_41, i1 %b_data_layerId_ass_43, i1 %b_data_psModule_as_25, i1 %b_data_psModule_as_27, i1 %b_data_psModule_as_29, i1 %b_data_psModule_as_31, i1 %b_data_psModule_as_33, i1 %b_data_psModule_as_35, i1 %b_data_psModule_as_37, i1 %b_data_psModule_as_39, i1 %b_data_psModule_as_41, i1 %b_data_psModule_as_43, i1 %b_data_barrel_assi_25, i1 %b_data_barrel_assi_27, i1 %b_data_barrel_assi_29, i1 %b_data_barrel_assi_31, i1 %b_data_barrel_assi_33, i1 %b_data_barrel_assi_35, i1 %b_data_barrel_assi_37, i1 %b_data_barrel_assi_39, i1 %b_data_barrel_assi_41, i1 %b_data_barrel_assi_43)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="795" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
arrayHLS.exit.i:201  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit:0  %LinearRegression_stu_14 = phi i32 [ %call_ret2, %arrayHLS.exit.i ], [ %temp_1, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_14"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit:1  %p_pn_in_i = phi i32 [ %temp_1, %arrayHLS.exit.i ], [ %i_0_i, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit:2  %p_pn_i = zext i32 %p_pn_in_i to i64

]]></Node>
<StgValue><ssdm name="p_pn_i"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:3  %LinearRegression_stu_15 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_second_size_s, i64 0, i64 %p_pn_i

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_15"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit:4  %LinearRegression_stu_16 = load i32* %LinearRegression_stu_15, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="801" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit:4  %LinearRegression_stu_16 = load i32* %LinearRegression_stu_15, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_16"/></StgValue>
</operation>

<operation id="802" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
operator[].exit:5  %tmp_19 = call fastcc i32 @erase(i32 %LinearRegression_stu_16, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, i32 %p_pn_in_i, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [5700 x float]* %LinearRegression_stubMap_data_second_data_settings_sinh_etaRegions_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, float %stub_r_s, float %stub_phi_s, float %stub_z_s, i32 %stub_layerId_s, i1 %stub_psModule_s, i1 %stub_barrel_s)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="803" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="1">
<![CDATA[
operator[].exit:8  %call_ret4 = call fastcc i32 @erase.1(i32 %LinearRegression_stu_3, [10 x float]* %LinearRegression_stubs_data_settings_chosenRofPhi_s, [10 x float]* %LinearRegression_stubs_data_settings_chosenRofZ_s, [190 x float]* %LinearRegression_stubs_data_settings_sinh_etaRegions_s, [10 x i32]* %LinearRegression_stubs_data_settings_minNumMatchLayers_s, [10 x i32]* %LinearRegression_stubs_data_settings_minPSLayers_s, [10 x float]* %LinearRegression_stubs_data_r_s, [10 x float]* %LinearRegression_stubs_data_phi_s, [10 x float]* %LinearRegression_stubs_data_z_s, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, float %stub_r_s, float %stub_phi_s, float %stub_z_s, i32 %stub_layerId_s, i1 %stub_psModule_s, i1 %stub_barrel_s)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="804" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:9  %tmp_not_i = icmp ugt i32 %stub_layerId_s, 19

]]></Node>
<StgValue><ssdm name="tmp_not_i"/></StgValue>
</operation>

<operation id="805" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:10  %brmerge_i = or i1 %stub_psModule_s, %tmp_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="806" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:11  %tmp_36_not_i = icmp ult i32 %stub_layerId_s, 21

]]></Node>
<StgValue><ssdm name="tmp_36_not_i"/></StgValue>
</operation>

<operation id="807" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:12  %stub_psModule_read_s = xor i1 %stub_psModule_s, true

]]></Node>
<StgValue><ssdm name="stub_psModule_read_s"/></StgValue>
</operation>

<operation id="808" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:13  %brmerge3_i = or i1 %tmp_36_not_i, %stub_psModule_read_s

]]></Node>
<StgValue><ssdm name="brmerge3_i"/></StgValue>
</operation>

<operation id="809" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:14  %tmp_i_7 = add i32 %stub_layerId_s, 10

]]></Node>
<StgValue><ssdm name="tmp_i_7"/></StgValue>
</operation>

<operation id="810" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:15  %tmp_17_i = add i32 %stub_layerId_s, -10

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="811" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:16  %sel_tmp_i = and i1 %brmerge_i, %brmerge3_i

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="812" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:17  %sel_tmp1_i = or i1 %stub_barrel_s, %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="813" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator[].exit:18  %sel_tmp2_i = select i1 %sel_tmp1_i, i32 %stub_layerId_s, i32 %tmp_17_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:19  %sel_tmp5_demorgan_i = or i1 %stub_barrel_s, %brmerge_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator[].exit:20  %value_first_read_ass = select i1 %sel_tmp5_demorgan_i, i32 %sel_tmp2_i, i32 %tmp_i_7

]]></Node>
<StgValue><ssdm name="value_first_read_ass"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="816" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
operator[].exit:5  %tmp_19 = call fastcc i32 @erase(i32 %LinearRegression_stu_16, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, i32 %p_pn_in_i, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [5700 x float]* %LinearRegression_stubMap_data_second_data_settings_sinh_etaRegions_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, float %stub_r_s, float %stub_phi_s, float %stub_z_s, i32 %stub_layerId_s, i1 %stub_psModule_s, i1 %stub_barrel_s)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="817" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
operator[].exit:6  store i32 %tmp_19, i32* %LinearRegression_stu_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="1">
<![CDATA[
operator[].exit:8  %call_ret4 = call fastcc i32 @erase.1(i32 %LinearRegression_stu_3, [10 x float]* %LinearRegression_stubs_data_settings_chosenRofPhi_s, [10 x float]* %LinearRegression_stubs_data_settings_chosenRofZ_s, [190 x float]* %LinearRegression_stubs_data_settings_sinh_etaRegions_s, [10 x i32]* %LinearRegression_stubs_data_settings_minNumMatchLayers_s, [10 x i32]* %LinearRegression_stubs_data_settings_minPSLayers_s, [10 x float]* %LinearRegression_stubs_data_r_s, [10 x float]* %LinearRegression_stubs_data_phi_s, [10 x float]* %LinearRegression_stubs_data_z_s, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, float %stub_r_s, float %stub_phi_s, float %stub_z_s, i32 %stub_layerId_s, i1 %stub_psModule_s, i1 %stub_barrel_s)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="819" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="32">
<![CDATA[
operator[].exit:7  %call_ret3 = call fastcc i32 @clean(i32 %LinearRegression_stu_14, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [5700 x float]* %LinearRegression_stubMap_data_second_data_settings_sinh_etaRegions_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lar)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="820" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="32">
<![CDATA[
operator[].exit:7  %call_ret3 = call fastcc i32 @clean(i32 %LinearRegression_stu_14, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [5700 x float]* %LinearRegression_stubMap_data_second_data_settings_sinh_etaRegions_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_lar)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit:21  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_0_i2 = phi i32 [ 0, %"operator[].exit" ], [ %i_2, %5 ]

]]></Node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_20 = icmp ult i32 %i_0_i2, %temp_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_2 = add i32 %i_0_i2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_20, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_21 = zext i32 %i_0_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_lay_1 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_first, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_1"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_lay_2 = load i32* %LinearRegression_lay_1, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_2"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i1 = zext i32 %temp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_lay_3 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_first, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_3"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store i32 %value_first_read_ass, i32* %LinearRegression_lay_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %LinearRegression_lay_5 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_second, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_5"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store i32 0, i32* %LinearRegression_lay_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %mapHLS_size_write_a = add i32 %temp_2, 1

]]></Node>
<StgValue><ssdm name="mapHLS_size_write_a"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %"operator[].exit1"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="836" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_lay_2 = load i32* %LinearRegression_lay_1, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_2"/></StgValue>
</operation>

<operation id="837" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_22 = icmp eq i32 %LinearRegression_lay_2, %value_first_read_ass

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="838" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_22, label %"operator[].exit1.loopexit", label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit1.loopexit:0  br label %"operator[].exit1"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit1:1  %p_pn_in_i2 = phi i32 [ %temp_2, %6 ], [ %i_0_i2, %"operator[].exit1.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i2"/></StgValue>
</operation>

<operation id="841" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit1:2  %p_pn_i2 = zext i32 %p_pn_in_i2 to i64

]]></Node>
<StgValue><ssdm name="p_pn_i2"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit1:3  %LinearRegression_lay_6 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_second, i64 0, i64 %p_pn_i2

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_6"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit1:4  %LinearRegression_lay_8 = load i32* %LinearRegression_lay_6, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="844" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit1:0  %LinearRegression_lay_4 = phi i32 [ %mapHLS_size_write_a, %6 ], [ %temp_2, %"operator[].exit1.loopexit" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_4"/></StgValue>
</operation>

<operation id="845" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit1:4  %LinearRegression_lay_8 = load i32* %LinearRegression_lay_6, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_8"/></StgValue>
</operation>

<operation id="846" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit1:5  %tmp_23 = add i32 %LinearRegression_lay_8, -1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="847" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
operator[].exit1:6  store i32 %tmp_23, i32* %LinearRegression_lay_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit1:7  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %LinearRegression_stu_1 = phi i32 [ %LinearRegression_stu_3, %0 ], [ %call_ret4, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_1"/></StgValue>
</operation>

<operation id="850" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %LinearRegression_stu_2 = phi i32 [ %temp, %0 ], [ %call_ret3, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_2"/></StgValue>
</operation>

<operation id="851" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:2  %LinearRegression_lay_7 = phi i32 [ %temp_2, %0 ], [ %LinearRegression_lay_4, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_7"/></StgValue>
</operation>

<operation id="852" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:3  %p_0 = phi i1 [ true, %0 ], [ false, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="853" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="227" op_0_bw="227" op_1_bw="1">
<![CDATA[
._crit_edge:4  %mrv_s = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } undef, i1 %p_0, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="854" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="227" op_0_bw="227" op_1_bw="1">
<![CDATA[
._crit_edge:5  %mrv_1 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_s, i1 %LinearRegression_val, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="855" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:6  %mrv_2 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_1, i32 %LinearRegression_stu_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="856" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:7  %mrv_3 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_2, float %residData_phi_read_a, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="857" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:8  %mrv_4 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_3, float %residData_z_read_ass, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="858" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:9  %mrv_5 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_4, i32 %LinearRegression_lar, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="859" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:10  %mrv_6 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_5, i32 %idx_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="860" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="227" op_0_bw="227" op_1_bw="1">
<![CDATA[
._crit_edge:11  %mrv_7 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_6, i1 %LinearRegression_lar_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="861" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:12  %mrv_8 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_7, i32 %LinearRegression_stu_2, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="862" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:13  %mrv_9 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_8, i32 %LinearRegression_lay_7, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="863" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="227">
<![CDATA[
._crit_edge:14  ret { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
