static unsigned long F_1 ( unsigned long V_1 , unsigned long V_2 )\r\n{\r\n#ifdef F_2\r\nif ( ( V_1 & V_3 ) == 0 )\r\nV_2 &= 0xffffffffUL ;\r\n#endif\r\nreturn V_2 ;\r\n}\r\nstatic int T_1 F_3 ( unsigned int V_4 , struct V_5 * V_6 )\r\n{\r\nunsigned int V_7 = ( V_4 >> 21 ) & 0x1f ;\r\nunsigned int V_8 ;\r\nif ( ( V_7 & 4 ) == 0 ) {\r\n-- V_6 -> V_9 ;\r\nif ( ( ( V_7 >> 1 ) & 1 ) ^ ( V_6 -> V_9 == 0 ) )\r\nreturn 0 ;\r\n}\r\nif ( ( V_7 & 0x10 ) == 0 ) {\r\nV_8 = ( V_4 >> 16 ) & 0x1f ;\r\nif ( ( ( V_6 -> V_10 >> ( 31 - V_8 ) ) & 1 ) != ( ( V_7 >> 3 ) & 1 ) )\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic long T_1 F_4 ( struct V_5 * V_6 , unsigned long V_11 , int V_12 )\r\n{\r\nif ( ! F_5 ( V_6 ) )\r\nreturn 1 ;\r\nreturn F_6 ( V_11 , V_12 , V_13 ) ;\r\n}\r\nstatic unsigned long T_1 F_7 ( unsigned int V_4 , struct V_5 * V_6 )\r\n{\r\nint V_14 ;\r\nunsigned long V_11 ;\r\nV_14 = ( V_4 >> 16 ) & 0x1f ;\r\nV_11 = ( signed short ) V_4 ;\r\nif ( V_14 ) {\r\nV_11 += V_6 -> V_15 [ V_14 ] ;\r\nif ( V_4 & 0x04000000 )\r\nV_6 -> V_15 [ V_14 ] = V_11 ;\r\n}\r\nreturn F_1 ( V_6 -> V_1 , V_11 ) ;\r\n}\r\nstatic unsigned long T_1 F_8 ( unsigned int V_4 , struct V_5 * V_6 )\r\n{\r\nint V_14 ;\r\nunsigned long V_11 ;\r\nV_14 = ( V_4 >> 16 ) & 0x1f ;\r\nV_11 = ( signed short ) ( V_4 & ~ 3 ) ;\r\nif ( V_14 ) {\r\nV_11 += V_6 -> V_15 [ V_14 ] ;\r\nif ( ( V_4 & 3 ) == 1 )\r\nV_6 -> V_15 [ V_14 ] = V_11 ;\r\n}\r\nreturn F_1 ( V_6 -> V_1 , V_11 ) ;\r\n}\r\nstatic unsigned long T_1 F_9 ( unsigned int V_4 , struct V_5 * V_6 ,\r\nint V_16 )\r\n{\r\nint V_14 , V_17 ;\r\nunsigned long V_11 ;\r\nV_14 = ( V_4 >> 16 ) & 0x1f ;\r\nV_17 = ( V_4 >> 11 ) & 0x1f ;\r\nV_11 = V_6 -> V_15 [ V_17 ] ;\r\nif ( V_14 ) {\r\nV_11 += V_6 -> V_15 [ V_14 ] ;\r\nif ( V_16 )\r\nV_6 -> V_15 [ V_14 ] = V_11 ;\r\n}\r\nreturn F_1 ( V_6 -> V_1 , V_11 ) ;\r\n}\r\nstatic inline unsigned long F_10 ( unsigned long V_18 )\r\n{\r\nV_18 |= sizeof( unsigned long ) ;\r\nreturn V_18 & - V_18 ;\r\n}\r\nstatic inline unsigned long F_11 ( unsigned long V_18 )\r\n{\r\nreturn ( ( V_18 >> 8 ) & 0xff ) | ( ( V_18 & 0xff ) << 8 ) ;\r\n}\r\nstatic inline unsigned long F_12 ( unsigned long V_18 )\r\n{\r\nreturn ( ( V_18 >> 24 ) & 0xff ) | ( ( V_18 >> 8 ) & 0xff00 ) |\r\n( ( V_18 & 0xff00 ) << 8 ) | ( ( V_18 & 0xff ) << 24 ) ;\r\n}\r\nstatic inline unsigned long F_13 ( unsigned long V_18 )\r\n{\r\nreturn ( F_12 ( V_18 ) << 32 ) | F_12 ( V_18 >> 32 ) ;\r\n}\r\nstatic int T_1 F_14 ( unsigned long * V_19 , unsigned long V_11 ,\r\nint V_12 )\r\n{\r\nint V_20 = 0 ;\r\nunsigned long V_18 = 0 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nV_20 = F_15 ( V_18 , ( unsigned char V_21 * ) V_11 ) ;\r\nbreak;\r\ncase 2 :\r\nV_20 = F_15 ( V_18 , ( unsigned short V_21 * ) V_11 ) ;\r\nbreak;\r\ncase 4 :\r\nV_20 = F_15 ( V_18 , ( unsigned int V_21 * ) V_11 ) ;\r\nbreak;\r\n#ifdef F_2\r\ncase 8 :\r\nV_20 = F_15 ( V_18 , ( unsigned long V_21 * ) V_11 ) ;\r\nbreak;\r\n#endif\r\n}\r\nif ( ! V_20 )\r\n* V_19 = V_18 ;\r\nreturn V_20 ;\r\n}\r\nstatic int T_1 F_16 ( unsigned long * V_19 , unsigned long V_11 ,\r\nint V_12 , struct V_5 * V_6 )\r\n{\r\nint V_20 ;\r\nunsigned long V_18 , V_22 , V_23 ;\r\nV_18 = 0 ;\r\nfor (; V_12 > 0 ; V_12 -= V_23 ) {\r\nV_23 = F_10 ( V_11 ) ;\r\nif ( V_23 > V_12 )\r\nV_23 = F_10 ( V_12 ) ;\r\nV_20 = F_14 ( & V_22 , V_11 , V_23 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_18 = ( V_18 << ( 8 * V_23 ) ) + V_22 ;\r\nV_11 += V_23 ;\r\n}\r\n* V_19 = V_18 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_17 ( unsigned long * V_19 , unsigned long V_11 , int V_12 ,\r\nstruct V_5 * V_6 )\r\n{\r\nif ( ! F_4 ( V_6 , V_11 , V_12 ) )\r\nreturn - V_24 ;\r\nif ( ( V_11 & ( V_12 - 1 ) ) == 0 )\r\nreturn F_14 ( V_19 , V_11 , V_12 ) ;\r\nreturn F_16 ( V_19 , V_11 , V_12 , V_6 ) ;\r\n}\r\nstatic int T_1 F_18 ( unsigned long V_2 , unsigned long V_11 ,\r\nint V_12 )\r\n{\r\nint V_20 = 0 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nV_20 = F_19 ( V_2 , ( unsigned char V_21 * ) V_11 ) ;\r\nbreak;\r\ncase 2 :\r\nV_20 = F_19 ( V_2 , ( unsigned short V_21 * ) V_11 ) ;\r\nbreak;\r\ncase 4 :\r\nV_20 = F_19 ( V_2 , ( unsigned int V_21 * ) V_11 ) ;\r\nbreak;\r\n#ifdef F_2\r\ncase 8 :\r\nV_20 = F_19 ( V_2 , ( unsigned long V_21 * ) V_11 ) ;\r\nbreak;\r\n#endif\r\n}\r\nreturn V_20 ;\r\n}\r\nstatic int T_1 F_20 ( unsigned long V_2 , unsigned long V_11 ,\r\nint V_12 , struct V_5 * V_6 )\r\n{\r\nint V_20 ;\r\nunsigned long V_23 ;\r\nfor (; V_12 > 0 ; V_12 -= V_23 ) {\r\nV_23 = F_10 ( V_11 ) ;\r\nif ( V_23 > V_12 )\r\nV_23 = F_10 ( V_12 ) ;\r\nV_20 = F_18 ( V_2 >> ( V_12 - V_23 ) * 8 , V_11 , V_23 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\n++ V_11 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_21 ( unsigned long V_2 , unsigned long V_11 , int V_12 ,\r\nstruct V_5 * V_6 )\r\n{\r\nif ( ! F_4 ( V_6 , V_11 , V_12 ) )\r\nreturn - V_24 ;\r\nif ( ( V_11 & ( V_12 - 1 ) ) == 0 )\r\nreturn F_18 ( V_2 , V_11 , V_12 ) ;\r\nreturn F_20 ( V_2 , V_11 , V_12 , V_6 ) ;\r\n}\r\nstatic int T_1 F_22 ( int V_25 , int (* F_23)( int , unsigned long ) ,\r\nunsigned long V_11 , int V_12 ,\r\nstruct V_5 * V_6 )\r\n{\r\nint V_20 ;\r\nunsigned long V_2 [ sizeof( double ) / sizeof( long ) ] ;\r\nunsigned long V_26 ;\r\nif ( ! F_4 ( V_6 , V_11 , V_12 ) )\r\nreturn - V_24 ;\r\nif ( ( V_11 & 3 ) == 0 )\r\nreturn (* F_23)( V_25 , V_11 ) ;\r\nV_26 = ( unsigned long ) & V_2 [ 0 ] ;\r\nif (sizeof( unsigned long ) == 8 || V_12 == 4 ) {\r\nV_20 = F_16 ( & V_2 [ 0 ] , V_11 , V_12 , V_6 ) ;\r\nV_26 += sizeof( unsigned long ) - V_12 ;\r\n} else {\r\nV_20 = F_16 ( & V_2 [ 0 ] , V_11 , 4 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_20 = F_16 ( & V_2 [ 1 ] , V_11 + 4 , 4 , V_6 ) ;\r\n}\r\nif ( V_20 )\r\nreturn V_20 ;\r\nreturn (* F_23)( V_25 , V_26 ) ;\r\n}\r\nstatic int T_1 F_24 ( int V_25 , int (* F_23)( int , unsigned long ) ,\r\nunsigned long V_11 , int V_12 ,\r\nstruct V_5 * V_6 )\r\n{\r\nint V_20 ;\r\nunsigned long V_2 [ sizeof( double ) / sizeof( long ) ] ;\r\nunsigned long V_26 ;\r\nif ( ! F_4 ( V_6 , V_11 , V_12 ) )\r\nreturn - V_24 ;\r\nif ( ( V_11 & 3 ) == 0 )\r\nreturn (* F_23)( V_25 , V_11 ) ;\r\nV_26 = ( unsigned long ) & V_2 [ 0 ] ;\r\nif (sizeof( unsigned long ) == 8 || V_12 == 4 ) {\r\nV_26 += sizeof( unsigned long ) - V_12 ;\r\nV_20 = (* F_23)( V_25 , V_26 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_20 ( V_2 [ 0 ] , V_11 , V_12 , V_6 ) ;\r\n} else {\r\nV_20 = (* F_23)( V_25 , V_26 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_20 ( V_2 [ 0 ] , V_11 , 4 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_20 = F_20 ( V_2 [ 1 ] , V_11 + 4 , 4 , V_6 ) ;\r\n}\r\nreturn V_20 ;\r\n}\r\nstatic int T_1 F_25 ( int V_25 , int (* F_23)( int , unsigned long ) ,\r\nunsigned long V_11 , struct V_5 * V_6 )\r\n{\r\nif ( ! F_4 ( V_6 , V_11 & ~ 0xfUL , 16 ) )\r\nreturn - V_24 ;\r\nreturn (* F_23)( V_25 , V_11 ) ;\r\n}\r\nstatic int T_1 F_26 ( int V_25 , int (* F_23)( int , unsigned long ) ,\r\nunsigned long V_11 , struct V_5 * V_6 )\r\n{\r\nif ( ! F_4 ( V_6 , V_11 & ~ 0xfUL , 16 ) )\r\nreturn - V_24 ;\r\nreturn (* F_23)( V_25 , V_11 ) ;\r\n}\r\nstatic int T_1 F_27 ( int V_25 , int (* F_23)( int , unsigned long ) ,\r\nunsigned long V_11 , struct V_5 * V_6 )\r\n{\r\nint V_20 ;\r\nunsigned long V_2 [ 2 ] ;\r\nif ( ! F_4 ( V_6 , V_11 , 16 ) )\r\nreturn - V_24 ;\r\nif ( ( V_11 & 3 ) == 0 )\r\nreturn (* F_23)( V_25 , V_11 ) ;\r\nV_20 = F_16 ( & V_2 [ 0 ] , V_11 , 8 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_20 = F_16 ( & V_2 [ 1 ] , V_11 + 8 , 8 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_20 = (* F_23)( V_25 , ( unsigned long ) & V_2 [ 0 ] ) ;\r\nreturn V_20 ;\r\n}\r\nstatic int T_1 F_28 ( int V_25 , int (* F_23)( int , unsigned long ) ,\r\nunsigned long V_11 , struct V_5 * V_6 )\r\n{\r\nint V_20 ;\r\nunsigned long V_2 [ 2 ] ;\r\nif ( ! F_4 ( V_6 , V_11 , 16 ) )\r\nreturn - V_24 ;\r\nif ( ( V_11 & 3 ) == 0 )\r\nreturn (* F_23)( V_25 , V_11 ) ;\r\nV_20 = (* F_23)( V_25 , ( unsigned long ) & V_2 [ 0 ] ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_20 ( V_2 [ 0 ] , V_11 , 8 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_20 = F_20 ( V_2 [ 1 ] , V_11 + 8 , 8 , V_6 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic void T_1 F_29 ( struct V_5 * V_6 , int V_27 )\r\n{\r\nlong V_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_6 -> V_10 = ( V_6 -> V_10 & 0x0fffffff ) | ( ( V_6 -> V_28 >> 3 ) & 0x10000000 ) ;\r\n#ifdef F_2\r\nif ( ! ( V_6 -> V_1 & V_3 ) )\r\nV_2 = ( int ) V_2 ;\r\n#endif\r\nif ( V_2 < 0 )\r\nV_6 -> V_10 |= 0x80000000 ;\r\nelse if ( V_2 > 0 )\r\nV_6 -> V_10 |= 0x40000000 ;\r\nelse\r\nV_6 -> V_10 |= 0x20000000 ;\r\n}\r\nstatic void T_1 F_30 ( struct V_5 * V_6 , int V_27 ,\r\nunsigned long V_29 , unsigned long V_30 ,\r\nunsigned long V_31 )\r\n{\r\nunsigned long V_2 = V_29 + V_30 ;\r\nif ( V_31 )\r\n++ V_2 ;\r\nV_6 -> V_15 [ V_27 ] = V_2 ;\r\n#ifdef F_2\r\nif ( ! ( V_6 -> V_1 & V_3 ) ) {\r\nV_2 = ( unsigned int ) V_2 ;\r\nV_29 = ( unsigned int ) V_29 ;\r\n}\r\n#endif\r\nif ( V_2 < V_29 || ( V_31 && V_2 == V_29 ) )\r\nV_6 -> V_28 |= V_32 ;\r\nelse\r\nV_6 -> V_28 &= ~ V_32 ;\r\n}\r\nstatic void T_1 F_31 ( struct V_5 * V_6 , long V_33 , long V_34 ,\r\nint V_35 )\r\n{\r\nunsigned int V_36 , V_37 ;\r\nV_36 = ( V_6 -> V_28 >> 31 ) & 1 ;\r\nif ( V_33 < V_34 )\r\nV_36 |= 8 ;\r\nelse if ( V_33 > V_34 )\r\nV_36 |= 4 ;\r\nelse\r\nV_36 |= 2 ;\r\nV_37 = ( 7 - V_35 ) * 4 ;\r\nV_6 -> V_10 = ( V_6 -> V_10 & ~ ( 0xf << V_37 ) ) | ( V_36 << V_37 ) ;\r\n}\r\nstatic void T_1 F_32 ( struct V_5 * V_6 , unsigned long V_33 ,\r\nunsigned long V_34 , int V_35 )\r\n{\r\nunsigned int V_36 , V_37 ;\r\nV_36 = ( V_6 -> V_28 >> 31 ) & 1 ;\r\nif ( V_33 < V_34 )\r\nV_36 |= 8 ;\r\nelse if ( V_33 > V_34 )\r\nV_36 |= 4 ;\r\nelse\r\nV_36 |= 2 ;\r\nV_37 = ( 7 - V_35 ) * 4 ;\r\nV_6 -> V_10 = ( V_6 -> V_10 & ~ ( 0xf << V_37 ) ) | ( V_36 << V_37 ) ;\r\n}\r\nint T_1 F_33 ( struct V_5 * V_6 , unsigned int V_4 )\r\n{\r\nunsigned int V_38 , V_14 , V_17 , V_27 , V_39 , V_40 ;\r\nunsigned long int V_41 ;\r\nunsigned long int V_2 , V_30 ;\r\nunsigned long int V_11 ;\r\nunsigned int V_42 , V_43 , V_44 , V_45 ;\r\nint V_20 ;\r\nunsigned long V_46 ;\r\nlong V_47 ;\r\nV_38 = V_4 >> 26 ;\r\nswitch ( V_38 ) {\r\ncase 16 :\r\nV_41 = ( signed short ) ( V_4 & 0xfffc ) ;\r\nif ( ( V_4 & 2 ) == 0 )\r\nV_41 += V_6 -> V_48 ;\r\nV_6 -> V_48 += 4 ;\r\nV_6 -> V_48 = F_1 ( V_6 -> V_1 , V_6 -> V_48 ) ;\r\nif ( V_4 & 1 )\r\nV_6 -> V_49 = V_6 -> V_48 ;\r\nif ( F_3 ( V_4 , V_6 ) )\r\nV_6 -> V_48 = V_41 ;\r\nreturn 1 ;\r\n#ifdef F_34\r\ncase 17 :\r\nif ( V_6 -> V_15 [ 0 ] == 0x1ebe &&\r\nF_35 ( V_50 ) ) {\r\nV_6 -> V_1 ^= V_51 ;\r\ngoto V_52;\r\n}\r\nV_6 -> V_15 [ 9 ] = V_6 -> V_15 [ 13 ] ;\r\nV_6 -> V_15 [ 10 ] = V_53 ;\r\nV_6 -> V_15 [ 11 ] = V_6 -> V_48 + 4 ;\r\nV_6 -> V_15 [ 12 ] = V_6 -> V_1 & V_54 ;\r\nV_6 -> V_15 [ 13 ] = ( unsigned long ) F_36 () ;\r\nV_6 -> V_48 = ( unsigned long ) & V_55 ;\r\nV_6 -> V_1 = V_53 ;\r\nreturn 1 ;\r\n#endif\r\ncase 18 :\r\nV_41 = V_4 & 0x03fffffc ;\r\nif ( V_41 & 0x02000000 )\r\nV_41 -= 0x04000000 ;\r\nif ( ( V_4 & 2 ) == 0 )\r\nV_41 += V_6 -> V_48 ;\r\nif ( V_4 & 1 )\r\nV_6 -> V_49 = F_1 ( V_6 -> V_1 , V_6 -> V_48 + 4 ) ;\r\nV_41 = F_1 ( V_6 -> V_1 , V_41 ) ;\r\nV_6 -> V_48 = V_41 ;\r\nreturn 1 ;\r\ncase 19 :\r\nswitch ( ( V_4 >> 1 ) & 0x3ff ) {\r\ncase 16 :\r\ncase 528 :\r\nV_41 = ( V_4 & 0x400 ) ? V_6 -> V_9 : V_6 -> V_49 ;\r\nV_6 -> V_48 = F_1 ( V_6 -> V_1 , V_6 -> V_48 + 4 ) ;\r\nV_41 = F_1 ( V_6 -> V_1 , V_41 ) ;\r\nif ( V_4 & 1 )\r\nV_6 -> V_49 = V_6 -> V_48 ;\r\nif ( F_3 ( V_4 , V_6 ) )\r\nV_6 -> V_48 = V_41 ;\r\nreturn 1 ;\r\ncase 18 :\r\nreturn - 1 ;\r\ncase 150 :\r\nF_37 () ;\r\ngoto V_52;\r\ncase 33 :\r\ncase 129 :\r\ncase 193 :\r\ncase 225 :\r\ncase 257 :\r\ncase 289 :\r\ncase 417 :\r\ncase 449 :\r\nV_14 = ( V_4 >> 16 ) & 0x1f ;\r\nV_17 = ( V_4 >> 11 ) & 0x1f ;\r\nV_27 = ( V_4 >> 21 ) & 0x1f ;\r\nV_14 = ( V_6 -> V_10 >> ( 31 - V_14 ) ) & 1 ;\r\nV_17 = ( V_6 -> V_10 >> ( 31 - V_17 ) ) & 1 ;\r\nV_2 = ( V_4 >> ( 6 + V_14 * 2 + V_17 ) ) & 1 ;\r\nV_6 -> V_10 = ( V_6 -> V_10 & ~ ( 1UL << ( 31 - V_27 ) ) ) |\r\n( V_2 << ( 31 - V_27 ) ) ;\r\ngoto V_52;\r\n}\r\nbreak;\r\ncase 31 :\r\nswitch ( ( V_4 >> 1 ) & 0x3ff ) {\r\ncase 598 :\r\n#ifdef F_2\r\nswitch ( ( V_4 >> 21 ) & 3 ) {\r\ncase 1 :\r\nasm volatile("lwsync" : : : "memory");\r\ngoto V_52;\r\ncase 2 :\r\nasm volatile("ptesync" : : : "memory");\r\ngoto V_52;\r\n}\r\n#endif\r\nV_43 () ;\r\ngoto V_52;\r\ncase 854 :\r\nF_38 () ;\r\ngoto V_52;\r\n}\r\nbreak;\r\n}\r\nif ( ! F_39 ( V_6 ) )\r\nreturn 0 ;\r\nV_27 = ( V_4 >> 21 ) & 0x1f ;\r\nV_14 = ( V_4 >> 16 ) & 0x1f ;\r\nV_17 = ( V_4 >> 11 ) & 0x1f ;\r\nswitch ( V_38 ) {\r\ncase 7 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_15 [ V_14 ] * ( short ) V_4 ;\r\ngoto V_52;\r\ncase 8 :\r\nV_41 = ( short ) V_4 ;\r\nF_30 ( V_6 , V_27 , ~ V_6 -> V_15 [ V_14 ] , V_41 , 1 ) ;\r\ngoto V_52;\r\ncase 10 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_2 = V_6 -> V_15 [ V_14 ] ;\r\n#ifdef F_2\r\nif ( ( V_27 & 1 ) == 0 )\r\nV_2 = ( unsigned int ) V_2 ;\r\n#endif\r\nF_32 ( V_6 , V_2 , V_41 , V_27 >> 2 ) ;\r\ngoto V_52;\r\ncase 11 :\r\nV_41 = ( short ) V_4 ;\r\nV_2 = V_6 -> V_15 [ V_14 ] ;\r\n#ifdef F_2\r\nif ( ( V_27 & 1 ) == 0 )\r\nV_2 = ( int ) V_2 ;\r\n#endif\r\nF_31 ( V_6 , V_2 , V_41 , V_27 >> 2 ) ;\r\ngoto V_52;\r\ncase 12 :\r\nV_41 = ( short ) V_4 ;\r\nF_30 ( V_6 , V_27 , V_6 -> V_15 [ V_14 ] , V_41 , 0 ) ;\r\ngoto V_52;\r\ncase 13 :\r\nV_41 = ( short ) V_4 ;\r\nF_30 ( V_6 , V_27 , V_6 -> V_15 [ V_14 ] , V_41 , 0 ) ;\r\nF_29 ( V_6 , V_27 ) ;\r\ngoto V_52;\r\ncase 14 :\r\nV_41 = ( short ) V_4 ;\r\nif ( V_14 )\r\nV_41 += V_6 -> V_15 [ V_14 ] ;\r\nV_6 -> V_15 [ V_27 ] = V_41 ;\r\ngoto V_52;\r\ncase 15 :\r\nV_41 = ( ( short ) V_4 ) << 16 ;\r\nif ( V_14 )\r\nV_41 += V_6 -> V_15 [ V_14 ] ;\r\nV_6 -> V_15 [ V_27 ] = V_41 ;\r\ngoto V_52;\r\ncase 20 :\r\nV_43 = ( V_4 >> 6 ) & 0x1f ;\r\nV_44 = ( V_4 >> 1 ) & 0x1f ;\r\nV_2 = F_40 ( V_6 -> V_15 [ V_27 ] ) ;\r\nV_41 = F_41 ( V_43 , V_44 ) ;\r\nV_6 -> V_15 [ V_14 ] = ( V_6 -> V_15 [ V_14 ] & ~ V_41 ) | ( F_42 ( V_2 , V_17 ) & V_41 ) ;\r\ngoto V_56;\r\ncase 21 :\r\nV_43 = ( V_4 >> 6 ) & 0x1f ;\r\nV_44 = ( V_4 >> 1 ) & 0x1f ;\r\nV_2 = F_40 ( V_6 -> V_15 [ V_27 ] ) ;\r\nV_6 -> V_15 [ V_14 ] = F_42 ( V_2 , V_17 ) & F_41 ( V_43 , V_44 ) ;\r\ngoto V_56;\r\ncase 23 :\r\nV_43 = ( V_4 >> 6 ) & 0x1f ;\r\nV_44 = ( V_4 >> 1 ) & 0x1f ;\r\nV_17 = V_6 -> V_15 [ V_17 ] & 0x1f ;\r\nV_2 = F_40 ( V_6 -> V_15 [ V_27 ] ) ;\r\nV_6 -> V_15 [ V_14 ] = F_42 ( V_2 , V_17 ) & F_41 ( V_43 , V_44 ) ;\r\ngoto V_56;\r\ncase 24 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] | V_41 ;\r\ngoto V_52;\r\ncase 25 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] | ( V_41 << 16 ) ;\r\ngoto V_52;\r\ncase 26 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] ^ V_41 ;\r\ngoto V_52;\r\ncase 27 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] ^ ( V_41 << 16 ) ;\r\ngoto V_52;\r\ncase 28 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] & V_41 ;\r\nF_29 ( V_6 , V_14 ) ;\r\ngoto V_52;\r\ncase 29 :\r\nV_41 = ( unsigned short ) V_4 ;\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] & ( V_41 << 16 ) ;\r\nF_29 ( V_6 , V_14 ) ;\r\ngoto V_52;\r\n#ifdef F_2\r\ncase 30 :\r\nV_43 = ( ( V_4 >> 6 ) & 0x1f ) | ( V_4 & 0x20 ) ;\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nif ( ( V_4 & 0x10 ) == 0 ) {\r\nV_45 = V_17 | ( ( V_4 & 2 ) << 4 ) ;\r\nV_2 = F_42 ( V_2 , V_45 ) ;\r\nswitch ( ( V_4 >> 2 ) & 3 ) {\r\ncase 0 :\r\nV_6 -> V_15 [ V_14 ] = V_2 & F_43 ( V_43 ) ;\r\ngoto V_56;\r\ncase 1 :\r\nV_6 -> V_15 [ V_14 ] = V_2 & F_44 ( V_43 ) ;\r\ngoto V_56;\r\ncase 2 :\r\nV_6 -> V_15 [ V_14 ] = V_2 & F_45 ( V_43 , 63 - V_45 ) ;\r\ngoto V_56;\r\ncase 3 :\r\nV_41 = F_45 ( V_43 , 63 - V_45 ) ;\r\nV_6 -> V_15 [ V_14 ] = ( V_6 -> V_15 [ V_14 ] & ~ V_41 ) |\r\n( V_2 & V_41 ) ;\r\ngoto V_56;\r\n}\r\n} else {\r\nV_45 = V_6 -> V_15 [ V_17 ] & 0x3f ;\r\nV_2 = F_42 ( V_2 , V_45 ) ;\r\nswitch ( ( V_4 >> 1 ) & 7 ) {\r\ncase 0 :\r\nV_6 -> V_15 [ V_14 ] = V_2 & F_43 ( V_43 ) ;\r\ngoto V_56;\r\ncase 1 :\r\nV_6 -> V_15 [ V_14 ] = V_2 & F_44 ( V_43 ) ;\r\ngoto V_56;\r\n}\r\n}\r\n#endif\r\ncase 31 :\r\nswitch ( ( V_4 >> 1 ) & 0x3ff ) {\r\ncase 83 :\r\nif ( V_6 -> V_1 & V_57 )\r\nbreak;\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_1 & V_54 ;\r\ngoto V_52;\r\ncase 146 :\r\nif ( V_6 -> V_1 & V_57 )\r\nbreak;\r\nV_41 = V_6 -> V_15 [ V_27 ] ;\r\nif ( ( V_41 & V_58 ) == 0 )\r\nreturn - 1 ;\r\nV_6 -> V_1 = V_41 ;\r\ngoto V_52;\r\n#ifdef F_34\r\ncase 178 :\r\nif ( V_6 -> V_1 & V_57 )\r\nbreak;\r\nV_41 = ( V_4 & 0x10000 ) ? 0x8002 : 0xefffffffffffefffUL ;\r\nV_41 = ( V_6 -> V_1 & V_54 & ~ V_41 )\r\n| ( V_6 -> V_15 [ V_27 ] & V_41 ) ;\r\nif ( ( V_41 & V_58 ) == 0 )\r\nreturn - 1 ;\r\nV_6 -> V_1 = V_41 ;\r\ngoto V_52;\r\n#endif\r\ncase 19 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_10 ;\r\nV_6 -> V_15 [ V_27 ] &= 0xffffffffUL ;\r\ngoto V_52;\r\ncase 144 :\r\nV_41 = 0xf0000000UL ;\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nfor ( V_45 = 0 ; V_45 < 8 ; ++ V_45 ) {\r\nif ( V_4 & ( 0x80000 >> V_45 ) )\r\nV_6 -> V_10 = ( V_6 -> V_10 & ~ V_41 ) |\r\n( V_2 & V_41 ) ;\r\nV_41 >>= 4 ;\r\n}\r\ngoto V_52;\r\ncase 339 :\r\nV_39 = ( V_4 >> 11 ) & 0x3ff ;\r\nswitch ( V_39 ) {\r\ncase 0x20 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_28 ;\r\nV_6 -> V_15 [ V_27 ] &= 0xffffffffUL ;\r\ngoto V_52;\r\ncase 0x100 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_49 ;\r\ngoto V_52;\r\ncase 0x120 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_9 ;\r\ngoto V_52;\r\n}\r\nbreak;\r\ncase 467 :\r\nV_39 = ( V_4 >> 11 ) & 0x3ff ;\r\nswitch ( V_39 ) {\r\ncase 0x20 :\r\nV_6 -> V_28 = ( V_6 -> V_15 [ V_27 ] & 0xffffffffUL ) ;\r\ngoto V_52;\r\ncase 0x100 :\r\nV_6 -> V_49 = V_6 -> V_15 [ V_27 ] ;\r\ngoto V_52;\r\ncase 0x120 :\r\nV_6 -> V_9 = V_6 -> V_15 [ V_27 ] ;\r\ngoto V_52;\r\n}\r\nbreak;\r\ncase 0 :\r\nV_2 = V_6 -> V_15 [ V_14 ] ;\r\nV_30 = V_6 -> V_15 [ V_17 ] ;\r\n#ifdef F_2\r\nif ( ( V_27 & 1 ) == 0 ) {\r\nV_2 = ( int ) V_2 ;\r\nV_30 = ( int ) V_30 ;\r\n}\r\n#endif\r\nF_31 ( V_6 , V_2 , V_30 , V_27 >> 2 ) ;\r\ngoto V_52;\r\ncase 32 :\r\nV_2 = V_6 -> V_15 [ V_14 ] ;\r\nV_30 = V_6 -> V_15 [ V_17 ] ;\r\n#ifdef F_2\r\nif ( ( V_27 & 1 ) == 0 ) {\r\nV_2 = ( unsigned int ) V_2 ;\r\nV_30 = ( unsigned int ) V_30 ;\r\n}\r\n#endif\r\nF_32 ( V_6 , V_2 , V_30 , V_27 >> 2 ) ;\r\ngoto V_52;\r\ncase 8 :\r\nF_30 ( V_6 , V_27 , ~ V_6 -> V_15 [ V_14 ] ,\r\nV_6 -> V_15 [ V_17 ] , 1 ) ;\r\ngoto V_59;\r\n#ifdef F_2\r\ncase 9 :\r\nasm("mulhdu %0,%1,%2" : "=r" (regs->gpr[rd]) :\r\n"r" (regs->gpr[ra]), "r" (regs->gpr[rb]));\r\ngoto V_59;\r\n#endif\r\ncase 10 :\r\nF_30 ( V_6 , V_27 , V_6 -> V_15 [ V_14 ] ,\r\nV_6 -> V_15 [ V_17 ] , 0 ) ;\r\ngoto V_59;\r\ncase 11 :\r\nasm("mulhwu %0,%1,%2" : "=r" (regs->gpr[rd]) :\r\n"r" (regs->gpr[ra]), "r" (regs->gpr[rb]));\r\ngoto V_59;\r\ncase 40 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_15 [ V_17 ] - V_6 -> V_15 [ V_14 ] ;\r\ngoto V_59;\r\n#ifdef F_2\r\ncase 73 :\r\nasm("mulhd %0,%1,%2" : "=r" (regs->gpr[rd]) :\r\n"r" (regs->gpr[ra]), "r" (regs->gpr[rb]));\r\ngoto V_59;\r\n#endif\r\ncase 75 :\r\nasm("mulhw %0,%1,%2" : "=r" (regs->gpr[rd]) :\r\n"r" (regs->gpr[ra]), "r" (regs->gpr[rb]));\r\ngoto V_59;\r\ncase 104 :\r\nV_6 -> V_15 [ V_27 ] = - V_6 -> V_15 [ V_14 ] ;\r\ngoto V_59;\r\ncase 136 :\r\nF_30 ( V_6 , V_27 , ~ V_6 -> V_15 [ V_14 ] , V_6 -> V_15 [ V_17 ] ,\r\nV_6 -> V_28 & V_32 ) ;\r\ngoto V_59;\r\ncase 138 :\r\nF_30 ( V_6 , V_27 , V_6 -> V_15 [ V_14 ] , V_6 -> V_15 [ V_17 ] ,\r\nV_6 -> V_28 & V_32 ) ;\r\ngoto V_59;\r\ncase 200 :\r\nF_30 ( V_6 , V_27 , ~ V_6 -> V_15 [ V_14 ] , 0L ,\r\nV_6 -> V_28 & V_32 ) ;\r\ngoto V_59;\r\ncase 202 :\r\nF_30 ( V_6 , V_27 , V_6 -> V_15 [ V_14 ] , 0L ,\r\nV_6 -> V_28 & V_32 ) ;\r\ngoto V_59;\r\ncase 232 :\r\nF_30 ( V_6 , V_27 , ~ V_6 -> V_15 [ V_14 ] , - 1L ,\r\nV_6 -> V_28 & V_32 ) ;\r\ngoto V_59;\r\n#ifdef F_2\r\ncase 233 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_15 [ V_14 ] * V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\n#endif\r\ncase 234 :\r\nF_30 ( V_6 , V_27 , V_6 -> V_15 [ V_14 ] , - 1L ,\r\nV_6 -> V_28 & V_32 ) ;\r\ngoto V_59;\r\ncase 235 :\r\nV_6 -> V_15 [ V_27 ] = ( unsigned int ) V_6 -> V_15 [ V_14 ] *\r\n( unsigned int ) V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\ncase 266 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_15 [ V_14 ] + V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\n#ifdef F_2\r\ncase 457 :\r\nV_6 -> V_15 [ V_27 ] = V_6 -> V_15 [ V_14 ] / V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\n#endif\r\ncase 459 :\r\nV_6 -> V_15 [ V_27 ] = ( unsigned int ) V_6 -> V_15 [ V_14 ] /\r\n( unsigned int ) V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\n#ifdef F_2\r\ncase 489 :\r\nV_6 -> V_15 [ V_27 ] = ( long int ) V_6 -> V_15 [ V_14 ] /\r\n( long int ) V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\n#endif\r\ncase 491 :\r\nV_6 -> V_15 [ V_27 ] = ( int ) V_6 -> V_15 [ V_14 ] /\r\n( int ) V_6 -> V_15 [ V_17 ] ;\r\ngoto V_59;\r\ncase 26 :\r\nasm("cntlzw %0,%1" : "=r" (regs->gpr[ra]) :\r\n"r" (regs->gpr[rd]));\r\ngoto V_56;\r\n#ifdef F_2\r\ncase 58 :\r\nasm("cntlzd %0,%1" : "=r" (regs->gpr[ra]) :\r\n"r" (regs->gpr[rd]));\r\ngoto V_56;\r\n#endif\r\ncase 28 :\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] & V_6 -> V_15 [ V_17 ] ;\r\ngoto V_56;\r\ncase 60 :\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] & ~ V_6 -> V_15 [ V_17 ] ;\r\ngoto V_56;\r\ncase 124 :\r\nV_6 -> V_15 [ V_14 ] = ~ ( V_6 -> V_15 [ V_27 ] | V_6 -> V_15 [ V_17 ] ) ;\r\ngoto V_56;\r\ncase 284 :\r\nV_6 -> V_15 [ V_14 ] = ~ ( V_6 -> V_15 [ V_27 ] ^ V_6 -> V_15 [ V_17 ] ) ;\r\ngoto V_56;\r\ncase 316 :\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] ^ V_6 -> V_15 [ V_17 ] ;\r\ngoto V_56;\r\ncase 412 :\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] | ~ V_6 -> V_15 [ V_17 ] ;\r\ngoto V_56;\r\ncase 444 :\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] | V_6 -> V_15 [ V_17 ] ;\r\ngoto V_56;\r\ncase 476 :\r\nV_6 -> V_15 [ V_14 ] = ~ ( V_6 -> V_15 [ V_27 ] & V_6 -> V_15 [ V_17 ] ) ;\r\ngoto V_56;\r\ncase 922 :\r\nV_6 -> V_15 [ V_14 ] = ( signed short ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_56;\r\ncase 954 :\r\nV_6 -> V_15 [ V_14 ] = ( signed char ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_56;\r\n#ifdef F_2\r\ncase 986 :\r\nV_6 -> V_15 [ V_14 ] = ( signed int ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_56;\r\n#endif\r\ncase 24 :\r\nV_45 = V_6 -> V_15 [ V_17 ] & 0x3f ;\r\nif ( V_45 < 32 )\r\nV_6 -> V_15 [ V_14 ] = ( V_6 -> V_15 [ V_27 ] << V_45 ) & 0xffffffffUL ;\r\nelse\r\nV_6 -> V_15 [ V_14 ] = 0 ;\r\ngoto V_56;\r\ncase 536 :\r\nV_45 = V_6 -> V_15 [ V_17 ] & 0x3f ;\r\nif ( V_45 < 32 )\r\nV_6 -> V_15 [ V_14 ] = ( V_6 -> V_15 [ V_27 ] & 0xffffffffUL ) >> V_45 ;\r\nelse\r\nV_6 -> V_15 [ V_14 ] = 0 ;\r\ngoto V_56;\r\ncase 792 :\r\nV_45 = V_6 -> V_15 [ V_17 ] & 0x3f ;\r\nV_47 = ( signed int ) V_6 -> V_15 [ V_27 ] ;\r\nV_6 -> V_15 [ V_14 ] = V_47 >> ( V_45 < 32 ? V_45 : 31 ) ;\r\nif ( V_47 < 0 && ( V_45 >= 32 || ( V_47 & ( ( 1 << V_45 ) - 1 ) ) != 0 ) )\r\nV_6 -> V_28 |= V_32 ;\r\nelse\r\nV_6 -> V_28 &= ~ V_32 ;\r\ngoto V_56;\r\ncase 824 :\r\nV_45 = V_17 ;\r\nV_47 = ( signed int ) V_6 -> V_15 [ V_27 ] ;\r\nV_6 -> V_15 [ V_14 ] = V_47 >> V_45 ;\r\nif ( V_47 < 0 && ( V_47 & ( ( 1 << V_45 ) - 1 ) ) != 0 )\r\nV_6 -> V_28 |= V_32 ;\r\nelse\r\nV_6 -> V_28 &= ~ V_32 ;\r\ngoto V_56;\r\n#ifdef F_2\r\ncase 27 :\r\nV_45 = V_6 -> V_15 [ V_27 ] & 0x7f ;\r\nif ( V_45 < 64 )\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] << V_45 ;\r\nelse\r\nV_6 -> V_15 [ V_14 ] = 0 ;\r\ngoto V_56;\r\ncase 539 :\r\nV_45 = V_6 -> V_15 [ V_17 ] & 0x7f ;\r\nif ( V_45 < 64 )\r\nV_6 -> V_15 [ V_14 ] = V_6 -> V_15 [ V_27 ] >> V_45 ;\r\nelse\r\nV_6 -> V_15 [ V_14 ] = 0 ;\r\ngoto V_56;\r\ncase 794 :\r\nV_45 = V_6 -> V_15 [ V_17 ] & 0x7f ;\r\nV_47 = ( signed long int ) V_6 -> V_15 [ V_27 ] ;\r\nV_6 -> V_15 [ V_14 ] = V_47 >> ( V_45 < 64 ? V_45 : 63 ) ;\r\nif ( V_47 < 0 && ( V_45 >= 64 || ( V_47 & ( ( 1 << V_45 ) - 1 ) ) != 0 ) )\r\nV_6 -> V_28 |= V_32 ;\r\nelse\r\nV_6 -> V_28 &= ~ V_32 ;\r\ngoto V_56;\r\ncase 826 :\r\ncase 827 :\r\nV_45 = V_17 | ( ( V_4 & 2 ) << 4 ) ;\r\nV_47 = ( signed long int ) V_6 -> V_15 [ V_27 ] ;\r\nV_6 -> V_15 [ V_14 ] = V_47 >> V_45 ;\r\nif ( V_47 < 0 && ( V_47 & ( ( 1 << V_45 ) - 1 ) ) != 0 )\r\nV_6 -> V_28 |= V_32 ;\r\nelse\r\nV_6 -> V_28 &= ~ V_32 ;\r\ngoto V_56;\r\n#endif\r\ncase 54 :\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nif ( ! F_4 ( V_6 , V_11 , 8 ) )\r\nreturn 0 ;\r\nV_20 = 0 ;\r\nF_46 ( V_11 , V_20 , L_1 ) ;\r\nif ( V_20 )\r\nreturn 0 ;\r\ngoto V_52;\r\ncase 86 :\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nif ( ! F_4 ( V_6 , V_11 , 8 ) )\r\nreturn 0 ;\r\nV_20 = 0 ;\r\nF_46 ( V_11 , V_20 , L_2 ) ;\r\nif ( V_20 )\r\nreturn 0 ;\r\ngoto V_52;\r\ncase 246 :\r\nif ( V_27 == 0 ) {\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nF_47 ( ( void * ) V_11 ) ;\r\n}\r\ngoto V_52;\r\ncase 278 :\r\nif ( V_27 == 0 ) {\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nF_48 ( ( void * ) V_11 ) ;\r\n}\r\ngoto V_52;\r\n}\r\nbreak;\r\n}\r\nif ( V_6 -> V_1 & V_51 )\r\nreturn 0 ;\r\nV_46 = V_6 -> V_15 [ V_14 ] ;\r\nswitch ( V_38 ) {\r\ncase 31 :\r\nV_40 = V_4 & 0x40 ;\r\nswitch ( ( V_4 >> 1 ) & 0x3ff ) {\r\ncase 20 :\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nif ( V_11 & 3 )\r\nbreak;\r\nV_20 = - V_24 ;\r\nif ( ! F_4 ( V_6 , V_11 , 4 ) )\r\ngoto V_60;\r\nV_20 = 0 ;\r\nF_49 ( V_2 , V_11 , V_20 , L_3 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = V_2 ;\r\ngoto V_60;\r\ncase 150 :\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nif ( V_11 & 3 )\r\nbreak;\r\nV_20 = - V_24 ;\r\nif ( ! F_4 ( V_6 , V_11 , 4 ) )\r\ngoto V_60;\r\nV_20 = 0 ;\r\nF_50 ( V_6 -> V_15 [ V_27 ] , V_11 , V_20 , L_4 , V_42 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_10 = ( V_6 -> V_10 & 0x0fffffff ) |\r\n( V_42 & 0xe0000000 ) |\r\n( ( V_6 -> V_28 >> 3 ) & 0x10000000 ) ;\r\ngoto V_60;\r\n#ifdef F_2\r\ncase 84 :\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nif ( V_11 & 7 )\r\nbreak;\r\nV_20 = - V_24 ;\r\nif ( ! F_4 ( V_6 , V_11 , 8 ) )\r\ngoto V_60;\r\nV_20 = 0 ;\r\nF_49 ( V_2 , V_11 , V_20 , L_5 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = V_2 ;\r\ngoto V_60;\r\ncase 214 :\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nif ( V_11 & 7 )\r\nbreak;\r\nV_20 = - V_24 ;\r\nif ( ! F_4 ( V_6 , V_11 , 8 ) )\r\ngoto V_60;\r\nV_20 = 0 ;\r\nF_50 ( V_6 -> V_15 [ V_27 ] , V_11 , V_20 , L_6 , V_42 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_10 = ( V_6 -> V_10 & 0x0fffffff ) |\r\n( V_42 & 0xe0000000 ) |\r\n( ( V_6 -> V_28 >> 3 ) & 0x10000000 ) ;\r\ngoto V_60;\r\ncase 21 :\r\ncase 53 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_9 ( V_4 , V_6 , V_40 ) ,\r\n8 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\ncase 23 :\r\ncase 55 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_9 ( V_4 , V_6 , V_40 ) ,\r\n4 , V_6 ) ;\r\ngoto V_60;\r\ncase 87 :\r\ncase 119 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_9 ( V_4 , V_6 , V_40 ) ,\r\n1 , V_6 ) ;\r\ngoto V_60;\r\n#ifdef F_51\r\ncase 103 :\r\ncase 359 :\r\nif ( ! ( V_6 -> V_1 & V_61 ) )\r\nbreak;\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nV_20 = F_25 ( V_27 , V_62 , V_11 , V_6 ) ;\r\ngoto V_60;\r\ncase 231 :\r\ncase 487 :\r\nif ( ! ( V_6 -> V_1 & V_61 ) )\r\nbreak;\r\nV_11 = F_9 ( V_4 , V_6 , 0 ) ;\r\nV_20 = F_26 ( V_27 , V_63 , V_11 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\n#ifdef F_2\r\ncase 149 :\r\ncase 181 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , V_40 ) , 8 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\ncase 151 :\r\ncase 183 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , V_40 ) , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 215 :\r\ncase 247 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , V_40 ) , 1 , V_6 ) ;\r\ngoto V_60;\r\ncase 279 :\r\ncase 311 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_9 ( V_4 , V_6 , V_40 ) ,\r\n2 , V_6 ) ;\r\ngoto V_60;\r\n#ifdef F_2\r\ncase 341 :\r\ncase 373 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_9 ( V_4 , V_6 , V_40 ) ,\r\n4 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = ( signed int ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_60;\r\n#endif\r\ncase 343 :\r\ncase 375 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_9 ( V_4 , V_6 , V_40 ) ,\r\n2 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = ( signed short ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_60;\r\ncase 407 :\r\ncase 439 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , V_40 ) , 2 , V_6 ) ;\r\ngoto V_60;\r\n#ifdef F_2\r\ncase 532 :\r\nV_20 = F_17 ( & V_2 , F_9 ( V_4 , V_6 , 0 ) , 8 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = F_13 ( V_2 ) ;\r\ngoto V_60;\r\n#endif\r\ncase 534 :\r\nV_20 = F_17 ( & V_2 , F_9 ( V_4 , V_6 , 0 ) , 4 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = F_12 ( V_2 ) ;\r\ngoto V_60;\r\n#ifdef F_52\r\ncase 535 :\r\ncase 567 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_9 ( V_4 , V_6 , V_40 ) ;\r\nV_20 = F_22 ( V_27 , V_65 , V_11 , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 599 :\r\ncase 631 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_9 ( V_4 , V_6 , V_40 ) ;\r\nV_20 = F_22 ( V_27 , V_66 , V_11 , 8 , V_6 ) ;\r\ngoto V_60;\r\ncase 663 :\r\ncase 695 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_9 ( V_4 , V_6 , V_40 ) ;\r\nV_20 = F_24 ( V_27 , V_67 , V_11 , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 727 :\r\ncase 759 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_9 ( V_4 , V_6 , V_40 ) ;\r\nV_20 = F_24 ( V_27 , V_68 , V_11 , 8 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\n#ifdef F_2\r\ncase 660 :\r\nV_2 = F_13 ( V_6 -> V_15 [ V_27 ] ) ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , 0 ) , 8 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\ncase 662 :\r\nV_2 = F_12 ( V_6 -> V_15 [ V_27 ] ) ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , 0 ) , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 790 :\r\nV_20 = F_17 ( & V_2 , F_9 ( V_4 , V_6 , 0 ) , 2 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = F_11 ( V_2 ) ;\r\ngoto V_60;\r\ncase 918 :\r\nV_2 = F_11 ( V_6 -> V_15 [ V_27 ] ) ;\r\nV_20 = F_21 ( V_2 , F_9 ( V_4 , V_6 , 0 ) , 2 , V_6 ) ;\r\ngoto V_60;\r\n#ifdef F_53\r\ncase 844 :\r\ncase 876 :\r\nif ( ! ( V_6 -> V_1 & V_69 ) )\r\nbreak;\r\nV_27 |= ( V_4 & 1 ) << 5 ;\r\nV_11 = F_9 ( V_4 , V_6 , V_40 ) ;\r\nV_20 = F_27 ( V_27 , V_70 , V_11 , V_6 ) ;\r\ngoto V_60;\r\ncase 972 :\r\ncase 1004 :\r\nif ( ! ( V_6 -> V_1 & V_69 ) )\r\nbreak;\r\nV_27 |= ( V_4 & 1 ) << 5 ;\r\nV_11 = F_9 ( V_4 , V_6 , V_40 ) ;\r\nV_20 = F_28 ( V_27 , V_71 , V_11 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\n}\r\nbreak;\r\ncase 32 :\r\ncase 33 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_7 ( V_4 , V_6 ) , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 34 :\r\ncase 35 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_7 ( V_4 , V_6 ) , 1 , V_6 ) ;\r\ngoto V_60;\r\ncase 36 :\r\ncase 37 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_7 ( V_4 , V_6 ) , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 38 :\r\ncase 39 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_7 ( V_4 , V_6 ) , 1 , V_6 ) ;\r\ngoto V_60;\r\ncase 40 :\r\ncase 41 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_7 ( V_4 , V_6 ) , 2 , V_6 ) ;\r\ngoto V_60;\r\ncase 42 :\r\ncase 43 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_7 ( V_4 , V_6 ) , 2 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = ( signed short ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_60;\r\ncase 44 :\r\ncase 45 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nV_20 = F_21 ( V_2 , F_7 ( V_4 , V_6 ) , 2 , V_6 ) ;\r\ngoto V_60;\r\ncase 46 :\r\nV_14 = ( V_4 >> 16 ) & 0x1f ;\r\nif ( V_14 >= V_27 )\r\nbreak;\r\nV_11 = F_7 ( V_4 , V_6 ) ;\r\ndo {\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , V_11 , 4 , V_6 ) ;\r\nif ( V_20 )\r\nreturn 0 ;\r\nV_11 += 4 ;\r\n} while ( ++ V_27 < 32 );\r\ngoto V_52;\r\ncase 47 :\r\nV_11 = F_7 ( V_4 , V_6 ) ;\r\ndo {\r\nV_20 = F_21 ( V_6 -> V_15 [ V_27 ] , V_11 , 4 , V_6 ) ;\r\nif ( V_20 )\r\nreturn 0 ;\r\nV_11 += 4 ;\r\n} while ( ++ V_27 < 32 );\r\ngoto V_52;\r\n#ifdef F_54\r\ncase 48 :\r\ncase 49 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_7 ( V_4 , V_6 ) ;\r\nV_20 = F_22 ( V_27 , V_65 , V_11 , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 50 :\r\ncase 51 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_7 ( V_4 , V_6 ) ;\r\nV_20 = F_22 ( V_27 , V_66 , V_11 , 8 , V_6 ) ;\r\ngoto V_60;\r\ncase 52 :\r\ncase 53 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_7 ( V_4 , V_6 ) ;\r\nV_20 = F_24 ( V_27 , V_67 , V_11 , 4 , V_6 ) ;\r\ngoto V_60;\r\ncase 54 :\r\ncase 55 :\r\nif ( ! ( V_6 -> V_1 & V_64 ) )\r\nbreak;\r\nV_11 = F_7 ( V_4 , V_6 ) ;\r\nV_20 = F_24 ( V_27 , V_68 , V_11 , 8 , V_6 ) ;\r\ngoto V_60;\r\n#endif\r\n#ifdef F_2\r\ncase 58 :\r\nswitch ( V_4 & 3 ) {\r\ncase 0 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_8 ( V_4 , V_6 ) ,\r\n8 , V_6 ) ;\r\ngoto V_60;\r\ncase 1 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_8 ( V_4 , V_6 ) ,\r\n8 , V_6 ) ;\r\ngoto V_60;\r\ncase 2 :\r\nV_20 = F_17 ( & V_6 -> V_15 [ V_27 ] , F_8 ( V_4 , V_6 ) ,\r\n4 , V_6 ) ;\r\nif ( ! V_20 )\r\nV_6 -> V_15 [ V_27 ] = ( signed int ) V_6 -> V_15 [ V_27 ] ;\r\ngoto V_60;\r\n}\r\nbreak;\r\ncase 62 :\r\nV_2 = V_6 -> V_15 [ V_27 ] ;\r\nswitch ( V_4 & 3 ) {\r\ncase 0 :\r\nV_20 = F_21 ( V_2 , F_8 ( V_4 , V_6 ) , 8 , V_6 ) ;\r\ngoto V_60;\r\ncase 1 :\r\nV_20 = F_21 ( V_2 , F_8 ( V_4 , V_6 ) , 8 , V_6 ) ;\r\ngoto V_60;\r\n}\r\nbreak;\r\n#endif\r\n}\r\nV_20 = - V_72 ;\r\nV_60:\r\nif ( V_20 ) {\r\nV_6 -> V_15 [ V_14 ] = V_46 ;\r\nreturn 0 ;\r\n}\r\nV_52:\r\nV_6 -> V_48 = F_1 ( V_6 -> V_1 , V_6 -> V_48 + 4 ) ;\r\nreturn 1 ;\r\nV_56:\r\nif ( V_4 & 1 )\r\nF_29 ( V_6 , V_14 ) ;\r\ngoto V_52;\r\nV_59:\r\nif ( V_4 & 1 )\r\nF_29 ( V_6 , V_27 ) ;\r\ngoto V_52;\r\n}
