(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_68/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_68/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_82/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_48/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_48/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_46/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_46/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_42/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_64/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_64/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_42/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_42/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_25/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_55/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_55/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_25/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_26/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_52/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_52/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_52/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_52/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_48/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_48/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_48/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_48/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_50/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_20/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_20/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_50/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_50/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_26/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_35/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_35/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_63/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_26/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_72/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_72/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_80/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_80/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_63/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_26/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_80/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_80/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_15/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_15/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_72/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_72/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_80/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_80/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_68/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_68/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_38/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_72/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_72/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_86/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_86/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_42/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[9\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_26/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_26/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_70/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_70/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[7\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_we/CLK  MEM_COMMAND_CONTROLLER/fifo_save_we/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_62/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_62/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_20/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_20/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_46/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_46/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9_RNI9D3S5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9_RNI9D3S5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9_RNI1LN81/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9_RNI1LN81/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9_RNI1LN81/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9_RNI1LN81/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_80/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_80/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9_RNI1LN81/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_9_RNI1LN81/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_80/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_80/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIR94M/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIR94M/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_22/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIR94M/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIR94M/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_84/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_84/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_78/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_78/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[5\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_35/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_35/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_63/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_62/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_62/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_15/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_15/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26_RNIVC9O3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26_RNIVC9O3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_12/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_35/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_35/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_74/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_74/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_49/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_49/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_66/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_66/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIKTB91/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIKTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_33/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_33/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIKTB91/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIKTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIKTB91/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIKTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNI7SDQ/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNI7SDQ/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNI7SDQ/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNI7SDQ/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_19_RNIGN5D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNI4E4M/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNI4E4M/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIBAIG1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIBAIG1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNI7SDQ/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNI7SDQ/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIBAIG1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIBAIG1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_32/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_43/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_43/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_44/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_43/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_43/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_79/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_79/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_43/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_43/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNI4E4M/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNI4E4M/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIBAIG1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIBAIG1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_82/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_37/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_37/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_66/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_66/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_14_RNILTB91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_92/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_92/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_79/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_79/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_42/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_19/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_19/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_42/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNI4E4M/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNI4E4M/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_34/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_34/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_11/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_39/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_39/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[3\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68_RNI9IDP1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68_RNI9IDP1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_32/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_19/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_19/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_23/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_23/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_67/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_67/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[2\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_35/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_35/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_63/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_66/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_66/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI7MFG\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI7MFG\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI7MFG\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI7MFG\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_71_RNIRB8B6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_15/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_52/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_52/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_51/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_51/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_51/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_51/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNII1GG\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNII1GG\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIGVFG\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIGVFG\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_60_RNIQCVA8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_56/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_56/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIGVFG\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIGVFG\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_84/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_84/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_77/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_77/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_25/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_48/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_48/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_67/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_67/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_25/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_53/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_53/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_25/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_76/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_76/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XNOR2_RDIFF\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_71_RNIOMNC5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9_RNI9D3S5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9_RNI9D3S5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_53/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_53/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_75_RNI1GE74/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNII1GG\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNII1GG\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_61_RNI8ME99/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_24/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_25/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_27/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_28/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_29/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_30/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_30/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_31/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_31/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_32/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIGV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_44_RNI1KGI4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_56/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_56/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_48/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_48/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68_RNI9IDP1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68_RNI9IDP1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26_RNIVC9O3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26_RNIVC9O3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_12/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_87/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_87/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_15/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_91_RNISL1M8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_50/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_82/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_85_RNI0KAM6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_68/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_68/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_47/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_47/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9_RNI9D3S5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_9_RNI9D3S5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_90/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_77/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_77/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_36/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5JFH1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_26/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_26/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIVA7D3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26_RNIVC9O3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_26_RNIVC9O3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_24_RNIOD659/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_61/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_61/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_49/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_40/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_17/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_32/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[0\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XNOR2_RDIFF\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_21_RNIK6I82/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_72_RNILDKJ2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_73_RNIFH13A/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIEIU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_11/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_22/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_22/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_12/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_29_RNIBOGK9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/A  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_43_RNINH8G9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_16/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]_RNIJ2FA/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]_RNIJ2FA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]_RNIJ2FA/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]_RNIJ2FA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]_RNIH537/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]_RNIH537/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_35_RNI3CBE1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68_RNI9IDP1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_68_RNI9IDP1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_12/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_12/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]_RNIH537/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]_RNIH537/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_15/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_56/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_56/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_55/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_55/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_41/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_7\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIUVTH\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_83/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_11/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_11/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_15/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_15/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI57I81\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_57/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_57/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/INV_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_4/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_7/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]_RNIGP6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_40_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]_RNIKOIH/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_4\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFQCD\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFQCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed_RNI286D/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed_RNI286D/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI28NJ\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI28NJ\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_5\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed_RNI286D/A  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed_RNI286D/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFQCD\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFQCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNICL6E/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]_RNIG70E1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_84/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_84/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_35/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AO1_35/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11_i_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI28NJ\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI28NJ\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_21/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/A  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND3_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]_RNIL937/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_0/A  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/A  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]_RNI9B4K/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_88_RNINP3EA/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB0  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_27/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB1  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB2  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB3  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_25/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB4  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_36/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB5  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_19/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_19/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB6  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_13/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DOUTB7  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_16/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/C  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB0  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_27/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB1  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB2  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB3  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_25/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB4  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_36/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB5  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_19/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_19/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB6  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_13/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DOUTB7  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_16/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB0  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_14/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB1  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB2  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_18/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB3  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_30/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB4  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_23/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_23/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB5  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_10/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB6  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_24/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DOUTB7  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_8/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB0  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_14/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB1  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB2  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_18/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB3  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_30/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB4  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_23/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_23/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB5  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_10/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB6  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_24/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DOUTB7  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_6\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMWEBUBBLE/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MEMWEBUBBLE/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_6/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_38_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_36_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_44_i/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_44_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINI7M\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_44_i/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_44_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_25/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_25/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_19/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_19/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_27/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_27/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_6/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_9/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_36/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_36/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_16/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_16/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_13/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_13/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_14/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_14/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_30/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_30/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_2/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_18/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_18/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_8/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_23/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_23/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_10/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_10/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/BUFF_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_24/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/MX2_24/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_28_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_28_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_44_i/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_44_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNINLTK\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_1_i/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_1_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]_RNIUNPF/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_28_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_28_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_1_i/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_1_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI0NPQ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_5_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_42_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIU9E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_30_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_28_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_28_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/C  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNI6S861\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/un3_clk_count_1_I_6/A  clk_div_1M/un3_clk_count_1_I_6/Y  clk_div_1M/un3_clk_count_1_I_7/A  clk_div_1M/un3_clk_count_1_I_7/Y  clk_div_1M/clk_count_RNO\[2\]/C  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIHTL71/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/un3_clk_count_1_I_6/B  clk_div_1M/un3_clk_count_1_I_6/Y  clk_div_1M/un3_clk_count_1_I_7/A  clk_div_1M/un3_clk_count_1_I_7/Y  clk_div_1M/clk_count_RNO\[2\]/C  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed_RNIMN17\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/B  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_1_RNIC5FG/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO_0/B  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/C  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_24_0_a2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/Y  MEM_COMMAND_CONTROLLER/fifo_save_we_RNO/A  MEM_COMMAND_CONTROLLER/fifo_save_we_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_we/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/A  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_out_RNO/B  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/A  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_count_RNO\[2\]/A  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/A  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_count_RNO\[0\]/A  clk_div_1M/clk_count_RNO\[0\]/Y  clk_div_1M/clk_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIBNOB/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO_0/C  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/C  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/B  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_76/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_76/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XNOR2_RDIFF\[1\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_67/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_67/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[2\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_39/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_39/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[3\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_33/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_33/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_78/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_78/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[5\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_84/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_84/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_70/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_70/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[7\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_46/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_46/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_42/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_42/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[9\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_86/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_86/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_29/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/B  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/B  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_32/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/A  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/C  MEM_COMMAND_CONTROLLER/fifo_save_re_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i_a3_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_23/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO_0/A  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/C  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_3/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_1/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/un3_clk_count_1_I_8/B  clk_div_1M/un3_clk_count_1_I_8/Y  clk_div_1M/un3_clk_count_1_I_9/A  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_9/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_5/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_5/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_6/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_6/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_3/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_8/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_8/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_2/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11_i_0\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_9/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_9/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_4/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_4/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_25/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/NAND2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_2/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/OR2_2/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_20/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XNOR2_20/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_31/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_31/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_24/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[3\]/CLK  clk_div_1M/clk_count\[3\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/B  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_out_RNO/B  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_30/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_30/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIME9G1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNIQ9BK/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_27/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/un3_clk_count_1_I_7/B  clk_div_1M/un3_clk_count_1_I_7/Y  clk_div_1M/clk_count_RNO\[2\]/C  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/un3_clk_count_1_I_8/A  clk_div_1M/un3_clk_count_1_I_8/Y  clk_div_1M/un3_clk_count_1_I_9/A  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/clk_out_RNO/A  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/un3_clk_count_1_I_5/B  clk_div_1M/un3_clk_count_1_I_5/Y  clk_div_1M/clk_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/clk_count_RNO\[2\]/B  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/clk_count_RNO\[0\]/B  clk_div_1M/clk_count_RNO\[0\]/Y  clk_div_1M/clk_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_26/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_26/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/un3_clk_count_1_I_8/C  clk_div_1M/un3_clk_count_1_I_8/Y  clk_div_1M/un3_clk_count_1_I_9/A  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[0\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/S  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_CS_Inactive_Count_G_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/XOR2_7/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_i_a2_0\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2A_0/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/clk_count_RNO\[0\]/C  clk_div_1M/clk_count_RNO\[0\]/Y  clk_div_1M/clk_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/un3_clk_count_1_I_5/A  clk_div_1M/un3_clk_count_1_I_5/Y  clk_div_1M/clk_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_we/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[3\]/CLK  clk_div_1M/clk_count\[3\]/Q  clk_div_1M/un3_clk_count_1_I_9/B  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_shift.rx_shift_11\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN/Q  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNO/C  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2A_0/A  MEM_COMMAND_CONTROLLER/FIFO_SAVE/AND2A_0/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/CLK  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNITODQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIMTQ71\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5GEH3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5GEH3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5GEH3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5GEH3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  FIFO_STATE1_pad/D  FIFO_STATE1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  FIFO_STATE0_pad/D  FIFO_STATE0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_re_delayed\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_data_in\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_SM_UART_SEND\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_we/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_delayed/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_save_re/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_FULL/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1C0_DVLDI/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_1/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1P0_EMPTY/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1E1C0_Q\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_WADDR\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_RDCNT\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/FIFO_SAVE/\DFN1C0_MEM_RADDR\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  FPGA_CLK_pad/D  FPGA_CLK_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5GEH3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5GEH3\[0\]/Y  	(10.0:10.0:10.0) )

  )
)
)
