<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'arm_sve' Dialect - MLIR</title><meta name=description content="Multi-Level IR Compiler Framework"><meta name=generator content="Hugo 0.80.0"><link href=https://mlir.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://mlir.llvm.org/docs/Dialects/ArmSVE/><link rel=stylesheet href=https://mlir.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://mlir.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://mlir.llvm.org/js/bundle.js></script><script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><link rel=apple-touch-icon sizes=180x180 href="/apple-touch-icon.png?v=1"><link rel=icon type=image/png sizes=32x32 href="/favicon-32x32.png?v=1"><link rel=icon type=image/png sizes=16x16 href="/favicon-16x16.png?v=1"><link rel=manifest href="/site.webmanifest?v=1"><link rel=mask-icon href="/safari-pinned-tab.svg?v=1" color=#3775e0><link rel="shortcut icon" href="/favicon.ico?v=1"><meta name=msapplication-TileColor content="#2d89ef"><meta name=theme-color content="#ffffff"><link rel=icon href=/favicon.svg type=image/svg+xml sizes=any><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://mlir.llvm.org//mlir-logo.png width=40px align=absmiddle>
MLIR</div></h1><p class=description>Multi-Level IR Compiler Framework</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/mlir/31>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li class=parent><a href=https://github.com/llvm/llvm-project/tree/main/mlir>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/llvm-project/tree/main/mlir>GitHub</a></li></ul></li><li><a href="https://bugs.llvm.org/buglist.cgi?bug_status=__open__&list_id=177877&order=changeddate%20DESC%2Cpriority%2Cbug_severity&product=MLIR&query_format=specific">Bugs</a></li><li><a href=https://github.com/llvm/mlir-www/tree/main/website/static/LogoAssets>Logo Assets</a></li><li><a href=https://www.youtube.com/MLIRCompiler>Youtube Channel</a></li></ul></nav></div><div class=content-container><main><h1>'arm_sve' Dialect</h1><p>Basic dialect to target Arm SVE architectures
This dialect contains the definitions necessary to target specific Arm SVE
scalable vector operations.</p><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#arm_sveintrfadd-mlirarm_svescalablemaskedaddfintrop><code>arm_sve.intr.fadd</code> (::mlir::arm_sve::ScalableMaskedAddFIntrOp)</a></li><li><a href=#arm_svemaskedaddf-mlirarm_svescalablemaskedaddfop><code>arm_sve.masked.addf</code> (::mlir::arm_sve::ScalableMaskedAddFOp)</a></li><li><a href=#arm_sveintradd-mlirarm_svescalablemaskedaddiintrop><code>arm_sve.intr.add</code> (::mlir::arm_sve::ScalableMaskedAddIIntrOp)</a></li><li><a href=#arm_svemaskedaddi-mlirarm_svescalablemaskedaddiop><code>arm_sve.masked.addi</code> (::mlir::arm_sve::ScalableMaskedAddIOp)</a></li><li><a href=#arm_sveintrfdiv-mlirarm_svescalablemaskeddivfintrop><code>arm_sve.intr.fdiv</code> (::mlir::arm_sve::ScalableMaskedDivFIntrOp)</a></li><li><a href=#arm_svemaskeddivf-mlirarm_svescalablemaskeddivfop><code>arm_sve.masked.divf</code> (::mlir::arm_sve::ScalableMaskedDivFOp)</a></li><li><a href=#arm_sveintrfmul-mlirarm_svescalablemaskedmulfintrop><code>arm_sve.intr.fmul</code> (::mlir::arm_sve::ScalableMaskedMulFIntrOp)</a></li><li><a href=#arm_svemaskedmulf-mlirarm_svescalablemaskedmulfop><code>arm_sve.masked.mulf</code> (::mlir::arm_sve::ScalableMaskedMulFOp)</a></li><li><a href=#arm_sveintrmul-mlirarm_svescalablemaskedmuliintrop><code>arm_sve.intr.mul</code> (::mlir::arm_sve::ScalableMaskedMulIIntrOp)</a></li><li><a href=#arm_svemaskedmuli-mlirarm_svescalablemaskedmuliop><code>arm_sve.masked.muli</code> (::mlir::arm_sve::ScalableMaskedMulIOp)</a></li><li><a href=#arm_sveintrsdiv-mlirarm_svescalablemaskedsdiviintrop><code>arm_sve.intr.sdiv</code> (::mlir::arm_sve::ScalableMaskedSDivIIntrOp)</a></li><li><a href=#arm_svemaskeddivi_signed-mlirarm_svescalablemaskedsdiviop><code>arm_sve.masked.divi_signed</code> (::mlir::arm_sve::ScalableMaskedSDivIOp)</a></li><li><a href=#arm_sveintrfsub-mlirarm_svescalablemaskedsubfintrop><code>arm_sve.intr.fsub</code> (::mlir::arm_sve::ScalableMaskedSubFIntrOp)</a></li><li><a href=#arm_svemaskedsubf-mlirarm_svescalablemaskedsubfop><code>arm_sve.masked.subf</code> (::mlir::arm_sve::ScalableMaskedSubFOp)</a></li><li><a href=#arm_sveintrsub-mlirarm_svescalablemaskedsubiintrop><code>arm_sve.intr.sub</code> (::mlir::arm_sve::ScalableMaskedSubIIntrOp)</a></li><li><a href=#arm_svemaskedsubi-mlirarm_svescalablemaskedsubiop><code>arm_sve.masked.subi</code> (::mlir::arm_sve::ScalableMaskedSubIOp)</a></li><li><a href=#arm_sveintrudiv-mlirarm_svescalablemaskedudiviintrop><code>arm_sve.intr.udiv</code> (::mlir::arm_sve::ScalableMaskedUDivIIntrOp)</a></li><li><a href=#arm_svemaskeddivi_unsigned-mlirarm_svescalablemaskedudiviop><code>arm_sve.masked.divi_unsigned</code> (::mlir::arm_sve::ScalableMaskedUDivIOp)</a></li><li><a href=#arm_sveintrsdot-mlirarm_svesdotintrop><code>arm_sve.intr.sdot</code> (::mlir::arm_sve::SdotIntrOp)</a></li><li><a href=#arm_svesdot-mlirarm_svesdotop><code>arm_sve.sdot</code> (::mlir::arm_sve::SdotOp)</a></li><li><a href=#arm_sveintrsmmla-mlirarm_svesmmlaintrop><code>arm_sve.intr.smmla</code> (::mlir::arm_sve::SmmlaIntrOp)</a></li><li><a href=#arm_svesmmla-mlirarm_svesmmlaop><code>arm_sve.smmla</code> (::mlir::arm_sve::SmmlaOp)</a></li><li><a href=#arm_sveintrudot-mlirarm_sveudotintrop><code>arm_sve.intr.udot</code> (::mlir::arm_sve::UdotIntrOp)</a></li><li><a href=#arm_sveudot-mlirarm_sveudotop><code>arm_sve.udot</code> (::mlir::arm_sve::UdotOp)</a></li><li><a href=#arm_sveintrummla-mlirarm_sveummlaintrop><code>arm_sve.intr.ummla</code> (::mlir::arm_sve::UmmlaIntrOp)</a></li><li><a href=#arm_sveummla-mlirarm_sveummlaop><code>arm_sve.ummla</code> (::mlir::arm_sve::UmmlaOp)</a></li></ul></li></ul><ul><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#llvm-dialect-compatible-type>LLVM dialect-compatible type</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=arm_sveintrfadd-mlirarm_svescalablemaskedaddfintrop><code>arm_sve.intr.fadd</code> (::mlir::arm_sve::ScalableMaskedAddFIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrfadd-mlirarm_svescalablemaskedaddfintrop>¶</a></h3><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskedaddf-mlirarm_svescalablemaskedaddfop><code>arm_sve.masked.addf</code> (::mlir::arm_sve::ScalableMaskedAddFOp)&nbsp;<a class=headline-hash href=#arm_svemaskedaddf-mlirarm_svescalablemaskedaddfop>¶</a></h3><p>masked addition for scalable vectors of floats</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.addf` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.addf</code> operation takes one scalable vector mask
and two scalable vector operands, and perform floating point addition on active lanes. Inactive lanes will keep the value of
the first operand.
Traits: Commutative</p><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of floating-point values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h3 id=arm_sveintradd-mlirarm_svescalablemaskedaddiintrop><code>arm_sve.intr.add</code> (::mlir::arm_sve::ScalableMaskedAddIIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintradd-mlirarm_svescalablemaskedaddiintrop>¶</a></h3><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskedaddi-mlirarm_svescalablemaskedaddiop><code>arm_sve.masked.addi</code> (::mlir::arm_sve::ScalableMaskedAddIOp)&nbsp;<a class=headline-hash href=#arm_svemaskedaddi-mlirarm_svescalablemaskedaddiop>¶</a></h3><p>masked addition for scalable vectors of integers</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.addi` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.addi</code> operation takes one scalable vector mask
and two scalable vector operands, and perform integer addition on active lanes. Inactive lanes will keep the value of
the first operand.
Traits: Commutative</p><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h3 id=arm_sveintrfdiv-mlirarm_svescalablemaskeddivfintrop><code>arm_sve.intr.fdiv</code> (::mlir::arm_sve::ScalableMaskedDivFIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrfdiv-mlirarm_svescalablemaskeddivfintrop>¶</a></h3><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskeddivf-mlirarm_svescalablemaskeddivfop><code>arm_sve.masked.divf</code> (::mlir::arm_sve::ScalableMaskedDivFOp)&nbsp;<a class=headline-hash href=#arm_svemaskeddivf-mlirarm_svescalablemaskeddivfop>¶</a></h3><p>masked division for scalable vectors of floats</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.divf` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.divf</code> operation takes one scalable vector mask
and two scalable vector operands, and perform floating point division on active lanes. Inactive lanes will keep the value of
the first operand.</p><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of floating-point values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h4 id=results-5>Results:&nbsp;<a class=headline-hash href=#results-5>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h3 id=arm_sveintrfmul-mlirarm_svescalablemaskedmulfintrop><code>arm_sve.intr.fmul</code> (::mlir::arm_sve::ScalableMaskedMulFIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrfmul-mlirarm_svescalablemaskedmulfintrop>¶</a></h3><h4 id=operands-6>Operands:&nbsp;<a class=headline-hash href=#operands-6>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-6>Results:&nbsp;<a class=headline-hash href=#results-6>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskedmulf-mlirarm_svescalablemaskedmulfop><code>arm_sve.masked.mulf</code> (::mlir::arm_sve::ScalableMaskedMulFOp)&nbsp;<a class=headline-hash href=#arm_svemaskedmulf-mlirarm_svescalablemaskedmulfop>¶</a></h3><p>masked multiplication for scalable vectors of floats</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.mulf` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.mulf</code> operation takes one scalable vector mask
and two scalable vector operands, and perform floating point multiplication on active lanes. Inactive lanes will keep the value of
the first operand.
Traits: Commutative</p><h4 id=operands-7>Operands:&nbsp;<a class=headline-hash href=#operands-7>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of floating-point values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h4 id=results-7>Results:&nbsp;<a class=headline-hash href=#results-7>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h3 id=arm_sveintrmul-mlirarm_svescalablemaskedmuliintrop><code>arm_sve.intr.mul</code> (::mlir::arm_sve::ScalableMaskedMulIIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrmul-mlirarm_svescalablemaskedmuliintrop>¶</a></h3><h4 id=operands-8>Operands:&nbsp;<a class=headline-hash href=#operands-8>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-8>Results:&nbsp;<a class=headline-hash href=#results-8>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskedmuli-mlirarm_svescalablemaskedmuliop><code>arm_sve.masked.muli</code> (::mlir::arm_sve::ScalableMaskedMulIOp)&nbsp;<a class=headline-hash href=#arm_svemaskedmuli-mlirarm_svescalablemaskedmuliop>¶</a></h3><p>masked multiplication for scalable vectors of integers</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.muli` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.muli</code> operation takes one scalable vector mask
and two scalable vector operands, and perform integer multiplication on active lanes. Inactive lanes will keep the value of
the first operand.
Traits: Commutative</p><h4 id=operands-9>Operands:&nbsp;<a class=headline-hash href=#operands-9>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h4 id=results-9>Results:&nbsp;<a class=headline-hash href=#results-9>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h3 id=arm_sveintrsdiv-mlirarm_svescalablemaskedsdiviintrop><code>arm_sve.intr.sdiv</code> (::mlir::arm_sve::ScalableMaskedSDivIIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrsdiv-mlirarm_svescalablemaskedsdiviintrop>¶</a></h3><h4 id=operands-10>Operands:&nbsp;<a class=headline-hash href=#operands-10>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-10>Results:&nbsp;<a class=headline-hash href=#results-10>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskeddivi_signed-mlirarm_svescalablemaskedsdiviop><code>arm_sve.masked.divi_signed</code> (::mlir::arm_sve::ScalableMaskedSDivIOp)&nbsp;<a class=headline-hash href=#arm_svemaskeddivi_signed-mlirarm_svescalablemaskedsdiviop>¶</a></h3><p>masked signed division for scalable vectors of integers</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.divi_signed` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.divi_signed</code> operation takes one scalable vector mask
and two scalable vector operands, and perform integer signed division on active lanes. Inactive lanes will keep the value of
the first operand.</p><h4 id=operands-11>Operands:&nbsp;<a class=headline-hash href=#operands-11>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h4 id=results-11>Results:&nbsp;<a class=headline-hash href=#results-11>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h3 id=arm_sveintrfsub-mlirarm_svescalablemaskedsubfintrop><code>arm_sve.intr.fsub</code> (::mlir::arm_sve::ScalableMaskedSubFIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrfsub-mlirarm_svescalablemaskedsubfintrop>¶</a></h3><h4 id=operands-12>Operands:&nbsp;<a class=headline-hash href=#operands-12>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-12>Results:&nbsp;<a class=headline-hash href=#results-12>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskedsubf-mlirarm_svescalablemaskedsubfop><code>arm_sve.masked.subf</code> (::mlir::arm_sve::ScalableMaskedSubFOp)&nbsp;<a class=headline-hash href=#arm_svemaskedsubf-mlirarm_svescalablemaskedsubfop>¶</a></h3><p>masked subtraction for scalable vectors of floats</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.subf` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.subf</code> operation takes one scalable vector mask
and two scalable vector operands, and perform floating point subtraction on active lanes. Inactive lanes will keep the value of
the first operand.</p><h4 id=operands-13>Operands:&nbsp;<a class=headline-hash href=#operands-13>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of floating-point values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h4 id=results-13>Results:&nbsp;<a class=headline-hash href=#results-13>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of floating-point values</td></tr></tbody></table><h3 id=arm_sveintrsub-mlirarm_svescalablemaskedsubiintrop><code>arm_sve.intr.sub</code> (::mlir::arm_sve::ScalableMaskedSubIIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrsub-mlirarm_svescalablemaskedsubiintrop>¶</a></h3><h4 id=operands-14>Operands:&nbsp;<a class=headline-hash href=#operands-14>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-14>Results:&nbsp;<a class=headline-hash href=#results-14>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskedsubi-mlirarm_svescalablemaskedsubiop><code>arm_sve.masked.subi</code> (::mlir::arm_sve::ScalableMaskedSubIOp)&nbsp;<a class=headline-hash href=#arm_svemaskedsubi-mlirarm_svescalablemaskedsubiop>¶</a></h3><p>masked subtraction for scalable vectors of integers</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.subi` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.subi</code> operation takes one scalable vector mask
and two scalable vector operands, and perform integer subtraction on active lanes. Inactive lanes will keep the value of
the first operand.</p><h4 id=operands-15>Operands:&nbsp;<a class=headline-hash href=#operands-15>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h4 id=results-15>Results:&nbsp;<a class=headline-hash href=#results-15>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h3 id=arm_sveintrudiv-mlirarm_svescalablemaskedudiviintrop><code>arm_sve.intr.udiv</code> (::mlir::arm_sve::ScalableMaskedUDivIIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrudiv-mlirarm_svescalablemaskedudiviintrop>¶</a></h3><h4 id=operands-16>Operands:&nbsp;<a class=headline-hash href=#operands-16>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-16>Results:&nbsp;<a class=headline-hash href=#results-16>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svemaskeddivi_unsigned-mlirarm_svescalablemaskedudiviop><code>arm_sve.masked.divi_unsigned</code> (::mlir::arm_sve::ScalableMaskedUDivIOp)&nbsp;<a class=headline-hash href=#arm_svemaskeddivi_unsigned-mlirarm_svescalablemaskedudiviop>¶</a></h3><p>masked unsigned division for scalable vectors of integers</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.masked.divi_unsigned` $mask `,` $src1 `,` $src2 attr-dict `:` type($mask) `,` type($res)
</code></pre><p>The <code>arm_sve.masked.divi_unsigned</code> operation takes one scalable vector mask
and two scalable vector operands, and perform integer unsigned division on active lanes. Inactive lanes will keep the value of
the first operand.</p><h4 id=operands-17>Operands:&nbsp;<a class=headline-hash href=#operands-17>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>scalable vector of 1-bit signless integer values</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h4 id=results-17>Results:&nbsp;<a class=headline-hash href=#results-17>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer or 32-bit signless integer or 64-bit signless integer values</td></tr></tbody></table><h3 id=arm_sveintrsdot-mlirarm_svesdotintrop><code>arm_sve.intr.sdot</code> (::mlir::arm_sve::SdotIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrsdot-mlirarm_svesdotintrop>¶</a></h3><h4 id=operands-18>Operands:&nbsp;<a class=headline-hash href=#operands-18>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-18>Results:&nbsp;<a class=headline-hash href=#results-18>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svesdot-mlirarm_svesdotop><code>arm_sve.sdot</code> (::mlir::arm_sve::SdotOp)&nbsp;<a class=headline-hash href=#arm_svesdot-mlirarm_svesdotop>¶</a></h3><p>Vector-vector dot product and accumulate op</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.sdot` $acc `,` $src1 `,` $src2 attr-dict `:` type($src1) `to` type($dst)
</code></pre><p>SDOT: Signed integer addition of dot product.</p><p>This function maps to the SDOT instruction, and it takes signless integer
operands that the operation interprets as signed. It partitions the second
and third vector inputs into groups of four elements. They calculate the dot
product of each group (without loss of precision) and then add each result
to the overlapping element of the first vector input.</p><p>Source:
<a href=https://developer.arm.com/documentation/100987/0000>https://developer.arm.com/documentation/100987/0000</a></p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-19>Operands:&nbsp;<a class=headline-hash href=#operands-19>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>acc</code></td><td>scalable vector of 32-bit signless integer or 64-bit signless integer values of length 4/2</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer values of length 16/8</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer values of length 16/8</td></tr></tbody></table><h4 id=results-19>Results:&nbsp;<a class=headline-hash href=#results-19>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dst</code></td><td>scalable vector of 32-bit signless integer or 64-bit signless integer values of length 4/2</td></tr></tbody></table><h3 id=arm_sveintrsmmla-mlirarm_svesmmlaintrop><code>arm_sve.intr.smmla</code> (::mlir::arm_sve::SmmlaIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrsmmla-mlirarm_svesmmlaintrop>¶</a></h3><h4 id=operands-20>Operands:&nbsp;<a class=headline-hash href=#operands-20>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-20>Results:&nbsp;<a class=headline-hash href=#results-20>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_svesmmla-mlirarm_svesmmlaop><code>arm_sve.smmla</code> (::mlir::arm_sve::SmmlaOp)&nbsp;<a class=headline-hash href=#arm_svesmmla-mlirarm_svesmmlaop>¶</a></h3><p>Matrix-matrix multiply and accumulate op</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.smmla` $acc `,` $src1 `,` $src2 attr-dict `:` type($src1) `to` type($dst)
</code></pre><p>SMMLA: Signed integer matrix multiply-accumulate.</p><p>This function maps to the SMMLA instruction, and it takes signless integer
operands that the operation interprets as signed. It partitions the inputs
into 128-bit quadwords, with the first input containing a row-by-row 2×2
matrix of 32-bit integers, the second input containing a row-by-row 2×8
matrix of 8-bit integers, and the third input containing a column-by-column
8×2 matrix of 8-bit integers. For each quadword, they multiply the second
input matrix by the third input matrix using natural arithmetic and then add
the result to the first input using modular arithmetic.</p><p>Source:
<a href=https://developer.arm.com/documentation/100987/0000>https://developer.arm.com/documentation/100987/0000</a></p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-21>Operands:&nbsp;<a class=headline-hash href=#operands-21>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>acc</code></td><td>scalable vector of 32-bit signless integer values of length 4</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer values of length 16</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer values of length 16</td></tr></tbody></table><h4 id=results-21>Results:&nbsp;<a class=headline-hash href=#results-21>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dst</code></td><td>scalable vector of 32-bit signless integer values of length 4</td></tr></tbody></table><h3 id=arm_sveintrudot-mlirarm_sveudotintrop><code>arm_sve.intr.udot</code> (::mlir::arm_sve::UdotIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrudot-mlirarm_sveudotintrop>¶</a></h3><h4 id=operands-22>Operands:&nbsp;<a class=headline-hash href=#operands-22>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-22>Results:&nbsp;<a class=headline-hash href=#results-22>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_sveudot-mlirarm_sveudotop><code>arm_sve.udot</code> (::mlir::arm_sve::UdotOp)&nbsp;<a class=headline-hash href=#arm_sveudot-mlirarm_sveudotop>¶</a></h3><p>Vector-vector dot product and accumulate op</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.udot` $acc `,` $src1 `,` $src2 attr-dict `:` type($src1) `to` type($dst)
</code></pre><p>UDOT: Unsigned integer addition of dot product.</p><p>This function maps to the UDOT instruction, and it takes signless integer
operands that the operation interprets as unsigned. It partitions the second
and third vector inputs into groups of four elements. They calculate the dot
product of each group (without loss of precision) and then add each result
to the overlapping element of the first vector input.</p><p>Source:
<a href=https://developer.arm.com/documentation/100987/0000>https://developer.arm.com/documentation/100987/0000</a></p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-23>Operands:&nbsp;<a class=headline-hash href=#operands-23>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>acc</code></td><td>scalable vector of 32-bit signless integer or 64-bit signless integer values of length 4/2</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer values of length 16/8</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer or 16-bit signless integer values of length 16/8</td></tr></tbody></table><h4 id=results-23>Results:&nbsp;<a class=headline-hash href=#results-23>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dst</code></td><td>scalable vector of 32-bit signless integer or 64-bit signless integer values of length 4/2</td></tr></tbody></table><h3 id=arm_sveintrummla-mlirarm_sveummlaintrop><code>arm_sve.intr.ummla</code> (::mlir::arm_sve::UmmlaIntrOp)&nbsp;<a class=headline-hash href=#arm_sveintrummla-mlirarm_sveummlaintrop>¶</a></h3><h4 id=operands-24>Operands:&nbsp;<a class=headline-hash href=#operands-24>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr><tr><td style=text-align:center>«unnamed»</td><td>scalable vector of any type values</td></tr></tbody></table><h4 id=results-24>Results:&nbsp;<a class=headline-hash href=#results-24>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=arm_sveummla-mlirarm_sveummlaop><code>arm_sve.ummla</code> (::mlir::arm_sve::UmmlaOp)&nbsp;<a class=headline-hash href=#arm_sveummla-mlirarm_sveummlaop>¶</a></h3><p>Matrix-matrix multiply and accumulate op</p><p>Syntax:</p><pre><code>operation ::= `arm_sve.ummla` $acc `,` $src1 `,` $src2 attr-dict `:` type($src1) `to` type($dst)
</code></pre><p>UMMLA: Unsigned integer matrix multiply-accumulate.</p><p>This function maps to the UMMLA instruction, and it takes signless integer
operands that the operation interprets as unsigned. It partitions the inputs
into 128-bit quadwords, with the first input containing a row-by-row 2×2
matrix of 32-bit integers, the second input containing a row-by-row 2×8
matrix of 8-bit integers, and the third input containing a column-by-column
8×2 matrix of 8-bit integers. For each quadword, they multiply the second
input matrix by the third input matrix using natural arithmetic and then add
the result to the first input using modular arithmetic.</p><p>Source:
<a href=https://developer.arm.com/documentation/100987/0000>https://developer.arm.com/documentation/100987/0000</a></p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-25>Operands:&nbsp;<a class=headline-hash href=#operands-25>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>acc</code></td><td>scalable vector of 32-bit signless integer values of length 4</td></tr><tr><td style=text-align:center><code>src1</code></td><td>scalable vector of 8-bit signless integer values of length 16</td></tr><tr><td style=text-align:center><code>src2</code></td><td>scalable vector of 8-bit signless integer values of length 16</td></tr></tbody></table><h4 id=results-25>Results:&nbsp;<a class=headline-hash href=#results-25>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dst</code></td><td>scalable vector of 32-bit signless integer values of length 4</td></tr></tbody></table><h1 id=llvm-dialect>&lsquo;llvm&rsquo; Dialect</h1><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#arm_sveintrfadd-mlirarm_svescalablemaskedaddfintrop><code>arm_sve.intr.fadd</code> (::mlir::arm_sve::ScalableMaskedAddFIntrOp)</a></li><li><a href=#arm_svemaskedaddf-mlirarm_svescalablemaskedaddfop><code>arm_sve.masked.addf</code> (::mlir::arm_sve::ScalableMaskedAddFOp)</a></li><li><a href=#arm_sveintradd-mlirarm_svescalablemaskedaddiintrop><code>arm_sve.intr.add</code> (::mlir::arm_sve::ScalableMaskedAddIIntrOp)</a></li><li><a href=#arm_svemaskedaddi-mlirarm_svescalablemaskedaddiop><code>arm_sve.masked.addi</code> (::mlir::arm_sve::ScalableMaskedAddIOp)</a></li><li><a href=#arm_sveintrfdiv-mlirarm_svescalablemaskeddivfintrop><code>arm_sve.intr.fdiv</code> (::mlir::arm_sve::ScalableMaskedDivFIntrOp)</a></li><li><a href=#arm_svemaskeddivf-mlirarm_svescalablemaskeddivfop><code>arm_sve.masked.divf</code> (::mlir::arm_sve::ScalableMaskedDivFOp)</a></li><li><a href=#arm_sveintrfmul-mlirarm_svescalablemaskedmulfintrop><code>arm_sve.intr.fmul</code> (::mlir::arm_sve::ScalableMaskedMulFIntrOp)</a></li><li><a href=#arm_svemaskedmulf-mlirarm_svescalablemaskedmulfop><code>arm_sve.masked.mulf</code> (::mlir::arm_sve::ScalableMaskedMulFOp)</a></li><li><a href=#arm_sveintrmul-mlirarm_svescalablemaskedmuliintrop><code>arm_sve.intr.mul</code> (::mlir::arm_sve::ScalableMaskedMulIIntrOp)</a></li><li><a href=#arm_svemaskedmuli-mlirarm_svescalablemaskedmuliop><code>arm_sve.masked.muli</code> (::mlir::arm_sve::ScalableMaskedMulIOp)</a></li><li><a href=#arm_sveintrsdiv-mlirarm_svescalablemaskedsdiviintrop><code>arm_sve.intr.sdiv</code> (::mlir::arm_sve::ScalableMaskedSDivIIntrOp)</a></li><li><a href=#arm_svemaskeddivi_signed-mlirarm_svescalablemaskedsdiviop><code>arm_sve.masked.divi_signed</code> (::mlir::arm_sve::ScalableMaskedSDivIOp)</a></li><li><a href=#arm_sveintrfsub-mlirarm_svescalablemaskedsubfintrop><code>arm_sve.intr.fsub</code> (::mlir::arm_sve::ScalableMaskedSubFIntrOp)</a></li><li><a href=#arm_svemaskedsubf-mlirarm_svescalablemaskedsubfop><code>arm_sve.masked.subf</code> (::mlir::arm_sve::ScalableMaskedSubFOp)</a></li><li><a href=#arm_sveintrsub-mlirarm_svescalablemaskedsubiintrop><code>arm_sve.intr.sub</code> (::mlir::arm_sve::ScalableMaskedSubIIntrOp)</a></li><li><a href=#arm_svemaskedsubi-mlirarm_svescalablemaskedsubiop><code>arm_sve.masked.subi</code> (::mlir::arm_sve::ScalableMaskedSubIOp)</a></li><li><a href=#arm_sveintrudiv-mlirarm_svescalablemaskedudiviintrop><code>arm_sve.intr.udiv</code> (::mlir::arm_sve::ScalableMaskedUDivIIntrOp)</a></li><li><a href=#arm_svemaskeddivi_unsigned-mlirarm_svescalablemaskedudiviop><code>arm_sve.masked.divi_unsigned</code> (::mlir::arm_sve::ScalableMaskedUDivIOp)</a></li><li><a href=#arm_sveintrsdot-mlirarm_svesdotintrop><code>arm_sve.intr.sdot</code> (::mlir::arm_sve::SdotIntrOp)</a></li><li><a href=#arm_svesdot-mlirarm_svesdotop><code>arm_sve.sdot</code> (::mlir::arm_sve::SdotOp)</a></li><li><a href=#arm_sveintrsmmla-mlirarm_svesmmlaintrop><code>arm_sve.intr.smmla</code> (::mlir::arm_sve::SmmlaIntrOp)</a></li><li><a href=#arm_svesmmla-mlirarm_svesmmlaop><code>arm_sve.smmla</code> (::mlir::arm_sve::SmmlaOp)</a></li><li><a href=#arm_sveintrudot-mlirarm_sveudotintrop><code>arm_sve.intr.udot</code> (::mlir::arm_sve::UdotIntrOp)</a></li><li><a href=#arm_sveudot-mlirarm_sveudotop><code>arm_sve.udot</code> (::mlir::arm_sve::UdotOp)</a></li><li><a href=#arm_sveintrummla-mlirarm_sveummlaintrop><code>arm_sve.intr.ummla</code> (::mlir::arm_sve::UmmlaIntrOp)</a></li><li><a href=#arm_sveummla-mlirarm_sveummlaop><code>arm_sve.ummla</code> (::mlir::arm_sve::UmmlaOp)</a></li></ul></li></ul><ul><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#llvm-dialect-compatible-type>LLVM dialect-compatible type</a></li></ul></li></ul></nav><h2 id=type-constraint-definition>Type constraint definition&nbsp;<a class=headline-hash href=#type-constraint-definition>¶</a></h2><h3 id=llvm-dialect-compatible-type>LLVM dialect-compatible type&nbsp;<a class=headline-hash href=#llvm-dialect-compatible-type>¶</a></h3><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/ArmNeon/ title="'arm_neon' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'arm_neon' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/AsyncDialect/ title="'async' Dialect">Next - 'async' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://mlir.llvm.org/>Home</a></li><li><a href=/pubs/>MLIR Related Publications</a></li><li><a href=/talks/>Talks</a></li><li><a href=/users/>Users of MLIR</a></li><li class=has-sub-menu><a href=/getting_started/>Getting Started<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li><a href=/getting_started/Contributing/>How to Contribute</a></li><li><a href=/getting_started/DeveloperGuide/>Developer Guide</a></li><li><a href=/getting_started/openprojects/>Open Projects</a></li><li><a href=/getting_started/Glossary/>Glossary</a></li><li><a href=/getting_started/TestingGuide/>Testing Guide</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/Bindings/>Bindings<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Bindings/Python/>MLIR Python Bindings</a></li></ul></li><li class=has-sub-menu><a href=/docs/Tools/>Tools<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tools/MLIRLSP/>MLIR : Language Server Protocol</a></li><li><a href=/docs/Tools/mlir-reduce/>MLIR Reduce</a></li></ul></li><li><a href=/docs/BufferDeallocationInternals/>Buffer Deallocation - Internals</a></li><li><a href=/docs/Bufferization/>Bufferization</a></li><li><a href=/docs/DataLayout/>Data Layout Modeling</a></li><li><a href=/docs/DebugActions/>Debug Actions</a></li><li><a href=/docs/AttributesAndTypes/>Defining Dialect Attributes and Types</a></li><li><a href=/docs/DefiningDialects/>Defining Dialects</a></li><li><a href=/docs/Diagnostics/>Diagnostic Infrastructure</a></li><li><a href=/docs/DialectConversion/>Dialect Conversion</a></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/OpenACCDialect/>'acc' Dialect</a></li><li><a href=/docs/Dialects/Affine/>'affine' Dialect</a></li><li><a href=/docs/Dialects/AMX/>'amx' Dialect</a></li><li><a href=/docs/Dialects/ArithmeticOps/>'arith' Dialect</a></li><li><a href=/docs/Dialects/ArmNeon/>'arm_neon' Dialect</a></li><li class=active><a href=/docs/Dialects/ArmSVE/>'arm_sve' Dialect</a></li><li><a href=/docs/Dialects/AsyncDialect/>'async' Dialect</a></li><li><a href=/docs/Dialects/BufferizationOps/>'bufferization' Dialect</a></li><li><a href=/docs/Dialects/ControlFlowDialect/>'cf' Dialect</a></li><li><a href=/docs/Dialects/ComplexOps/>'complex' Dialect</a></li><li><a href=/docs/Dialects/DLTIDialect/>'dlti' Dialect</a></li><li><a href=/docs/Dialects/EmitC/>'emitc' Dialect</a></li><li><a href=/docs/Dialects/Func/>'func' Dialect</a></li><li><a href=/docs/Dialects/GPU/>'gpu' Dialect</a></li><li class=has-sub-menu><a href=/docs/Dialects/Linalg/>'linalg' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Dialects/Linalg/OpDSL/>Linalg OpDSL</a></li></ul></li><li><a href=/docs/Dialects/LLVM/>'llvm' Dialect</a></li><li><a href=/docs/Dialects/MathOps/>'math' Dialect</a></li><li><a href=/docs/Dialects/MemRef/>'memref' Dialect</a></li><li><a href=/docs/Dialects/MLProgramOps/>'ml_program' Dialect</a></li><li><a href=/docs/Dialects/NVGPU/>'nvgpu' Dialect</a></li><li><a href=/docs/Dialects/NVVMDialect/>'nvvm' Dialect</a></li><li><a href=/docs/Dialects/OpenMPDialect/>'omp' Dialect</a></li><li><a href=/docs/Dialects/PDLOps/>'pdl' Dialect</a></li><li><a href=/docs/Dialects/PDLInterpOps/>'pdl_interp' Dialect</a></li><li><a href=/docs/Dialects/QuantDialect/>'quant' Dialect</a></li><li><a href=/docs/Dialects/ROCDLDialect/>'rocdl' Dialect</a></li><li><a href=/docs/Dialects/SCFDialect/>'scf' Dialect</a></li><li><a href=/docs/Dialects/ShapeDialect/>'shape' Dialect</a></li><li><a href=/docs/Dialects/SparseTensorOps/>'sparse_tensor' Dialect</a></li><li><a href=/docs/Dialects/SPIR-V/>'spv' Dialect</a></li><li><a href=/docs/Dialects/TensorOps/>'tensor' Dialect</a></li><li><a href=/docs/Dialects/Vector/>'vector' Dialect</a></li><li><a href=/docs/Dialects/X86Vector/>'x86vector' Dialect</a></li><li><a href=/docs/Dialects/Builtin/>Builtin Dialect</a></li><li><a href=/docs/Dialects/TOSA/>Tensor Operator Set Architecture (TOSA) Dialect</a></li><li><a href=/docs/Dialects/Transform/>Transform Dialect</a></li></ul></li><li><a href=/docs/ExtensibleDialects/>Extensible dialects</a></li><li><a href=/docs/Interfaces/>Interfaces</a></li><li><a href=/docs/TargetLLVMIR/>LLVM IR Target</a></li><li><a href=/docs/CAPI/>MLIR C API</a></li><li><a href=/docs/LangRef/>MLIR Language Reference</a></li><li><a href=/docs/Canonicalization/>Operation Canonicalization</a></li><li><a href=/docs/OpDefinitions/>Operation Definition Specification (ODS)</a></li><li><a href=/docs/PassManagement/>Pass Infrastructure</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PatternRewriter/>Pattern Rewriting : Generic DAG-to-DAG Rewriting</a></li><li><a href=/docs/PDLL/>PDLL - PDL Language</a></li><li><a href=/docs/Quantization/>Quantization</a></li><li class=has-sub-menu><a href=/docs/Rationale/>Rationale<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Rationale/RationaleGenericDAGRewriter/>Generic DAG Rewriter Infrastructure Rationale</a></li><li><a href=/docs/Rationale/RationaleLinalgDialect/>Linalg Dialect Rationale: The Case For Compiler-Friendly Custom Operations</a></li><li><a href=/docs/Rationale/Rationale/>MLIR Rationale</a></li><li><a href=/docs/Rationale/MLIRForGraphAlgorithms/>MLIR: Incremental Application to Graph Algorithms in ML Frameworks</a></li><li><a href=/docs/Rationale/RationaleSimplifiedPolyhedralForm/>MLIR: The case for a simplified polyhedral form</a></li><li><a href=/docs/Rationale/UsageOfConst/>Usage of 'const' in MLIR, for core IR types</a></li></ul></li><li><a href=/docs/ShapeInference/>Shape Inference</a></li><li><a href=/docs/SPIRVToLLVMDialectConversion/>SPIR-V Dialect to LLVM Dialect conversion manual</a></li><li><a href=/docs/SymbolsAndSymbolTables/>Symbols and Symbol Tables</a></li><li><a href=/docs/DeclarativeRewrites/>Table-driven Declarative Rewrite Rule (DRR)</a></li><li><a href=/docs/Traits/>Traits</a></li><li class=has-sub-menu><a href=/docs/Tutorials/>Tutorials<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/CreatingADialect/>Creating a Dialect</a></li><li><a href=/docs/Tutorials/QuickstartRewrites/>Quickstart tutorial to adding MLIR graph rewrite</a></li><li class=has-sub-menu><a href=/docs/Tutorials/Toy/>Toy Tutorial<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/Toy/Ch-1/>Chapter 1: Toy Language and AST</a></li><li><a href=/docs/Tutorials/Toy/Ch-2/>Chapter 2: Emitting Basic MLIR</a></li><li><a href=/docs/Tutorials/Toy/Ch-3/>Chapter 3: High-level Language-Specific Analysis and Transformation</a></li><li><a href=/docs/Tutorials/Toy/Ch-4/>Chapter 4: Enabling Generic Transformation with Interfaces</a></li><li><a href=/docs/Tutorials/Toy/Ch-5/>Chapter 5: Partial Lowering to Lower-Level Dialects for Optimization</a></li><li><a href=/docs/Tutorials/Toy/Ch-6/>Chapter 6: Lowering to LLVM and CodeGeneration</a></li><li><a href=/docs/Tutorials/Toy/Ch-7/>Chapter 7: Adding a Composite Type to Toy</a></li></ul></li><li><a href=/docs/Tutorials/UnderstandingTheIRStructure/>Understanding the IR Structure</a></li><li><a href=/docs/Tutorials/DataFlowAnalysis/>Writing DataFlow Analyses in MLIR</a></li></ul></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>