// Definition file for P33EP512MU814

// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;

const unsigned long __FLASH_SIZE = 0x00080400;
const unsigned long __XRAM_RAM_SIZE = 0x00007FFF;
const unsigned long __XRAM_RAM_START = 0x1000;
const unsigned long __YRAM_RAM_SIZE = 0x00003FFF;
const unsigned long __YRAM_RAM_START = 0x9000;
const unsigned long __DMA_RAM_SIZE = 0x00000FFF;
const unsigned long __DMA_RAM_START = 0xd000;
const long __CONST_FAR_PREFIX = 0x200;
const char __FOSC_PER_CYC = 2;

// Primary Interrupt Vector Table Constants

const unsigned IVT_ADDR_OSCILLATORFAIL       = 0x0004;
const unsigned IVT_ADDR_ADDRESSERROR         = 0x0006;
const unsigned IVT_ADDR_HARDTRAPERROR        = 0x0008;
const unsigned IVT_ADDR_STACKERROR           = 0x000A;
const unsigned IVT_ADDR_MATHERROR            = 0x000C;
const unsigned IVT_ADDR_DMACERROR            = 0x000E;
const unsigned IVT_ADDR_SOFTTRAPERROR        = 0x0010;
const unsigned IVT_ADDR_RESERVEDTRAP7        = 0x0012;
const unsigned IVT_ADDR_INT0INTERRUPT        = 0x0014;
const unsigned IVT_ADDR_IC1INTERRUPT         = 0x0016;
const unsigned IVT_ADDR_OC1INTERRUPT         = 0x0018;
const unsigned IVT_ADDR_T1INTERRUPT          = 0x001A;
const unsigned IVT_ADDR_DMA0INTERRUPT        = 0x001C;
const unsigned IVT_ADDR_IC2INTERRUPT         = 0x001E;
const unsigned IVT_ADDR_OC2INTERRUPT         = 0x0020;
const unsigned IVT_ADDR_T2INTERRUPT          = 0x0022;
const unsigned IVT_ADDR_T3INTERRUPT          = 0x0024;
const unsigned IVT_ADDR_SPI1ERRINTERRUPT     = 0x0026;
const unsigned IVT_ADDR_SPI1INTERRUPT        = 0x0028;
const unsigned IVT_ADDR_U1RXINTERRUPT        = 0x002A;
const unsigned IVT_ADDR_U1TXINTERRUPT        = 0x002C;
const unsigned IVT_ADDR_AD1INTERRUPT         = 0x002E;
const unsigned IVT_ADDR_DMA1INTERRUPT        = 0x0030;
const unsigned IVT_ADDR_NVMINTERRUPT         = 0x0032;
const unsigned IVT_ADDR_SI2C1INTERRUPT       = 0x0034;
const unsigned IVT_ADDR_MI2C1INTERRUPT       = 0x0036;
const unsigned IVT_ADDR_CM1INTERRUPT         = 0x0038;
const unsigned IVT_ADDR_CNINTERRUPT          = 0x003A;
const unsigned IVT_ADDR_INT1INTERRUPT        = 0x003C;
const unsigned IVT_ADDR_AD2INTERRUPT         = 0x003E;
const unsigned IVT_ADDR_IC7INTERRUPT         = 0x0040;
const unsigned IVT_ADDR_IC8INTERRUPT         = 0x0042;
const unsigned IVT_ADDR_DMA2INTERRUPT        = 0x0044;
const unsigned IVT_ADDR_OC3INTERRUPT         = 0x0046;
const unsigned IVT_ADDR_OC4INTERRUPT         = 0x0048;
const unsigned IVT_ADDR_T4INTERRUPT          = 0x004A;
const unsigned IVT_ADDR_T5INTERRUPT          = 0x004C;
const unsigned IVT_ADDR_INT2INTERRUPT        = 0x004E;
const unsigned IVT_ADDR_U2RXINTERRUPT        = 0x0050;
const unsigned IVT_ADDR_U2TXINTERRUPT        = 0x0052;
const unsigned IVT_ADDR_SPI2ERRINTERRUPT     = 0x0054;
const unsigned IVT_ADDR_SPI2INTERRUPT        = 0x0056;
const unsigned IVT_ADDR_C1RXRDYINTERRUPT     = 0x0058;
const unsigned IVT_ADDR_C1INTERRUPT          = 0x005A;
const unsigned IVT_ADDR_DMA3INTERRUPT        = 0x005C;
const unsigned IVT_ADDR_IC3INTERRUPT         = 0x005E;
const unsigned IVT_ADDR_IC4INTERRUPT         = 0x0060;
const unsigned IVT_ADDR_IC5INTERRUPT         = 0x0062;
const unsigned IVT_ADDR_IC6INTERRUPT         = 0x0064;
const unsigned IVT_ADDR_OC5INTERRUPT         = 0x0066;
const unsigned IVT_ADDR_OC6INTERRUPT         = 0x0068;
const unsigned IVT_ADDR_OC7INTERRUPT         = 0x006A;
const unsigned IVT_ADDR_OC8INTERRUPT         = 0x006C;
const unsigned IVT_ADDR_PMPINTERRUPT         = 0x006E;
const unsigned IVT_ADDR_DMA4INTERRUPT        = 0x0070;
const unsigned IVT_ADDR_T6INTERRUPT          = 0x0072;
const unsigned IVT_ADDR_T7INTERRUPT          = 0x0074;
const unsigned IVT_ADDR_SI2C2INTERRUPT       = 0x0076;
const unsigned IVT_ADDR_MI2C2INTERRUPT       = 0x0078;
const unsigned IVT_ADDR_T8INTERRUPT          = 0x007A;
const unsigned IVT_ADDR_T9INTERRUPT          = 0x007C;
const unsigned IVT_ADDR_INT3INTERRUPT        = 0x007E;
const unsigned IVT_ADDR_INT4INTERRUPT        = 0x0080;
const unsigned IVT_ADDR_C2RXRDYINTERRUPT     = 0x0082;
const unsigned IVT_ADDR_C2INTERRUPT          = 0x0084;
const unsigned IVT_ADDR_PWMSPEVENTMATCHINTERRUPT = 0x0086;
const unsigned IVT_ADDR_QEI1INTERRUPT        = 0x0088;
const unsigned IVT_ADDR_DCIEINTERRUPT        = 0x008A;
const unsigned IVT_ADDR_DCIINTERRUPT         = 0x008C;
const unsigned IVT_ADDR_DMA5INTERRUPT        = 0x008E;
const unsigned IVT_ADDR_RTCCINTERRUPT        = 0x0090;
const unsigned IVT_ADDR_INTERRUPT63          = 0x0092;
const unsigned IVT_ADDR_INTERRUPT64          = 0x0094;
const unsigned IVT_ADDR_U1ERRINTERRUPT       = 0x0096;
const unsigned IVT_ADDR_U2ERRINTERRUPT       = 0x0098;
const unsigned IVT_ADDR_CRCINTERRUPT         = 0x009A;
const unsigned IVT_ADDR_DMA6INTERRUPT        = 0x009C;
const unsigned IVT_ADDR_DMA7INTERRUPT        = 0x009E;
const unsigned IVT_ADDR_C1TXREQINTERRUPT     = 0x00A0;
const unsigned IVT_ADDR_C2TXREQINTERRUPT     = 0x00A2;
const unsigned IVT_ADDR_INTERRUPT72          = 0x00A4;
const unsigned IVT_ADDR_PWMSECSPEVENTMATCHINTERRUPT = 0x00A6;
const unsigned IVT_ADDR_INTERRUPT74          = 0x00A8;
const unsigned IVT_ADDR_QEI2INTERRUPT        = 0x00AA;
const unsigned IVT_ADDR_INTERRUPT76          = 0x00AC;
const unsigned IVT_ADDR_INTERRUPT77          = 0x00AE;
const unsigned IVT_ADDR_INTERRUPT78          = 0x00B0;
const unsigned IVT_ADDR_INTERRUPT79          = 0x00B2;
const unsigned IVT_ADDR_INTERRUPT80          = 0x00B4;
const unsigned IVT_ADDR_U3ERRINTERRUPT       = 0x00B6;
const unsigned IVT_ADDR_U3RXINTERRUPT        = 0x00B8;
const unsigned IVT_ADDR_U3TXINTERRUPT        = 0x00BA;
const unsigned IVT_ADDR_INTERRUPT84          = 0x00BC;
const unsigned IVT_ADDR_INTERRUPT85          = 0x00BE;
const unsigned IVT_ADDR_USB1INTERRUPT        = 0x00C0;
const unsigned IVT_ADDR_U4ERRINTERRUPT       = 0x00C2;
const unsigned IVT_ADDR_U4RXINTERRUPT        = 0x00C4;
const unsigned IVT_ADDR_U4TXINTERRUPT        = 0x00C6;
const unsigned IVT_ADDR_SPI3ERRINTERRUPT     = 0x00C8;
const unsigned IVT_ADDR_SPI3INTERRUPT        = 0x00CA;
const unsigned IVT_ADDR_OC9INTERRUPT         = 0x00CC;
const unsigned IVT_ADDR_IC9INTERRUPT         = 0x00CE;
const unsigned IVT_ADDR_PWM1INTERRUPT        = 0x00D0;
const unsigned IVT_ADDR_PWM2INTERRUPT        = 0x00D2;
const unsigned IVT_ADDR_PWM3INTERRUPT        = 0x00D4;
const unsigned IVT_ADDR_PWM4INTERRUPT        = 0x00D6;
const unsigned IVT_ADDR_PWM5INTERRUPT        = 0x00D8;
const unsigned IVT_ADDR_PWM6INTERRUPT        = 0x00DA;
const unsigned IVT_ADDR_PWM7INTERRUPT        = 0x00DC;
const unsigned IVT_ADDR_INTERRUPT101         = 0x00DE;
const unsigned IVT_ADDR_INTERRUPT102         = 0x00E0;
const unsigned IVT_ADDR_INTERRUPT103         = 0x00E2;
const unsigned IVT_ADDR_INTERRUPT104         = 0x00E4;
const unsigned IVT_ADDR_INTERRUPT105         = 0x00E6;
const unsigned IVT_ADDR_INTERRUPT106         = 0x00E8;
const unsigned IVT_ADDR_INTERRUPT107         = 0x00EA;
const unsigned IVT_ADDR_INTERRUPT108         = 0x00EC;
const unsigned IVT_ADDR_INTERRUPT109         = 0x00EE;
const unsigned IVT_ADDR_INTERRUPT110         = 0x00F0;
const unsigned IVT_ADDR_INTERRUPT111         = 0x00F2;
const unsigned IVT_ADDR_INTERRUPT112         = 0x00F4;
const unsigned IVT_ADDR_INTERRUPT113         = 0x00F6;
const unsigned IVT_ADDR_INTERRUPT114         = 0x00F8;
const unsigned IVT_ADDR_INTERRUPT115         = 0x00FA;
const unsigned IVT_ADDR_INTERRUPT116         = 0x00FC;
const unsigned IVT_ADDR_INTERRUPT117         = 0x00FE;
const unsigned IVT_ADDR_DMA8INTERRUPT        = 0x0100;
const unsigned IVT_ADDR_DMA9INTERRUPT        = 0x0102;
const unsigned IVT_ADDR_DMA10INTERRUPT       = 0x0104;
const unsigned IVT_ADDR_DMA11INTERRUPT       = 0x0106;
const unsigned IVT_ADDR_SPI4ERRINTERRUPT     = 0x0108;
const unsigned IVT_ADDR_SPI4INTERRUPT        = 0x010A;
const unsigned IVT_ADDR_OC10INTERRUPT        = 0x010C;
const unsigned IVT_ADDR_IC10INTERRUPT        = 0x010E;
const unsigned IVT_ADDR_OC11INTERRUPT        = 0x0110;
const unsigned IVT_ADDR_IC11INTERRUPT        = 0x0112;
const unsigned IVT_ADDR_OC12INTERRUPT        = 0x0114;
const unsigned IVT_ADDR_IC12INTERRUPT        = 0x0116;
const unsigned IVT_ADDR_DMA12INTERRUPT       = 0x0118;
const unsigned IVT_ADDR_DMA13INTERRUPT       = 0x011A;
const unsigned IVT_ADDR_DMA14INTERRUPT       = 0x011C;
const unsigned IVT_ADDR_INTERRUPT133         = 0x011E;
const unsigned IVT_ADDR_OC13INTERRUPT        = 0x0120;
const unsigned IVT_ADDR_IC13INTERRUPT        = 0x0122;
const unsigned IVT_ADDR_OC14INTERRUPT        = 0x0124;
const unsigned IVT_ADDR_IC14INTERRUPT        = 0x0126;
const unsigned IVT_ADDR_OC15INTERRUPT        = 0x0128;
const unsigned IVT_ADDR_IC15INTERRUPT        = 0x012A;
const unsigned IVT_ADDR_OC16INTERRUPT        = 0x012C;
const unsigned IVT_ADDR_IC16INTERRUPT        = 0x012E;
const unsigned IVT_ADDR_ICDINTERRUPT         = 0x0130;
const unsigned IVT_ADDR_JTAGINTERRUPT        = 0x0132;

// Working space registers
rx unsigned int W0  absolute 0x0000;
rx unsigned int W1  absolute 0x0002;
rx unsigned int W2  absolute 0x0004;
rx unsigned int W3  absolute 0x0006;
rx unsigned int W4  absolute 0x0008;
rx unsigned int W5  absolute 0x000A;
rx unsigned int W6  absolute 0x000C;
rx unsigned int W7  absolute 0x000E;
rx unsigned int W8  absolute 0x0010;
rx unsigned int W9  absolute 0x0012;
rx unsigned int W10 absolute 0x0014;
rx unsigned int W11 absolute 0x0016;
rx unsigned int W12 absolute 0x0018;
rx unsigned int W13 absolute 0x001A;
rx unsigned int W14 absolute 0x001C;
rx unsigned int W15 absolute 0x001E;

const register unsigned short int A      = 0;
const register unsigned short int B      = 1;

const register unsigned int DMA_START_ADDRESS = 0xd000;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;


// Special function registers (SFRs)
sfr unsigned int volatile DFTDATA_INC      absolute 0x0FCA;
sfr unsigned int volatile DFTDATA          absolute 0x0FC8;
sfr unsigned int volatile DFTADD           absolute 0x0FC6;
sfr unsigned int volatile DPCU             absolute 0x0F8C;
sfr unsigned int volatile DPCL             absolute 0x0F8A;
sfr unsigned int volatile VISI             absolute 0x0F88;
sfr unsigned int volatile FEXU             absolute 0x0F82;
sfr unsigned int volatile FEXL             absolute 0x0F80;
rx  unsigned int volatile WREG             absolute 0x0000;
rx  unsigned int volatile WREG0            absolute 0x0000;
rx  unsigned int volatile WREG1            absolute 0x0002;
rx  unsigned int volatile WREG2            absolute 0x0004;
rx  unsigned int volatile WREG3            absolute 0x0006;
rx  unsigned int volatile WREG4            absolute 0x0008;
rx  unsigned int volatile WREG5            absolute 0x000A;
rx  unsigned int volatile WREG6            absolute 0x000C;
rx  unsigned int volatile WREG7            absolute 0x000E;
rx  unsigned int volatile WREG8            absolute 0x0010;
rx  unsigned int volatile WREG9            absolute 0x0012;
rx  unsigned int volatile WREG10           absolute 0x0014;
rx  unsigned int volatile WREG11           absolute 0x0016;
rx  unsigned int volatile WREG12           absolute 0x0018;
rx  unsigned int volatile WREG13           absolute 0x001A;
rx  unsigned int volatile WREG14           absolute 0x001C;
rx  unsigned int volatile WREG15           absolute 0x001E;
sfr unsigned int volatile SPLIM            absolute 0x0020;
sfr unsigned int volatile ACCAL            absolute 0x0022;
sfr unsigned int volatile ACCAH            absolute 0x0024;
sfr unsigned int volatile ACCAU            absolute 0x0026;
sfr unsigned int volatile ACCBL            absolute 0x0028;
sfr unsigned int volatile ACCBH            absolute 0x002A;
sfr unsigned int volatile ACCBU            absolute 0x002C;
sfr unsigned int volatile PCL              absolute 0x002E;
sfr unsigned int volatile PCH              absolute 0x0030;
sfr unsigned int volatile DSRPAG           absolute 0x0032;
sfr unsigned int volatile DSWPAG           absolute 0x0034;
sfr unsigned int volatile RCOUNT           absolute 0x0036;
sfr unsigned int volatile DCOUNT           absolute 0x0038;
sfr unsigned int volatile DOSTARTL         absolute 0x003A;
sfr unsigned int volatile DOSTARTH         absolute 0x003C;
sfr unsigned int volatile DOENDL           absolute 0x003E;
sfr unsigned int volatile DOENDH           absolute 0x0040;
sfr unsigned int volatile SR               absolute 0x0042;
sfr unsigned int volatile CORCON           absolute 0x0044;
sfr unsigned int volatile MODCON           absolute 0x0046;
sfr unsigned int volatile XMODSRT          absolute 0x0048;
sfr unsigned int volatile XMODEND          absolute 0x004A;
sfr unsigned int volatile YMODSRT          absolute 0x004C;
sfr unsigned int volatile YMODEND          absolute 0x004E;
sfr unsigned int volatile XBREV            absolute 0x0050;
sfr unsigned int volatile DISICNT          absolute 0x0052;
sfr unsigned int volatile TBLPAG           absolute 0x0054;
sfr unsigned int volatile MSTRPR           absolute 0x0058;
sfr unsigned int volatile TMR1             absolute 0x0100;
sfr unsigned int volatile PR1              absolute 0x0102;
sfr unsigned int volatile T1CON            absolute 0x0104;
sfr unsigned int volatile TMR2             absolute 0x0106;
sfr unsigned int volatile TMR3HLD          absolute 0x0108;
sfr unsigned int volatile TMR3             absolute 0x010A;
sfr unsigned int volatile PR2              absolute 0x010C;
sfr unsigned int volatile PR3              absolute 0x010E;
sfr unsigned int volatile T2CON            absolute 0x0110;
sfr unsigned int volatile T3CON            absolute 0x0112;
sfr unsigned int volatile TMR4             absolute 0x0114;
sfr unsigned int volatile TMR5HLD          absolute 0x0116;
sfr unsigned int volatile TMR5             absolute 0x0118;
sfr unsigned int volatile PR4              absolute 0x011A;
sfr unsigned int volatile PR5              absolute 0x011C;
sfr unsigned int volatile T4CON            absolute 0x011E;
sfr unsigned int volatile T5CON            absolute 0x0120;
sfr unsigned int volatile TMR6             absolute 0x0122;
sfr unsigned int volatile TMR7HLD          absolute 0x0124;
sfr unsigned int volatile TMR7             absolute 0x0126;
sfr unsigned int volatile PR6              absolute 0x0128;
sfr unsigned int volatile PR7              absolute 0x012A;
sfr unsigned int volatile T6CON            absolute 0x012C;
sfr unsigned int volatile T7CON            absolute 0x012E;
sfr unsigned int volatile TMR8             absolute 0x0130;
sfr unsigned int volatile TMR9HLD          absolute 0x0132;
sfr unsigned int volatile TMR9             absolute 0x0134;
sfr unsigned int volatile PR8              absolute 0x0136;
sfr unsigned int volatile PR9              absolute 0x0138;
sfr unsigned int volatile T8CON            absolute 0x013A;
sfr unsigned int volatile T9CON            absolute 0x013C;
sfr unsigned int volatile IC1CON1          absolute 0x0140;
sfr unsigned int volatile IC1CON2          absolute 0x0142;
sfr unsigned int volatile IC1BUF           absolute 0x0144;
sfr unsigned int volatile IC1TMR           absolute 0x0146;
sfr unsigned int volatile IC2CON1          absolute 0x0148;
sfr unsigned int volatile IC2CON2          absolute 0x014A;
sfr unsigned int volatile IC2BUF           absolute 0x014C;
sfr unsigned int volatile IC2TMR           absolute 0x014E;
sfr unsigned int volatile IC3CON1          absolute 0x0150;
sfr unsigned int volatile IC3CON2          absolute 0x0152;
sfr unsigned int volatile IC3BUF           absolute 0x0154;
sfr unsigned int volatile IC3TMR           absolute 0x0156;
sfr unsigned int volatile IC4CON1          absolute 0x0158;
sfr unsigned int volatile IC4CON2          absolute 0x015A;
sfr unsigned int volatile IC4BUF           absolute 0x015C;
sfr unsigned int volatile IC4TMR           absolute 0x015E;
sfr unsigned int volatile IC5CON1          absolute 0x0160;
sfr unsigned int volatile IC5CON2          absolute 0x0162;
sfr unsigned int volatile IC5BUF           absolute 0x0164;
sfr unsigned int volatile IC5TMR           absolute 0x0166;
sfr unsigned int volatile IC6CON1          absolute 0x0168;
sfr unsigned int volatile IC6CON2          absolute 0x016A;
sfr unsigned int volatile IC6BUF           absolute 0x016C;
sfr unsigned int volatile IC6TMR           absolute 0x016E;
sfr unsigned int volatile IC7CON1          absolute 0x0170;
sfr unsigned int volatile IC7CON2          absolute 0x0172;
sfr unsigned int volatile IC7BUF           absolute 0x0174;
sfr unsigned int volatile IC7TMR           absolute 0x0176;
sfr unsigned int volatile IC8CON1          absolute 0x0178;
sfr unsigned int volatile IC8CON2          absolute 0x017A;
sfr unsigned int volatile IC8BUF           absolute 0x017C;
sfr unsigned int volatile IC8TMR           absolute 0x017E;
sfr unsigned int volatile IC9CON1          absolute 0x0180;
sfr unsigned int volatile IC9CON2          absolute 0x0182;
sfr unsigned int volatile IC9BUF           absolute 0x0184;
sfr unsigned int volatile IC9TMR           absolute 0x0186;
sfr unsigned int volatile IC10CON1         absolute 0x0188;
sfr unsigned int volatile IC10CON2         absolute 0x018A;
sfr unsigned int volatile IC10BUF          absolute 0x018C;
sfr unsigned int volatile IC10TMR          absolute 0x018E;
sfr unsigned int volatile IC11CON1         absolute 0x0190;
sfr unsigned int volatile IC11CON2         absolute 0x0192;
sfr unsigned int volatile IC11BUF          absolute 0x0194;
sfr unsigned int volatile IC11TMR          absolute 0x0196;
sfr unsigned int volatile IC12CON1         absolute 0x0198;
sfr unsigned int volatile IC12CON2         absolute 0x019A;
sfr unsigned int volatile IC12BUF          absolute 0x019C;
sfr unsigned int volatile IC12TMR          absolute 0x019E;
sfr unsigned int volatile IC13CON1         absolute 0x01A0;
sfr unsigned int volatile IC13CON2         absolute 0x01A2;
sfr unsigned int volatile IC13BUF          absolute 0x01A4;
sfr unsigned int volatile IC13TMR          absolute 0x01A6;
sfr unsigned int volatile IC14CON1         absolute 0x01A8;
sfr unsigned int volatile IC14CON2         absolute 0x01AA;
sfr unsigned int volatile IC14BUF          absolute 0x01AC;
sfr unsigned int volatile IC14TMR          absolute 0x01AE;
sfr unsigned int volatile IC15CON1         absolute 0x01B0;
sfr unsigned int volatile IC15CON2         absolute 0x01B2;
sfr unsigned int volatile IC15BUF          absolute 0x01B4;
sfr unsigned int volatile IC15TMR          absolute 0x01B6;
sfr unsigned int volatile IC16CON1         absolute 0x01B8;
sfr unsigned int volatile IC16CON2         absolute 0x01BA;
sfr unsigned int volatile IC16BUF          absolute 0x01BC;
sfr unsigned int volatile IC16TMR          absolute 0x01BE;
sfr unsigned int volatile QEI1CON          absolute 0x01C0;
sfr unsigned int volatile QEI1IOC          absolute 0x01C2;
sfr unsigned int volatile QEI1STAT         absolute 0x01C4;
sfr unsigned int volatile POS1CNTL         absolute 0x01C6;
sfr unsigned int volatile POS1CNTH         absolute 0x01C8;
sfr unsigned int volatile POS1HLD          absolute 0x01CA;
sfr unsigned int volatile VEL1CNT          absolute 0x01CC;
sfr unsigned int volatile INT1TMRL         absolute 0x01CE;
sfr unsigned int volatile INT1TMRH         absolute 0x01D0;
sfr unsigned int volatile INT1HLDL         absolute 0x01D2;
sfr unsigned int volatile INT1HLDH         absolute 0x01D4;
sfr unsigned int volatile INDX1CNTL        absolute 0x01D6;
sfr unsigned int volatile INDX1CNTH        absolute 0x01D8;
sfr unsigned int volatile INDX1HLD         absolute 0x01DA;
sfr unsigned int volatile QEI1GECL         absolute 0x01DC;
sfr unsigned int volatile QEI1ICL          absolute 0x01DC;
sfr unsigned int volatile QEI1GECH         absolute 0x01DE;
sfr unsigned int volatile QEI1ICH          absolute 0x01DE;
sfr unsigned int volatile QEI1LECL         absolute 0x01E0;
sfr unsigned int volatile QEI1LECH         absolute 0x01E2;
sfr unsigned int volatile I2C1RCV          absolute 0x0200;
sfr unsigned int volatile I2C1TRN          absolute 0x0202;
sfr unsigned int          I2C1BRG          absolute 0x0204;
sfr unsigned int volatile I2C1CON          absolute 0x0206;
sfr unsigned int volatile I2C1STAT         absolute 0x0208;
sfr unsigned int volatile I2C1ADD          absolute 0x020A;
sfr unsigned int volatile I2C1MSK          absolute 0x020C;
sfr unsigned int volatile I2C2RCV          absolute 0x0210;
sfr unsigned int volatile I2C2TRN          absolute 0x0212;
sfr unsigned int          I2C2BRG          absolute 0x0214;
sfr unsigned int volatile I2C2CON          absolute 0x0216;
sfr unsigned int volatile I2C2STAT         absolute 0x0218;
sfr unsigned int volatile I2C2ADD          absolute 0x021A;
sfr unsigned int volatile I2C2MSK          absolute 0x021C;
sfr unsigned int volatile U1MODE           absolute 0x0220;
sfr unsigned int volatile U1STA            absolute 0x0222;
sfr unsigned int          U1TXREG          absolute 0x0224;
sfr unsigned int volatile U1RXREG          absolute 0x0226;
sfr unsigned int          U1BRG            absolute 0x0228;
sfr unsigned int volatile U2MODE           absolute 0x0230;
sfr unsigned int volatile U2STA            absolute 0x0232;
sfr unsigned int          U2TXREG          absolute 0x0234;
sfr unsigned int volatile U2RXREG          absolute 0x0236;
sfr unsigned int          U2BRG            absolute 0x0238;
sfr unsigned int volatile SPI1STAT         absolute 0x0240;
sfr unsigned int volatile SPI1CON1         absolute 0x0242;
sfr unsigned int volatile SPI1CON          absolute 0x0242;
sfr unsigned int volatile SPI1CON2         absolute 0x0244;
sfr unsigned int volatile SPI1BUF          absolute 0x0248;
sfr unsigned int volatile U3MODE           absolute 0x0250;
sfr unsigned int volatile U3STA            absolute 0x0252;
sfr unsigned int          U3TXREG          absolute 0x0254;
sfr unsigned int volatile U3RXREG          absolute 0x0256;
sfr unsigned int          U3BRG            absolute 0x0258;
sfr unsigned int volatile SPI2STAT         absolute 0x0260;
sfr unsigned int volatile SPI2CON1         absolute 0x0262;
sfr unsigned int volatile SPI2CON          absolute 0x0262;
sfr unsigned int volatile SPI2CON2         absolute 0x0264;
sfr unsigned int volatile SPI2BUF          absolute 0x0268;
sfr unsigned int volatile DCICON1          absolute 0x0280;
sfr unsigned int volatile DCICON2          absolute 0x0282;
sfr unsigned int volatile DCICON3          absolute 0x0284;
sfr unsigned int volatile DCISTAT          absolute 0x0286;
sfr unsigned int volatile TSCON            absolute 0x0288;
sfr unsigned int volatile RSCON            absolute 0x028C;
sfr unsigned int volatile RXBUF0           absolute 0x0290;
sfr unsigned int volatile RXBUF1           absolute 0x0292;
sfr unsigned int volatile RXBUF2           absolute 0x0294;
sfr unsigned int volatile RXBUF3           absolute 0x0296;
sfr unsigned int volatile TXBUF0           absolute 0x0298;
sfr unsigned int volatile TXBUF1           absolute 0x029A;
sfr unsigned int volatile TXBUF2           absolute 0x029C;
sfr unsigned int volatile TXBUF3           absolute 0x029E;
sfr unsigned int volatile SPI3STAT         absolute 0x02A0;
sfr unsigned int volatile SPI3CON1         absolute 0x02A2;
sfr unsigned int volatile SPI3CON2         absolute 0x02A4;
sfr unsigned int volatile SPI3BUF          absolute 0x02A8;
sfr unsigned int volatile U4MODE           absolute 0x02B0;
sfr unsigned int volatile U4STA            absolute 0x02B2;
sfr unsigned int          U4TXREG          absolute 0x02B4;
sfr unsigned int volatile U4RXREG          absolute 0x02B6;
sfr unsigned int          U4BRG            absolute 0x02B8;
sfr unsigned int volatile SPI4STAT         absolute 0x02C0;
sfr unsigned int volatile SPI4CON1         absolute 0x02C2;
sfr unsigned int volatile SPI4CON2         absolute 0x02C4;
sfr unsigned int volatile SPI4BUF          absolute 0x02C8;
sfr unsigned int volatile ADC1BUF0         absolute 0x0300;
sfr unsigned int volatile ADC1BUF1         absolute 0x0302;
sfr unsigned int volatile ADC1BUF2         absolute 0x0304;
sfr unsigned int volatile ADC1BUF3         absolute 0x0306;
sfr unsigned int volatile ADC1BUF4         absolute 0x0308;
sfr unsigned int volatile ADC1BUF5         absolute 0x030A;
sfr unsigned int volatile ADC1BUF6         absolute 0x030C;
sfr unsigned int volatile ADC1BUF7         absolute 0x030E;
sfr unsigned int volatile ADC1BUF8         absolute 0x0310;
sfr unsigned int volatile ADC1BUF9         absolute 0x0312;
sfr unsigned int volatile ADC1BUFA         absolute 0x0314;
sfr unsigned int volatile ADC1BUFB         absolute 0x0316;
sfr unsigned int volatile ADC1BUFC         absolute 0x0318;
sfr unsigned int volatile ADC1BUFD         absolute 0x031A;
sfr unsigned int volatile ADC1BUFE         absolute 0x031C;
sfr unsigned int volatile ADC1BUFF         absolute 0x031E;
sfr unsigned int volatile AD1CON1          absolute 0x0320;
sfr unsigned int volatile AD1CON2          absolute 0x0322;
sfr unsigned int volatile AD1CON3          absolute 0x0324;
sfr unsigned int          AD1CHS123        absolute 0x0326;
sfr unsigned int          AD1CHS0          absolute 0x0328;
sfr unsigned int          AD1CSSH          absolute 0x032E;
sfr unsigned int          AD1CSSL          absolute 0x0330;
sfr unsigned int          AD1CON4          absolute 0x0332;
sfr unsigned int volatile ADC2BUF0         absolute 0x0340;
sfr unsigned int volatile ADC2BUF1         absolute 0x0342;
sfr unsigned int volatile ADC2BUF2         absolute 0x0344;
sfr unsigned int volatile ADC2BUF3         absolute 0x0346;
sfr unsigned int volatile ADC2BUF4         absolute 0x0348;
sfr unsigned int volatile ADC2BUF5         absolute 0x034A;
sfr unsigned int volatile ADC2BUF6         absolute 0x034C;
sfr unsigned int volatile ADC2BUF7         absolute 0x034E;
sfr unsigned int volatile ADC2BUF8         absolute 0x0350;
sfr unsigned int volatile ADC2BUF9         absolute 0x0352;
sfr unsigned int volatile ADC2BUFA         absolute 0x0354;
sfr unsigned int volatile ADC2BUFB         absolute 0x0356;
sfr unsigned int volatile ADC2BUFC         absolute 0x0358;
sfr unsigned int volatile ADC2BUFD         absolute 0x035A;
sfr unsigned int volatile ADC2BUFE         absolute 0x035C;
sfr unsigned int volatile ADC2BUFF         absolute 0x035E;
sfr unsigned int volatile AD2CON1          absolute 0x0360;
sfr unsigned int volatile AD2CON2          absolute 0x0362;
sfr unsigned int volatile AD2CON3          absolute 0x0364;
sfr unsigned int          AD2CHS123        absolute 0x0366;
sfr unsigned int          AD2CHS0          absolute 0x0368;
sfr unsigned int          AD2CSSL          absolute 0x0370;
sfr unsigned int          AD2CON4          absolute 0x0372;
sfr unsigned int volatile C1CTRL1          absolute 0x0400;
sfr unsigned int volatile C1CTRL2          absolute 0x0402;
sfr unsigned int volatile C1VEC            absolute 0x0404;
sfr unsigned int volatile C1FCTRL          absolute 0x0406;
sfr unsigned int volatile C1FIFO           absolute 0x0408;
sfr unsigned int volatile C1INTF           absolute 0x040A;
sfr unsigned int volatile C1INTE           absolute 0x040C;
sfr unsigned int volatile C1EC             absolute 0x040E;
sfr unsigned int volatile C1RERRCNT        absolute 0x040E;
sfr unsigned short volatile C1TERRCNT        absolute 0x040F;
sfr unsigned int volatile C1CFG1           absolute 0x0410;
sfr unsigned int volatile C1CFG2           absolute 0x0412;
sfr unsigned int volatile C1FEN1           absolute 0x0414;
sfr unsigned int volatile C1FMSKSEL1       absolute 0x0418;
sfr unsigned int volatile C1FMSKSEL2       absolute 0x041A;
sfr unsigned int volatile C1BUFPNT1        absolute 0x0420;
sfr unsigned int volatile C1RXFUL1         absolute 0x0420;
sfr unsigned int volatile C1BUFPNT2        absolute 0x0422;
sfr unsigned int volatile C1RXFUL2         absolute 0x0422;
sfr unsigned int volatile C1BUFPNT3        absolute 0x0424;
sfr unsigned int volatile C1BUFPNT4        absolute 0x0426;
sfr unsigned int volatile C1RXOVF1         absolute 0x0428;
sfr unsigned int volatile C1RXOVF2         absolute 0x042A;
sfr unsigned int volatile C1RXM0SID        absolute 0x0430;
sfr unsigned int volatile C1TR01CON        absolute 0x0430;
sfr unsigned int volatile C1RXM0EID        absolute 0x0432;
sfr unsigned int volatile C1TR23CON        absolute 0x0432;
sfr unsigned int volatile C1RXM1SID        absolute 0x0434;
sfr unsigned int volatile C1TR45CON        absolute 0x0434;
sfr unsigned int volatile C1RXM1EID        absolute 0x0436;
sfr unsigned int volatile C1TR67CON        absolute 0x0436;
sfr unsigned int volatile C1RXM2SID        absolute 0x0438;
sfr unsigned int volatile C1RXM2EID        absolute 0x043A;
sfr unsigned int volatile C1RXD            absolute 0x0440;
sfr unsigned int volatile C1RXF0SID        absolute 0x0440;
sfr unsigned int volatile C1RXF0EID        absolute 0x0442;
sfr unsigned int volatile C1TXD            absolute 0x0442;
sfr unsigned int volatile C1RXF1SID        absolute 0x0444;
sfr unsigned int volatile C1RXF1EID        absolute 0x0446;
sfr unsigned int volatile C1RXF2SID        absolute 0x0448;
sfr unsigned int volatile C1RXF2EID        absolute 0x044A;
sfr unsigned int volatile C1RXF3SID        absolute 0x044C;
sfr unsigned int volatile C1RXF3EID        absolute 0x044E;
sfr unsigned int volatile C1RXF4SID        absolute 0x0450;
sfr unsigned int volatile C1RXF4EID        absolute 0x0452;
sfr unsigned int volatile C1RXF5SID        absolute 0x0454;
sfr unsigned int volatile C1RXF5EID        absolute 0x0456;
sfr unsigned int volatile C1RXF6SID        absolute 0x0458;
sfr unsigned int volatile C1RXF6EID        absolute 0x045A;
sfr unsigned int volatile C1RXF7SID        absolute 0x045C;
sfr unsigned int volatile C1RXF7EID        absolute 0x045E;
sfr unsigned int volatile C1RXF8SID        absolute 0x0460;
sfr unsigned int volatile C1RXF8EID        absolute 0x0462;
sfr unsigned int volatile C1RXF9SID        absolute 0x0464;
sfr unsigned int volatile C1RXF9EID        absolute 0x0466;
sfr unsigned int volatile C1RXF10SID       absolute 0x0468;
sfr unsigned int volatile C1RXF10EID       absolute 0x046A;
sfr unsigned int volatile C1RXF11SID       absolute 0x046C;
sfr unsigned int volatile C1RXF11EID       absolute 0x046E;
sfr unsigned int volatile C1RXF12SID       absolute 0x0470;
sfr unsigned int volatile C1RXF12EID       absolute 0x0472;
sfr unsigned int volatile C1RXF13SID       absolute 0x0474;
sfr unsigned int volatile C1RXF13EID       absolute 0x0476;
sfr unsigned int volatile C1RXF14SID       absolute 0x0478;
sfr unsigned int volatile C1RXF14EID       absolute 0x047A;
sfr unsigned int volatile C1RXF15SID       absolute 0x047C;
sfr unsigned int volatile C1RXF15EID       absolute 0x047E;
sfr unsigned int volatile U1OTGIR          absolute 0x0488;
sfr unsigned int volatile U1OTGIE          absolute 0x048A;
sfr unsigned int volatile U1OTGSTAT        absolute 0x048C;
sfr unsigned int volatile U1OTGCON         absolute 0x048E;
sfr unsigned int volatile U1PWRC           absolute 0x0490;
sfr unsigned int volatile U1IR             absolute 0x04C0;
sfr unsigned int volatile U1IE             absolute 0x04C2;
sfr unsigned int volatile U1EIR            absolute 0x04C4;
sfr unsigned int volatile U1EIE            absolute 0x04C6;
sfr unsigned int volatile U1STAT           absolute 0x04C8;
sfr unsigned int volatile U1CON            absolute 0x04CA;
sfr unsigned int volatile U1ADDR           absolute 0x04CC;
sfr unsigned int volatile U1BDTP1          absolute 0x04CE;
sfr unsigned int volatile U1FRML           absolute 0x04D0;
sfr unsigned int volatile U1FRMH           absolute 0x04D2;
sfr unsigned int volatile U1TOK            absolute 0x04D4;
sfr unsigned int volatile U1SOF            absolute 0x04D6;
sfr unsigned int volatile U1BDTP2          absolute 0x04D8;
sfr unsigned int volatile U1BDTP3          absolute 0x04DA;
sfr unsigned int volatile U1CNFG1          absolute 0x04DC;
sfr unsigned int volatile U1CNFG2          absolute 0x04DE;
sfr unsigned int volatile U1EP0            absolute 0x04E0;
sfr unsigned int volatile U1EP1            absolute 0x04E2;
sfr unsigned int volatile U1EP2            absolute 0x04E4;
sfr unsigned int volatile U1EP3            absolute 0x04E6;
sfr unsigned int volatile U1EP4            absolute 0x04E8;
sfr unsigned int volatile U1EP5            absolute 0x04EA;
sfr unsigned int volatile U1EP6            absolute 0x04EC;
sfr unsigned int volatile U1EP7            absolute 0x04EE;
sfr unsigned int volatile U1EP8            absolute 0x04F0;
sfr unsigned int volatile U1EP9            absolute 0x04F2;
sfr unsigned int volatile U1EP10           absolute 0x04F4;
sfr unsigned int volatile U1EP11           absolute 0x04F6;
sfr unsigned int volatile U1EP12           absolute 0x04F8;
sfr unsigned int volatile U1EP13           absolute 0x04FA;
sfr unsigned int volatile U1EP14           absolute 0x04FC;
sfr unsigned int volatile U1EP15           absolute 0x04FE;
sfr unsigned int volatile C2CTRL1          absolute 0x0500;
sfr unsigned int volatile C2CTRL2          absolute 0x0502;
sfr unsigned int volatile C2VEC            absolute 0x0504;
sfr unsigned int volatile C2FCTRL          absolute 0x0506;
sfr unsigned int volatile C2FIFO           absolute 0x0508;
sfr unsigned int volatile C2INTF           absolute 0x050A;
sfr unsigned int volatile C2INTE           absolute 0x050C;
sfr unsigned int volatile C2EC             absolute 0x050E;
sfr unsigned int volatile C2RERRCNT        absolute 0x050E;
sfr unsigned short volatile C2TERRCNT        absolute 0x050F;
sfr unsigned int volatile C2CFG1           absolute 0x0510;
sfr unsigned int volatile C2CFG2           absolute 0x0512;
sfr unsigned int volatile C2FEN1           absolute 0x0514;
sfr unsigned int volatile C2FMSKSEL1       absolute 0x0518;
sfr unsigned int volatile C2FMSKSEL2       absolute 0x051A;
sfr unsigned int volatile C2BUFPNT1        absolute 0x0520;
sfr unsigned int volatile C2RXFUL1         absolute 0x0520;
sfr unsigned int volatile C2BUFPNT2        absolute 0x0522;
sfr unsigned int volatile C2RXFUL2         absolute 0x0522;
sfr unsigned int volatile C2BUFPNT3        absolute 0x0524;
sfr unsigned int volatile C2BUFPNT4        absolute 0x0526;
sfr unsigned int volatile C2RXOVF1         absolute 0x0528;
sfr unsigned int volatile C2RXOVF2         absolute 0x052A;
sfr unsigned int volatile C2RXM0SID        absolute 0x0530;
sfr unsigned int volatile C2TR01CON        absolute 0x0530;
sfr unsigned int volatile C2RXM0EID        absolute 0x0532;
sfr unsigned int volatile C2TR23CON        absolute 0x0532;
sfr unsigned int volatile C2RXM1SID        absolute 0x0534;
sfr unsigned int volatile C2TR45CON        absolute 0x0534;
sfr unsigned int volatile C2RXM1EID        absolute 0x0536;
sfr unsigned int volatile C2TR67CON        absolute 0x0536;
sfr unsigned int volatile C2RXM2SID        absolute 0x0538;
sfr unsigned int volatile C2RXM2EID        absolute 0x053A;
sfr unsigned int volatile C2RXD            absolute 0x0540;
sfr unsigned int volatile C2RXF0SID        absolute 0x0540;
sfr unsigned int volatile C2RXF0EID        absolute 0x0542;
sfr unsigned int volatile C2TXD            absolute 0x0542;
sfr unsigned int volatile C2RXF1SID        absolute 0x0544;
sfr unsigned int volatile C2RXF1EID        absolute 0x0546;
sfr unsigned int volatile C2RXF2SID        absolute 0x0548;
sfr unsigned int volatile C2RXF2EID        absolute 0x054A;
sfr unsigned int volatile C2RXF3SID        absolute 0x054C;
sfr unsigned int volatile C2RXF3EID        absolute 0x054E;
sfr unsigned int volatile C2RXF4SID        absolute 0x0550;
sfr unsigned int volatile C2RXF4EID        absolute 0x0552;
sfr unsigned int volatile C2RXF5SID        absolute 0x0554;
sfr unsigned int volatile C2RXF5EID        absolute 0x0556;
sfr unsigned int volatile C2RXF6SID        absolute 0x0558;
sfr unsigned int volatile C2RXF6EID        absolute 0x055A;
sfr unsigned int volatile C2RXF7SID        absolute 0x055C;
sfr unsigned int volatile C2RXF7EID        absolute 0x055E;
sfr unsigned int volatile C2RXF8SID        absolute 0x0560;
sfr unsigned int volatile C2RXF8EID        absolute 0x0562;
sfr unsigned int volatile C2RXF9SID        absolute 0x0564;
sfr unsigned int volatile C2RXF9EID        absolute 0x0566;
sfr unsigned int volatile C2RXF10SID       absolute 0x0568;
sfr unsigned int volatile C2RXF10EID       absolute 0x056A;
sfr unsigned int volatile C2RXF11SID       absolute 0x056C;
sfr unsigned int volatile C2RXF11EID       absolute 0x056E;
sfr unsigned int volatile C2RXF12SID       absolute 0x0570;
sfr unsigned int volatile C2RXF12EID       absolute 0x0572;
sfr unsigned int volatile C2RXF13SID       absolute 0x0574;
sfr unsigned int volatile C2RXF13EID       absolute 0x0576;
sfr unsigned int volatile C2RXF14SID       absolute 0x0578;
sfr unsigned int volatile C2RXF14EID       absolute 0x057A;
sfr unsigned int volatile C2RXF15SID       absolute 0x057C;
sfr unsigned int volatile C2RXF15EID       absolute 0x057E;
sfr unsigned int volatile U1PWMRRS         absolute 0x0580;
sfr unsigned int volatile U1PWMCON         absolute 0x0582;
sfr unsigned int volatile QEI2CON          absolute 0x05C0;
sfr unsigned int volatile QEI2IOC          absolute 0x05C2;
sfr unsigned int volatile QEI2STAT         absolute 0x05C4;
sfr unsigned int volatile POS2CNTL         absolute 0x05C6;
sfr unsigned int volatile POS2CNTH         absolute 0x05C8;
sfr unsigned int volatile POS2HLD          absolute 0x05CA;
sfr unsigned int volatile VEL2CNT          absolute 0x05CC;
sfr unsigned int volatile INT2TMRL         absolute 0x05CE;
sfr unsigned int volatile INT2TMRH         absolute 0x05D0;
sfr unsigned int volatile INT2HLDL         absolute 0x05D2;
sfr unsigned int volatile INT2HLDH         absolute 0x05D4;
sfr unsigned int volatile INDX2CNTL        absolute 0x05D6;
sfr unsigned int volatile INDX2CNTH        absolute 0x05D8;
sfr unsigned int volatile INDX2HLD         absolute 0x05DA;
sfr unsigned int volatile QEI2GECL         absolute 0x05DC;
sfr unsigned int volatile QEI2ICL          absolute 0x05DC;
sfr unsigned int volatile QEI2GECH         absolute 0x05DE;
sfr unsigned int volatile QEI2ICH          absolute 0x05DE;
sfr unsigned int volatile QEI2LECL         absolute 0x05E0;
sfr unsigned int volatile QEI2LECH         absolute 0x05E2;
sfr unsigned int          PMCON            absolute 0x0600;
sfr unsigned int volatile PMMODE           absolute 0x0602;
sfr unsigned int volatile PMADDR           absolute 0x0604;
sfr unsigned int volatile PMDOUT1          absolute 0x0604;
sfr unsigned int volatile PMDOUT2          absolute 0x0606;
sfr unsigned int volatile PMDIN1           absolute 0x0608;
sfr unsigned int volatile PMDIN2           absolute 0x060A;
sfr unsigned int volatile PMAEN            absolute 0x060C;
sfr unsigned int volatile PMSTAT           absolute 0x060E;
sfr unsigned int volatile ALRMVAL          absolute 0x0620;
sfr unsigned int volatile ALCFGRPT         absolute 0x0622;
sfr unsigned int volatile RTCVAL           absolute 0x0624;
sfr unsigned int volatile RCFGCAL          absolute 0x0626;
sfr unsigned int volatile CRCCON1          absolute 0x0640;
sfr unsigned int volatile CRCCON2          absolute 0x0642;
sfr unsigned int volatile CRCXORL          absolute 0x0644;
sfr unsigned int volatile CRCXORH          absolute 0x0646;
sfr unsigned int volatile CRCDAT           absolute 0x0648;
sfr unsigned int volatile CRCDATL          absolute 0x0648;
sfr unsigned int volatile CRCDATH          absolute 0x064A;
sfr unsigned int volatile CRCWDAT          absolute 0x064C;
sfr unsigned int volatile CRCWDATL         absolute 0x064C;
sfr unsigned int volatile CRCWDATH         absolute 0x064E;
sfr unsigned int          RPOR0            absolute 0x0680;
sfr unsigned int          RPOR1            absolute 0x0682;
sfr unsigned int          RPOR2            absolute 0x0684;
sfr unsigned int          RPOR3            absolute 0x0686;
sfr unsigned int          RPOR4            absolute 0x0688;
sfr unsigned int          RPOR5            absolute 0x068A;
sfr unsigned int          RPOR6            absolute 0x068C;
sfr unsigned int          RPOR7            absolute 0x068E;
sfr unsigned int          RPOR8            absolute 0x0690;
sfr unsigned int          RPOR9            absolute 0x0692;
sfr unsigned int          RPOR11           absolute 0x0696;
sfr unsigned int          RPOR12           absolute 0x0698;
sfr unsigned int          RPOR13           absolute 0x069A;
sfr unsigned int          RPOR14           absolute 0x069C;
sfr unsigned int          RPOR15           absolute 0x069E;
sfr unsigned int          RPINR0           absolute 0x06A0;
sfr unsigned int          RPINR1           absolute 0x06A2;
sfr unsigned int          RPINR2           absolute 0x06A4;
sfr unsigned int          RPINR3           absolute 0x06A6;
sfr unsigned int          RPINR4           absolute 0x06A8;
sfr unsigned int volatile RPINR5           absolute 0x06AA;
sfr unsigned int volatile RPINR6           absolute 0x06AC;
sfr unsigned int          RPINR7           absolute 0x06AE;
sfr unsigned int          RPINR8           absolute 0x06B0;
sfr unsigned int          RPINR9           absolute 0x06B2;
sfr unsigned int          RPINR10          absolute 0x06B4;
sfr unsigned int          RPINR11          absolute 0x06B6;
sfr unsigned int          RPINR12          absolute 0x06B8;
sfr unsigned int          RPINR13          absolute 0x06BA;
sfr unsigned int          RPINR14          absolute 0x06BC;
sfr unsigned int          RPINR15          absolute 0x06BE;
sfr unsigned int volatile RPINR16          absolute 0x06C0;
sfr unsigned int          RPINR17          absolute 0x06C2;
sfr unsigned int          RPINR18          absolute 0x06C4;
sfr unsigned int          RPINR19          absolute 0x06C6;
sfr unsigned int          RPINR20          absolute 0x06C8;
sfr unsigned int          RPINR21          absolute 0x06CA;
sfr unsigned int          RPINR23          absolute 0x06CE;
sfr unsigned int volatile RPINR24          absolute 0x06D0;
sfr unsigned int volatile RPINR25          absolute 0x06D2;
sfr unsigned int          RPINR26          absolute 0x06D4;
sfr unsigned int          RPINR27          absolute 0x06D6;
sfr unsigned int          RPINR28          absolute 0x06D8;
sfr unsigned int          RPINR29          absolute 0x06DA;
sfr unsigned int volatile RPINR30          absolute 0x06DC;
sfr unsigned int volatile RPINR31          absolute 0x06DE;
sfr unsigned int volatile RPINR32          absolute 0x06E0;
sfr unsigned int volatile RPINR33          absolute 0x06E2;
sfr unsigned int volatile RPINR34          absolute 0x06E4;
sfr unsigned int volatile RPINR35          absolute 0x06E6;
sfr unsigned int volatile RPINR36          absolute 0x06E8;
sfr unsigned int volatile RPINR37          absolute 0x06EA;
sfr unsigned int volatile RPINR38          absolute 0x06EC;
sfr unsigned int volatile RPINR39          absolute 0x06EE;
sfr unsigned int volatile RPINR40          absolute 0x06F0;
sfr unsigned int volatile RPINR41          absolute 0x06F2;
sfr unsigned int volatile RPINR42          absolute 0x06F4;
sfr unsigned int volatile RPINR43          absolute 0x06F6;
sfr unsigned int volatile NVMCON           absolute 0x0728;
sfr unsigned int volatile NVMADR           absolute 0x072A;
sfr unsigned int volatile NVMADRU          absolute 0x072C;
sfr unsigned int          NVMKEY           absolute 0x072E;
sfr unsigned int          RCON             absolute 0x0740;
sfr unsigned int volatile OSCCON           absolute 0x0742;
sfr unsigned int volatile OSCCONL          absolute 0x0742;
sfr unsigned short volatile OSCCONH          absolute 0x0743;
sfr unsigned int volatile CLKDIV           absolute 0x0744;
sfr unsigned int volatile PLLFBD           absolute 0x0746;
sfr unsigned int volatile OSCTUN           absolute 0x0748;
sfr unsigned int          REFOCON          absolute 0x074E;
sfr unsigned int volatile ACLKCON3         absolute 0x0758;
sfr unsigned int volatile ACLKDIV3         absolute 0x075A;
sfr unsigned int          PMD1             absolute 0x0760;
sfr unsigned int          PMD2             absolute 0x0762;
sfr unsigned int          PMD3             absolute 0x0764;
sfr unsigned int volatile PMD4             absolute 0x0766;
sfr unsigned int volatile PMD5             absolute 0x0768;
sfr unsigned int volatile PMD6             absolute 0x076A;
sfr unsigned int volatile PMD7             absolute 0x076C;
sfr unsigned int volatile IFS0             absolute 0x0800;
sfr unsigned int volatile IFS1             absolute 0x0802;
sfr unsigned int volatile IFS2             absolute 0x0804;
sfr unsigned int volatile IFS3             absolute 0x0806;
sfr unsigned int volatile IFS4             absolute 0x0808;
sfr unsigned int volatile IFS5             absolute 0x080A;
sfr unsigned int volatile IFS6             absolute 0x080C;
sfr unsigned int volatile IFS7             absolute 0x080E;
sfr unsigned int volatile IFS8             absolute 0x0810;
sfr unsigned int          IEC0             absolute 0x0820;
sfr unsigned int          IEC1             absolute 0x0822;
sfr unsigned int          IEC2             absolute 0x0824;
sfr unsigned int          IEC3             absolute 0x0826;
sfr unsigned int          IEC4             absolute 0x0828;
sfr unsigned int          IEC5             absolute 0x082A;
sfr unsigned int volatile IEC6             absolute 0x082C;
sfr unsigned int volatile IEC7             absolute 0x082E;
sfr unsigned int volatile IEC8             absolute 0x0830;
sfr unsigned int          IPC0             absolute 0x0840;
sfr unsigned int          IPC1             absolute 0x0842;
sfr unsigned int          IPC2             absolute 0x0844;
sfr unsigned int          IPC3             absolute 0x0846;
sfr unsigned int          IPC4             absolute 0x0848;
sfr unsigned int          IPC5             absolute 0x084A;
sfr unsigned int          IPC6             absolute 0x084C;
sfr unsigned int          IPC7             absolute 0x084E;
sfr unsigned int          IPC8             absolute 0x0850;
sfr unsigned int          IPC9             absolute 0x0852;
sfr unsigned int          IPC10            absolute 0x0854;
sfr unsigned int          IPC11            absolute 0x0856;
sfr unsigned int          IPC12            absolute 0x0858;
sfr unsigned int          IPC13            absolute 0x085A;
sfr unsigned int          IPC14            absolute 0x085C;
sfr unsigned int          IPC15            absolute 0x085E;
sfr unsigned int          IPC16            absolute 0x0860;
sfr unsigned int          IPC17            absolute 0x0862;
sfr unsigned int          IPC18            absolute 0x0864;
sfr unsigned int          IPC20            absolute 0x0868;
sfr unsigned int          IPC21            absolute 0x086A;
sfr unsigned int          IPC22            absolute 0x086C;
sfr unsigned int          IPC23            absolute 0x086E;
sfr unsigned int volatile IPC24            absolute 0x0870;
sfr unsigned int volatile IPC25            absolute 0x0872;
sfr unsigned int volatile IPC29            absolute 0x087A;
sfr unsigned int volatile IPC30            absolute 0x087C;
sfr unsigned int volatile IPC31            absolute 0x087E;
sfr unsigned int volatile IPC32            absolute 0x0880;
sfr unsigned int volatile IPC33            absolute 0x0882;
sfr unsigned int volatile IPC34            absolute 0x0884;
sfr unsigned int volatile IPC35            absolute 0x0886;
sfr unsigned int volatile INTCON1          absolute 0x08C0;
sfr unsigned int volatile INTCON2          absolute 0x08C2;
sfr unsigned int volatile INTCON3          absolute 0x08C4;
sfr unsigned int volatile INTCON4          absolute 0x08C6;
sfr unsigned int volatile INTTREG          absolute 0x08C8;
sfr unsigned int volatile OC1CON1          absolute 0x0900;
sfr unsigned int volatile OC1CON2          absolute 0x0902;
sfr unsigned int          OC1RS            absolute 0x0904;
sfr unsigned int volatile OC1R             absolute 0x0906;
sfr unsigned int volatile OC1TMR           absolute 0x0908;
sfr unsigned int volatile OC2CON1          absolute 0x090A;
sfr unsigned int volatile OC2CON2          absolute 0x090C;
sfr unsigned int          OC2RS            absolute 0x090E;
sfr unsigned int volatile OC2R             absolute 0x0910;
sfr unsigned int volatile OC2TMR           absolute 0x0912;
sfr unsigned int volatile OC3CON1          absolute 0x0914;
sfr unsigned int volatile OC3CON2          absolute 0x0916;
sfr unsigned int          OC3RS            absolute 0x0918;
sfr unsigned int volatile OC3R             absolute 0x091A;
sfr unsigned int volatile OC3TMR           absolute 0x091C;
sfr unsigned int volatile OC4CON1          absolute 0x091E;
sfr unsigned int volatile OC4CON2          absolute 0x0920;
sfr unsigned int          OC4RS            absolute 0x0922;
sfr unsigned int volatile OC4R             absolute 0x0924;
sfr unsigned int volatile OC4TMR           absolute 0x0926;
sfr unsigned int volatile OC5CON1          absolute 0x0928;
sfr unsigned int volatile OC5CON2          absolute 0x092A;
sfr unsigned int          OC5RS            absolute 0x092C;
sfr unsigned int volatile OC5R             absolute 0x092E;
sfr unsigned int volatile OC5TMR           absolute 0x0930;
sfr unsigned int volatile OC6CON1          absolute 0x0932;
sfr unsigned int volatile OC6CON2          absolute 0x0934;
sfr unsigned int          OC6RS            absolute 0x0936;
sfr unsigned int volatile OC6R             absolute 0x0938;
sfr unsigned int volatile OC6TMR           absolute 0x093A;
sfr unsigned int volatile OC7CON1          absolute 0x093C;
sfr unsigned int volatile OC7CON2          absolute 0x093E;
sfr unsigned int          OC7RS            absolute 0x0940;
sfr unsigned int volatile OC7R             absolute 0x0942;
sfr unsigned int volatile OC7TMR           absolute 0x0944;
sfr unsigned int volatile OC8CON1          absolute 0x0946;
sfr unsigned int volatile OC8CON2          absolute 0x0948;
sfr unsigned int          OC8RS            absolute 0x094A;
sfr unsigned int volatile OC8R             absolute 0x094C;
sfr unsigned int volatile OC8TMR           absolute 0x094E;
sfr unsigned int volatile OC9CON1          absolute 0x0950;
sfr unsigned int volatile OC9CON2          absolute 0x0952;
sfr unsigned int          OC9RS            absolute 0x0954;
sfr unsigned int volatile OC9R             absolute 0x0956;
sfr unsigned int volatile OC9TMR           absolute 0x0958;
sfr unsigned int volatile OC10CON1         absolute 0x095A;
sfr unsigned int volatile OC10CON2         absolute 0x095C;
sfr unsigned int volatile OC10RS           absolute 0x095E;
sfr unsigned int volatile OC10R            absolute 0x0960;
sfr unsigned int volatile OC10TMR          absolute 0x0962;
sfr unsigned int volatile OC11CON1         absolute 0x0964;
sfr unsigned int volatile OC11CON2         absolute 0x0966;
sfr unsigned int volatile OC11RS           absolute 0x0968;
sfr unsigned int volatile OC11R            absolute 0x096A;
sfr unsigned int volatile OC11TMR          absolute 0x096C;
sfr unsigned int volatile OC12CON1         absolute 0x096E;
sfr unsigned int volatile OC12CON2         absolute 0x0970;
sfr unsigned int volatile OC12RS           absolute 0x0972;
sfr unsigned int volatile OC12R            absolute 0x0974;
sfr unsigned int volatile OC12TMR          absolute 0x0976;
sfr unsigned int volatile OC13CON1         absolute 0x0978;
sfr unsigned int volatile OC13CON2         absolute 0x097A;
sfr unsigned int volatile OC13RS           absolute 0x097C;
sfr unsigned int volatile OC13R            absolute 0x097E;
sfr unsigned int volatile OC13TMR          absolute 0x0980;
sfr unsigned int volatile OC14CON1         absolute 0x0982;
sfr unsigned int volatile OC14CON2         absolute 0x0984;
sfr unsigned int volatile OC14RS           absolute 0x0986;
sfr unsigned int volatile OC14R            absolute 0x0988;
sfr unsigned int volatile OC14TMR          absolute 0x098A;
sfr unsigned int volatile OC15CON1         absolute 0x098C;
sfr unsigned int volatile OC15CON2         absolute 0x098E;
sfr unsigned int volatile OC15RS           absolute 0x0990;
sfr unsigned int volatile OC15R            absolute 0x0992;
sfr unsigned int volatile OC15TMR          absolute 0x0994;
sfr unsigned int volatile OC16CON1         absolute 0x0996;
sfr unsigned int volatile OC16CON2         absolute 0x0998;
sfr unsigned int volatile OC16RS           absolute 0x099A;
sfr unsigned int volatile OC16R            absolute 0x099C;
sfr unsigned int volatile OC16TMR          absolute 0x099E;
sfr unsigned int volatile CMSTAT           absolute 0x0A80;
sfr unsigned int          CVRCON           absolute 0x0A82;
sfr unsigned int volatile CM1CON           absolute 0x0A84;
sfr unsigned int volatile CM1MSKSRC        absolute 0x0A86;
sfr unsigned int volatile CM1MSKCON        absolute 0x0A88;
sfr unsigned int volatile CM1FLTR          absolute 0x0A8A;
sfr unsigned int volatile CM2CON           absolute 0x0A8C;
sfr unsigned int volatile CM2MSKSRC        absolute 0x0A8E;
sfr unsigned int volatile CM2MSKCON        absolute 0x0A90;
sfr unsigned int volatile CM2FLTR          absolute 0x0A92;
sfr unsigned int volatile CM3CON           absolute 0x0A94;
sfr unsigned int volatile CM3MSKSRC        absolute 0x0A96;
sfr unsigned int volatile CM3MSKCON        absolute 0x0A98;
sfr unsigned int volatile CM3FLTR          absolute 0x0A9A;
sfr unsigned int          DMA0CON          absolute 0x0B00;
sfr unsigned int volatile DMA0REQ          absolute 0x0B02;
sfr unsigned int volatile DMA0STAL         absolute 0x0B04;
sfr unsigned int volatile DMA0STAH         absolute 0x0B06;
sfr unsigned int volatile DMA0STBL         absolute 0x0B08;
sfr unsigned int volatile DMA0STBH         absolute 0x0B0A;
sfr unsigned int volatile DMA0PAD          absolute 0x0B0C;
sfr unsigned int volatile DMA0CNT          absolute 0x0B0E;
sfr unsigned int          DMA1CON          absolute 0x0B10;
sfr unsigned int volatile DMA1REQ          absolute 0x0B12;
sfr unsigned int volatile DMA1STAL         absolute 0x0B14;
sfr unsigned int volatile DMA1STAH         absolute 0x0B16;
sfr unsigned int volatile DMA1STBL         absolute 0x0B18;
sfr unsigned int volatile DMA1STBH         absolute 0x0B1A;
sfr unsigned int volatile DMA1PAD          absolute 0x0B1C;
sfr unsigned int volatile DMA1CNT          absolute 0x0B1E;
sfr unsigned int          DMA2CON          absolute 0x0B20;
sfr unsigned int volatile DMA2REQ          absolute 0x0B22;
sfr unsigned int volatile DMA2STAL         absolute 0x0B24;
sfr unsigned int volatile DMA2STAH         absolute 0x0B26;
sfr unsigned int volatile DMA2STBL         absolute 0x0B28;
sfr unsigned int volatile DMA2STBH         absolute 0x0B2A;
sfr unsigned int volatile DMA2PAD          absolute 0x0B2C;
sfr unsigned int volatile DMA2CNT          absolute 0x0B2E;
sfr unsigned int          DMA3CON          absolute 0x0B30;
sfr unsigned int volatile DMA3REQ          absolute 0x0B32;
sfr unsigned int volatile DMA3STAL         absolute 0x0B34;
sfr unsigned int volatile DMA3STAH         absolute 0x0B36;
sfr unsigned int volatile DMA3STBL         absolute 0x0B38;
sfr unsigned int volatile DMA3STBH         absolute 0x0B3A;
sfr unsigned int volatile DMA3PAD          absolute 0x0B3C;
sfr unsigned int volatile DMA3CNT          absolute 0x0B3E;
sfr unsigned int          DMA4CON          absolute 0x0B40;
sfr unsigned int volatile DMA4REQ          absolute 0x0B42;
sfr unsigned int volatile DMA4STAL         absolute 0x0B44;
sfr unsigned int volatile DMA4STAH         absolute 0x0B46;
sfr unsigned int volatile DMA4STBL         absolute 0x0B48;
sfr unsigned int volatile DMA4STBH         absolute 0x0B4A;
sfr unsigned int volatile DMA4PAD          absolute 0x0B4C;
sfr unsigned int volatile DMA4CNT          absolute 0x0B4E;
sfr unsigned int          DMA5CON          absolute 0x0B50;
sfr unsigned int volatile DMA5REQ          absolute 0x0B52;
sfr unsigned int volatile DMA5STAL         absolute 0x0B54;
sfr unsigned int volatile DMA5STAH         absolute 0x0B56;
sfr unsigned int volatile DMA5STBL         absolute 0x0B58;
sfr unsigned int volatile DMA5STBH         absolute 0x0B5A;
sfr unsigned int volatile DMA5PAD          absolute 0x0B5C;
sfr unsigned int volatile DMA5CNT          absolute 0x0B5E;
sfr unsigned int          DMA6CON          absolute 0x0B60;
sfr unsigned int volatile DMA6REQ          absolute 0x0B62;
sfr unsigned int volatile DMA6STAL         absolute 0x0B64;
sfr unsigned int volatile DMA6STAH         absolute 0x0B66;
sfr unsigned int volatile DMA6STBL         absolute 0x0B68;
sfr unsigned int volatile DMA6STBH         absolute 0x0B6A;
sfr unsigned int volatile DMA6PAD          absolute 0x0B6C;
sfr unsigned int volatile DMA6CNT          absolute 0x0B6E;
sfr unsigned int          DMA7CON          absolute 0x0B70;
sfr unsigned int volatile DMA7REQ          absolute 0x0B72;
sfr unsigned int volatile DMA7STAL         absolute 0x0B74;
sfr unsigned int volatile DMA7STAH         absolute 0x0B76;
sfr unsigned int volatile DMA7STBL         absolute 0x0B78;
sfr unsigned int volatile DMA7STBH         absolute 0x0B7A;
sfr unsigned int volatile DMA7PAD          absolute 0x0B7C;
sfr unsigned int volatile DMA7CNT          absolute 0x0B7E;
sfr unsigned int volatile DMA8CON          absolute 0x0B80;
sfr unsigned int volatile DMA8REQ          absolute 0x0B82;
sfr unsigned int volatile DMA8STAL         absolute 0x0B84;
sfr unsigned int volatile DMA8STAH         absolute 0x0B86;
sfr unsigned int volatile DMA8STBL         absolute 0x0B88;
sfr unsigned int volatile DMA8STBH         absolute 0x0B8A;
sfr unsigned int volatile DMA8PAD          absolute 0x0B8C;
sfr unsigned int volatile DMA8CNT          absolute 0x0B8E;
sfr unsigned int volatile DMA9CON          absolute 0x0B90;
sfr unsigned int volatile DMA9REQ          absolute 0x0B92;
sfr unsigned int volatile DMA9STAL         absolute 0x0B94;
sfr unsigned int volatile DMA9STAH         absolute 0x0B96;
sfr unsigned int volatile DMA9STBL         absolute 0x0B98;
sfr unsigned int volatile DMA9STBH         absolute 0x0B9A;
sfr unsigned int volatile DMA9PAD          absolute 0x0B9C;
sfr unsigned int volatile DMA9CNT          absolute 0x0B9E;
sfr unsigned int volatile DMA10CON         absolute 0x0BA0;
sfr unsigned int volatile DMA10REQ         absolute 0x0BA2;
sfr unsigned int volatile DMA10STAL        absolute 0x0BA4;
sfr unsigned int volatile DMA10STAH        absolute 0x0BA6;
sfr unsigned int volatile DMA10STBL        absolute 0x0BA8;
sfr unsigned int volatile DMA10STBH        absolute 0x0BAA;
sfr unsigned int volatile DMA10PAD         absolute 0x0BAC;
sfr unsigned int volatile DMA10CNT         absolute 0x0BAE;
sfr unsigned int volatile DMA11CON         absolute 0x0BB0;
sfr unsigned int volatile DMA11REQ         absolute 0x0BB2;
sfr unsigned int volatile DMA11STAL        absolute 0x0BB4;
sfr unsigned int volatile DMA11STAH        absolute 0x0BB6;
sfr unsigned int volatile DMA11STBL        absolute 0x0BB8;
sfr unsigned int volatile DMA11STBH        absolute 0x0BBA;
sfr unsigned int volatile DMA11PAD         absolute 0x0BBC;
sfr unsigned int volatile DMA11CNT         absolute 0x0BBE;
sfr unsigned int volatile DMA12CON         absolute 0x0BC0;
sfr unsigned int volatile DMA12REQ         absolute 0x0BC2;
sfr unsigned int volatile DMA12STAL        absolute 0x0BC4;
sfr unsigned int volatile DMA12STAH        absolute 0x0BC6;
sfr unsigned int volatile DMA12STBL        absolute 0x0BC8;
sfr unsigned int volatile DMA12STBH        absolute 0x0BCA;
sfr unsigned int volatile DMA12PAD         absolute 0x0BCC;
sfr unsigned int volatile DMA12CNT         absolute 0x0BCE;
sfr unsigned int volatile DMA13CON         absolute 0x0BD0;
sfr unsigned int volatile DMA13REQ         absolute 0x0BD2;
sfr unsigned int volatile DMA13STAL        absolute 0x0BD4;
sfr unsigned int volatile DMA13STAH        absolute 0x0BD6;
sfr unsigned int volatile DMA13STBL        absolute 0x0BD8;
sfr unsigned int volatile DMA13STBH        absolute 0x0BDA;
sfr unsigned int volatile DMA13PAD         absolute 0x0BDC;
sfr unsigned int volatile DMA13CNT         absolute 0x0BDE;
sfr unsigned int volatile DMA14CON         absolute 0x0BE0;
sfr unsigned int volatile DMA14REQ         absolute 0x0BE2;
sfr unsigned int volatile DMA14STAL        absolute 0x0BE4;
sfr unsigned int volatile DMA14STAH        absolute 0x0BE6;
sfr unsigned int volatile DMA14STBL        absolute 0x0BE8;
sfr unsigned int volatile DMA14STBH        absolute 0x0BEA;
sfr unsigned int volatile DMA14PAD         absolute 0x0BEC;
sfr unsigned int volatile DMA14CNT         absolute 0x0BEE;
sfr unsigned int volatile DMAPWC           absolute 0x0BF0;
sfr unsigned int volatile DMARQC           absolute 0x0BF2;
sfr unsigned int volatile DMAPPS           absolute 0x0BF4;
sfr unsigned int volatile DMALCA           absolute 0x0BF6;
sfr unsigned int volatile DSADRL           absolute 0x0BF8;
sfr unsigned int volatile DSADRH           absolute 0x0BFA;
sfr unsigned int          PTCON            absolute 0x0C00;
sfr unsigned int volatile PTCON2           absolute 0x0C02;
sfr unsigned int volatile PTPER            absolute 0x0C04;
sfr unsigned int volatile SEVTCMP          absolute 0x0C06;
sfr unsigned int volatile MDC              absolute 0x0C0A;
sfr unsigned int volatile STCON            absolute 0x0C0E;
sfr unsigned int volatile STCON2           absolute 0x0C10;
sfr unsigned int volatile STPER            absolute 0x0C12;
sfr unsigned int volatile SSEVTCMP         absolute 0x0C14;
sfr unsigned int volatile CHOP             absolute 0x0C1A;
sfr unsigned int volatile PWMCON1          absolute 0x0C20;
sfr unsigned int volatile IOCON1           absolute 0x0C22;
sfr unsigned int volatile FCLCON1          absolute 0x0C24;
sfr unsigned int volatile PDC1             absolute 0x0C26;
sfr unsigned int volatile PHASE1           absolute 0x0C28;
sfr unsigned int volatile DTR1             absolute 0x0C2A;
sfr unsigned int volatile ALTDTR1          absolute 0x0C2C;
sfr unsigned int volatile SDC1             absolute 0x0C2E;
sfr unsigned int volatile SPHASE1          absolute 0x0C30;
sfr unsigned int volatile TRIG1            absolute 0x0C32;
sfr unsigned int volatile TRGCON1          absolute 0x0C34;
sfr unsigned int volatile PWMCAP1          absolute 0x0C38;
sfr unsigned int volatile LEBCON1          absolute 0x0C3A;
sfr unsigned int volatile LEBDLY1          absolute 0x0C3C;
sfr unsigned int volatile AUXCON1          absolute 0x0C3E;
sfr unsigned int volatile PWMCON2          absolute 0x0C40;
sfr unsigned int volatile IOCON2           absolute 0x0C42;
sfr unsigned int volatile FCLCON2          absolute 0x0C44;
sfr unsigned int volatile PDC2             absolute 0x0C46;
sfr unsigned int volatile PHASE2           absolute 0x0C48;
sfr unsigned int volatile DTR2             absolute 0x0C4A;
sfr unsigned int volatile ALTDTR2          absolute 0x0C4C;
sfr unsigned int volatile SDC2             absolute 0x0C4E;
sfr unsigned int volatile SPHASE2          absolute 0x0C50;
sfr unsigned int volatile TRIG2            absolute 0x0C52;
sfr unsigned int volatile TRGCON2          absolute 0x0C54;
sfr unsigned int volatile PWMCAP2          absolute 0x0C58;
sfr unsigned int volatile LEBCON2          absolute 0x0C5A;
sfr unsigned int volatile LEBDLY2          absolute 0x0C5C;
sfr unsigned int volatile AUXCON2          absolute 0x0C5E;
sfr unsigned int volatile PWMCON3          absolute 0x0C60;
sfr unsigned int volatile IOCON3           absolute 0x0C62;
sfr unsigned int volatile FCLCON3          absolute 0x0C64;
sfr unsigned int volatile PDC3             absolute 0x0C66;
sfr unsigned int volatile PHASE3           absolute 0x0C68;
sfr unsigned int volatile DTR3             absolute 0x0C6A;
sfr unsigned int volatile ALTDTR3          absolute 0x0C6C;
sfr unsigned int volatile SDC3             absolute 0x0C6E;
sfr unsigned int volatile SPHASE3          absolute 0x0C70;
sfr unsigned int volatile TRIG3            absolute 0x0C72;
sfr unsigned int volatile TRGCON3          absolute 0x0C74;
sfr unsigned int volatile PWMCAP3          absolute 0x0C78;
sfr unsigned int volatile LEBCON3          absolute 0x0C7A;
sfr unsigned int volatile LEBDLY3          absolute 0x0C7C;
sfr unsigned int volatile AUXCON3          absolute 0x0C7E;
sfr unsigned int volatile PWMCON4          absolute 0x0C80;
sfr unsigned int volatile IOCON4           absolute 0x0C82;
sfr unsigned int volatile FCLCON4          absolute 0x0C84;
sfr unsigned int volatile PDC4             absolute 0x0C86;
sfr unsigned int volatile PHASE4           absolute 0x0C88;
sfr unsigned int volatile DTR4             absolute 0x0C8A;
sfr unsigned int volatile ALTDTR4          absolute 0x0C8C;
sfr unsigned int volatile SDC4             absolute 0x0C8E;
sfr unsigned int volatile SPHASE4          absolute 0x0C90;
sfr unsigned int volatile TRIG4            absolute 0x0C92;
sfr unsigned int volatile TRGCON4          absolute 0x0C94;
sfr unsigned int volatile PWMCAP4          absolute 0x0C98;
sfr unsigned int volatile LEBCON4          absolute 0x0C9A;
sfr unsigned int volatile LEBDLY4          absolute 0x0C9C;
sfr unsigned int volatile AUXCON4          absolute 0x0C9E;
sfr unsigned int volatile PWMCON5          absolute 0x0CA0;
sfr unsigned int volatile IOCON5           absolute 0x0CA2;
sfr unsigned int volatile FCLCON5          absolute 0x0CA4;
sfr unsigned int volatile PDC5             absolute 0x0CA6;
sfr unsigned int volatile PHASE5           absolute 0x0CA8;
sfr unsigned int volatile DTR5             absolute 0x0CAA;
sfr unsigned int volatile ALTDTR5          absolute 0x0CAC;
sfr unsigned int volatile SDC5             absolute 0x0CAE;
sfr unsigned int volatile SPHASE5          absolute 0x0CB0;
sfr unsigned int volatile TRIG5            absolute 0x0CB2;
sfr unsigned int volatile TRGCON5          absolute 0x0CB4;
sfr unsigned int volatile PWMCAP5          absolute 0x0CB8;
sfr unsigned int volatile LEBCON5          absolute 0x0CBA;
sfr unsigned int volatile LEBDLY5          absolute 0x0CBC;
sfr unsigned int volatile AUXCON5          absolute 0x0CBE;
sfr unsigned int volatile PWMCON6          absolute 0x0CC0;
sfr unsigned int volatile IOCON6           absolute 0x0CC2;
sfr unsigned int volatile FCLCON6          absolute 0x0CC4;
sfr unsigned int volatile PDC6             absolute 0x0CC6;
sfr unsigned int volatile PHASE6           absolute 0x0CC8;
sfr unsigned int volatile DTR6             absolute 0x0CCA;
sfr unsigned int volatile ALTDTR6          absolute 0x0CCC;
sfr unsigned int volatile SDC6             absolute 0x0CCE;
sfr unsigned int volatile SPHASE6          absolute 0x0CD0;
sfr unsigned int volatile TRIG6            absolute 0x0CD2;
sfr unsigned int volatile TRGCON6          absolute 0x0CD4;
sfr unsigned int volatile PWMCAP6          absolute 0x0CD8;
sfr unsigned int volatile LEBCON6          absolute 0x0CDA;
sfr unsigned int volatile LEBDLY6          absolute 0x0CDC;
sfr unsigned int volatile AUXCON6          absolute 0x0CDE;
sfr unsigned int volatile PWMCON7          absolute 0x0CE0;
sfr unsigned int volatile IOCON7           absolute 0x0CE2;
sfr unsigned int volatile FCLCON7          absolute 0x0CE4;
sfr unsigned int volatile PDC7             absolute 0x0CE6;
sfr unsigned int volatile PHASE7           absolute 0x0CE8;
sfr unsigned int volatile DTR7             absolute 0x0CEA;
sfr unsigned int volatile ALTDTR7          absolute 0x0CEC;
sfr unsigned int volatile SDC7             absolute 0x0CEE;
sfr unsigned int volatile SPHASE7          absolute 0x0CF0;
sfr unsigned int volatile TRIG7            absolute 0x0CF2;
sfr unsigned int volatile TRGCON7          absolute 0x0CF4;
sfr unsigned int volatile PWMCAP7          absolute 0x0CF8;
sfr unsigned int volatile LEBCON7          absolute 0x0CFA;
sfr unsigned int volatile LEBDLY7          absolute 0x0CFC;
sfr unsigned int volatile AUXCON7          absolute 0x0CFE;
sfr unsigned int volatile TRISA            absolute 0x0E00;
sfr unsigned int volatile PORTA            absolute 0x0E02;
sfr unsigned int volatile LATA             absolute 0x0E04;
sfr unsigned int volatile ODCA             absolute 0x0E06;
sfr unsigned int volatile CNENA            absolute 0x0E08;
sfr unsigned int volatile CNPUA            absolute 0x0E0A;
sfr unsigned int volatile CNPDA            absolute 0x0E0C;
sfr unsigned int volatile ANSELA           absolute 0x0E0E;
sfr unsigned int volatile TRISB            absolute 0x0E10;
sfr unsigned int volatile PORTB            absolute 0x0E12;
sfr unsigned int volatile LATB             absolute 0x0E14;
sfr unsigned int volatile CNENB            absolute 0x0E18;
sfr unsigned int volatile CNPUB            absolute 0x0E1A;
sfr unsigned int volatile CNPDB            absolute 0x0E1C;
sfr unsigned int volatile ANSELB           absolute 0x0E1E;
sfr unsigned int volatile TRISC            absolute 0x0E20;
sfr unsigned int volatile PORTC            absolute 0x0E22;
sfr unsigned int volatile LATC             absolute 0x0E24;
sfr unsigned int volatile CNENC            absolute 0x0E28;
sfr unsigned int volatile CNPUC            absolute 0x0E2A;
sfr unsigned int volatile CNPDC            absolute 0x0E2C;
sfr unsigned int volatile ANSELC           absolute 0x0E2E;
sfr unsigned int volatile TRISD            absolute 0x0E30;
sfr unsigned int volatile PORTD            absolute 0x0E32;
sfr unsigned int volatile LATD             absolute 0x0E34;
sfr unsigned int volatile ODCD             absolute 0x0E36;
sfr unsigned int volatile CNEND            absolute 0x0E38;
sfr unsigned int volatile CNPUD            absolute 0x0E3A;
sfr unsigned int volatile CNPDD            absolute 0x0E3C;
sfr unsigned int volatile ANSELD           absolute 0x0E3E;
sfr unsigned int volatile TRISE            absolute 0x0E40;
sfr unsigned int volatile PORTE            absolute 0x0E42;
sfr unsigned int volatile LATE             absolute 0x0E44;
sfr unsigned int volatile CNENE            absolute 0x0E48;
sfr unsigned int volatile CNPUE            absolute 0x0E4A;
sfr unsigned int volatile CNPDE            absolute 0x0E4C;
sfr unsigned int volatile ANSELE           absolute 0x0E4E;
sfr unsigned int volatile TRISF            absolute 0x0E50;
sfr unsigned int volatile PORTF            absolute 0x0E52;
sfr unsigned int volatile LATF             absolute 0x0E54;
sfr unsigned int volatile ODCF             absolute 0x0E56;
sfr unsigned int volatile CNENF            absolute 0x0E58;
sfr unsigned int volatile CNPUF            absolute 0x0E5A;
sfr unsigned int volatile CNPDF            absolute 0x0E5C;
sfr unsigned int volatile TRISG            absolute 0x0E60;
sfr unsigned int volatile PORTG            absolute 0x0E62;
sfr unsigned int volatile LATG             absolute 0x0E64;
sfr unsigned int volatile ODCG             absolute 0x0E66;
sfr unsigned int volatile CNENG            absolute 0x0E68;
sfr unsigned int volatile CNPUG            absolute 0x0E6A;
sfr unsigned int volatile CNPDG            absolute 0x0E6C;
sfr unsigned int volatile ANSELG           absolute 0x0E6E;
sfr unsigned int volatile TRISH            absolute 0x0E70;
sfr unsigned int volatile PORTH            absolute 0x0E72;
sfr unsigned int volatile LATH             absolute 0x0E74;
sfr unsigned int volatile ODCH             absolute 0x0E76;
sfr unsigned int volatile CNENH            absolute 0x0E78;
sfr unsigned int volatile CNPUH            absolute 0x0E7A;
sfr unsigned int volatile CNPDH            absolute 0x0E7C;
sfr unsigned int volatile TRISJ            absolute 0x0E80;
sfr unsigned int volatile PORTJ            absolute 0x0E82;
sfr unsigned int volatile LATJ             absolute 0x0E84;
sfr unsigned int volatile ODCJ             absolute 0x0E86;
sfr unsigned int volatile CNENJ            absolute 0x0E88;
sfr unsigned int volatile CNPUJ            absolute 0x0E8A;
sfr unsigned int volatile CNPDJ            absolute 0x0E8C;
sfr unsigned int volatile TRISK            absolute 0x0E90;
sfr unsigned int volatile PORTK            absolute 0x0E92;
sfr unsigned int volatile LATK             absolute 0x0E94;
sfr unsigned int volatile ODCK             absolute 0x0E96;
sfr unsigned int volatile CNENK            absolute 0x0E98;
sfr unsigned int volatile CNPUK            absolute 0x0E9A;
sfr unsigned int volatile CNPDK            absolute 0x0E9C;
sfr unsigned int          PADCFG1          absolute 0x0EFE;

    // WREG0 bits
    const register unsigned short int WREG0_15 = 15;
    sbit  WREG0_15_bit at WREG0.B15;
    const register unsigned short int WREG0_14 = 14;
    sbit  WREG0_14_bit at WREG0.B14;
    const register unsigned short int WREG0_13 = 13;
    sbit  WREG0_13_bit at WREG0.B13;
    const register unsigned short int WREG0_12 = 12;
    sbit  WREG0_12_bit at WREG0.B12;
    const register unsigned short int WREG0_11 = 11;
    sbit  WREG0_11_bit at WREG0.B11;
    const register unsigned short int WREG0_10 = 10;
    sbit  WREG0_10_bit at WREG0.B10;
    const register unsigned short int WREG0_9 = 9;
    sbit  WREG0_9_bit at WREG0.B9;
    const register unsigned short int WREG0_8 = 8;
    sbit  WREG0_8_bit at WREG0.B8;
    const register unsigned short int WREG0_7 = 7;
    sbit  WREG0_7_bit at WREG0.B7;
    const register unsigned short int WREG0_6 = 6;
    sbit  WREG0_6_bit at WREG0.B6;
    const register unsigned short int WREG0_5 = 5;
    sbit  WREG0_5_bit at WREG0.B5;
    const register unsigned short int WREG0_4 = 4;
    sbit  WREG0_4_bit at WREG0.B4;
    const register unsigned short int WREG0_3 = 3;
    sbit  WREG0_3_bit at WREG0.B3;
    const register unsigned short int WREG0_2 = 2;
    sbit  WREG0_2_bit at WREG0.B2;
    const register unsigned short int WREG0_1 = 1;
    sbit  WREG0_1_bit at WREG0.B1;
    const register unsigned short int WREG0_0 = 0;
    sbit  WREG0_0_bit at WREG0.B0;

    // WREG1 bits
    const register unsigned short int WREG1_15 = 15;
    sbit  WREG1_15_bit at WREG1.B15;
    const register unsigned short int WREG1_14 = 14;
    sbit  WREG1_14_bit at WREG1.B14;
    const register unsigned short int WREG1_13 = 13;
    sbit  WREG1_13_bit at WREG1.B13;
    const register unsigned short int WREG1_12 = 12;
    sbit  WREG1_12_bit at WREG1.B12;
    const register unsigned short int WREG1_11 = 11;
    sbit  WREG1_11_bit at WREG1.B11;
    const register unsigned short int WREG1_10 = 10;
    sbit  WREG1_10_bit at WREG1.B10;
    const register unsigned short int WREG1_9 = 9;
    sbit  WREG1_9_bit at WREG1.B9;
    const register unsigned short int WREG1_8 = 8;
    sbit  WREG1_8_bit at WREG1.B8;
    const register unsigned short int WREG1_7 = 7;
    sbit  WREG1_7_bit at WREG1.B7;
    const register unsigned short int WREG1_6 = 6;
    sbit  WREG1_6_bit at WREG1.B6;
    const register unsigned short int WREG1_5 = 5;
    sbit  WREG1_5_bit at WREG1.B5;
    const register unsigned short int WREG1_4 = 4;
    sbit  WREG1_4_bit at WREG1.B4;
    const register unsigned short int WREG1_3 = 3;
    sbit  WREG1_3_bit at WREG1.B3;
    const register unsigned short int WREG1_2 = 2;
    sbit  WREG1_2_bit at WREG1.B2;
    const register unsigned short int WREG1_1 = 1;
    sbit  WREG1_1_bit at WREG1.B1;
    const register unsigned short int WREG1_0 = 0;
    sbit  WREG1_0_bit at WREG1.B0;

    // WREG2 bits
    const register unsigned short int WREG2_15 = 15;
    sbit  WREG2_15_bit at WREG2.B15;
    const register unsigned short int WREG2_14 = 14;
    sbit  WREG2_14_bit at WREG2.B14;
    const register unsigned short int WREG2_13 = 13;
    sbit  WREG2_13_bit at WREG2.B13;
    const register unsigned short int WREG2_12 = 12;
    sbit  WREG2_12_bit at WREG2.B12;
    const register unsigned short int WREG2_11 = 11;
    sbit  WREG2_11_bit at WREG2.B11;
    const register unsigned short int WREG2_10 = 10;
    sbit  WREG2_10_bit at WREG2.B10;
    const register unsigned short int WREG2_9 = 9;
    sbit  WREG2_9_bit at WREG2.B9;
    const register unsigned short int WREG2_8 = 8;
    sbit  WREG2_8_bit at WREG2.B8;
    const register unsigned short int WREG2_7 = 7;
    sbit  WREG2_7_bit at WREG2.B7;
    const register unsigned short int WREG2_6 = 6;
    sbit  WREG2_6_bit at WREG2.B6;
    const register unsigned short int WREG2_5 = 5;
    sbit  WREG2_5_bit at WREG2.B5;
    const register unsigned short int WREG2_4 = 4;
    sbit  WREG2_4_bit at WREG2.B4;
    const register unsigned short int WREG2_3 = 3;
    sbit  WREG2_3_bit at WREG2.B3;
    const register unsigned short int WREG2_2 = 2;
    sbit  WREG2_2_bit at WREG2.B2;
    const register unsigned short int WREG2_1 = 1;
    sbit  WREG2_1_bit at WREG2.B1;
    const register unsigned short int WREG2_0 = 0;
    sbit  WREG2_0_bit at WREG2.B0;

    // WREG3 bits
    const register unsigned short int WREG3_15 = 15;
    sbit  WREG3_15_bit at WREG3.B15;
    const register unsigned short int WREG3_14 = 14;
    sbit  WREG3_14_bit at WREG3.B14;
    const register unsigned short int WREG3_13 = 13;
    sbit  WREG3_13_bit at WREG3.B13;
    const register unsigned short int WREG3_12 = 12;
    sbit  WREG3_12_bit at WREG3.B12;
    const register unsigned short int WREG3_11 = 11;
    sbit  WREG3_11_bit at WREG3.B11;
    const register unsigned short int WREG3_10 = 10;
    sbit  WREG3_10_bit at WREG3.B10;
    const register unsigned short int WREG3_9 = 9;
    sbit  WREG3_9_bit at WREG3.B9;
    const register unsigned short int WREG3_8 = 8;
    sbit  WREG3_8_bit at WREG3.B8;
    const register unsigned short int WREG3_7 = 7;
    sbit  WREG3_7_bit at WREG3.B7;
    const register unsigned short int WREG3_6 = 6;
    sbit  WREG3_6_bit at WREG3.B6;
    const register unsigned short int WREG3_5 = 5;
    sbit  WREG3_5_bit at WREG3.B5;
    const register unsigned short int WREG3_4 = 4;
    sbit  WREG3_4_bit at WREG3.B4;
    const register unsigned short int WREG3_3 = 3;
    sbit  WREG3_3_bit at WREG3.B3;
    const register unsigned short int WREG3_2 = 2;
    sbit  WREG3_2_bit at WREG3.B2;
    const register unsigned short int WREG3_1 = 1;
    sbit  WREG3_1_bit at WREG3.B1;
    const register unsigned short int WREG3_0 = 0;
    sbit  WREG3_0_bit at WREG3.B0;

    // WREG4 bits
    const register unsigned short int WREG4_15 = 15;
    sbit  WREG4_15_bit at WREG4.B15;
    const register unsigned short int WREG4_14 = 14;
    sbit  WREG4_14_bit at WREG4.B14;
    const register unsigned short int WREG4_13 = 13;
    sbit  WREG4_13_bit at WREG4.B13;
    const register unsigned short int WREG4_12 = 12;
    sbit  WREG4_12_bit at WREG4.B12;
    const register unsigned short int WREG4_11 = 11;
    sbit  WREG4_11_bit at WREG4.B11;
    const register unsigned short int WREG4_10 = 10;
    sbit  WREG4_10_bit at WREG4.B10;
    const register unsigned short int WREG4_9 = 9;
    sbit  WREG4_9_bit at WREG4.B9;
    const register unsigned short int WREG4_8 = 8;
    sbit  WREG4_8_bit at WREG4.B8;
    const register unsigned short int WREG4_7 = 7;
    sbit  WREG4_7_bit at WREG4.B7;
    const register unsigned short int WREG4_6 = 6;
    sbit  WREG4_6_bit at WREG4.B6;
    const register unsigned short int WREG4_5 = 5;
    sbit  WREG4_5_bit at WREG4.B5;
    const register unsigned short int WREG4_4 = 4;
    sbit  WREG4_4_bit at WREG4.B4;
    const register unsigned short int WREG4_3 = 3;
    sbit  WREG4_3_bit at WREG4.B3;
    const register unsigned short int WREG4_2 = 2;
    sbit  WREG4_2_bit at WREG4.B2;
    const register unsigned short int WREG4_1 = 1;
    sbit  WREG4_1_bit at WREG4.B1;
    const register unsigned short int WREG4_0 = 0;
    sbit  WREG4_0_bit at WREG4.B0;

    // WREG5 bits
    const register unsigned short int WREG5_15 = 15;
    sbit  WREG5_15_bit at WREG5.B15;
    const register unsigned short int WREG5_14 = 14;
    sbit  WREG5_14_bit at WREG5.B14;
    const register unsigned short int WREG5_13 = 13;
    sbit  WREG5_13_bit at WREG5.B13;
    const register unsigned short int WREG5_12 = 12;
    sbit  WREG5_12_bit at WREG5.B12;
    const register unsigned short int WREG5_11 = 11;
    sbit  WREG5_11_bit at WREG5.B11;
    const register unsigned short int WREG5_10 = 10;
    sbit  WREG5_10_bit at WREG5.B10;
    const register unsigned short int WREG5_9 = 9;
    sbit  WREG5_9_bit at WREG5.B9;
    const register unsigned short int WREG5_8 = 8;
    sbit  WREG5_8_bit at WREG5.B8;
    const register unsigned short int WREG5_7 = 7;
    sbit  WREG5_7_bit at WREG5.B7;
    const register unsigned short int WREG5_6 = 6;
    sbit  WREG5_6_bit at WREG5.B6;
    const register unsigned short int WREG5_5 = 5;
    sbit  WREG5_5_bit at WREG5.B5;
    const register unsigned short int WREG5_4 = 4;
    sbit  WREG5_4_bit at WREG5.B4;
    const register unsigned short int WREG5_3 = 3;
    sbit  WREG5_3_bit at WREG5.B3;
    const register unsigned short int WREG5_2 = 2;
    sbit  WREG5_2_bit at WREG5.B2;
    const register unsigned short int WREG5_1 = 1;
    sbit  WREG5_1_bit at WREG5.B1;
    const register unsigned short int WREG5_0 = 0;
    sbit  WREG5_0_bit at WREG5.B0;

    // WREG6 bits
    const register unsigned short int WREG6_15 = 15;
    sbit  WREG6_15_bit at WREG6.B15;
    const register unsigned short int WREG6_14 = 14;
    sbit  WREG6_14_bit at WREG6.B14;
    const register unsigned short int WREG6_13 = 13;
    sbit  WREG6_13_bit at WREG6.B13;
    const register unsigned short int WREG6_12 = 12;
    sbit  WREG6_12_bit at WREG6.B12;
    const register unsigned short int WREG6_11 = 11;
    sbit  WREG6_11_bit at WREG6.B11;
    const register unsigned short int WREG6_10 = 10;
    sbit  WREG6_10_bit at WREG6.B10;
    const register unsigned short int WREG6_9 = 9;
    sbit  WREG6_9_bit at WREG6.B9;
    const register unsigned short int WREG6_8 = 8;
    sbit  WREG6_8_bit at WREG6.B8;
    const register unsigned short int WREG6_7 = 7;
    sbit  WREG6_7_bit at WREG6.B7;
    const register unsigned short int WREG6_6 = 6;
    sbit  WREG6_6_bit at WREG6.B6;
    const register unsigned short int WREG6_5 = 5;
    sbit  WREG6_5_bit at WREG6.B5;
    const register unsigned short int WREG6_4 = 4;
    sbit  WREG6_4_bit at WREG6.B4;
    const register unsigned short int WREG6_3 = 3;
    sbit  WREG6_3_bit at WREG6.B3;
    const register unsigned short int WREG6_2 = 2;
    sbit  WREG6_2_bit at WREG6.B2;
    const register unsigned short int WREG6_1 = 1;
    sbit  WREG6_1_bit at WREG6.B1;
    const register unsigned short int WREG6_0 = 0;
    sbit  WREG6_0_bit at WREG6.B0;

    // WREG7 bits
    const register unsigned short int WREG7_15 = 15;
    sbit  WREG7_15_bit at WREG7.B15;
    const register unsigned short int WREG7_14 = 14;
    sbit  WREG7_14_bit at WREG7.B14;
    const register unsigned short int WREG7_13 = 13;
    sbit  WREG7_13_bit at WREG7.B13;
    const register unsigned short int WREG7_12 = 12;
    sbit  WREG7_12_bit at WREG7.B12;
    const register unsigned short int WREG7_11 = 11;
    sbit  WREG7_11_bit at WREG7.B11;
    const register unsigned short int WREG7_10 = 10;
    sbit  WREG7_10_bit at WREG7.B10;
    const register unsigned short int WREG7_9 = 9;
    sbit  WREG7_9_bit at WREG7.B9;
    const register unsigned short int WREG7_8 = 8;
    sbit  WREG7_8_bit at WREG7.B8;
    const register unsigned short int WREG7_7 = 7;
    sbit  WREG7_7_bit at WREG7.B7;
    const register unsigned short int WREG7_6 = 6;
    sbit  WREG7_6_bit at WREG7.B6;
    const register unsigned short int WREG7_5 = 5;
    sbit  WREG7_5_bit at WREG7.B5;
    const register unsigned short int WREG7_4 = 4;
    sbit  WREG7_4_bit at WREG7.B4;
    const register unsigned short int WREG7_3 = 3;
    sbit  WREG7_3_bit at WREG7.B3;
    const register unsigned short int WREG7_2 = 2;
    sbit  WREG7_2_bit at WREG7.B2;
    const register unsigned short int WREG7_1 = 1;
    sbit  WREG7_1_bit at WREG7.B1;
    const register unsigned short int WREG7_0 = 0;
    sbit  WREG7_0_bit at WREG7.B0;

    // WREG8 bits
    const register unsigned short int WREG8_15 = 15;
    sbit  WREG8_15_bit at WREG8.B15;
    const register unsigned short int WREG8_14 = 14;
    sbit  WREG8_14_bit at WREG8.B14;
    const register unsigned short int WREG8_13 = 13;
    sbit  WREG8_13_bit at WREG8.B13;
    const register unsigned short int WREG8_12 = 12;
    sbit  WREG8_12_bit at WREG8.B12;
    const register unsigned short int WREG8_11 = 11;
    sbit  WREG8_11_bit at WREG8.B11;
    const register unsigned short int WREG8_10 = 10;
    sbit  WREG8_10_bit at WREG8.B10;
    const register unsigned short int WREG8_9 = 9;
    sbit  WREG8_9_bit at WREG8.B9;
    const register unsigned short int WREG8_8 = 8;
    sbit  WREG8_8_bit at WREG8.B8;
    const register unsigned short int WREG8_7 = 7;
    sbit  WREG8_7_bit at WREG8.B7;
    const register unsigned short int WREG8_6 = 6;
    sbit  WREG8_6_bit at WREG8.B6;
    const register unsigned short int WREG8_5 = 5;
    sbit  WREG8_5_bit at WREG8.B5;
    const register unsigned short int WREG8_4 = 4;
    sbit  WREG8_4_bit at WREG8.B4;
    const register unsigned short int WREG8_3 = 3;
    sbit  WREG8_3_bit at WREG8.B3;
    const register unsigned short int WREG8_2 = 2;
    sbit  WREG8_2_bit at WREG8.B2;
    const register unsigned short int WREG8_1 = 1;
    sbit  WREG8_1_bit at WREG8.B1;
    const register unsigned short int WREG8_0 = 0;
    sbit  WREG8_0_bit at WREG8.B0;

    // WREG9 bits
    const register unsigned short int WREG9_15 = 15;
    sbit  WREG9_15_bit at WREG9.B15;
    const register unsigned short int WREG9_14 = 14;
    sbit  WREG9_14_bit at WREG9.B14;
    const register unsigned short int WREG9_13 = 13;
    sbit  WREG9_13_bit at WREG9.B13;
    const register unsigned short int WREG9_12 = 12;
    sbit  WREG9_12_bit at WREG9.B12;
    const register unsigned short int WREG9_11 = 11;
    sbit  WREG9_11_bit at WREG9.B11;
    const register unsigned short int WREG9_10 = 10;
    sbit  WREG9_10_bit at WREG9.B10;
    const register unsigned short int WREG9_9 = 9;
    sbit  WREG9_9_bit at WREG9.B9;
    const register unsigned short int WREG9_8 = 8;
    sbit  WREG9_8_bit at WREG9.B8;
    const register unsigned short int WREG9_7 = 7;
    sbit  WREG9_7_bit at WREG9.B7;
    const register unsigned short int WREG9_6 = 6;
    sbit  WREG9_6_bit at WREG9.B6;
    const register unsigned short int WREG9_5 = 5;
    sbit  WREG9_5_bit at WREG9.B5;
    const register unsigned short int WREG9_4 = 4;
    sbit  WREG9_4_bit at WREG9.B4;
    const register unsigned short int WREG9_3 = 3;
    sbit  WREG9_3_bit at WREG9.B3;
    const register unsigned short int WREG9_2 = 2;
    sbit  WREG9_2_bit at WREG9.B2;
    const register unsigned short int WREG9_1 = 1;
    sbit  WREG9_1_bit at WREG9.B1;
    const register unsigned short int WREG9_0 = 0;
    sbit  WREG9_0_bit at WREG9.B0;

    // WREG10 bits
    const register unsigned short int WREG10_15 = 15;
    sbit  WREG10_15_bit at WREG10.B15;
    const register unsigned short int WREG10_14 = 14;
    sbit  WREG10_14_bit at WREG10.B14;
    const register unsigned short int WREG10_13 = 13;
    sbit  WREG10_13_bit at WREG10.B13;
    const register unsigned short int WREG10_12 = 12;
    sbit  WREG10_12_bit at WREG10.B12;
    const register unsigned short int WREG10_11 = 11;
    sbit  WREG10_11_bit at WREG10.B11;
    const register unsigned short int WREG10_10 = 10;
    sbit  WREG10_10_bit at WREG10.B10;
    const register unsigned short int WREG10_9 = 9;
    sbit  WREG10_9_bit at WREG10.B9;
    const register unsigned short int WREG10_8 = 8;
    sbit  WREG10_8_bit at WREG10.B8;
    const register unsigned short int WREG10_7 = 7;
    sbit  WREG10_7_bit at WREG10.B7;
    const register unsigned short int WREG10_6 = 6;
    sbit  WREG10_6_bit at WREG10.B6;
    const register unsigned short int WREG10_5 = 5;
    sbit  WREG10_5_bit at WREG10.B5;
    const register unsigned short int WREG10_4 = 4;
    sbit  WREG10_4_bit at WREG10.B4;
    const register unsigned short int WREG10_3 = 3;
    sbit  WREG10_3_bit at WREG10.B3;
    const register unsigned short int WREG10_2 = 2;
    sbit  WREG10_2_bit at WREG10.B2;
    const register unsigned short int WREG10_1 = 1;
    sbit  WREG10_1_bit at WREG10.B1;
    const register unsigned short int WREG10_0 = 0;
    sbit  WREG10_0_bit at WREG10.B0;

    // WREG11 bits
    const register unsigned short int WREG11_15 = 15;
    sbit  WREG11_15_bit at WREG11.B15;
    const register unsigned short int WREG11_14 = 14;
    sbit  WREG11_14_bit at WREG11.B14;
    const register unsigned short int WREG11_13 = 13;
    sbit  WREG11_13_bit at WREG11.B13;
    const register unsigned short int WREG11_12 = 12;
    sbit  WREG11_12_bit at WREG11.B12;
    const register unsigned short int WREG11_11 = 11;
    sbit  WREG11_11_bit at WREG11.B11;
    const register unsigned short int WREG11_10 = 10;
    sbit  WREG11_10_bit at WREG11.B10;
    const register unsigned short int WREG11_9 = 9;
    sbit  WREG11_9_bit at WREG11.B9;
    const register unsigned short int WREG11_8 = 8;
    sbit  WREG11_8_bit at WREG11.B8;
    const register unsigned short int WREG11_7 = 7;
    sbit  WREG11_7_bit at WREG11.B7;
    const register unsigned short int WREG11_6 = 6;
    sbit  WREG11_6_bit at WREG11.B6;
    const register unsigned short int WREG11_5 = 5;
    sbit  WREG11_5_bit at WREG11.B5;
    const register unsigned short int WREG11_4 = 4;
    sbit  WREG11_4_bit at WREG11.B4;
    const register unsigned short int WREG11_3 = 3;
    sbit  WREG11_3_bit at WREG11.B3;
    const register unsigned short int WREG11_2 = 2;
    sbit  WREG11_2_bit at WREG11.B2;
    const register unsigned short int WREG11_1 = 1;
    sbit  WREG11_1_bit at WREG11.B1;
    const register unsigned short int WREG11_0 = 0;
    sbit  WREG11_0_bit at WREG11.B0;

    // WREG12 bits
    const register unsigned short int WREG12_15 = 15;
    sbit  WREG12_15_bit at WREG12.B15;
    const register unsigned short int WREG12_14 = 14;
    sbit  WREG12_14_bit at WREG12.B14;
    const register unsigned short int WREG12_13 = 13;
    sbit  WREG12_13_bit at WREG12.B13;
    const register unsigned short int WREG12_12 = 12;
    sbit  WREG12_12_bit at WREG12.B12;
    const register unsigned short int WREG12_11 = 11;
    sbit  WREG12_11_bit at WREG12.B11;
    const register unsigned short int WREG12_10 = 10;
    sbit  WREG12_10_bit at WREG12.B10;
    const register unsigned short int WREG12_9 = 9;
    sbit  WREG12_9_bit at WREG12.B9;
    const register unsigned short int WREG12_8 = 8;
    sbit  WREG12_8_bit at WREG12.B8;
    const register unsigned short int WREG12_7 = 7;
    sbit  WREG12_7_bit at WREG12.B7;
    const register unsigned short int WREG12_6 = 6;
    sbit  WREG12_6_bit at WREG12.B6;
    const register unsigned short int WREG12_5 = 5;
    sbit  WREG12_5_bit at WREG12.B5;
    const register unsigned short int WREG12_4 = 4;
    sbit  WREG12_4_bit at WREG12.B4;
    const register unsigned short int WREG12_3 = 3;
    sbit  WREG12_3_bit at WREG12.B3;
    const register unsigned short int WREG12_2 = 2;
    sbit  WREG12_2_bit at WREG12.B2;
    const register unsigned short int WREG12_1 = 1;
    sbit  WREG12_1_bit at WREG12.B1;
    const register unsigned short int WREG12_0 = 0;
    sbit  WREG12_0_bit at WREG12.B0;

    // WREG13 bits
    const register unsigned short int WREG13_15 = 15;
    sbit  WREG13_15_bit at WREG13.B15;
    const register unsigned short int WREG13_14 = 14;
    sbit  WREG13_14_bit at WREG13.B14;
    const register unsigned short int WREG13_13 = 13;
    sbit  WREG13_13_bit at WREG13.B13;
    const register unsigned short int WREG13_12 = 12;
    sbit  WREG13_12_bit at WREG13.B12;
    const register unsigned short int WREG13_11 = 11;
    sbit  WREG13_11_bit at WREG13.B11;
    const register unsigned short int WREG13_10 = 10;
    sbit  WREG13_10_bit at WREG13.B10;
    const register unsigned short int WREG13_9 = 9;
    sbit  WREG13_9_bit at WREG13.B9;
    const register unsigned short int WREG13_8 = 8;
    sbit  WREG13_8_bit at WREG13.B8;
    const register unsigned short int WREG13_7 = 7;
    sbit  WREG13_7_bit at WREG13.B7;
    const register unsigned short int WREG13_6 = 6;
    sbit  WREG13_6_bit at WREG13.B6;
    const register unsigned short int WREG13_5 = 5;
    sbit  WREG13_5_bit at WREG13.B5;
    const register unsigned short int WREG13_4 = 4;
    sbit  WREG13_4_bit at WREG13.B4;
    const register unsigned short int WREG13_3 = 3;
    sbit  WREG13_3_bit at WREG13.B3;
    const register unsigned short int WREG13_2 = 2;
    sbit  WREG13_2_bit at WREG13.B2;
    const register unsigned short int WREG13_1 = 1;
    sbit  WREG13_1_bit at WREG13.B1;
    const register unsigned short int WREG13_0 = 0;
    sbit  WREG13_0_bit at WREG13.B0;

    // WREG14 bits
    const register unsigned short int WREG14_15 = 15;
    sbit  WREG14_15_bit at WREG14.B15;
    const register unsigned short int WREG14_14 = 14;
    sbit  WREG14_14_bit at WREG14.B14;
    const register unsigned short int WREG14_13 = 13;
    sbit  WREG14_13_bit at WREG14.B13;
    const register unsigned short int WREG14_12 = 12;
    sbit  WREG14_12_bit at WREG14.B12;
    const register unsigned short int WREG14_11 = 11;
    sbit  WREG14_11_bit at WREG14.B11;
    const register unsigned short int WREG14_10 = 10;
    sbit  WREG14_10_bit at WREG14.B10;
    const register unsigned short int WREG14_9 = 9;
    sbit  WREG14_9_bit at WREG14.B9;
    const register unsigned short int WREG14_8 = 8;
    sbit  WREG14_8_bit at WREG14.B8;
    const register unsigned short int WREG14_7 = 7;
    sbit  WREG14_7_bit at WREG14.B7;
    const register unsigned short int WREG14_6 = 6;
    sbit  WREG14_6_bit at WREG14.B6;
    const register unsigned short int WREG14_5 = 5;
    sbit  WREG14_5_bit at WREG14.B5;
    const register unsigned short int WREG14_4 = 4;
    sbit  WREG14_4_bit at WREG14.B4;
    const register unsigned short int WREG14_3 = 3;
    sbit  WREG14_3_bit at WREG14.B3;
    const register unsigned short int WREG14_2 = 2;
    sbit  WREG14_2_bit at WREG14.B2;
    const register unsigned short int WREG14_1 = 1;
    sbit  WREG14_1_bit at WREG14.B1;
    const register unsigned short int WREG14_0 = 0;
    sbit  WREG14_0_bit at WREG14.B0;

    // WREG15 bits
    const register unsigned short int WREG15_15 = 15;
    sbit  WREG15_15_bit at WREG15.B15;
    const register unsigned short int WREG15_14 = 14;
    sbit  WREG15_14_bit at WREG15.B14;
    const register unsigned short int WREG15_13 = 13;
    sbit  WREG15_13_bit at WREG15.B13;
    const register unsigned short int WREG15_12 = 12;
    sbit  WREG15_12_bit at WREG15.B12;
    const register unsigned short int WREG15_11 = 11;
    sbit  WREG15_11_bit at WREG15.B11;
    const register unsigned short int WREG15_10 = 10;
    sbit  WREG15_10_bit at WREG15.B10;
    const register unsigned short int WREG15_9 = 9;
    sbit  WREG15_9_bit at WREG15.B9;
    const register unsigned short int WREG15_8 = 8;
    sbit  WREG15_8_bit at WREG15.B8;
    const register unsigned short int WREG15_7 = 7;
    sbit  WREG15_7_bit at WREG15.B7;
    const register unsigned short int WREG15_6 = 6;
    sbit  WREG15_6_bit at WREG15.B6;
    const register unsigned short int WREG15_5 = 5;
    sbit  WREG15_5_bit at WREG15.B5;
    const register unsigned short int WREG15_4 = 4;
    sbit  WREG15_4_bit at WREG15.B4;
    const register unsigned short int WREG15_3 = 3;
    sbit  WREG15_3_bit at WREG15.B3;
    const register unsigned short int WREG15_2 = 2;
    sbit  WREG15_2_bit at WREG15.B2;
    const register unsigned short int WREG15_1 = 1;
    sbit  WREG15_1_bit at WREG15.B1;
    const register unsigned short int WREG15_0 = 0;
    sbit  WREG15_0_bit at WREG15.B0;

    // SPLIM bits
    const register unsigned short int SPLIM_15 = 15;
    sbit  SPLIM_15_bit at SPLIM.B15;
    const register unsigned short int SPLIM_14 = 14;
    sbit  SPLIM_14_bit at SPLIM.B14;
    const register unsigned short int SPLIM_13 = 13;
    sbit  SPLIM_13_bit at SPLIM.B13;
    const register unsigned short int SPLIM_12 = 12;
    sbit  SPLIM_12_bit at SPLIM.B12;
    const register unsigned short int SPLIM_11 = 11;
    sbit  SPLIM_11_bit at SPLIM.B11;
    const register unsigned short int SPLIM_10 = 10;
    sbit  SPLIM_10_bit at SPLIM.B10;
    const register unsigned short int SPLIM_9 = 9;
    sbit  SPLIM_9_bit at SPLIM.B9;
    const register unsigned short int SPLIM_8 = 8;
    sbit  SPLIM_8_bit at SPLIM.B8;
    const register unsigned short int SPLIM_7 = 7;
    sbit  SPLIM_7_bit at SPLIM.B7;
    const register unsigned short int SPLIM_6 = 6;
    sbit  SPLIM_6_bit at SPLIM.B6;
    const register unsigned short int SPLIM_5 = 5;
    sbit  SPLIM_5_bit at SPLIM.B5;
    const register unsigned short int SPLIM_4 = 4;
    sbit  SPLIM_4_bit at SPLIM.B4;
    const register unsigned short int SPLIM_3 = 3;
    sbit  SPLIM_3_bit at SPLIM.B3;
    const register unsigned short int SPLIM_2 = 2;
    sbit  SPLIM_2_bit at SPLIM.B2;
    const register unsigned short int SPLIM_1 = 1;
    sbit  SPLIM_1_bit at SPLIM.B1;
    const register unsigned short int SPLIM_0 = 0;
    sbit  SPLIM_0_bit at SPLIM.B0;

    // ACCAL bits
    const register unsigned short int ACCAL_15 = 15;
    sbit  ACCAL_15_bit at ACCAL.B15;
    const register unsigned short int ACCAL_14 = 14;
    sbit  ACCAL_14_bit at ACCAL.B14;
    const register unsigned short int ACCAL_13 = 13;
    sbit  ACCAL_13_bit at ACCAL.B13;
    const register unsigned short int ACCAL_12 = 12;
    sbit  ACCAL_12_bit at ACCAL.B12;
    const register unsigned short int ACCAL_11 = 11;
    sbit  ACCAL_11_bit at ACCAL.B11;
    const register unsigned short int ACCAL_10 = 10;
    sbit  ACCAL_10_bit at ACCAL.B10;
    const register unsigned short int ACCAL_9 = 9;
    sbit  ACCAL_9_bit at ACCAL.B9;
    const register unsigned short int ACCAL_8 = 8;
    sbit  ACCAL_8_bit at ACCAL.B8;
    const register unsigned short int ACCAL_7 = 7;
    sbit  ACCAL_7_bit at ACCAL.B7;
    const register unsigned short int ACCAL_6 = 6;
    sbit  ACCAL_6_bit at ACCAL.B6;
    const register unsigned short int ACCAL_5 = 5;
    sbit  ACCAL_5_bit at ACCAL.B5;
    const register unsigned short int ACCAL_4 = 4;
    sbit  ACCAL_4_bit at ACCAL.B4;
    const register unsigned short int ACCAL_3 = 3;
    sbit  ACCAL_3_bit at ACCAL.B3;
    const register unsigned short int ACCAL_2 = 2;
    sbit  ACCAL_2_bit at ACCAL.B2;
    const register unsigned short int ACCAL_1 = 1;
    sbit  ACCAL_1_bit at ACCAL.B1;
    const register unsigned short int ACCAL_0 = 0;
    sbit  ACCAL_0_bit at ACCAL.B0;

    // ACCAH bits
    const register unsigned short int ACCAH_15 = 15;
    sbit  ACCAH_15_bit at ACCAH.B15;
    const register unsigned short int ACCAH_14 = 14;
    sbit  ACCAH_14_bit at ACCAH.B14;
    const register unsigned short int ACCAH_13 = 13;
    sbit  ACCAH_13_bit at ACCAH.B13;
    const register unsigned short int ACCAH_12 = 12;
    sbit  ACCAH_12_bit at ACCAH.B12;
    const register unsigned short int ACCAH_11 = 11;
    sbit  ACCAH_11_bit at ACCAH.B11;
    const register unsigned short int ACCAH_10 = 10;
    sbit  ACCAH_10_bit at ACCAH.B10;
    const register unsigned short int ACCAH_9 = 9;
    sbit  ACCAH_9_bit at ACCAH.B9;
    const register unsigned short int ACCAH_8 = 8;
    sbit  ACCAH_8_bit at ACCAH.B8;
    const register unsigned short int ACCAH_7 = 7;
    sbit  ACCAH_7_bit at ACCAH.B7;
    const register unsigned short int ACCAH_6 = 6;
    sbit  ACCAH_6_bit at ACCAH.B6;
    const register unsigned short int ACCAH_5 = 5;
    sbit  ACCAH_5_bit at ACCAH.B5;
    const register unsigned short int ACCAH_4 = 4;
    sbit  ACCAH_4_bit at ACCAH.B4;
    const register unsigned short int ACCAH_3 = 3;
    sbit  ACCAH_3_bit at ACCAH.B3;
    const register unsigned short int ACCAH_2 = 2;
    sbit  ACCAH_2_bit at ACCAH.B2;
    const register unsigned short int ACCAH_1 = 1;
    sbit  ACCAH_1_bit at ACCAH.B1;
    const register unsigned short int ACCAH_0 = 0;
    sbit  ACCAH_0_bit at ACCAH.B0;

    // ACCAU bits
    const register unsigned short int ACCA39_7 = 15;
    sbit  ACCA39_7_bit at ACCAU.B15;
    const register unsigned short int ACCA39_6 = 14;
    sbit  ACCA39_6_bit at ACCAU.B14;
    const register unsigned short int ACCA39_5 = 13;
    sbit  ACCA39_5_bit at ACCAU.B13;
    const register unsigned short int ACCA39_4 = 12;
    sbit  ACCA39_4_bit at ACCAU.B12;
    const register unsigned short int ACCA39_3 = 11;
    sbit  ACCA39_3_bit at ACCAU.B11;
    const register unsigned short int ACCA39_2 = 10;
    sbit  ACCA39_2_bit at ACCAU.B10;
    const register unsigned short int ACCA39_1 = 9;
    sbit  ACCA39_1_bit at ACCAU.B9;
    const register unsigned short int ACCA39_0 = 8;
    sbit  ACCA39_0_bit at ACCAU.B8;
    const register unsigned short int ACCAU_7 = 7;
    sbit  ACCAU_7_bit at ACCAU.B7;
    const register unsigned short int ACCAU_6 = 6;
    sbit  ACCAU_6_bit at ACCAU.B6;
    const register unsigned short int ACCAU_5 = 5;
    sbit  ACCAU_5_bit at ACCAU.B5;
    const register unsigned short int ACCAU_4 = 4;
    sbit  ACCAU_4_bit at ACCAU.B4;
    const register unsigned short int ACCAU_3 = 3;
    sbit  ACCAU_3_bit at ACCAU.B3;
    const register unsigned short int ACCAU_2 = 2;
    sbit  ACCAU_2_bit at ACCAU.B2;
    const register unsigned short int ACCAU_1 = 1;
    sbit  ACCAU_1_bit at ACCAU.B1;
    const register unsigned short int ACCAU_0 = 0;
    sbit  ACCAU_0_bit at ACCAU.B0;

    // ACCBL bits
    const register unsigned short int ACCBL_15 = 15;
    sbit  ACCBL_15_bit at ACCBL.B15;
    const register unsigned short int ACCBL_14 = 14;
    sbit  ACCBL_14_bit at ACCBL.B14;
    const register unsigned short int ACCBL_13 = 13;
    sbit  ACCBL_13_bit at ACCBL.B13;
    const register unsigned short int ACCBL_12 = 12;
    sbit  ACCBL_12_bit at ACCBL.B12;
    const register unsigned short int ACCBL_11 = 11;
    sbit  ACCBL_11_bit at ACCBL.B11;
    const register unsigned short int ACCBL_10 = 10;
    sbit  ACCBL_10_bit at ACCBL.B10;
    const register unsigned short int ACCBL_9 = 9;
    sbit  ACCBL_9_bit at ACCBL.B9;
    const register unsigned short int ACCBL_8 = 8;
    sbit  ACCBL_8_bit at ACCBL.B8;
    const register unsigned short int ACCBL_7 = 7;
    sbit  ACCBL_7_bit at ACCBL.B7;
    const register unsigned short int ACCBL_6 = 6;
    sbit  ACCBL_6_bit at ACCBL.B6;
    const register unsigned short int ACCBL_5 = 5;
    sbit  ACCBL_5_bit at ACCBL.B5;
    const register unsigned short int ACCBL_4 = 4;
    sbit  ACCBL_4_bit at ACCBL.B4;
    const register unsigned short int ACCBL_3 = 3;
    sbit  ACCBL_3_bit at ACCBL.B3;
    const register unsigned short int ACCBL_2 = 2;
    sbit  ACCBL_2_bit at ACCBL.B2;
    const register unsigned short int ACCBL_1 = 1;
    sbit  ACCBL_1_bit at ACCBL.B1;
    const register unsigned short int ACCBL_0 = 0;
    sbit  ACCBL_0_bit at ACCBL.B0;

    // ACCBH bits
    const register unsigned short int ACCBH_15 = 15;
    sbit  ACCBH_15_bit at ACCBH.B15;
    const register unsigned short int ACCBH_14 = 14;
    sbit  ACCBH_14_bit at ACCBH.B14;
    const register unsigned short int ACCBH_13 = 13;
    sbit  ACCBH_13_bit at ACCBH.B13;
    const register unsigned short int ACCBH_12 = 12;
    sbit  ACCBH_12_bit at ACCBH.B12;
    const register unsigned short int ACCBH_11 = 11;
    sbit  ACCBH_11_bit at ACCBH.B11;
    const register unsigned short int ACCBH_10 = 10;
    sbit  ACCBH_10_bit at ACCBH.B10;
    const register unsigned short int ACCBH_9 = 9;
    sbit  ACCBH_9_bit at ACCBH.B9;
    const register unsigned short int ACCBH_8 = 8;
    sbit  ACCBH_8_bit at ACCBH.B8;
    const register unsigned short int ACCBH_7 = 7;
    sbit  ACCBH_7_bit at ACCBH.B7;
    const register unsigned short int ACCBH_6 = 6;
    sbit  ACCBH_6_bit at ACCBH.B6;
    const register unsigned short int ACCBH_5 = 5;
    sbit  ACCBH_5_bit at ACCBH.B5;
    const register unsigned short int ACCBH_4 = 4;
    sbit  ACCBH_4_bit at ACCBH.B4;
    const register unsigned short int ACCBH_3 = 3;
    sbit  ACCBH_3_bit at ACCBH.B3;
    const register unsigned short int ACCBH_2 = 2;
    sbit  ACCBH_2_bit at ACCBH.B2;
    const register unsigned short int ACCBH_1 = 1;
    sbit  ACCBH_1_bit at ACCBH.B1;
    const register unsigned short int ACCBH_0 = 0;
    sbit  ACCBH_0_bit at ACCBH.B0;

    // ACCBU bits
    const register unsigned short int ACCB39_23 = 15;
    sbit  ACCB39_23_bit at ACCBU.B15;
    const register unsigned short int ACCB39_22 = 14;
    sbit  ACCB39_22_bit at ACCBU.B14;
    const register unsigned short int ACCB39_21 = 13;
    sbit  ACCB39_21_bit at ACCBU.B13;
    const register unsigned short int ACCB39_20 = 12;
    sbit  ACCB39_20_bit at ACCBU.B12;
    const register unsigned short int ACCB39_19 = 11;
    sbit  ACCB39_19_bit at ACCBU.B11;
    const register unsigned short int ACCB39_18 = 10;
    sbit  ACCB39_18_bit at ACCBU.B10;
    const register unsigned short int ACCB39_17 = 9;
    sbit  ACCB39_17_bit at ACCBU.B9;
    const register unsigned short int ACCB39_16 = 8;
    sbit  ACCB39_16_bit at ACCBU.B8;
    const register unsigned short int ACCBU_23 = 7;
    sbit  ACCBU_23_bit at ACCBU.B7;
    const register unsigned short int ACCBU_22 = 6;
    sbit  ACCBU_22_bit at ACCBU.B6;
    const register unsigned short int ACCBU_21 = 5;
    sbit  ACCBU_21_bit at ACCBU.B5;
    const register unsigned short int ACCBU_20 = 4;
    sbit  ACCBU_20_bit at ACCBU.B4;
    const register unsigned short int ACCBU_19 = 3;
    sbit  ACCBU_19_bit at ACCBU.B3;
    const register unsigned short int ACCBU_18 = 2;
    sbit  ACCBU_18_bit at ACCBU.B2;
    const register unsigned short int ACCBU_17 = 1;
    sbit  ACCBU_17_bit at ACCBU.B1;
    const register unsigned short int ACCBU_16 = 0;
    sbit  ACCBU_16_bit at ACCBU.B0;

    // PCL bits
    const register unsigned short int PCL_15 = 15;
    sbit  PCL_15_bit at PCL.B15;
    const register unsigned short int PCL_14 = 14;
    sbit  PCL_14_bit at PCL.B14;
    const register unsigned short int PCL_13 = 13;
    sbit  PCL_13_bit at PCL.B13;
    const register unsigned short int PCL_12 = 12;
    sbit  PCL_12_bit at PCL.B12;
    const register unsigned short int PCL_11 = 11;
    sbit  PCL_11_bit at PCL.B11;
    const register unsigned short int PCL_10 = 10;
    sbit  PCL_10_bit at PCL.B10;
    const register unsigned short int PCL_9 = 9;
    sbit  PCL_9_bit at PCL.B9;
    const register unsigned short int PCL_8 = 8;
    sbit  PCL_8_bit at PCL.B8;
    const register unsigned short int PCL_7 = 7;
    sbit  PCL_7_bit at PCL.B7;
    const register unsigned short int PCL_6 = 6;
    sbit  PCL_6_bit at PCL.B6;
    const register unsigned short int PCL_5 = 5;
    sbit  PCL_5_bit at PCL.B5;
    const register unsigned short int PCL_4 = 4;
    sbit  PCL_4_bit at PCL.B4;
    const register unsigned short int PCL_3 = 3;
    sbit  PCL_3_bit at PCL.B3;
    const register unsigned short int PCL_2 = 2;
    sbit  PCL_2_bit at PCL.B2;
    const register unsigned short int PCL_1 = 1;
    sbit  PCL_1_bit at PCL.B1;
    const register unsigned short int PCL_0 = 0;
    sbit  PCL_0_bit at PCL.B0;

    // PCH bits
    const register unsigned short int PCH_7 = 7;
    sbit  PCH_7_bit at PCH.B7;
    const register unsigned short int PCH_6 = 6;
    sbit  PCH_6_bit at PCH.B6;
    const register unsigned short int PCH_5 = 5;
    sbit  PCH_5_bit at PCH.B5;
    const register unsigned short int PCH_4 = 4;
    sbit  PCH_4_bit at PCH.B4;
    const register unsigned short int PCH_3 = 3;
    sbit  PCH_3_bit at PCH.B3;
    const register unsigned short int PCH_2 = 2;
    sbit  PCH_2_bit at PCH.B2;
    const register unsigned short int PCH_1 = 1;
    sbit  PCH_1_bit at PCH.B1;
    const register unsigned short int PCH_0 = 0;
    sbit  PCH_0_bit at PCH.B0;

    // DSRPAG bits
    const register unsigned short int DSRPAG_9 = 9;
    sbit  DSRPAG_9_bit at DSRPAG.B9;
    const register unsigned short int DSRPAG_8 = 8;
    sbit  DSRPAG_8_bit at DSRPAG.B8;
    const register unsigned short int DSRPAG_7 = 7;
    sbit  DSRPAG_7_bit at DSRPAG.B7;
    const register unsigned short int DSRPAG_6 = 6;
    sbit  DSRPAG_6_bit at DSRPAG.B6;
    const register unsigned short int DSRPAG_5 = 5;
    sbit  DSRPAG_5_bit at DSRPAG.B5;
    const register unsigned short int DSRPAG_4 = 4;
    sbit  DSRPAG_4_bit at DSRPAG.B4;
    const register unsigned short int DSRPAG_3 = 3;
    sbit  DSRPAG_3_bit at DSRPAG.B3;
    const register unsigned short int DSRPAG_2 = 2;
    sbit  DSRPAG_2_bit at DSRPAG.B2;
    const register unsigned short int DSRPAG_1 = 1;
    sbit  DSRPAG_1_bit at DSRPAG.B1;
    const register unsigned short int DSRPAG_0 = 0;
    sbit  DSRPAG_0_bit at DSRPAG.B0;

    // DSWPAG bits
    const register unsigned short int DSWPAG_8 = 8;
    sbit  DSWPAG_8_bit at DSWPAG.B8;
    const register unsigned short int DSWPAG_7 = 7;
    sbit  DSWPAG_7_bit at DSWPAG.B7;
    const register unsigned short int DSWPAG_6 = 6;
    sbit  DSWPAG_6_bit at DSWPAG.B6;
    const register unsigned short int DSWPAG_5 = 5;
    sbit  DSWPAG_5_bit at DSWPAG.B5;
    const register unsigned short int DSWPAG_4 = 4;
    sbit  DSWPAG_4_bit at DSWPAG.B4;
    const register unsigned short int DSWPAG_3 = 3;
    sbit  DSWPAG_3_bit at DSWPAG.B3;
    const register unsigned short int DSWPAG_2 = 2;
    sbit  DSWPAG_2_bit at DSWPAG.B2;
    const register unsigned short int DSWPAG_1 = 1;
    sbit  DSWPAG_1_bit at DSWPAG.B1;
    const register unsigned short int DSWPAG_0 = 0;
    sbit  DSWPAG_0_bit at DSWPAG.B0;

    // RCOUNT bits
    const register unsigned short int RCOUNT_15 = 15;
    sbit  RCOUNT_15_bit at RCOUNT.B15;
    const register unsigned short int RCOUNT_14 = 14;
    sbit  RCOUNT_14_bit at RCOUNT.B14;
    const register unsigned short int RCOUNT_13 = 13;
    sbit  RCOUNT_13_bit at RCOUNT.B13;
    const register unsigned short int RCOUNT_12 = 12;
    sbit  RCOUNT_12_bit at RCOUNT.B12;
    const register unsigned short int RCOUNT_11 = 11;
    sbit  RCOUNT_11_bit at RCOUNT.B11;
    const register unsigned short int RCOUNT_10 = 10;
    sbit  RCOUNT_10_bit at RCOUNT.B10;
    const register unsigned short int RCOUNT_9 = 9;
    sbit  RCOUNT_9_bit at RCOUNT.B9;
    const register unsigned short int RCOUNT_8 = 8;
    sbit  RCOUNT_8_bit at RCOUNT.B8;
    const register unsigned short int RCOUNT_7 = 7;
    sbit  RCOUNT_7_bit at RCOUNT.B7;
    const register unsigned short int RCOUNT_6 = 6;
    sbit  RCOUNT_6_bit at RCOUNT.B6;
    const register unsigned short int RCOUNT_5 = 5;
    sbit  RCOUNT_5_bit at RCOUNT.B5;
    const register unsigned short int RCOUNT_4 = 4;
    sbit  RCOUNT_4_bit at RCOUNT.B4;
    const register unsigned short int RCOUNT_3 = 3;
    sbit  RCOUNT_3_bit at RCOUNT.B3;
    const register unsigned short int RCOUNT_2 = 2;
    sbit  RCOUNT_2_bit at RCOUNT.B2;
    const register unsigned short int RCOUNT_1 = 1;
    sbit  RCOUNT_1_bit at RCOUNT.B1;
    const register unsigned short int RCOUNT_0 = 0;
    sbit  RCOUNT_0_bit at RCOUNT.B0;

    // DCOUNT bits
    const register unsigned short int DCOUNT_15 = 15;
    sbit  DCOUNT_15_bit at DCOUNT.B15;
    const register unsigned short int DCOUNT_14 = 14;
    sbit  DCOUNT_14_bit at DCOUNT.B14;
    const register unsigned short int DCOUNT_13 = 13;
    sbit  DCOUNT_13_bit at DCOUNT.B13;
    const register unsigned short int DCOUNT_12 = 12;
    sbit  DCOUNT_12_bit at DCOUNT.B12;
    const register unsigned short int DCOUNT_11 = 11;
    sbit  DCOUNT_11_bit at DCOUNT.B11;
    const register unsigned short int DCOUNT_10 = 10;
    sbit  DCOUNT_10_bit at DCOUNT.B10;
    const register unsigned short int DCOUNT_9 = 9;
    sbit  DCOUNT_9_bit at DCOUNT.B9;
    const register unsigned short int DCOUNT_8 = 8;
    sbit  DCOUNT_8_bit at DCOUNT.B8;
    const register unsigned short int DCOUNT_7 = 7;
    sbit  DCOUNT_7_bit at DCOUNT.B7;
    const register unsigned short int DCOUNT_6 = 6;
    sbit  DCOUNT_6_bit at DCOUNT.B6;
    const register unsigned short int DCOUNT_5 = 5;
    sbit  DCOUNT_5_bit at DCOUNT.B5;
    const register unsigned short int DCOUNT_4 = 4;
    sbit  DCOUNT_4_bit at DCOUNT.B4;
    const register unsigned short int DCOUNT_3 = 3;
    sbit  DCOUNT_3_bit at DCOUNT.B3;
    const register unsigned short int DCOUNT_2 = 2;
    sbit  DCOUNT_2_bit at DCOUNT.B2;
    const register unsigned short int DCOUNT_1 = 1;
    sbit  DCOUNT_1_bit at DCOUNT.B1;
    const register unsigned short int DCOUNT_0 = 0;
    sbit  DCOUNT_0_bit at DCOUNT.B0;

    // DOSTARTL bits
    const register unsigned short int DOSTARTL_15 = 15;
    sbit  DOSTARTL_15_bit at DOSTARTL.B15;
    const register unsigned short int DOSTARTL_14 = 14;
    sbit  DOSTARTL_14_bit at DOSTARTL.B14;
    const register unsigned short int DOSTARTL_13 = 13;
    sbit  DOSTARTL_13_bit at DOSTARTL.B13;
    const register unsigned short int DOSTARTL_12 = 12;
    sbit  DOSTARTL_12_bit at DOSTARTL.B12;
    const register unsigned short int DOSTARTL_11 = 11;
    sbit  DOSTARTL_11_bit at DOSTARTL.B11;
    const register unsigned short int DOSTARTL_10 = 10;
    sbit  DOSTARTL_10_bit at DOSTARTL.B10;
    const register unsigned short int DOSTARTL_9 = 9;
    sbit  DOSTARTL_9_bit at DOSTARTL.B9;
    const register unsigned short int DOSTARTL_8 = 8;
    sbit  DOSTARTL_8_bit at DOSTARTL.B8;
    const register unsigned short int DOSTARTL_7 = 7;
    sbit  DOSTARTL_7_bit at DOSTARTL.B7;
    const register unsigned short int DOSTARTL_6 = 6;
    sbit  DOSTARTL_6_bit at DOSTARTL.B6;
    const register unsigned short int DOSTARTL_5 = 5;
    sbit  DOSTARTL_5_bit at DOSTARTL.B5;
    const register unsigned short int DOSTARTL_4 = 4;
    sbit  DOSTARTL_4_bit at DOSTARTL.B4;
    const register unsigned short int DOSTARTL_3 = 3;
    sbit  DOSTARTL_3_bit at DOSTARTL.B3;
    const register unsigned short int DOSTARTL_2 = 2;
    sbit  DOSTARTL_2_bit at DOSTARTL.B2;
    const register unsigned short int DOSTARTL_1 = 1;
    sbit  DOSTARTL_1_bit at DOSTARTL.B1;
    const register unsigned short int DOSTARTL_0 = 0;
    sbit  DOSTARTL_0_bit at DOSTARTL.B0;

    // DOSTARTH bits
    const register unsigned short int DOSTARTH_5 = 5;
    sbit  DOSTARTH_5_bit at DOSTARTH.B5;
    const register unsigned short int DOSTARTH_4 = 4;
    sbit  DOSTARTH_4_bit at DOSTARTH.B4;
    const register unsigned short int DOSTARTH_3 = 3;
    sbit  DOSTARTH_3_bit at DOSTARTH.B3;
    const register unsigned short int DOSTARTH_2 = 2;
    sbit  DOSTARTH_2_bit at DOSTARTH.B2;
    const register unsigned short int DOSTARTH_1 = 1;
    sbit  DOSTARTH_1_bit at DOSTARTH.B1;
    const register unsigned short int DOSTARTH_0 = 0;
    sbit  DOSTARTH_0_bit at DOSTARTH.B0;

    // DOENDL bits
    const register unsigned short int DOENDL_15 = 15;
    sbit  DOENDL_15_bit at DOENDL.B15;
    const register unsigned short int DOENDL_14 = 14;
    sbit  DOENDL_14_bit at DOENDL.B14;
    const register unsigned short int DOENDL_13 = 13;
    sbit  DOENDL_13_bit at DOENDL.B13;
    const register unsigned short int DOENDL_12 = 12;
    sbit  DOENDL_12_bit at DOENDL.B12;
    const register unsigned short int DOENDL_11 = 11;
    sbit  DOENDL_11_bit at DOENDL.B11;
    const register unsigned short int DOENDL_10 = 10;
    sbit  DOENDL_10_bit at DOENDL.B10;
    const register unsigned short int DOENDL_9 = 9;
    sbit  DOENDL_9_bit at DOENDL.B9;
    const register unsigned short int DOENDL_8 = 8;
    sbit  DOENDL_8_bit at DOENDL.B8;
    const register unsigned short int DOENDL_7 = 7;
    sbit  DOENDL_7_bit at DOENDL.B7;
    const register unsigned short int DOENDL_6 = 6;
    sbit  DOENDL_6_bit at DOENDL.B6;
    const register unsigned short int DOENDL_5 = 5;
    sbit  DOENDL_5_bit at DOENDL.B5;
    const register unsigned short int DOENDL_4 = 4;
    sbit  DOENDL_4_bit at DOENDL.B4;
    const register unsigned short int DOENDL_3 = 3;
    sbit  DOENDL_3_bit at DOENDL.B3;
    const register unsigned short int DOENDL_2 = 2;
    sbit  DOENDL_2_bit at DOENDL.B2;
    const register unsigned short int DOENDL_1 = 1;
    sbit  DOENDL_1_bit at DOENDL.B1;
    const register unsigned short int DOENDL_0 = 0;
    sbit  DOENDL_0_bit at DOENDL.B0;

    // DOENDH bits
    const register unsigned short int DOENDH_5 = 5;
    sbit  DOENDH_5_bit at DOENDH.B5;
    const register unsigned short int DOENDH_4 = 4;
    sbit  DOENDH_4_bit at DOENDH.B4;
    const register unsigned short int DOENDH_3 = 3;
    sbit  DOENDH_3_bit at DOENDH.B3;
    const register unsigned short int DOENDH_2 = 2;
    sbit  DOENDH_2_bit at DOENDH.B2;
    const register unsigned short int DOENDH_1 = 1;
    sbit  DOENDH_1_bit at DOENDH.B1;
    const register unsigned short int DOENDH_0 = 0;
    sbit  DOENDH_0_bit at DOENDH.B0;

    // SR bits
    const register unsigned short int OA = 15;
    sbit  OA_bit at SR.B15;
    const register unsigned short int OB = 14;
    sbit  OB_bit at SR.B14;
    const register unsigned short int SA = 13;
    sbit  SA_bit at SR.B13;
    const register unsigned short int SB = 12;
    sbit  SB_bit at SR.B12;
    const register unsigned short int OAB = 11;
    sbit  OAB_bit at SR.B11;
    const register unsigned short int SAB = 10;
    sbit  SAB_bit at SR.B10;
    const register unsigned short int DA = 9;
    sbit  DA_bit at SR.B9;
    const register unsigned short int DC = 8;
    sbit  DC_bit at SR.B8;
    const register unsigned short int IPL_2 = 7;
    sbit  IPL_2_bit at SR.B7;
    const register unsigned short int IPL_1 = 6;
    sbit  IPL_1_bit at SR.B6;
    const register unsigned short int IPL_0 = 5;
    sbit  IPL_0_bit at SR.B5;
    const register unsigned short int RA = 4;
    sbit  RA_bit at SR.B4;
    const register unsigned short int N = 3;
    sbit  N_bit at SR.B3;
    const register unsigned short int OV = 2;
    sbit  OV_bit at SR.B2;
    const register unsigned short int Z = 1;
    sbit  Z_bit at SR.B1;
    const register unsigned short int C = 0;
    sbit  C_bit at SR.B0;

    // CORCON bits
    const register unsigned short int VAR_ = 15;
    sbit  VAR_bit at CORCON.B15;
    const register unsigned short int US_1 = 13;
    sbit  US_1_bit at CORCON.B13;
    const register unsigned short int US_0 = 12;
    sbit  US_0_bit at CORCON.B12;
    const register unsigned short int EDT = 11;
    sbit  EDT_bit at CORCON.B11;
    const register unsigned short int DL_2 = 10;
    sbit  DL_2_bit at CORCON.B10;
    const register unsigned short int DL_1 = 9;
    sbit  DL_1_bit at CORCON.B9;
    const register unsigned short int DL_0 = 8;
    sbit  DL_0_bit at CORCON.B8;
    const register unsigned short int SATA = 7;
    sbit  SATA_bit at CORCON.B7;
    const register unsigned short int SATB = 6;
    sbit  SATB_bit at CORCON.B6;
    const register unsigned short int SATDW = 5;
    sbit  SATDW_bit at CORCON.B5;
    const register unsigned short int ACCSAT = 4;
    sbit  ACCSAT_bit at CORCON.B4;
    const register unsigned short int IPL3 = 3;
    sbit  IPL3_bit at CORCON.B3;
    const register unsigned short int SFA = 2;
    sbit  SFA_bit at CORCON.B2;
    const register unsigned short int RND_ = 1;
    sbit  RND_bit at CORCON.B1;
    const register unsigned short int IF_ = 0;
    sbit  IF_bit at CORCON.B0;

    // MODCON bits
    const register unsigned short int XMODEN = 15;
    sbit  XMODEN_bit at MODCON.B15;
    const register unsigned short int YMODEN = 14;
    sbit  YMODEN_bit at MODCON.B14;
    const register unsigned short int BWM_3 = 11;
    sbit  BWM_3_bit at MODCON.B11;
    const register unsigned short int BWM_2 = 10;
    sbit  BWM_2_bit at MODCON.B10;
    const register unsigned short int BWM_1 = 9;
    sbit  BWM_1_bit at MODCON.B9;
    const register unsigned short int BWM_0 = 8;
    sbit  BWM_0_bit at MODCON.B8;
    const register unsigned short int YWM_3 = 7;
    sbit  YWM_3_bit at MODCON.B7;
    const register unsigned short int YWM_2 = 6;
    sbit  YWM_2_bit at MODCON.B6;
    const register unsigned short int YWM_1 = 5;
    sbit  YWM_1_bit at MODCON.B5;
    const register unsigned short int YWM_0 = 4;
    sbit  YWM_0_bit at MODCON.B4;
    const register unsigned short int XWM_3 = 3;
    sbit  XWM_3_bit at MODCON.B3;
    const register unsigned short int XWM_2 = 2;
    sbit  XWM_2_bit at MODCON.B2;
    const register unsigned short int XWM_1 = 1;
    sbit  XWM_1_bit at MODCON.B1;
    const register unsigned short int XWM_0 = 0;
    sbit  XWM_0_bit at MODCON.B0;

    // XMODSRT bits
    const register unsigned short int XS_15 = 15;
    sbit  XS_15_bit at XMODSRT.B15;
    const register unsigned short int XS_14 = 14;
    sbit  XS_14_bit at XMODSRT.B14;
    const register unsigned short int XS_13 = 13;
    sbit  XS_13_bit at XMODSRT.B13;
    const register unsigned short int XS_12 = 12;
    sbit  XS_12_bit at XMODSRT.B12;
    const register unsigned short int XS_11 = 11;
    sbit  XS_11_bit at XMODSRT.B11;
    const register unsigned short int XS_10 = 10;
    sbit  XS_10_bit at XMODSRT.B10;
    const register unsigned short int XS_9 = 9;
    sbit  XS_9_bit at XMODSRT.B9;
    const register unsigned short int XS_8 = 8;
    sbit  XS_8_bit at XMODSRT.B8;
    const register unsigned short int XS_7 = 7;
    sbit  XS_7_bit at XMODSRT.B7;
    const register unsigned short int XS_6 = 6;
    sbit  XS_6_bit at XMODSRT.B6;
    const register unsigned short int XS_5 = 5;
    sbit  XS_5_bit at XMODSRT.B5;
    const register unsigned short int XS_4 = 4;
    sbit  XS_4_bit at XMODSRT.B4;
    const register unsigned short int XS_3 = 3;
    sbit  XS_3_bit at XMODSRT.B3;
    const register unsigned short int XS_2 = 2;
    sbit  XS_2_bit at XMODSRT.B2;
    const register unsigned short int XS_1 = 1;
    sbit  XS_1_bit at XMODSRT.B1;
    const register unsigned short int XS_0 = 0;
    sbit  XS_0_bit at XMODSRT.B0;

    // XMODEND bits
    const register unsigned short int XE_15 = 15;
    sbit  XE_15_bit at XMODEND.B15;
    const register unsigned short int XE_14 = 14;
    sbit  XE_14_bit at XMODEND.B14;
    const register unsigned short int XE_13 = 13;
    sbit  XE_13_bit at XMODEND.B13;
    const register unsigned short int XE_12 = 12;
    sbit  XE_12_bit at XMODEND.B12;
    const register unsigned short int XE_11 = 11;
    sbit  XE_11_bit at XMODEND.B11;
    const register unsigned short int XE_10 = 10;
    sbit  XE_10_bit at XMODEND.B10;
    const register unsigned short int XE_9 = 9;
    sbit  XE_9_bit at XMODEND.B9;
    const register unsigned short int XE_8 = 8;
    sbit  XE_8_bit at XMODEND.B8;
    const register unsigned short int XE_7 = 7;
    sbit  XE_7_bit at XMODEND.B7;
    const register unsigned short int XE_6 = 6;
    sbit  XE_6_bit at XMODEND.B6;
    const register unsigned short int XE_5 = 5;
    sbit  XE_5_bit at XMODEND.B5;
    const register unsigned short int XE_4 = 4;
    sbit  XE_4_bit at XMODEND.B4;
    const register unsigned short int XE_3 = 3;
    sbit  XE_3_bit at XMODEND.B3;
    const register unsigned short int XE_2 = 2;
    sbit  XE_2_bit at XMODEND.B2;
    const register unsigned short int XE_1 = 1;
    sbit  XE_1_bit at XMODEND.B1;
    const register unsigned short int XE_0 = 0;
    sbit  XE_0_bit at XMODEND.B0;

    // YMODSRT bits
    const register unsigned short int YS_15 = 15;
    sbit  YS_15_bit at YMODSRT.B15;
    const register unsigned short int YS_14 = 14;
    sbit  YS_14_bit at YMODSRT.B14;
    const register unsigned short int YS_13 = 13;
    sbit  YS_13_bit at YMODSRT.B13;
    const register unsigned short int YS_12 = 12;
    sbit  YS_12_bit at YMODSRT.B12;
    const register unsigned short int YS_11 = 11;
    sbit  YS_11_bit at YMODSRT.B11;
    const register unsigned short int YS_10 = 10;
    sbit  YS_10_bit at YMODSRT.B10;
    const register unsigned short int YS_9 = 9;
    sbit  YS_9_bit at YMODSRT.B9;
    const register unsigned short int YS_8 = 8;
    sbit  YS_8_bit at YMODSRT.B8;
    const register unsigned short int YS_7 = 7;
    sbit  YS_7_bit at YMODSRT.B7;
    const register unsigned short int YS_6 = 6;
    sbit  YS_6_bit at YMODSRT.B6;
    const register unsigned short int YS_5 = 5;
    sbit  YS_5_bit at YMODSRT.B5;
    const register unsigned short int YS_4 = 4;
    sbit  YS_4_bit at YMODSRT.B4;
    const register unsigned short int YS_3 = 3;
    sbit  YS_3_bit at YMODSRT.B3;
    const register unsigned short int YS_2 = 2;
    sbit  YS_2_bit at YMODSRT.B2;
    const register unsigned short int YS_1 = 1;
    sbit  YS_1_bit at YMODSRT.B1;
    const register unsigned short int YS_0 = 0;
    sbit  YS_0_bit at YMODSRT.B0;

    // YMODEND bits
    const register unsigned short int YE_15 = 15;
    sbit  YE_15_bit at YMODEND.B15;
    const register unsigned short int YE_14 = 14;
    sbit  YE_14_bit at YMODEND.B14;
    const register unsigned short int YE_13 = 13;
    sbit  YE_13_bit at YMODEND.B13;
    const register unsigned short int YE_12 = 12;
    sbit  YE_12_bit at YMODEND.B12;
    const register unsigned short int YE_11 = 11;
    sbit  YE_11_bit at YMODEND.B11;
    const register unsigned short int YE_10 = 10;
    sbit  YE_10_bit at YMODEND.B10;
    const register unsigned short int YE_9 = 9;
    sbit  YE_9_bit at YMODEND.B9;
    const register unsigned short int YE_8 = 8;
    sbit  YE_8_bit at YMODEND.B8;
    const register unsigned short int YE_7 = 7;
    sbit  YE_7_bit at YMODEND.B7;
    const register unsigned short int YE_6 = 6;
    sbit  YE_6_bit at YMODEND.B6;
    const register unsigned short int YE_5 = 5;
    sbit  YE_5_bit at YMODEND.B5;
    const register unsigned short int YE_4 = 4;
    sbit  YE_4_bit at YMODEND.B4;
    const register unsigned short int YE_3 = 3;
    sbit  YE_3_bit at YMODEND.B3;
    const register unsigned short int YE_2 = 2;
    sbit  YE_2_bit at YMODEND.B2;
    const register unsigned short int YE_1 = 1;
    sbit  YE_1_bit at YMODEND.B1;
    const register unsigned short int YE_0 = 0;
    sbit  YE_0_bit at YMODEND.B0;

    // XBREV bits
    const register unsigned short int BREN = 15;
    sbit  BREN_bit at XBREV.B15;
    const register unsigned short int XB_14 = 14;
    sbit  XB_14_bit at XBREV.B14;
    const register unsigned short int XB_13 = 13;
    sbit  XB_13_bit at XBREV.B13;
    const register unsigned short int XB_12 = 12;
    sbit  XB_12_bit at XBREV.B12;
    const register unsigned short int XB_11 = 11;
    sbit  XB_11_bit at XBREV.B11;
    const register unsigned short int XB_10 = 10;
    sbit  XB_10_bit at XBREV.B10;
    const register unsigned short int XB_9 = 9;
    sbit  XB_9_bit at XBREV.B9;
    const register unsigned short int XB_8 = 8;
    sbit  XB_8_bit at XBREV.B8;
    const register unsigned short int XB_7 = 7;
    sbit  XB_7_bit at XBREV.B7;
    const register unsigned short int XB_6 = 6;
    sbit  XB_6_bit at XBREV.B6;
    const register unsigned short int XB_5 = 5;
    sbit  XB_5_bit at XBREV.B5;
    const register unsigned short int XB_4 = 4;
    sbit  XB_4_bit at XBREV.B4;
    const register unsigned short int XB_3 = 3;
    sbit  XB_3_bit at XBREV.B3;
    const register unsigned short int XB_2 = 2;
    sbit  XB_2_bit at XBREV.B2;
    const register unsigned short int XB_1 = 1;
    sbit  XB_1_bit at XBREV.B1;
    const register unsigned short int XB_0 = 0;
    sbit  XB_0_bit at XBREV.B0;

    // DISICNT bits
    const register unsigned short int DISICNT_13 = 13;
    sbit  DISICNT_13_bit at DISICNT.B13;
    const register unsigned short int DISICNT_12 = 12;
    sbit  DISICNT_12_bit at DISICNT.B12;
    const register unsigned short int DISICNT_11 = 11;
    sbit  DISICNT_11_bit at DISICNT.B11;
    const register unsigned short int DISICNT_10 = 10;
    sbit  DISICNT_10_bit at DISICNT.B10;
    const register unsigned short int DISICNT_9 = 9;
    sbit  DISICNT_9_bit at DISICNT.B9;
    const register unsigned short int DISICNT_8 = 8;
    sbit  DISICNT_8_bit at DISICNT.B8;
    const register unsigned short int DISICNT_7 = 7;
    sbit  DISICNT_7_bit at DISICNT.B7;
    const register unsigned short int DISICNT_6 = 6;
    sbit  DISICNT_6_bit at DISICNT.B6;
    const register unsigned short int DISICNT_5 = 5;
    sbit  DISICNT_5_bit at DISICNT.B5;
    const register unsigned short int DISICNT_4 = 4;
    sbit  DISICNT_4_bit at DISICNT.B4;
    const register unsigned short int DISICNT_3 = 3;
    sbit  DISICNT_3_bit at DISICNT.B3;
    const register unsigned short int DISICNT_2 = 2;
    sbit  DISICNT_2_bit at DISICNT.B2;
    const register unsigned short int DISICNT_1 = 1;
    sbit  DISICNT_1_bit at DISICNT.B1;
    const register unsigned short int DISICNT_0 = 0;
    sbit  DISICNT_0_bit at DISICNT.B0;

    // TBLPAG bits
    const register unsigned short int TBLPAG_7 = 7;
    sbit  TBLPAG_7_bit at TBLPAG.B7;
    const register unsigned short int TBLPAG_6 = 6;
    sbit  TBLPAG_6_bit at TBLPAG.B6;
    const register unsigned short int TBLPAG_5 = 5;
    sbit  TBLPAG_5_bit at TBLPAG.B5;
    const register unsigned short int TBLPAG_4 = 4;
    sbit  TBLPAG_4_bit at TBLPAG.B4;
    const register unsigned short int TBLPAG_3 = 3;
    sbit  TBLPAG_3_bit at TBLPAG.B3;
    const register unsigned short int TBLPAG_2 = 2;
    sbit  TBLPAG_2_bit at TBLPAG.B2;
    const register unsigned short int TBLPAG_1 = 1;
    sbit  TBLPAG_1_bit at TBLPAG.B1;
    const register unsigned short int TBLPAG_0 = 0;
    sbit  TBLPAG_0_bit at TBLPAG.B0;

    // MSTRPR bits
    const register unsigned short int MSTRPR_15 = 15;
    sbit  MSTRPR_15_bit at MSTRPR.B15;
    const register unsigned short int MSTRPR_14 = 14;
    sbit  MSTRPR_14_bit at MSTRPR.B14;
    const register unsigned short int MSTRPR_13 = 13;
    sbit  MSTRPR_13_bit at MSTRPR.B13;
    const register unsigned short int MSTRPR_12 = 12;
    sbit  MSTRPR_12_bit at MSTRPR.B12;
    const register unsigned short int MSTRPR_11 = 11;
    sbit  MSTRPR_11_bit at MSTRPR.B11;
    const register unsigned short int MSTRPR_10 = 10;
    sbit  MSTRPR_10_bit at MSTRPR.B10;
    const register unsigned short int MSTRPR_9 = 9;
    sbit  MSTRPR_9_bit at MSTRPR.B9;
    const register unsigned short int MSTRPR_8 = 8;
    sbit  MSTRPR_8_bit at MSTRPR.B8;
    const register unsigned short int MSTRPR_7 = 7;
    sbit  MSTRPR_7_bit at MSTRPR.B7;
    const register unsigned short int MSTRPR_6 = 6;
    sbit  MSTRPR_6_bit at MSTRPR.B6;
    const register unsigned short int MSTRPR_5 = 5;
    sbit  MSTRPR_5_bit at MSTRPR.B5;
    const register unsigned short int MSTRPR_4 = 4;
    sbit  MSTRPR_4_bit at MSTRPR.B4;
    const register unsigned short int MSTRPR_3 = 3;
    sbit  MSTRPR_3_bit at MSTRPR.B3;
    const register unsigned short int MSTRPR_2 = 2;
    sbit  MSTRPR_2_bit at MSTRPR.B2;
    const register unsigned short int MSTRPR_1 = 1;
    sbit  MSTRPR_1_bit at MSTRPR.B1;
    const register unsigned short int MSTRPR_0 = 0;
    sbit  MSTRPR_0_bit at MSTRPR.B0;

    // TMR1 bits
    const register unsigned short int TMR1_15 = 15;
    sbit  TMR1_15_bit at TMR1.B15;
    const register unsigned short int TMR1_14 = 14;
    sbit  TMR1_14_bit at TMR1.B14;
    const register unsigned short int TMR1_13 = 13;
    sbit  TMR1_13_bit at TMR1.B13;
    const register unsigned short int TMR1_12 = 12;
    sbit  TMR1_12_bit at TMR1.B12;
    const register unsigned short int TMR1_11 = 11;
    sbit  TMR1_11_bit at TMR1.B11;
    const register unsigned short int TMR1_10 = 10;
    sbit  TMR1_10_bit at TMR1.B10;
    const register unsigned short int TMR1_9 = 9;
    sbit  TMR1_9_bit at TMR1.B9;
    const register unsigned short int TMR1_8 = 8;
    sbit  TMR1_8_bit at TMR1.B8;
    const register unsigned short int TMR1_7 = 7;
    sbit  TMR1_7_bit at TMR1.B7;
    const register unsigned short int TMR1_6 = 6;
    sbit  TMR1_6_bit at TMR1.B6;
    const register unsigned short int TMR1_5 = 5;
    sbit  TMR1_5_bit at TMR1.B5;
    const register unsigned short int TMR1_4 = 4;
    sbit  TMR1_4_bit at TMR1.B4;
    const register unsigned short int TMR1_3 = 3;
    sbit  TMR1_3_bit at TMR1.B3;
    const register unsigned short int TMR1_2 = 2;
    sbit  TMR1_2_bit at TMR1.B2;
    const register unsigned short int TMR1_1 = 1;
    sbit  TMR1_1_bit at TMR1.B1;
    const register unsigned short int TMR1_0 = 0;
    sbit  TMR1_0_bit at TMR1.B0;

    // PR1 bits
    const register unsigned short int PR1_15 = 15;
    sbit  PR1_15_bit at PR1.B15;
    const register unsigned short int PR1_14 = 14;
    sbit  PR1_14_bit at PR1.B14;
    const register unsigned short int PR1_13 = 13;
    sbit  PR1_13_bit at PR1.B13;
    const register unsigned short int PR1_12 = 12;
    sbit  PR1_12_bit at PR1.B12;
    const register unsigned short int PR1_11 = 11;
    sbit  PR1_11_bit at PR1.B11;
    const register unsigned short int PR1_10 = 10;
    sbit  PR1_10_bit at PR1.B10;
    const register unsigned short int PR1_9 = 9;
    sbit  PR1_9_bit at PR1.B9;
    const register unsigned short int PR1_8 = 8;
    sbit  PR1_8_bit at PR1.B8;
    const register unsigned short int PR1_7 = 7;
    sbit  PR1_7_bit at PR1.B7;
    const register unsigned short int PR1_6 = 6;
    sbit  PR1_6_bit at PR1.B6;
    const register unsigned short int PR1_5 = 5;
    sbit  PR1_5_bit at PR1.B5;
    const register unsigned short int PR1_4 = 4;
    sbit  PR1_4_bit at PR1.B4;
    const register unsigned short int PR1_3 = 3;
    sbit  PR1_3_bit at PR1.B3;
    const register unsigned short int PR1_2 = 2;
    sbit  PR1_2_bit at PR1.B2;
    const register unsigned short int PR1_1 = 1;
    sbit  PR1_1_bit at PR1.B1;
    const register unsigned short int PR1_0 = 0;
    sbit  PR1_0_bit at PR1.B0;

    // T1CON bits
    const register unsigned short int TON = 15;
    sbit  TON_bit at T1CON.B15;
    sbit  TON_T1CON_bit at T1CON.B15;
    const register unsigned short int TSIDL = 13;
    sbit  TSIDL_bit at T1CON.B13;
    sbit  TSIDL_T1CON_bit at T1CON.B13;
    const register unsigned short int TGATE = 6;
    sbit  TGATE_bit at T1CON.B6;
    sbit  TGATE_T1CON_bit at T1CON.B6;
    const register unsigned short int TCKPS_1 = 5;
    sbit  TCKPS_1_bit at T1CON.B5;
    sbit  TCKPS_1_T1CON_bit at T1CON.B5;
    const register unsigned short int TCKPS_0 = 4;
    sbit  TCKPS_0_bit at T1CON.B4;
    sbit  TCKPS_0_T1CON_bit at T1CON.B4;
    const register unsigned short int TSYNC = 2;
    sbit  TSYNC_bit at T1CON.B2;
    const register unsigned short int TCS = 1;
    sbit  TCS_bit at T1CON.B1;
    sbit  TCS_T1CON_bit at T1CON.B1;

    // TMR2 bits
    const register unsigned short int TMR2_15 = 15;
    sbit  TMR2_15_bit at TMR2.B15;
    const register unsigned short int TMR2_14 = 14;
    sbit  TMR2_14_bit at TMR2.B14;
    const register unsigned short int TMR2_13 = 13;
    sbit  TMR2_13_bit at TMR2.B13;
    const register unsigned short int TMR2_12 = 12;
    sbit  TMR2_12_bit at TMR2.B12;
    const register unsigned short int TMR2_11 = 11;
    sbit  TMR2_11_bit at TMR2.B11;
    const register unsigned short int TMR2_10 = 10;
    sbit  TMR2_10_bit at TMR2.B10;
    const register unsigned short int TMR2_9 = 9;
    sbit  TMR2_9_bit at TMR2.B9;
    const register unsigned short int TMR2_8 = 8;
    sbit  TMR2_8_bit at TMR2.B8;
    const register unsigned short int TMR2_7 = 7;
    sbit  TMR2_7_bit at TMR2.B7;
    const register unsigned short int TMR2_6 = 6;
    sbit  TMR2_6_bit at TMR2.B6;
    const register unsigned short int TMR2_5 = 5;
    sbit  TMR2_5_bit at TMR2.B5;
    const register unsigned short int TMR2_4 = 4;
    sbit  TMR2_4_bit at TMR2.B4;
    const register unsigned short int TMR2_3 = 3;
    sbit  TMR2_3_bit at TMR2.B3;
    const register unsigned short int TMR2_2 = 2;
    sbit  TMR2_2_bit at TMR2.B2;
    const register unsigned short int TMR2_1 = 1;
    sbit  TMR2_1_bit at TMR2.B1;
    const register unsigned short int TMR2_0 = 0;
    sbit  TMR2_0_bit at TMR2.B0;

    // TMR3HLD bits
    const register unsigned short int TMR3HLD_15 = 15;
    sbit  TMR3HLD_15_bit at TMR3HLD.B15;
    const register unsigned short int TMR3HLD_14 = 14;
    sbit  TMR3HLD_14_bit at TMR3HLD.B14;
    const register unsigned short int TMR3HLD_13 = 13;
    sbit  TMR3HLD_13_bit at TMR3HLD.B13;
    const register unsigned short int TMR3HLD_12 = 12;
    sbit  TMR3HLD_12_bit at TMR3HLD.B12;
    const register unsigned short int TMR3HLD_11 = 11;
    sbit  TMR3HLD_11_bit at TMR3HLD.B11;
    const register unsigned short int TMR3HLD_10 = 10;
    sbit  TMR3HLD_10_bit at TMR3HLD.B10;
    const register unsigned short int TMR3HLD_9 = 9;
    sbit  TMR3HLD_9_bit at TMR3HLD.B9;
    const register unsigned short int TMR3HLD_8 = 8;
    sbit  TMR3HLD_8_bit at TMR3HLD.B8;
    const register unsigned short int TMR3HLD_7 = 7;
    sbit  TMR3HLD_7_bit at TMR3HLD.B7;
    const register unsigned short int TMR3HLD_6 = 6;
    sbit  TMR3HLD_6_bit at TMR3HLD.B6;
    const register unsigned short int TMR3HLD_5 = 5;
    sbit  TMR3HLD_5_bit at TMR3HLD.B5;
    const register unsigned short int TMR3HLD_4 = 4;
    sbit  TMR3HLD_4_bit at TMR3HLD.B4;
    const register unsigned short int TMR3HLD_3 = 3;
    sbit  TMR3HLD_3_bit at TMR3HLD.B3;
    const register unsigned short int TMR3HLD_2 = 2;
    sbit  TMR3HLD_2_bit at TMR3HLD.B2;
    const register unsigned short int TMR3HLD_1 = 1;
    sbit  TMR3HLD_1_bit at TMR3HLD.B1;
    const register unsigned short int TMR3HLD_0 = 0;
    sbit  TMR3HLD_0_bit at TMR3HLD.B0;

    // TMR3 bits
    const register unsigned short int TMR3_15 = 15;
    sbit  TMR3_15_bit at TMR3.B15;
    const register unsigned short int TMR3_14 = 14;
    sbit  TMR3_14_bit at TMR3.B14;
    const register unsigned short int TMR3_13 = 13;
    sbit  TMR3_13_bit at TMR3.B13;
    const register unsigned short int TMR3_12 = 12;
    sbit  TMR3_12_bit at TMR3.B12;
    const register unsigned short int TMR3_11 = 11;
    sbit  TMR3_11_bit at TMR3.B11;
    const register unsigned short int TMR3_10 = 10;
    sbit  TMR3_10_bit at TMR3.B10;
    const register unsigned short int TMR3_9 = 9;
    sbit  TMR3_9_bit at TMR3.B9;
    const register unsigned short int TMR3_8 = 8;
    sbit  TMR3_8_bit at TMR3.B8;
    const register unsigned short int TMR3_7 = 7;
    sbit  TMR3_7_bit at TMR3.B7;
    const register unsigned short int TMR3_6 = 6;
    sbit  TMR3_6_bit at TMR3.B6;
    const register unsigned short int TMR3_5 = 5;
    sbit  TMR3_5_bit at TMR3.B5;
    const register unsigned short int TMR3_4 = 4;
    sbit  TMR3_4_bit at TMR3.B4;
    const register unsigned short int TMR3_3 = 3;
    sbit  TMR3_3_bit at TMR3.B3;
    const register unsigned short int TMR3_2 = 2;
    sbit  TMR3_2_bit at TMR3.B2;
    const register unsigned short int TMR3_1 = 1;
    sbit  TMR3_1_bit at TMR3.B1;
    const register unsigned short int TMR3_0 = 0;
    sbit  TMR3_0_bit at TMR3.B0;

    // PR2 bits
    const register unsigned short int PR2_15 = 15;
    sbit  PR2_15_bit at PR2.B15;
    const register unsigned short int PR2_14 = 14;
    sbit  PR2_14_bit at PR2.B14;
    const register unsigned short int PR2_13 = 13;
    sbit  PR2_13_bit at PR2.B13;
    const register unsigned short int PR2_12 = 12;
    sbit  PR2_12_bit at PR2.B12;
    const register unsigned short int PR2_11 = 11;
    sbit  PR2_11_bit at PR2.B11;
    const register unsigned short int PR2_10 = 10;
    sbit  PR2_10_bit at PR2.B10;
    const register unsigned short int PR2_9 = 9;
    sbit  PR2_9_bit at PR2.B9;
    const register unsigned short int PR2_8 = 8;
    sbit  PR2_8_bit at PR2.B8;
    const register unsigned short int PR2_7 = 7;
    sbit  PR2_7_bit at PR2.B7;
    const register unsigned short int PR2_6 = 6;
    sbit  PR2_6_bit at PR2.B6;
    const register unsigned short int PR2_5 = 5;
    sbit  PR2_5_bit at PR2.B5;
    const register unsigned short int PR2_4 = 4;
    sbit  PR2_4_bit at PR2.B4;
    const register unsigned short int PR2_3 = 3;
    sbit  PR2_3_bit at PR2.B3;
    const register unsigned short int PR2_2 = 2;
    sbit  PR2_2_bit at PR2.B2;
    const register unsigned short int PR2_1 = 1;
    sbit  PR2_1_bit at PR2.B1;
    const register unsigned short int PR2_0 = 0;
    sbit  PR2_0_bit at PR2.B0;

    // PR3 bits
    const register unsigned short int PR3_15 = 15;
    sbit  PR3_15_bit at PR3.B15;
    const register unsigned short int PR3_14 = 14;
    sbit  PR3_14_bit at PR3.B14;
    const register unsigned short int PR3_13 = 13;
    sbit  PR3_13_bit at PR3.B13;
    const register unsigned short int PR3_12 = 12;
    sbit  PR3_12_bit at PR3.B12;
    const register unsigned short int PR3_11 = 11;
    sbit  PR3_11_bit at PR3.B11;
    const register unsigned short int PR3_10 = 10;
    sbit  PR3_10_bit at PR3.B10;
    const register unsigned short int PR3_9 = 9;
    sbit  PR3_9_bit at PR3.B9;
    const register unsigned short int PR3_8 = 8;
    sbit  PR3_8_bit at PR3.B8;
    const register unsigned short int PR3_7 = 7;
    sbit  PR3_7_bit at PR3.B7;
    const register unsigned short int PR3_6 = 6;
    sbit  PR3_6_bit at PR3.B6;
    const register unsigned short int PR3_5 = 5;
    sbit  PR3_5_bit at PR3.B5;
    const register unsigned short int PR3_4 = 4;
    sbit  PR3_4_bit at PR3.B4;
    const register unsigned short int PR3_3 = 3;
    sbit  PR3_3_bit at PR3.B3;
    const register unsigned short int PR3_2 = 2;
    sbit  PR3_2_bit at PR3.B2;
    const register unsigned short int PR3_1 = 1;
    sbit  PR3_1_bit at PR3.B1;
    const register unsigned short int PR3_0 = 0;
    sbit  PR3_0_bit at PR3.B0;

    // T2CON bits
    sbit  TON_T2CON_bit at T2CON.B15;
    sbit  TSIDL_T2CON_bit at T2CON.B13;
    sbit  TGATE_T2CON_bit at T2CON.B6;
    sbit  TCKPS_1_T2CON_bit at T2CON.B5;
    sbit  TCKPS_0_T2CON_bit at T2CON.B4;
    const register unsigned short int T32 = 3;
    sbit  T32_bit at T2CON.B3;
    sbit  T32_T2CON_bit at T2CON.B3;
    sbit  TCS_T2CON_bit at T2CON.B1;

    // T3CON bits
    sbit  TON_T3CON_bit at T3CON.B15;
    sbit  TSIDL_T3CON_bit at T3CON.B13;
    sbit  TGATE_T3CON_bit at T3CON.B6;
    sbit  TCKPS_1_T3CON_bit at T3CON.B5;
    sbit  TCKPS_0_T3CON_bit at T3CON.B4;
    sbit  TCS_T3CON_bit at T3CON.B1;

    // TMR4 bits
    const register unsigned short int TMR4_15 = 15;
    sbit  TMR4_15_bit at TMR4.B15;
    const register unsigned short int TMR4_14 = 14;
    sbit  TMR4_14_bit at TMR4.B14;
    const register unsigned short int TMR4_13 = 13;
    sbit  TMR4_13_bit at TMR4.B13;
    const register unsigned short int TMR4_12 = 12;
    sbit  TMR4_12_bit at TMR4.B12;
    const register unsigned short int TMR4_11 = 11;
    sbit  TMR4_11_bit at TMR4.B11;
    const register unsigned short int TMR4_10 = 10;
    sbit  TMR4_10_bit at TMR4.B10;
    const register unsigned short int TMR4_9 = 9;
    sbit  TMR4_9_bit at TMR4.B9;
    const register unsigned short int TMR4_8 = 8;
    sbit  TMR4_8_bit at TMR4.B8;
    const register unsigned short int TMR4_7 = 7;
    sbit  TMR4_7_bit at TMR4.B7;
    const register unsigned short int TMR4_6 = 6;
    sbit  TMR4_6_bit at TMR4.B6;
    const register unsigned short int TMR4_5 = 5;
    sbit  TMR4_5_bit at TMR4.B5;
    const register unsigned short int TMR4_4 = 4;
    sbit  TMR4_4_bit at TMR4.B4;
    const register unsigned short int TMR4_3 = 3;
    sbit  TMR4_3_bit at TMR4.B3;
    const register unsigned short int TMR4_2 = 2;
    sbit  TMR4_2_bit at TMR4.B2;
    const register unsigned short int TMR4_1 = 1;
    sbit  TMR4_1_bit at TMR4.B1;
    const register unsigned short int TMR4_0 = 0;
    sbit  TMR4_0_bit at TMR4.B0;

    // TMR5HLD bits
    const register unsigned short int TMR5HLD_15 = 15;
    sbit  TMR5HLD_15_bit at TMR5HLD.B15;
    const register unsigned short int TMR5HLD_14 = 14;
    sbit  TMR5HLD_14_bit at TMR5HLD.B14;
    const register unsigned short int TMR5HLD_13 = 13;
    sbit  TMR5HLD_13_bit at TMR5HLD.B13;
    const register unsigned short int TMR5HLD_12 = 12;
    sbit  TMR5HLD_12_bit at TMR5HLD.B12;
    const register unsigned short int TMR5HLD_11 = 11;
    sbit  TMR5HLD_11_bit at TMR5HLD.B11;
    const register unsigned short int TMR5HLD_10 = 10;
    sbit  TMR5HLD_10_bit at TMR5HLD.B10;
    const register unsigned short int TMR5HLD_9 = 9;
    sbit  TMR5HLD_9_bit at TMR5HLD.B9;
    const register unsigned short int TMR5HLD_8 = 8;
    sbit  TMR5HLD_8_bit at TMR5HLD.B8;
    const register unsigned short int TMR5HLD_7 = 7;
    sbit  TMR5HLD_7_bit at TMR5HLD.B7;
    const register unsigned short int TMR5HLD_6 = 6;
    sbit  TMR5HLD_6_bit at TMR5HLD.B6;
    const register unsigned short int TMR5HLD_5 = 5;
    sbit  TMR5HLD_5_bit at TMR5HLD.B5;
    const register unsigned short int TMR5HLD_4 = 4;
    sbit  TMR5HLD_4_bit at TMR5HLD.B4;
    const register unsigned short int TMR5HLD_3 = 3;
    sbit  TMR5HLD_3_bit at TMR5HLD.B3;
    const register unsigned short int TMR5HLD_2 = 2;
    sbit  TMR5HLD_2_bit at TMR5HLD.B2;
    const register unsigned short int TMR5HLD_1 = 1;
    sbit  TMR5HLD_1_bit at TMR5HLD.B1;
    const register unsigned short int TMR5HLD_0 = 0;
    sbit  TMR5HLD_0_bit at TMR5HLD.B0;

    // TMR5 bits
    const register unsigned short int TMR5_15 = 15;
    sbit  TMR5_15_bit at TMR5.B15;
    const register unsigned short int TMR5_14 = 14;
    sbit  TMR5_14_bit at TMR5.B14;
    const register unsigned short int TMR5_13 = 13;
    sbit  TMR5_13_bit at TMR5.B13;
    const register unsigned short int TMR5_12 = 12;
    sbit  TMR5_12_bit at TMR5.B12;
    const register unsigned short int TMR5_11 = 11;
    sbit  TMR5_11_bit at TMR5.B11;
    const register unsigned short int TMR5_10 = 10;
    sbit  TMR5_10_bit at TMR5.B10;
    const register unsigned short int TMR5_9 = 9;
    sbit  TMR5_9_bit at TMR5.B9;
    const register unsigned short int TMR5_8 = 8;
    sbit  TMR5_8_bit at TMR5.B8;
    const register unsigned short int TMR5_7 = 7;
    sbit  TMR5_7_bit at TMR5.B7;
    const register unsigned short int TMR5_6 = 6;
    sbit  TMR5_6_bit at TMR5.B6;
    const register unsigned short int TMR5_5 = 5;
    sbit  TMR5_5_bit at TMR5.B5;
    const register unsigned short int TMR5_4 = 4;
    sbit  TMR5_4_bit at TMR5.B4;
    const register unsigned short int TMR5_3 = 3;
    sbit  TMR5_3_bit at TMR5.B3;
    const register unsigned short int TMR5_2 = 2;
    sbit  TMR5_2_bit at TMR5.B2;
    const register unsigned short int TMR5_1 = 1;
    sbit  TMR5_1_bit at TMR5.B1;
    const register unsigned short int TMR5_0 = 0;
    sbit  TMR5_0_bit at TMR5.B0;

    // PR4 bits
    const register unsigned short int PR4_15 = 15;
    sbit  PR4_15_bit at PR4.B15;
    const register unsigned short int PR4_14 = 14;
    sbit  PR4_14_bit at PR4.B14;
    const register unsigned short int PR4_13 = 13;
    sbit  PR4_13_bit at PR4.B13;
    const register unsigned short int PR4_12 = 12;
    sbit  PR4_12_bit at PR4.B12;
    const register unsigned short int PR4_11 = 11;
    sbit  PR4_11_bit at PR4.B11;
    const register unsigned short int PR4_10 = 10;
    sbit  PR4_10_bit at PR4.B10;
    const register unsigned short int PR4_9 = 9;
    sbit  PR4_9_bit at PR4.B9;
    const register unsigned short int PR4_8 = 8;
    sbit  PR4_8_bit at PR4.B8;
    const register unsigned short int PR4_7 = 7;
    sbit  PR4_7_bit at PR4.B7;
    const register unsigned short int PR4_6 = 6;
    sbit  PR4_6_bit at PR4.B6;
    const register unsigned short int PR4_5 = 5;
    sbit  PR4_5_bit at PR4.B5;
    const register unsigned short int PR4_4 = 4;
    sbit  PR4_4_bit at PR4.B4;
    const register unsigned short int PR4_3 = 3;
    sbit  PR4_3_bit at PR4.B3;
    const register unsigned short int PR4_2 = 2;
    sbit  PR4_2_bit at PR4.B2;
    const register unsigned short int PR4_1 = 1;
    sbit  PR4_1_bit at PR4.B1;
    const register unsigned short int PR4_0 = 0;
    sbit  PR4_0_bit at PR4.B0;

    // PR5 bits
    const register unsigned short int PR5_15 = 15;
    sbit  PR5_15_bit at PR5.B15;
    const register unsigned short int PR5_14 = 14;
    sbit  PR5_14_bit at PR5.B14;
    const register unsigned short int PR5_13 = 13;
    sbit  PR5_13_bit at PR5.B13;
    const register unsigned short int PR5_12 = 12;
    sbit  PR5_12_bit at PR5.B12;
    const register unsigned short int PR5_11 = 11;
    sbit  PR5_11_bit at PR5.B11;
    const register unsigned short int PR5_10 = 10;
    sbit  PR5_10_bit at PR5.B10;
    const register unsigned short int PR5_9 = 9;
    sbit  PR5_9_bit at PR5.B9;
    const register unsigned short int PR5_8 = 8;
    sbit  PR5_8_bit at PR5.B8;
    const register unsigned short int PR5_7 = 7;
    sbit  PR5_7_bit at PR5.B7;
    const register unsigned short int PR5_6 = 6;
    sbit  PR5_6_bit at PR5.B6;
    const register unsigned short int PR5_5 = 5;
    sbit  PR5_5_bit at PR5.B5;
    const register unsigned short int PR5_4 = 4;
    sbit  PR5_4_bit at PR5.B4;
    const register unsigned short int PR5_3 = 3;
    sbit  PR5_3_bit at PR5.B3;
    const register unsigned short int PR5_2 = 2;
    sbit  PR5_2_bit at PR5.B2;
    const register unsigned short int PR5_1 = 1;
    sbit  PR5_1_bit at PR5.B1;
    const register unsigned short int PR5_0 = 0;
    sbit  PR5_0_bit at PR5.B0;

    // T4CON bits
    sbit  TON_T4CON_bit at T4CON.B15;
    sbit  TSIDL_T4CON_bit at T4CON.B13;
    sbit  TGATE_T4CON_bit at T4CON.B6;
    sbit  TCKPS_1_T4CON_bit at T4CON.B5;
    sbit  TCKPS_0_T4CON_bit at T4CON.B4;
    sbit  T32_T4CON_bit at T4CON.B3;
    sbit  TCS_T4CON_bit at T4CON.B1;

    // T5CON bits
    sbit  TON_T5CON_bit at T5CON.B15;
    sbit  TSIDL_T5CON_bit at T5CON.B13;
    sbit  TGATE_T5CON_bit at T5CON.B6;
    sbit  TCKPS_1_T5CON_bit at T5CON.B5;
    sbit  TCKPS_0_T5CON_bit at T5CON.B4;
    sbit  TCS_T5CON_bit at T5CON.B1;

    // TMR6 bits
    const register unsigned short int TMR6_15 = 15;
    sbit  TMR6_15_bit at TMR6.B15;
    const register unsigned short int TMR6_14 = 14;
    sbit  TMR6_14_bit at TMR6.B14;
    const register unsigned short int TMR6_13 = 13;
    sbit  TMR6_13_bit at TMR6.B13;
    const register unsigned short int TMR6_12 = 12;
    sbit  TMR6_12_bit at TMR6.B12;
    const register unsigned short int TMR6_11 = 11;
    sbit  TMR6_11_bit at TMR6.B11;
    const register unsigned short int TMR6_10 = 10;
    sbit  TMR6_10_bit at TMR6.B10;
    const register unsigned short int TMR6_9 = 9;
    sbit  TMR6_9_bit at TMR6.B9;
    const register unsigned short int TMR6_8 = 8;
    sbit  TMR6_8_bit at TMR6.B8;
    const register unsigned short int TMR6_7 = 7;
    sbit  TMR6_7_bit at TMR6.B7;
    const register unsigned short int TMR6_6 = 6;
    sbit  TMR6_6_bit at TMR6.B6;
    const register unsigned short int TMR6_5 = 5;
    sbit  TMR6_5_bit at TMR6.B5;
    const register unsigned short int TMR6_4 = 4;
    sbit  TMR6_4_bit at TMR6.B4;
    const register unsigned short int TMR6_3 = 3;
    sbit  TMR6_3_bit at TMR6.B3;
    const register unsigned short int TMR6_2 = 2;
    sbit  TMR6_2_bit at TMR6.B2;
    const register unsigned short int TMR6_1 = 1;
    sbit  TMR6_1_bit at TMR6.B1;
    const register unsigned short int TMR6_0 = 0;
    sbit  TMR6_0_bit at TMR6.B0;

    // TMR7HLD bits
    const register unsigned short int TMR7HLD_15 = 15;
    sbit  TMR7HLD_15_bit at TMR7HLD.B15;
    const register unsigned short int TMR7HLD_14 = 14;
    sbit  TMR7HLD_14_bit at TMR7HLD.B14;
    const register unsigned short int TMR7HLD_13 = 13;
    sbit  TMR7HLD_13_bit at TMR7HLD.B13;
    const register unsigned short int TMR7HLD_12 = 12;
    sbit  TMR7HLD_12_bit at TMR7HLD.B12;
    const register unsigned short int TMR7HLD_11 = 11;
    sbit  TMR7HLD_11_bit at TMR7HLD.B11;
    const register unsigned short int TMR7HLD_10 = 10;
    sbit  TMR7HLD_10_bit at TMR7HLD.B10;
    const register unsigned short int TMR7HLD_9 = 9;
    sbit  TMR7HLD_9_bit at TMR7HLD.B9;
    const register unsigned short int TMR7HLD_8 = 8;
    sbit  TMR7HLD_8_bit at TMR7HLD.B8;
    const register unsigned short int TMR7HLD_7 = 7;
    sbit  TMR7HLD_7_bit at TMR7HLD.B7;
    const register unsigned short int TMR7HLD_6 = 6;
    sbit  TMR7HLD_6_bit at TMR7HLD.B6;
    const register unsigned short int TMR7HLD_5 = 5;
    sbit  TMR7HLD_5_bit at TMR7HLD.B5;
    const register unsigned short int TMR7HLD_4 = 4;
    sbit  TMR7HLD_4_bit at TMR7HLD.B4;
    const register unsigned short int TMR7HLD_3 = 3;
    sbit  TMR7HLD_3_bit at TMR7HLD.B3;
    const register unsigned short int TMR7HLD_2 = 2;
    sbit  TMR7HLD_2_bit at TMR7HLD.B2;
    const register unsigned short int TMR7HLD_1 = 1;
    sbit  TMR7HLD_1_bit at TMR7HLD.B1;
    const register unsigned short int TMR7HLD_0 = 0;
    sbit  TMR7HLD_0_bit at TMR7HLD.B0;

    // TMR7 bits
    const register unsigned short int TMR7_15 = 15;
    sbit  TMR7_15_bit at TMR7.B15;
    const register unsigned short int TMR7_14 = 14;
    sbit  TMR7_14_bit at TMR7.B14;
    const register unsigned short int TMR7_13 = 13;
    sbit  TMR7_13_bit at TMR7.B13;
    const register unsigned short int TMR7_12 = 12;
    sbit  TMR7_12_bit at TMR7.B12;
    const register unsigned short int TMR7_11 = 11;
    sbit  TMR7_11_bit at TMR7.B11;
    const register unsigned short int TMR7_10 = 10;
    sbit  TMR7_10_bit at TMR7.B10;
    const register unsigned short int TMR7_9 = 9;
    sbit  TMR7_9_bit at TMR7.B9;
    const register unsigned short int TMR7_8 = 8;
    sbit  TMR7_8_bit at TMR7.B8;
    const register unsigned short int TMR7_7 = 7;
    sbit  TMR7_7_bit at TMR7.B7;
    const register unsigned short int TMR7_6 = 6;
    sbit  TMR7_6_bit at TMR7.B6;
    const register unsigned short int TMR7_5 = 5;
    sbit  TMR7_5_bit at TMR7.B5;
    const register unsigned short int TMR7_4 = 4;
    sbit  TMR7_4_bit at TMR7.B4;
    const register unsigned short int TMR7_3 = 3;
    sbit  TMR7_3_bit at TMR7.B3;
    const register unsigned short int TMR7_2 = 2;
    sbit  TMR7_2_bit at TMR7.B2;
    const register unsigned short int TMR7_1 = 1;
    sbit  TMR7_1_bit at TMR7.B1;
    const register unsigned short int TMR7_0 = 0;
    sbit  TMR7_0_bit at TMR7.B0;

    // PR6 bits
    const register unsigned short int PR6_15 = 15;
    sbit  PR6_15_bit at PR6.B15;
    const register unsigned short int PR6_14 = 14;
    sbit  PR6_14_bit at PR6.B14;
    const register unsigned short int PR6_13 = 13;
    sbit  PR6_13_bit at PR6.B13;
    const register unsigned short int PR6_12 = 12;
    sbit  PR6_12_bit at PR6.B12;
    const register unsigned short int PR6_11 = 11;
    sbit  PR6_11_bit at PR6.B11;
    const register unsigned short int PR6_10 = 10;
    sbit  PR6_10_bit at PR6.B10;
    const register unsigned short int PR6_9 = 9;
    sbit  PR6_9_bit at PR6.B9;
    const register unsigned short int PR6_8 = 8;
    sbit  PR6_8_bit at PR6.B8;
    const register unsigned short int PR6_7 = 7;
    sbit  PR6_7_bit at PR6.B7;
    const register unsigned short int PR6_6 = 6;
    sbit  PR6_6_bit at PR6.B6;
    const register unsigned short int PR6_5 = 5;
    sbit  PR6_5_bit at PR6.B5;
    const register unsigned short int PR6_4 = 4;
    sbit  PR6_4_bit at PR6.B4;
    const register unsigned short int PR6_3 = 3;
    sbit  PR6_3_bit at PR6.B3;
    const register unsigned short int PR6_2 = 2;
    sbit  PR6_2_bit at PR6.B2;
    const register unsigned short int PR6_1 = 1;
    sbit  PR6_1_bit at PR6.B1;
    const register unsigned short int PR6_0 = 0;
    sbit  PR6_0_bit at PR6.B0;

    // PR7 bits
    const register unsigned short int PR7_15 = 15;
    sbit  PR7_15_bit at PR7.B15;
    const register unsigned short int PR7_14 = 14;
    sbit  PR7_14_bit at PR7.B14;
    const register unsigned short int PR7_13 = 13;
    sbit  PR7_13_bit at PR7.B13;
    const register unsigned short int PR7_12 = 12;
    sbit  PR7_12_bit at PR7.B12;
    const register unsigned short int PR7_11 = 11;
    sbit  PR7_11_bit at PR7.B11;
    const register unsigned short int PR7_10 = 10;
    sbit  PR7_10_bit at PR7.B10;
    const register unsigned short int PR7_9 = 9;
    sbit  PR7_9_bit at PR7.B9;
    const register unsigned short int PR7_8 = 8;
    sbit  PR7_8_bit at PR7.B8;
    const register unsigned short int PR7_7 = 7;
    sbit  PR7_7_bit at PR7.B7;
    const register unsigned short int PR7_6 = 6;
    sbit  PR7_6_bit at PR7.B6;
    const register unsigned short int PR7_5 = 5;
    sbit  PR7_5_bit at PR7.B5;
    const register unsigned short int PR7_4 = 4;
    sbit  PR7_4_bit at PR7.B4;
    const register unsigned short int PR7_3 = 3;
    sbit  PR7_3_bit at PR7.B3;
    const register unsigned short int PR7_2 = 2;
    sbit  PR7_2_bit at PR7.B2;
    const register unsigned short int PR7_1 = 1;
    sbit  PR7_1_bit at PR7.B1;
    const register unsigned short int PR7_0 = 0;
    sbit  PR7_0_bit at PR7.B0;

    // T6CON bits
    sbit  TON_T6CON_bit at T6CON.B15;
    sbit  TSIDL_T6CON_bit at T6CON.B13;
    sbit  TGATE_T6CON_bit at T6CON.B6;
    sbit  TCKPS_1_T6CON_bit at T6CON.B5;
    sbit  TCKPS_0_T6CON_bit at T6CON.B4;
    sbit  T32_T6CON_bit at T6CON.B3;
    sbit  TCS_T6CON_bit at T6CON.B1;

    // T7CON bits
    sbit  TON_T7CON_bit at T7CON.B15;
    sbit  TSIDL_T7CON_bit at T7CON.B13;
    sbit  TGATE_T7CON_bit at T7CON.B6;
    sbit  TCKPS_1_T7CON_bit at T7CON.B5;
    sbit  TCKPS_0_T7CON_bit at T7CON.B4;
    sbit  TCS_T7CON_bit at T7CON.B1;

    // TMR8 bits
    const register unsigned short int TMR8_15 = 15;
    sbit  TMR8_15_bit at TMR8.B15;
    const register unsigned short int TMR8_14 = 14;
    sbit  TMR8_14_bit at TMR8.B14;
    const register unsigned short int TMR8_13 = 13;
    sbit  TMR8_13_bit at TMR8.B13;
    const register unsigned short int TMR8_12 = 12;
    sbit  TMR8_12_bit at TMR8.B12;
    const register unsigned short int TMR8_11 = 11;
    sbit  TMR8_11_bit at TMR8.B11;
    const register unsigned short int TMR8_10 = 10;
    sbit  TMR8_10_bit at TMR8.B10;
    const register unsigned short int TMR8_9 = 9;
    sbit  TMR8_9_bit at TMR8.B9;
    const register unsigned short int TMR8_8 = 8;
    sbit  TMR8_8_bit at TMR8.B8;
    const register unsigned short int TMR8_7 = 7;
    sbit  TMR8_7_bit at TMR8.B7;
    const register unsigned short int TMR8_6 = 6;
    sbit  TMR8_6_bit at TMR8.B6;
    const register unsigned short int TMR8_5 = 5;
    sbit  TMR8_5_bit at TMR8.B5;
    const register unsigned short int TMR8_4 = 4;
    sbit  TMR8_4_bit at TMR8.B4;
    const register unsigned short int TMR8_3 = 3;
    sbit  TMR8_3_bit at TMR8.B3;
    const register unsigned short int TMR8_2 = 2;
    sbit  TMR8_2_bit at TMR8.B2;
    const register unsigned short int TMR8_1 = 1;
    sbit  TMR8_1_bit at TMR8.B1;
    const register unsigned short int TMR8_0 = 0;
    sbit  TMR8_0_bit at TMR8.B0;

    // TMR9HLD bits
    const register unsigned short int TMR9HLD_15 = 15;
    sbit  TMR9HLD_15_bit at TMR9HLD.B15;
    const register unsigned short int TMR9HLD_14 = 14;
    sbit  TMR9HLD_14_bit at TMR9HLD.B14;
    const register unsigned short int TMR9HLD_13 = 13;
    sbit  TMR9HLD_13_bit at TMR9HLD.B13;
    const register unsigned short int TMR9HLD_12 = 12;
    sbit  TMR9HLD_12_bit at TMR9HLD.B12;
    const register unsigned short int TMR9HLD_11 = 11;
    sbit  TMR9HLD_11_bit at TMR9HLD.B11;
    const register unsigned short int TMR9HLD_10 = 10;
    sbit  TMR9HLD_10_bit at TMR9HLD.B10;
    const register unsigned short int TMR9HLD_9 = 9;
    sbit  TMR9HLD_9_bit at TMR9HLD.B9;
    const register unsigned short int TMR9HLD_8 = 8;
    sbit  TMR9HLD_8_bit at TMR9HLD.B8;
    const register unsigned short int TMR9HLD_7 = 7;
    sbit  TMR9HLD_7_bit at TMR9HLD.B7;
    const register unsigned short int TMR9HLD_6 = 6;
    sbit  TMR9HLD_6_bit at TMR9HLD.B6;
    const register unsigned short int TMR9HLD_5 = 5;
    sbit  TMR9HLD_5_bit at TMR9HLD.B5;
    const register unsigned short int TMR9HLD_4 = 4;
    sbit  TMR9HLD_4_bit at TMR9HLD.B4;
    const register unsigned short int TMR9HLD_3 = 3;
    sbit  TMR9HLD_3_bit at TMR9HLD.B3;
    const register unsigned short int TMR9HLD_2 = 2;
    sbit  TMR9HLD_2_bit at TMR9HLD.B2;
    const register unsigned short int TMR9HLD_1 = 1;
    sbit  TMR9HLD_1_bit at TMR9HLD.B1;
    const register unsigned short int TMR9HLD_0 = 0;
    sbit  TMR9HLD_0_bit at TMR9HLD.B0;

    // TMR9 bits
    const register unsigned short int TMR9_15 = 15;
    sbit  TMR9_15_bit at TMR9.B15;
    const register unsigned short int TMR9_14 = 14;
    sbit  TMR9_14_bit at TMR9.B14;
    const register unsigned short int TMR9_13 = 13;
    sbit  TMR9_13_bit at TMR9.B13;
    const register unsigned short int TMR9_12 = 12;
    sbit  TMR9_12_bit at TMR9.B12;
    const register unsigned short int TMR9_11 = 11;
    sbit  TMR9_11_bit at TMR9.B11;
    const register unsigned short int TMR9_10 = 10;
    sbit  TMR9_10_bit at TMR9.B10;
    const register unsigned short int TMR9_9 = 9;
    sbit  TMR9_9_bit at TMR9.B9;
    const register unsigned short int TMR9_8 = 8;
    sbit  TMR9_8_bit at TMR9.B8;
    const register unsigned short int TMR9_7 = 7;
    sbit  TMR9_7_bit at TMR9.B7;
    const register unsigned short int TMR9_6 = 6;
    sbit  TMR9_6_bit at TMR9.B6;
    const register unsigned short int TMR9_5 = 5;
    sbit  TMR9_5_bit at TMR9.B5;
    const register unsigned short int TMR9_4 = 4;
    sbit  TMR9_4_bit at TMR9.B4;
    const register unsigned short int TMR9_3 = 3;
    sbit  TMR9_3_bit at TMR9.B3;
    const register unsigned short int TMR9_2 = 2;
    sbit  TMR9_2_bit at TMR9.B2;
    const register unsigned short int TMR9_1 = 1;
    sbit  TMR9_1_bit at TMR9.B1;
    const register unsigned short int TMR9_0 = 0;
    sbit  TMR9_0_bit at TMR9.B0;

    // PR8 bits
    const register unsigned short int PR8_15 = 15;
    sbit  PR8_15_bit at PR8.B15;
    const register unsigned short int PR8_14 = 14;
    sbit  PR8_14_bit at PR8.B14;
    const register unsigned short int PR8_13 = 13;
    sbit  PR8_13_bit at PR8.B13;
    const register unsigned short int PR8_12 = 12;
    sbit  PR8_12_bit at PR8.B12;
    const register unsigned short int PR8_11 = 11;
    sbit  PR8_11_bit at PR8.B11;
    const register unsigned short int PR8_10 = 10;
    sbit  PR8_10_bit at PR8.B10;
    const register unsigned short int PR8_9 = 9;
    sbit  PR8_9_bit at PR8.B9;
    const register unsigned short int PR8_8 = 8;
    sbit  PR8_8_bit at PR8.B8;
    const register unsigned short int PR8_7 = 7;
    sbit  PR8_7_bit at PR8.B7;
    const register unsigned short int PR8_6 = 6;
    sbit  PR8_6_bit at PR8.B6;
    const register unsigned short int PR8_5 = 5;
    sbit  PR8_5_bit at PR8.B5;
    const register unsigned short int PR8_4 = 4;
    sbit  PR8_4_bit at PR8.B4;
    const register unsigned short int PR8_3 = 3;
    sbit  PR8_3_bit at PR8.B3;
    const register unsigned short int PR8_2 = 2;
    sbit  PR8_2_bit at PR8.B2;
    const register unsigned short int PR8_1 = 1;
    sbit  PR8_1_bit at PR8.B1;
    const register unsigned short int PR8_0 = 0;
    sbit  PR8_0_bit at PR8.B0;

    // PR9 bits
    const register unsigned short int PR9_15 = 15;
    sbit  PR9_15_bit at PR9.B15;
    const register unsigned short int PR9_14 = 14;
    sbit  PR9_14_bit at PR9.B14;
    const register unsigned short int PR9_13 = 13;
    sbit  PR9_13_bit at PR9.B13;
    const register unsigned short int PR9_12 = 12;
    sbit  PR9_12_bit at PR9.B12;
    const register unsigned short int PR9_11 = 11;
    sbit  PR9_11_bit at PR9.B11;
    const register unsigned short int PR9_10 = 10;
    sbit  PR9_10_bit at PR9.B10;
    const register unsigned short int PR9_9 = 9;
    sbit  PR9_9_bit at PR9.B9;
    const register unsigned short int PR9_8 = 8;
    sbit  PR9_8_bit at PR9.B8;
    const register unsigned short int PR9_7 = 7;
    sbit  PR9_7_bit at PR9.B7;
    const register unsigned short int PR9_6 = 6;
    sbit  PR9_6_bit at PR9.B6;
    const register unsigned short int PR9_5 = 5;
    sbit  PR9_5_bit at PR9.B5;
    const register unsigned short int PR9_4 = 4;
    sbit  PR9_4_bit at PR9.B4;
    const register unsigned short int PR9_3 = 3;
    sbit  PR9_3_bit at PR9.B3;
    const register unsigned short int PR9_2 = 2;
    sbit  PR9_2_bit at PR9.B2;
    const register unsigned short int PR9_1 = 1;
    sbit  PR9_1_bit at PR9.B1;
    const register unsigned short int PR9_0 = 0;
    sbit  PR9_0_bit at PR9.B0;

    // T8CON bits
    sbit  TON_T8CON_bit at T8CON.B15;
    sbit  TSIDL_T8CON_bit at T8CON.B13;
    sbit  TGATE_T8CON_bit at T8CON.B6;
    sbit  TCKPS_1_T8CON_bit at T8CON.B5;
    sbit  TCKPS_0_T8CON_bit at T8CON.B4;
    sbit  T32_T8CON_bit at T8CON.B3;
    sbit  TCS_T8CON_bit at T8CON.B1;

    // T9CON bits
    sbit  TON_T9CON_bit at T9CON.B15;
    sbit  TSIDL_T9CON_bit at T9CON.B13;
    sbit  TGATE_T9CON_bit at T9CON.B6;
    sbit  TCKPS_1_T9CON_bit at T9CON.B5;
    sbit  TCKPS_0_T9CON_bit at T9CON.B4;
    sbit  TCS_T9CON_bit at T9CON.B1;

    // IC1CON1 bits
    const register unsigned short int ICSIDL = 13;
    sbit  ICSIDL_bit at IC1CON1.B13;
    sbit  ICSIDL_IC1CON1_bit at IC1CON1.B13;
    const register unsigned short int ICTSEL_2 = 12;
    sbit  ICTSEL_2_bit at IC1CON1.B12;
    sbit  ICTSEL_2_IC1CON1_bit at IC1CON1.B12;
    const register unsigned short int ICTSEL_1 = 11;
    sbit  ICTSEL_1_bit at IC1CON1.B11;
    sbit  ICTSEL_1_IC1CON1_bit at IC1CON1.B11;
    const register unsigned short int ICTSEL_0 = 10;
    sbit  ICTSEL_0_bit at IC1CON1.B10;
    sbit  ICTSEL_0_IC1CON1_bit at IC1CON1.B10;
    const register unsigned short int ICI_1 = 6;
    sbit  ICI_1_bit at IC1CON1.B6;
    sbit  ICI_1_IC1CON1_bit at IC1CON1.B6;
    const register unsigned short int ICI_0 = 5;
    sbit  ICI_0_bit at IC1CON1.B5;
    sbit  ICI_0_IC1CON1_bit at IC1CON1.B5;
    const register unsigned short int ICOV = 4;
    sbit  ICOV_bit at IC1CON1.B4;
    sbit  ICOV_IC1CON1_bit at IC1CON1.B4;
    const register unsigned short int ICBNE = 3;
    sbit  ICBNE_bit at IC1CON1.B3;
    sbit  ICBNE_IC1CON1_bit at IC1CON1.B3;
    const register unsigned short int ICM_2 = 2;
    sbit  ICM_2_bit at IC1CON1.B2;
    sbit  ICM_2_IC1CON1_bit at IC1CON1.B2;
    const register unsigned short int ICM_1 = 1;
    sbit  ICM_1_bit at IC1CON1.B1;
    sbit  ICM_1_IC1CON1_bit at IC1CON1.B1;
    const register unsigned short int ICM_0 = 0;
    sbit  ICM_0_bit at IC1CON1.B0;
    sbit  ICM_0_IC1CON1_bit at IC1CON1.B0;

    // IC1CON2 bits
    const register unsigned short int IC32 = 8;
    sbit  IC32_bit at IC1CON2.B8;
    sbit  IC32_IC1CON2_bit at IC1CON2.B8;
    const register unsigned short int ICTRIG = 7;
    sbit  ICTRIG_bit at IC1CON2.B7;
    sbit  ICTRIG_IC1CON2_bit at IC1CON2.B7;
    const register unsigned short int TRIGSTAT = 6;
    sbit  TRIGSTAT_bit at IC1CON2.B6;
    sbit  TRIGSTAT_IC1CON2_bit at IC1CON2.B6;
    const register unsigned short int SYNCSEL_4 = 4;
    sbit  SYNCSEL_4_bit at IC1CON2.B4;
    sbit  SYNCSEL_4_IC1CON2_bit at IC1CON2.B4;
    const register unsigned short int SYNCSEL_3 = 3;
    sbit  SYNCSEL_3_bit at IC1CON2.B3;
    sbit  SYNCSEL_3_IC1CON2_bit at IC1CON2.B3;
    const register unsigned short int SYNCSEL_2 = 2;
    sbit  SYNCSEL_2_bit at IC1CON2.B2;
    sbit  SYNCSEL_2_IC1CON2_bit at IC1CON2.B2;
    const register unsigned short int SYNCSEL_1 = 1;
    sbit  SYNCSEL_1_bit at IC1CON2.B1;
    sbit  SYNCSEL_1_IC1CON2_bit at IC1CON2.B1;
    const register unsigned short int SYNCSEL_0 = 0;
    sbit  SYNCSEL_0_bit at IC1CON2.B0;
    sbit  SYNCSEL_0_IC1CON2_bit at IC1CON2.B0;

    // IC1BUF bits
    const register unsigned short int IC1BUF_15 = 15;
    sbit  IC1BUF_15_bit at IC1BUF.B15;
    const register unsigned short int IC1BUF_14 = 14;
    sbit  IC1BUF_14_bit at IC1BUF.B14;
    const register unsigned short int IC1BUF_13 = 13;
    sbit  IC1BUF_13_bit at IC1BUF.B13;
    const register unsigned short int IC1BUF_12 = 12;
    sbit  IC1BUF_12_bit at IC1BUF.B12;
    const register unsigned short int IC1BUF_11 = 11;
    sbit  IC1BUF_11_bit at IC1BUF.B11;
    const register unsigned short int IC1BUF_10 = 10;
    sbit  IC1BUF_10_bit at IC1BUF.B10;
    const register unsigned short int IC1BUF_9 = 9;
    sbit  IC1BUF_9_bit at IC1BUF.B9;
    const register unsigned short int IC1BUF_8 = 8;
    sbit  IC1BUF_8_bit at IC1BUF.B8;
    const register unsigned short int IC1BUF_7 = 7;
    sbit  IC1BUF_7_bit at IC1BUF.B7;
    const register unsigned short int IC1BUF_6 = 6;
    sbit  IC1BUF_6_bit at IC1BUF.B6;
    const register unsigned short int IC1BUF_5 = 5;
    sbit  IC1BUF_5_bit at IC1BUF.B5;
    const register unsigned short int IC1BUF_4 = 4;
    sbit  IC1BUF_4_bit at IC1BUF.B4;
    const register unsigned short int IC1BUF_3 = 3;
    sbit  IC1BUF_3_bit at IC1BUF.B3;
    const register unsigned short int IC1BUF_2 = 2;
    sbit  IC1BUF_2_bit at IC1BUF.B2;
    const register unsigned short int IC1BUF_1 = 1;
    sbit  IC1BUF_1_bit at IC1BUF.B1;
    const register unsigned short int IC1BUF_0 = 0;
    sbit  IC1BUF_0_bit at IC1BUF.B0;

    // IC1TMR bits
    const register unsigned short int IC1TMR_15 = 15;
    sbit  IC1TMR_15_bit at IC1TMR.B15;
    const register unsigned short int IC1TMR_14 = 14;
    sbit  IC1TMR_14_bit at IC1TMR.B14;
    const register unsigned short int IC1TMR_13 = 13;
    sbit  IC1TMR_13_bit at IC1TMR.B13;
    const register unsigned short int IC1TMR_12 = 12;
    sbit  IC1TMR_12_bit at IC1TMR.B12;
    const register unsigned short int IC1TMR_11 = 11;
    sbit  IC1TMR_11_bit at IC1TMR.B11;
    const register unsigned short int IC1TMR_10 = 10;
    sbit  IC1TMR_10_bit at IC1TMR.B10;
    const register unsigned short int IC1TMR_9 = 9;
    sbit  IC1TMR_9_bit at IC1TMR.B9;
    const register unsigned short int IC1TMR_8 = 8;
    sbit  IC1TMR_8_bit at IC1TMR.B8;
    const register unsigned short int IC1TMR_7 = 7;
    sbit  IC1TMR_7_bit at IC1TMR.B7;
    const register unsigned short int IC1TMR_6 = 6;
    sbit  IC1TMR_6_bit at IC1TMR.B6;
    const register unsigned short int IC1TMR_5 = 5;
    sbit  IC1TMR_5_bit at IC1TMR.B5;
    const register unsigned short int IC1TMR_4 = 4;
    sbit  IC1TMR_4_bit at IC1TMR.B4;
    const register unsigned short int IC1TMR_3 = 3;
    sbit  IC1TMR_3_bit at IC1TMR.B3;
    const register unsigned short int IC1TMR_2 = 2;
    sbit  IC1TMR_2_bit at IC1TMR.B2;
    const register unsigned short int IC1TMR_1 = 1;
    sbit  IC1TMR_1_bit at IC1TMR.B1;
    const register unsigned short int IC1TMR_0 = 0;
    sbit  IC1TMR_0_bit at IC1TMR.B0;

    // IC2CON1 bits
    sbit  ICSIDL_IC2CON1_bit at IC2CON1.B13;
    sbit  ICTSEL_2_IC2CON1_bit at IC2CON1.B12;
    sbit  ICTSEL_1_IC2CON1_bit at IC2CON1.B11;
    sbit  ICTSEL_0_IC2CON1_bit at IC2CON1.B10;
    sbit  ICI_1_IC2CON1_bit at IC2CON1.B6;
    sbit  ICI_0_IC2CON1_bit at IC2CON1.B5;
    sbit  ICOV_IC2CON1_bit at IC2CON1.B4;
    sbit  ICBNE_IC2CON1_bit at IC2CON1.B3;
    sbit  ICM_2_IC2CON1_bit at IC2CON1.B2;
    sbit  ICM_1_IC2CON1_bit at IC2CON1.B1;
    sbit  ICM_0_IC2CON1_bit at IC2CON1.B0;

    // IC2CON2 bits
    sbit  IC32_IC2CON2_bit at IC2CON2.B8;
    sbit  ICTRIG_IC2CON2_bit at IC2CON2.B7;
    sbit  TRIGSTAT_IC2CON2_bit at IC2CON2.B6;
    sbit  SYNCSEL_4_IC2CON2_bit at IC2CON2.B4;
    sbit  SYNCSEL_3_IC2CON2_bit at IC2CON2.B3;
    sbit  SYNCSEL_2_IC2CON2_bit at IC2CON2.B2;
    sbit  SYNCSEL_1_IC2CON2_bit at IC2CON2.B1;
    sbit  SYNCSEL_0_IC2CON2_bit at IC2CON2.B0;

    // IC2BUF bits
    const register unsigned short int IC2BUF_15 = 15;
    sbit  IC2BUF_15_bit at IC2BUF.B15;
    const register unsigned short int IC2BUF_14 = 14;
    sbit  IC2BUF_14_bit at IC2BUF.B14;
    const register unsigned short int IC2BUF_13 = 13;
    sbit  IC2BUF_13_bit at IC2BUF.B13;
    const register unsigned short int IC2BUF_12 = 12;
    sbit  IC2BUF_12_bit at IC2BUF.B12;
    const register unsigned short int IC2BUF_11 = 11;
    sbit  IC2BUF_11_bit at IC2BUF.B11;
    const register unsigned short int IC2BUF_10 = 10;
    sbit  IC2BUF_10_bit at IC2BUF.B10;
    const register unsigned short int IC2BUF_9 = 9;
    sbit  IC2BUF_9_bit at IC2BUF.B9;
    const register unsigned short int IC2BUF_8 = 8;
    sbit  IC2BUF_8_bit at IC2BUF.B8;
    const register unsigned short int IC2BUF_7 = 7;
    sbit  IC2BUF_7_bit at IC2BUF.B7;
    const register unsigned short int IC2BUF_6 = 6;
    sbit  IC2BUF_6_bit at IC2BUF.B6;
    const register unsigned short int IC2BUF_5 = 5;
    sbit  IC2BUF_5_bit at IC2BUF.B5;
    const register unsigned short int IC2BUF_4 = 4;
    sbit  IC2BUF_4_bit at IC2BUF.B4;
    const register unsigned short int IC2BUF_3 = 3;
    sbit  IC2BUF_3_bit at IC2BUF.B3;
    const register unsigned short int IC2BUF_2 = 2;
    sbit  IC2BUF_2_bit at IC2BUF.B2;
    const register unsigned short int IC2BUF_1 = 1;
    sbit  IC2BUF_1_bit at IC2BUF.B1;
    const register unsigned short int IC2BUF_0 = 0;
    sbit  IC2BUF_0_bit at IC2BUF.B0;

    // IC2TMR bits
    const register unsigned short int IC2TMR_15 = 15;
    sbit  IC2TMR_15_bit at IC2TMR.B15;
    const register unsigned short int IC2TMR_14 = 14;
    sbit  IC2TMR_14_bit at IC2TMR.B14;
    const register unsigned short int IC2TMR_13 = 13;
    sbit  IC2TMR_13_bit at IC2TMR.B13;
    const register unsigned short int IC2TMR_12 = 12;
    sbit  IC2TMR_12_bit at IC2TMR.B12;
    const register unsigned short int IC2TMR_11 = 11;
    sbit  IC2TMR_11_bit at IC2TMR.B11;
    const register unsigned short int IC2TMR_10 = 10;
    sbit  IC2TMR_10_bit at IC2TMR.B10;
    const register unsigned short int IC2TMR_9 = 9;
    sbit  IC2TMR_9_bit at IC2TMR.B9;
    const register unsigned short int IC2TMR_8 = 8;
    sbit  IC2TMR_8_bit at IC2TMR.B8;
    const register unsigned short int IC2TMR_7 = 7;
    sbit  IC2TMR_7_bit at IC2TMR.B7;
    const register unsigned short int IC2TMR_6 = 6;
    sbit  IC2TMR_6_bit at IC2TMR.B6;
    const register unsigned short int IC2TMR_5 = 5;
    sbit  IC2TMR_5_bit at IC2TMR.B5;
    const register unsigned short int IC2TMR_4 = 4;
    sbit  IC2TMR_4_bit at IC2TMR.B4;
    const register unsigned short int IC2TMR_3 = 3;
    sbit  IC2TMR_3_bit at IC2TMR.B3;
    const register unsigned short int IC2TMR_2 = 2;
    sbit  IC2TMR_2_bit at IC2TMR.B2;
    const register unsigned short int IC2TMR_1 = 1;
    sbit  IC2TMR_1_bit at IC2TMR.B1;
    const register unsigned short int IC2TMR_0 = 0;
    sbit  IC2TMR_0_bit at IC2TMR.B0;

    // IC3CON1 bits
    sbit  ICSIDL_IC3CON1_bit at IC3CON1.B13;
    sbit  ICTSEL_2_IC3CON1_bit at IC3CON1.B12;
    sbit  ICTSEL_1_IC3CON1_bit at IC3CON1.B11;
    sbit  ICTSEL_0_IC3CON1_bit at IC3CON1.B10;
    sbit  ICI_1_IC3CON1_bit at IC3CON1.B6;
    sbit  ICI_0_IC3CON1_bit at IC3CON1.B5;
    sbit  ICOV_IC3CON1_bit at IC3CON1.B4;
    sbit  ICBNE_IC3CON1_bit at IC3CON1.B3;
    sbit  ICM_2_IC3CON1_bit at IC3CON1.B2;
    sbit  ICM_1_IC3CON1_bit at IC3CON1.B1;
    sbit  ICM_0_IC3CON1_bit at IC3CON1.B0;

    // IC3CON2 bits
    sbit  IC32_IC3CON2_bit at IC3CON2.B8;
    sbit  ICTRIG_IC3CON2_bit at IC3CON2.B7;
    sbit  TRIGSTAT_IC3CON2_bit at IC3CON2.B6;
    sbit  SYNCSEL_4_IC3CON2_bit at IC3CON2.B4;
    sbit  SYNCSEL_3_IC3CON2_bit at IC3CON2.B3;
    sbit  SYNCSEL_2_IC3CON2_bit at IC3CON2.B2;
    sbit  SYNCSEL_1_IC3CON2_bit at IC3CON2.B1;
    sbit  SYNCSEL_0_IC3CON2_bit at IC3CON2.B0;

    // IC3BUF bits
    const register unsigned short int IC3BUF_15 = 15;
    sbit  IC3BUF_15_bit at IC3BUF.B15;
    const register unsigned short int IC3BUF_14 = 14;
    sbit  IC3BUF_14_bit at IC3BUF.B14;
    const register unsigned short int IC3BUF_13 = 13;
    sbit  IC3BUF_13_bit at IC3BUF.B13;
    const register unsigned short int IC3BUF_12 = 12;
    sbit  IC3BUF_12_bit at IC3BUF.B12;
    const register unsigned short int IC3BUF_11 = 11;
    sbit  IC3BUF_11_bit at IC3BUF.B11;
    const register unsigned short int IC3BUF_10 = 10;
    sbit  IC3BUF_10_bit at IC3BUF.B10;
    const register unsigned short int IC3BUF_9 = 9;
    sbit  IC3BUF_9_bit at IC3BUF.B9;
    const register unsigned short int IC3BUF_8 = 8;
    sbit  IC3BUF_8_bit at IC3BUF.B8;
    const register unsigned short int IC3BUF_7 = 7;
    sbit  IC3BUF_7_bit at IC3BUF.B7;
    const register unsigned short int IC3BUF_6 = 6;
    sbit  IC3BUF_6_bit at IC3BUF.B6;
    const register unsigned short int IC3BUF_5 = 5;
    sbit  IC3BUF_5_bit at IC3BUF.B5;
    const register unsigned short int IC3BUF_4 = 4;
    sbit  IC3BUF_4_bit at IC3BUF.B4;
    const register unsigned short int IC3BUF_3 = 3;
    sbit  IC3BUF_3_bit at IC3BUF.B3;
    const register unsigned short int IC3BUF_2 = 2;
    sbit  IC3BUF_2_bit at IC3BUF.B2;
    const register unsigned short int IC3BUF_1 = 1;
    sbit  IC3BUF_1_bit at IC3BUF.B1;
    const register unsigned short int IC3BUF_0 = 0;
    sbit  IC3BUF_0_bit at IC3BUF.B0;

    // IC3TMR bits
    const register unsigned short int IC3TMR_15 = 15;
    sbit  IC3TMR_15_bit at IC3TMR.B15;
    const register unsigned short int IC3TMR_14 = 14;
    sbit  IC3TMR_14_bit at IC3TMR.B14;
    const register unsigned short int IC3TMR_13 = 13;
    sbit  IC3TMR_13_bit at IC3TMR.B13;
    const register unsigned short int IC3TMR_12 = 12;
    sbit  IC3TMR_12_bit at IC3TMR.B12;
    const register unsigned short int IC3TMR_11 = 11;
    sbit  IC3TMR_11_bit at IC3TMR.B11;
    const register unsigned short int IC3TMR_10 = 10;
    sbit  IC3TMR_10_bit at IC3TMR.B10;
    const register unsigned short int IC3TMR_9 = 9;
    sbit  IC3TMR_9_bit at IC3TMR.B9;
    const register unsigned short int IC3TMR_8 = 8;
    sbit  IC3TMR_8_bit at IC3TMR.B8;
    const register unsigned short int IC3TMR_7 = 7;
    sbit  IC3TMR_7_bit at IC3TMR.B7;
    const register unsigned short int IC3TMR_6 = 6;
    sbit  IC3TMR_6_bit at IC3TMR.B6;
    const register unsigned short int IC3TMR_5 = 5;
    sbit  IC3TMR_5_bit at IC3TMR.B5;
    const register unsigned short int IC3TMR_4 = 4;
    sbit  IC3TMR_4_bit at IC3TMR.B4;
    const register unsigned short int IC3TMR_3 = 3;
    sbit  IC3TMR_3_bit at IC3TMR.B3;
    const register unsigned short int IC3TMR_2 = 2;
    sbit  IC3TMR_2_bit at IC3TMR.B2;
    const register unsigned short int IC3TMR_1 = 1;
    sbit  IC3TMR_1_bit at IC3TMR.B1;
    const register unsigned short int IC3TMR_0 = 0;
    sbit  IC3TMR_0_bit at IC3TMR.B0;

    // IC4CON1 bits
    sbit  ICSIDL_IC4CON1_bit at IC4CON1.B13;
    sbit  ICTSEL_2_IC4CON1_bit at IC4CON1.B12;
    sbit  ICTSEL_1_IC4CON1_bit at IC4CON1.B11;
    sbit  ICTSEL_0_IC4CON1_bit at IC4CON1.B10;
    sbit  ICI_1_IC4CON1_bit at IC4CON1.B6;
    sbit  ICI_0_IC4CON1_bit at IC4CON1.B5;
    sbit  ICOV_IC4CON1_bit at IC4CON1.B4;
    sbit  ICBNE_IC4CON1_bit at IC4CON1.B3;
    sbit  ICM_2_IC4CON1_bit at IC4CON1.B2;
    sbit  ICM_1_IC4CON1_bit at IC4CON1.B1;
    sbit  ICM_0_IC4CON1_bit at IC4CON1.B0;

    // IC4CON2 bits
    sbit  IC32_IC4CON2_bit at IC4CON2.B8;
    sbit  ICTRIG_IC4CON2_bit at IC4CON2.B7;
    sbit  TRIGSTAT_IC4CON2_bit at IC4CON2.B6;
    sbit  SYNCSEL_4_IC4CON2_bit at IC4CON2.B4;
    sbit  SYNCSEL_3_IC4CON2_bit at IC4CON2.B3;
    sbit  SYNCSEL_2_IC4CON2_bit at IC4CON2.B2;
    sbit  SYNCSEL_1_IC4CON2_bit at IC4CON2.B1;
    sbit  SYNCSEL_0_IC4CON2_bit at IC4CON2.B0;

    // IC4BUF bits
    const register unsigned short int IC4BUF_15 = 15;
    sbit  IC4BUF_15_bit at IC4BUF.B15;
    const register unsigned short int IC4BUF_14 = 14;
    sbit  IC4BUF_14_bit at IC4BUF.B14;
    const register unsigned short int IC4BUF_13 = 13;
    sbit  IC4BUF_13_bit at IC4BUF.B13;
    const register unsigned short int IC4BUF_12 = 12;
    sbit  IC4BUF_12_bit at IC4BUF.B12;
    const register unsigned short int IC4BUF_11 = 11;
    sbit  IC4BUF_11_bit at IC4BUF.B11;
    const register unsigned short int IC4BUF_10 = 10;
    sbit  IC4BUF_10_bit at IC4BUF.B10;
    const register unsigned short int IC4BUF_9 = 9;
    sbit  IC4BUF_9_bit at IC4BUF.B9;
    const register unsigned short int IC4BUF_8 = 8;
    sbit  IC4BUF_8_bit at IC4BUF.B8;
    const register unsigned short int IC4BUF_7 = 7;
    sbit  IC4BUF_7_bit at IC4BUF.B7;
    const register unsigned short int IC4BUF_6 = 6;
    sbit  IC4BUF_6_bit at IC4BUF.B6;
    const register unsigned short int IC4BUF_5 = 5;
    sbit  IC4BUF_5_bit at IC4BUF.B5;
    const register unsigned short int IC4BUF_4 = 4;
    sbit  IC4BUF_4_bit at IC4BUF.B4;
    const register unsigned short int IC4BUF_3 = 3;
    sbit  IC4BUF_3_bit at IC4BUF.B3;
    const register unsigned short int IC4BUF_2 = 2;
    sbit  IC4BUF_2_bit at IC4BUF.B2;
    const register unsigned short int IC4BUF_1 = 1;
    sbit  IC4BUF_1_bit at IC4BUF.B1;
    const register unsigned short int IC4BUF_0 = 0;
    sbit  IC4BUF_0_bit at IC4BUF.B0;

    // IC4TMR bits
    const register unsigned short int IC4TMR_15 = 15;
    sbit  IC4TMR_15_bit at IC4TMR.B15;
    const register unsigned short int IC4TMR_14 = 14;
    sbit  IC4TMR_14_bit at IC4TMR.B14;
    const register unsigned short int IC4TMR_13 = 13;
    sbit  IC4TMR_13_bit at IC4TMR.B13;
    const register unsigned short int IC4TMR_12 = 12;
    sbit  IC4TMR_12_bit at IC4TMR.B12;
    const register unsigned short int IC4TMR_11 = 11;
    sbit  IC4TMR_11_bit at IC4TMR.B11;
    const register unsigned short int IC4TMR_10 = 10;
    sbit  IC4TMR_10_bit at IC4TMR.B10;
    const register unsigned short int IC4TMR_9 = 9;
    sbit  IC4TMR_9_bit at IC4TMR.B9;
    const register unsigned short int IC4TMR_8 = 8;
    sbit  IC4TMR_8_bit at IC4TMR.B8;
    const register unsigned short int IC4TMR_7 = 7;
    sbit  IC4TMR_7_bit at IC4TMR.B7;
    const register unsigned short int IC4TMR_6 = 6;
    sbit  IC4TMR_6_bit at IC4TMR.B6;
    const register unsigned short int IC4TMR_5 = 5;
    sbit  IC4TMR_5_bit at IC4TMR.B5;
    const register unsigned short int IC4TMR_4 = 4;
    sbit  IC4TMR_4_bit at IC4TMR.B4;
    const register unsigned short int IC4TMR_3 = 3;
    sbit  IC4TMR_3_bit at IC4TMR.B3;
    const register unsigned short int IC4TMR_2 = 2;
    sbit  IC4TMR_2_bit at IC4TMR.B2;
    const register unsigned short int IC4TMR_1 = 1;
    sbit  IC4TMR_1_bit at IC4TMR.B1;
    const register unsigned short int IC4TMR_0 = 0;
    sbit  IC4TMR_0_bit at IC4TMR.B0;

    // IC5CON1 bits
    sbit  ICSIDL_IC5CON1_bit at IC5CON1.B13;
    sbit  ICTSEL_2_IC5CON1_bit at IC5CON1.B12;
    sbit  ICTSEL_1_IC5CON1_bit at IC5CON1.B11;
    sbit  ICTSEL_0_IC5CON1_bit at IC5CON1.B10;
    sbit  ICI_1_IC5CON1_bit at IC5CON1.B6;
    sbit  ICI_0_IC5CON1_bit at IC5CON1.B5;
    sbit  ICOV_IC5CON1_bit at IC5CON1.B4;
    sbit  ICBNE_IC5CON1_bit at IC5CON1.B3;
    sbit  ICM_2_IC5CON1_bit at IC5CON1.B2;
    sbit  ICM_1_IC5CON1_bit at IC5CON1.B1;
    sbit  ICM_0_IC5CON1_bit at IC5CON1.B0;

    // IC5CON2 bits
    sbit  IC32_IC5CON2_bit at IC5CON2.B8;
    sbit  ICTRIG_IC5CON2_bit at IC5CON2.B7;
    sbit  TRIGSTAT_IC5CON2_bit at IC5CON2.B6;
    sbit  SYNCSEL_4_IC5CON2_bit at IC5CON2.B4;
    sbit  SYNCSEL_3_IC5CON2_bit at IC5CON2.B3;
    sbit  SYNCSEL_2_IC5CON2_bit at IC5CON2.B2;
    sbit  SYNCSEL_1_IC5CON2_bit at IC5CON2.B1;
    sbit  SYNCSEL_0_IC5CON2_bit at IC5CON2.B0;

    // IC5BUF bits
    const register unsigned short int IC5BUF_15 = 15;
    sbit  IC5BUF_15_bit at IC5BUF.B15;
    const register unsigned short int IC5BUF_14 = 14;
    sbit  IC5BUF_14_bit at IC5BUF.B14;
    const register unsigned short int IC5BUF_13 = 13;
    sbit  IC5BUF_13_bit at IC5BUF.B13;
    const register unsigned short int IC5BUF_12 = 12;
    sbit  IC5BUF_12_bit at IC5BUF.B12;
    const register unsigned short int IC5BUF_11 = 11;
    sbit  IC5BUF_11_bit at IC5BUF.B11;
    const register unsigned short int IC5BUF_10 = 10;
    sbit  IC5BUF_10_bit at IC5BUF.B10;
    const register unsigned short int IC5BUF_9 = 9;
    sbit  IC5BUF_9_bit at IC5BUF.B9;
    const register unsigned short int IC5BUF_8 = 8;
    sbit  IC5BUF_8_bit at IC5BUF.B8;
    const register unsigned short int IC5BUF_7 = 7;
    sbit  IC5BUF_7_bit at IC5BUF.B7;
    const register unsigned short int IC5BUF_6 = 6;
    sbit  IC5BUF_6_bit at IC5BUF.B6;
    const register unsigned short int IC5BUF_5 = 5;
    sbit  IC5BUF_5_bit at IC5BUF.B5;
    const register unsigned short int IC5BUF_4 = 4;
    sbit  IC5BUF_4_bit at IC5BUF.B4;
    const register unsigned short int IC5BUF_3 = 3;
    sbit  IC5BUF_3_bit at IC5BUF.B3;
    const register unsigned short int IC5BUF_2 = 2;
    sbit  IC5BUF_2_bit at IC5BUF.B2;
    const register unsigned short int IC5BUF_1 = 1;
    sbit  IC5BUF_1_bit at IC5BUF.B1;
    const register unsigned short int IC5BUF_0 = 0;
    sbit  IC5BUF_0_bit at IC5BUF.B0;

    // IC5TMR bits
    const register unsigned short int IC5TMR_15 = 15;
    sbit  IC5TMR_15_bit at IC5TMR.B15;
    const register unsigned short int IC5TMR_14 = 14;
    sbit  IC5TMR_14_bit at IC5TMR.B14;
    const register unsigned short int IC5TMR_13 = 13;
    sbit  IC5TMR_13_bit at IC5TMR.B13;
    const register unsigned short int IC5TMR_12 = 12;
    sbit  IC5TMR_12_bit at IC5TMR.B12;
    const register unsigned short int IC5TMR_11 = 11;
    sbit  IC5TMR_11_bit at IC5TMR.B11;
    const register unsigned short int IC5TMR_10 = 10;
    sbit  IC5TMR_10_bit at IC5TMR.B10;
    const register unsigned short int IC5TMR_9 = 9;
    sbit  IC5TMR_9_bit at IC5TMR.B9;
    const register unsigned short int IC5TMR_8 = 8;
    sbit  IC5TMR_8_bit at IC5TMR.B8;
    const register unsigned short int IC5TMR_7 = 7;
    sbit  IC5TMR_7_bit at IC5TMR.B7;
    const register unsigned short int IC5TMR_6 = 6;
    sbit  IC5TMR_6_bit at IC5TMR.B6;
    const register unsigned short int IC5TMR_5 = 5;
    sbit  IC5TMR_5_bit at IC5TMR.B5;
    const register unsigned short int IC5TMR_4 = 4;
    sbit  IC5TMR_4_bit at IC5TMR.B4;
    const register unsigned short int IC5TMR_3 = 3;
    sbit  IC5TMR_3_bit at IC5TMR.B3;
    const register unsigned short int IC5TMR_2 = 2;
    sbit  IC5TMR_2_bit at IC5TMR.B2;
    const register unsigned short int IC5TMR_1 = 1;
    sbit  IC5TMR_1_bit at IC5TMR.B1;
    const register unsigned short int IC5TMR_0 = 0;
    sbit  IC5TMR_0_bit at IC5TMR.B0;

    // IC6CON1 bits
    sbit  ICSIDL_IC6CON1_bit at IC6CON1.B13;
    sbit  ICTSEL_2_IC6CON1_bit at IC6CON1.B12;
    sbit  ICTSEL_1_IC6CON1_bit at IC6CON1.B11;
    sbit  ICTSEL_0_IC6CON1_bit at IC6CON1.B10;
    sbit  ICI_1_IC6CON1_bit at IC6CON1.B6;
    sbit  ICI_0_IC6CON1_bit at IC6CON1.B5;
    sbit  ICOV_IC6CON1_bit at IC6CON1.B4;
    sbit  ICBNE_IC6CON1_bit at IC6CON1.B3;
    sbit  ICM_2_IC6CON1_bit at IC6CON1.B2;
    sbit  ICM_1_IC6CON1_bit at IC6CON1.B1;
    sbit  ICM_0_IC6CON1_bit at IC6CON1.B0;

    // IC6CON2 bits
    sbit  IC32_IC6CON2_bit at IC6CON2.B8;
    sbit  ICTRIG_IC6CON2_bit at IC6CON2.B7;
    sbit  TRIGSTAT_IC6CON2_bit at IC6CON2.B6;
    sbit  SYNCSEL_4_IC6CON2_bit at IC6CON2.B4;
    sbit  SYNCSEL_3_IC6CON2_bit at IC6CON2.B3;
    sbit  SYNCSEL_2_IC6CON2_bit at IC6CON2.B2;
    sbit  SYNCSEL_1_IC6CON2_bit at IC6CON2.B1;
    sbit  SYNCSEL_0_IC6CON2_bit at IC6CON2.B0;

    // IC6BUF bits
    const register unsigned short int IC6BUF_15 = 15;
    sbit  IC6BUF_15_bit at IC6BUF.B15;
    const register unsigned short int IC6BUF_14 = 14;
    sbit  IC6BUF_14_bit at IC6BUF.B14;
    const register unsigned short int IC6BUF_13 = 13;
    sbit  IC6BUF_13_bit at IC6BUF.B13;
    const register unsigned short int IC6BUF_12 = 12;
    sbit  IC6BUF_12_bit at IC6BUF.B12;
    const register unsigned short int IC6BUF_11 = 11;
    sbit  IC6BUF_11_bit at IC6BUF.B11;
    const register unsigned short int IC6BUF_10 = 10;
    sbit  IC6BUF_10_bit at IC6BUF.B10;
    const register unsigned short int IC6BUF_9 = 9;
    sbit  IC6BUF_9_bit at IC6BUF.B9;
    const register unsigned short int IC6BUF_8 = 8;
    sbit  IC6BUF_8_bit at IC6BUF.B8;
    const register unsigned short int IC6BUF_7 = 7;
    sbit  IC6BUF_7_bit at IC6BUF.B7;
    const register unsigned short int IC6BUF_6 = 6;
    sbit  IC6BUF_6_bit at IC6BUF.B6;
    const register unsigned short int IC6BUF_5 = 5;
    sbit  IC6BUF_5_bit at IC6BUF.B5;
    const register unsigned short int IC6BUF_4 = 4;
    sbit  IC6BUF_4_bit at IC6BUF.B4;
    const register unsigned short int IC6BUF_3 = 3;
    sbit  IC6BUF_3_bit at IC6BUF.B3;
    const register unsigned short int IC6BUF_2 = 2;
    sbit  IC6BUF_2_bit at IC6BUF.B2;
    const register unsigned short int IC6BUF_1 = 1;
    sbit  IC6BUF_1_bit at IC6BUF.B1;
    const register unsigned short int IC6BUF_0 = 0;
    sbit  IC6BUF_0_bit at IC6BUF.B0;

    // IC6TMR bits
    const register unsigned short int IC6TMR_15 = 15;
    sbit  IC6TMR_15_bit at IC6TMR.B15;
    const register unsigned short int IC6TMR_14 = 14;
    sbit  IC6TMR_14_bit at IC6TMR.B14;
    const register unsigned short int IC6TMR_13 = 13;
    sbit  IC6TMR_13_bit at IC6TMR.B13;
    const register unsigned short int IC6TMR_12 = 12;
    sbit  IC6TMR_12_bit at IC6TMR.B12;
    const register unsigned short int IC6TMR_11 = 11;
    sbit  IC6TMR_11_bit at IC6TMR.B11;
    const register unsigned short int IC6TMR_10 = 10;
    sbit  IC6TMR_10_bit at IC6TMR.B10;
    const register unsigned short int IC6TMR_9 = 9;
    sbit  IC6TMR_9_bit at IC6TMR.B9;
    const register unsigned short int IC6TMR_8 = 8;
    sbit  IC6TMR_8_bit at IC6TMR.B8;
    const register unsigned short int IC6TMR_7 = 7;
    sbit  IC6TMR_7_bit at IC6TMR.B7;
    const register unsigned short int IC6TMR_6 = 6;
    sbit  IC6TMR_6_bit at IC6TMR.B6;
    const register unsigned short int IC6TMR_5 = 5;
    sbit  IC6TMR_5_bit at IC6TMR.B5;
    const register unsigned short int IC6TMR_4 = 4;
    sbit  IC6TMR_4_bit at IC6TMR.B4;
    const register unsigned short int IC6TMR_3 = 3;
    sbit  IC6TMR_3_bit at IC6TMR.B3;
    const register unsigned short int IC6TMR_2 = 2;
    sbit  IC6TMR_2_bit at IC6TMR.B2;
    const register unsigned short int IC6TMR_1 = 1;
    sbit  IC6TMR_1_bit at IC6TMR.B1;
    const register unsigned short int IC6TMR_0 = 0;
    sbit  IC6TMR_0_bit at IC6TMR.B0;

    // IC7CON1 bits
    sbit  ICSIDL_IC7CON1_bit at IC7CON1.B13;
    sbit  ICTSEL_2_IC7CON1_bit at IC7CON1.B12;
    sbit  ICTSEL_1_IC7CON1_bit at IC7CON1.B11;
    sbit  ICTSEL_0_IC7CON1_bit at IC7CON1.B10;
    sbit  ICI_1_IC7CON1_bit at IC7CON1.B6;
    sbit  ICI_0_IC7CON1_bit at IC7CON1.B5;
    sbit  ICOV_IC7CON1_bit at IC7CON1.B4;
    sbit  ICBNE_IC7CON1_bit at IC7CON1.B3;
    sbit  ICM_2_IC7CON1_bit at IC7CON1.B2;
    sbit  ICM_1_IC7CON1_bit at IC7CON1.B1;
    sbit  ICM_0_IC7CON1_bit at IC7CON1.B0;

    // IC7CON2 bits
    sbit  IC32_IC7CON2_bit at IC7CON2.B8;
    sbit  ICTRIG_IC7CON2_bit at IC7CON2.B7;
    sbit  TRIGSTAT_IC7CON2_bit at IC7CON2.B6;
    sbit  SYNCSEL_4_IC7CON2_bit at IC7CON2.B4;
    sbit  SYNCSEL_3_IC7CON2_bit at IC7CON2.B3;
    sbit  SYNCSEL_2_IC7CON2_bit at IC7CON2.B2;
    sbit  SYNCSEL_1_IC7CON2_bit at IC7CON2.B1;
    sbit  SYNCSEL_0_IC7CON2_bit at IC7CON2.B0;

    // IC7BUF bits
    const register unsigned short int IC7BUF_15 = 15;
    sbit  IC7BUF_15_bit at IC7BUF.B15;
    const register unsigned short int IC7BUF_14 = 14;
    sbit  IC7BUF_14_bit at IC7BUF.B14;
    const register unsigned short int IC7BUF_13 = 13;
    sbit  IC7BUF_13_bit at IC7BUF.B13;
    const register unsigned short int IC7BUF_12 = 12;
    sbit  IC7BUF_12_bit at IC7BUF.B12;
    const register unsigned short int IC7BUF_11 = 11;
    sbit  IC7BUF_11_bit at IC7BUF.B11;
    const register unsigned short int IC7BUF_10 = 10;
    sbit  IC7BUF_10_bit at IC7BUF.B10;
    const register unsigned short int IC7BUF_9 = 9;
    sbit  IC7BUF_9_bit at IC7BUF.B9;
    const register unsigned short int IC7BUF_8 = 8;
    sbit  IC7BUF_8_bit at IC7BUF.B8;
    const register unsigned short int IC7BUF_7 = 7;
    sbit  IC7BUF_7_bit at IC7BUF.B7;
    const register unsigned short int IC7BUF_6 = 6;
    sbit  IC7BUF_6_bit at IC7BUF.B6;
    const register unsigned short int IC7BUF_5 = 5;
    sbit  IC7BUF_5_bit at IC7BUF.B5;
    const register unsigned short int IC7BUF_4 = 4;
    sbit  IC7BUF_4_bit at IC7BUF.B4;
    const register unsigned short int IC7BUF_3 = 3;
    sbit  IC7BUF_3_bit at IC7BUF.B3;
    const register unsigned short int IC7BUF_2 = 2;
    sbit  IC7BUF_2_bit at IC7BUF.B2;
    const register unsigned short int IC7BUF_1 = 1;
    sbit  IC7BUF_1_bit at IC7BUF.B1;
    const register unsigned short int IC7BUF_0 = 0;
    sbit  IC7BUF_0_bit at IC7BUF.B0;

    // IC7TMR bits
    const register unsigned short int IC7TMR_15 = 15;
    sbit  IC7TMR_15_bit at IC7TMR.B15;
    const register unsigned short int IC7TMR_14 = 14;
    sbit  IC7TMR_14_bit at IC7TMR.B14;
    const register unsigned short int IC7TMR_13 = 13;
    sbit  IC7TMR_13_bit at IC7TMR.B13;
    const register unsigned short int IC7TMR_12 = 12;
    sbit  IC7TMR_12_bit at IC7TMR.B12;
    const register unsigned short int IC7TMR_11 = 11;
    sbit  IC7TMR_11_bit at IC7TMR.B11;
    const register unsigned short int IC7TMR_10 = 10;
    sbit  IC7TMR_10_bit at IC7TMR.B10;
    const register unsigned short int IC7TMR_9 = 9;
    sbit  IC7TMR_9_bit at IC7TMR.B9;
    const register unsigned short int IC7TMR_8 = 8;
    sbit  IC7TMR_8_bit at IC7TMR.B8;
    const register unsigned short int IC7TMR_7 = 7;
    sbit  IC7TMR_7_bit at IC7TMR.B7;
    const register unsigned short int IC7TMR_6 = 6;
    sbit  IC7TMR_6_bit at IC7TMR.B6;
    const register unsigned short int IC7TMR_5 = 5;
    sbit  IC7TMR_5_bit at IC7TMR.B5;
    const register unsigned short int IC7TMR_4 = 4;
    sbit  IC7TMR_4_bit at IC7TMR.B4;
    const register unsigned short int IC7TMR_3 = 3;
    sbit  IC7TMR_3_bit at IC7TMR.B3;
    const register unsigned short int IC7TMR_2 = 2;
    sbit  IC7TMR_2_bit at IC7TMR.B2;
    const register unsigned short int IC7TMR_1 = 1;
    sbit  IC7TMR_1_bit at IC7TMR.B1;
    const register unsigned short int IC7TMR_0 = 0;
    sbit  IC7TMR_0_bit at IC7TMR.B0;

    // IC8CON1 bits
    sbit  ICSIDL_IC8CON1_bit at IC8CON1.B13;
    sbit  ICTSEL_2_IC8CON1_bit at IC8CON1.B12;
    sbit  ICTSEL_1_IC8CON1_bit at IC8CON1.B11;
    sbit  ICTSEL_0_IC8CON1_bit at IC8CON1.B10;
    sbit  ICI_1_IC8CON1_bit at IC8CON1.B6;
    sbit  ICI_0_IC8CON1_bit at IC8CON1.B5;
    sbit  ICOV_IC8CON1_bit at IC8CON1.B4;
    sbit  ICBNE_IC8CON1_bit at IC8CON1.B3;
    sbit  ICM_2_IC8CON1_bit at IC8CON1.B2;
    sbit  ICM_1_IC8CON1_bit at IC8CON1.B1;
    sbit  ICM_0_IC8CON1_bit at IC8CON1.B0;

    // IC8CON2 bits
    sbit  IC32_IC8CON2_bit at IC8CON2.B8;
    sbit  ICTRIG_IC8CON2_bit at IC8CON2.B7;
    sbit  TRIGSTAT_IC8CON2_bit at IC8CON2.B6;
    sbit  SYNCSEL_4_IC8CON2_bit at IC8CON2.B4;
    sbit  SYNCSEL_3_IC8CON2_bit at IC8CON2.B3;
    sbit  SYNCSEL_2_IC8CON2_bit at IC8CON2.B2;
    sbit  SYNCSEL_1_IC8CON2_bit at IC8CON2.B1;
    sbit  SYNCSEL_0_IC8CON2_bit at IC8CON2.B0;

    // IC8BUF bits
    const register unsigned short int IC8BUF_15 = 15;
    sbit  IC8BUF_15_bit at IC8BUF.B15;
    const register unsigned short int IC8BUF_14 = 14;
    sbit  IC8BUF_14_bit at IC8BUF.B14;
    const register unsigned short int IC8BUF_13 = 13;
    sbit  IC8BUF_13_bit at IC8BUF.B13;
    const register unsigned short int IC8BUF_12 = 12;
    sbit  IC8BUF_12_bit at IC8BUF.B12;
    const register unsigned short int IC8BUF_11 = 11;
    sbit  IC8BUF_11_bit at IC8BUF.B11;
    const register unsigned short int IC8BUF_10 = 10;
    sbit  IC8BUF_10_bit at IC8BUF.B10;
    const register unsigned short int IC8BUF_9 = 9;
    sbit  IC8BUF_9_bit at IC8BUF.B9;
    const register unsigned short int IC8BUF_8 = 8;
    sbit  IC8BUF_8_bit at IC8BUF.B8;
    const register unsigned short int IC8BUF_7 = 7;
    sbit  IC8BUF_7_bit at IC8BUF.B7;
    const register unsigned short int IC8BUF_6 = 6;
    sbit  IC8BUF_6_bit at IC8BUF.B6;
    const register unsigned short int IC8BUF_5 = 5;
    sbit  IC8BUF_5_bit at IC8BUF.B5;
    const register unsigned short int IC8BUF_4 = 4;
    sbit  IC8BUF_4_bit at IC8BUF.B4;
    const register unsigned short int IC8BUF_3 = 3;
    sbit  IC8BUF_3_bit at IC8BUF.B3;
    const register unsigned short int IC8BUF_2 = 2;
    sbit  IC8BUF_2_bit at IC8BUF.B2;
    const register unsigned short int IC8BUF_1 = 1;
    sbit  IC8BUF_1_bit at IC8BUF.B1;
    const register unsigned short int IC8BUF_0 = 0;
    sbit  IC8BUF_0_bit at IC8BUF.B0;

    // IC8TMR bits
    const register unsigned short int IC8TMR_15 = 15;
    sbit  IC8TMR_15_bit at IC8TMR.B15;
    const register unsigned short int IC8TMR_14 = 14;
    sbit  IC8TMR_14_bit at IC8TMR.B14;
    const register unsigned short int IC8TMR_13 = 13;
    sbit  IC8TMR_13_bit at IC8TMR.B13;
    const register unsigned short int IC8TMR_12 = 12;
    sbit  IC8TMR_12_bit at IC8TMR.B12;
    const register unsigned short int IC8TMR_11 = 11;
    sbit  IC8TMR_11_bit at IC8TMR.B11;
    const register unsigned short int IC8TMR_10 = 10;
    sbit  IC8TMR_10_bit at IC8TMR.B10;
    const register unsigned short int IC8TMR_9 = 9;
    sbit  IC8TMR_9_bit at IC8TMR.B9;
    const register unsigned short int IC8TMR_8 = 8;
    sbit  IC8TMR_8_bit at IC8TMR.B8;
    const register unsigned short int IC8TMR_7 = 7;
    sbit  IC8TMR_7_bit at IC8TMR.B7;
    const register unsigned short int IC8TMR_6 = 6;
    sbit  IC8TMR_6_bit at IC8TMR.B6;
    const register unsigned short int IC8TMR_5 = 5;
    sbit  IC8TMR_5_bit at IC8TMR.B5;
    const register unsigned short int IC8TMR_4 = 4;
    sbit  IC8TMR_4_bit at IC8TMR.B4;
    const register unsigned short int IC8TMR_3 = 3;
    sbit  IC8TMR_3_bit at IC8TMR.B3;
    const register unsigned short int IC8TMR_2 = 2;
    sbit  IC8TMR_2_bit at IC8TMR.B2;
    const register unsigned short int IC8TMR_1 = 1;
    sbit  IC8TMR_1_bit at IC8TMR.B1;
    const register unsigned short int IC8TMR_0 = 0;
    sbit  IC8TMR_0_bit at IC8TMR.B0;

    // IC9CON1 bits
    sbit  ICSIDL_IC9CON1_bit at IC9CON1.B13;
    sbit  ICTSEL_2_IC9CON1_bit at IC9CON1.B12;
    sbit  ICTSEL_1_IC9CON1_bit at IC9CON1.B11;
    sbit  ICTSEL_0_IC9CON1_bit at IC9CON1.B10;
    sbit  ICI_1_IC9CON1_bit at IC9CON1.B6;
    sbit  ICI_0_IC9CON1_bit at IC9CON1.B5;
    sbit  ICOV_IC9CON1_bit at IC9CON1.B4;
    sbit  ICBNE_IC9CON1_bit at IC9CON1.B3;
    sbit  ICM_2_IC9CON1_bit at IC9CON1.B2;
    sbit  ICM_1_IC9CON1_bit at IC9CON1.B1;
    sbit  ICM_0_IC9CON1_bit at IC9CON1.B0;

    // IC9CON2 bits
    sbit  IC32_IC9CON2_bit at IC9CON2.B8;
    sbit  ICTRIG_IC9CON2_bit at IC9CON2.B7;
    sbit  TRIGSTAT_IC9CON2_bit at IC9CON2.B6;
    sbit  SYNCSEL_4_IC9CON2_bit at IC9CON2.B4;
    sbit  SYNCSEL_3_IC9CON2_bit at IC9CON2.B3;
    sbit  SYNCSEL_2_IC9CON2_bit at IC9CON2.B2;
    sbit  SYNCSEL_1_IC9CON2_bit at IC9CON2.B1;
    sbit  SYNCSEL_0_IC9CON2_bit at IC9CON2.B0;

    // IC9BUF bits
    const register unsigned short int IC9BUF_15 = 15;
    sbit  IC9BUF_15_bit at IC9BUF.B15;
    const register unsigned short int IC9BUF_14 = 14;
    sbit  IC9BUF_14_bit at IC9BUF.B14;
    const register unsigned short int IC9BUF_13 = 13;
    sbit  IC9BUF_13_bit at IC9BUF.B13;
    const register unsigned short int IC9BUF_12 = 12;
    sbit  IC9BUF_12_bit at IC9BUF.B12;
    const register unsigned short int IC9BUF_11 = 11;
    sbit  IC9BUF_11_bit at IC9BUF.B11;
    const register unsigned short int IC9BUF_10 = 10;
    sbit  IC9BUF_10_bit at IC9BUF.B10;
    const register unsigned short int IC9BUF_9 = 9;
    sbit  IC9BUF_9_bit at IC9BUF.B9;
    const register unsigned short int IC9BUF_8 = 8;
    sbit  IC9BUF_8_bit at IC9BUF.B8;
    const register unsigned short int IC9BUF_7 = 7;
    sbit  IC9BUF_7_bit at IC9BUF.B7;
    const register unsigned short int IC9BUF_6 = 6;
    sbit  IC9BUF_6_bit at IC9BUF.B6;
    const register unsigned short int IC9BUF_5 = 5;
    sbit  IC9BUF_5_bit at IC9BUF.B5;
    const register unsigned short int IC9BUF_4 = 4;
    sbit  IC9BUF_4_bit at IC9BUF.B4;
    const register unsigned short int IC9BUF_3 = 3;
    sbit  IC9BUF_3_bit at IC9BUF.B3;
    const register unsigned short int IC9BUF_2 = 2;
    sbit  IC9BUF_2_bit at IC9BUF.B2;
    const register unsigned short int IC9BUF_1 = 1;
    sbit  IC9BUF_1_bit at IC9BUF.B1;
    const register unsigned short int IC9BUF_0 = 0;
    sbit  IC9BUF_0_bit at IC9BUF.B0;

    // IC9TMR bits
    const register unsigned short int IC9TMR_15 = 15;
    sbit  IC9TMR_15_bit at IC9TMR.B15;
    const register unsigned short int IC9TMR_14 = 14;
    sbit  IC9TMR_14_bit at IC9TMR.B14;
    const register unsigned short int IC9TMR_13 = 13;
    sbit  IC9TMR_13_bit at IC9TMR.B13;
    const register unsigned short int IC9TMR_12 = 12;
    sbit  IC9TMR_12_bit at IC9TMR.B12;
    const register unsigned short int IC9TMR_11 = 11;
    sbit  IC9TMR_11_bit at IC9TMR.B11;
    const register unsigned short int IC9TMR_10 = 10;
    sbit  IC9TMR_10_bit at IC9TMR.B10;
    const register unsigned short int IC9TMR_9 = 9;
    sbit  IC9TMR_9_bit at IC9TMR.B9;
    const register unsigned short int IC9TMR_8 = 8;
    sbit  IC9TMR_8_bit at IC9TMR.B8;
    const register unsigned short int IC9TMR_7 = 7;
    sbit  IC9TMR_7_bit at IC9TMR.B7;
    const register unsigned short int IC9TMR_6 = 6;
    sbit  IC9TMR_6_bit at IC9TMR.B6;
    const register unsigned short int IC9TMR_5 = 5;
    sbit  IC9TMR_5_bit at IC9TMR.B5;
    const register unsigned short int IC9TMR_4 = 4;
    sbit  IC9TMR_4_bit at IC9TMR.B4;
    const register unsigned short int IC9TMR_3 = 3;
    sbit  IC9TMR_3_bit at IC9TMR.B3;
    const register unsigned short int IC9TMR_2 = 2;
    sbit  IC9TMR_2_bit at IC9TMR.B2;
    const register unsigned short int IC9TMR_1 = 1;
    sbit  IC9TMR_1_bit at IC9TMR.B1;
    const register unsigned short int IC9TMR_0 = 0;
    sbit  IC9TMR_0_bit at IC9TMR.B0;

    // IC10CON1 bits
    sbit  ICSIDL_IC10CON1_bit at IC10CON1.B13;
    sbit  ICTSEL_2_IC10CON1_bit at IC10CON1.B12;
    sbit  ICTSEL_1_IC10CON1_bit at IC10CON1.B11;
    sbit  ICTSEL_0_IC10CON1_bit at IC10CON1.B10;
    sbit  ICI_1_IC10CON1_bit at IC10CON1.B6;
    sbit  ICI_0_IC10CON1_bit at IC10CON1.B5;
    sbit  ICOV_IC10CON1_bit at IC10CON1.B4;
    sbit  ICBNE_IC10CON1_bit at IC10CON1.B3;
    sbit  ICM_2_IC10CON1_bit at IC10CON1.B2;
    sbit  ICM_1_IC10CON1_bit at IC10CON1.B1;
    sbit  ICM_0_IC10CON1_bit at IC10CON1.B0;

    // IC10CON2 bits
    sbit  IC32_IC10CON2_bit at IC10CON2.B8;
    sbit  ICTRIG_IC10CON2_bit at IC10CON2.B7;
    sbit  TRIGSTAT_IC10CON2_bit at IC10CON2.B6;
    sbit  SYNCSEL_4_IC10CON2_bit at IC10CON2.B4;
    sbit  SYNCSEL_3_IC10CON2_bit at IC10CON2.B3;
    sbit  SYNCSEL_2_IC10CON2_bit at IC10CON2.B2;
    sbit  SYNCSEL_1_IC10CON2_bit at IC10CON2.B1;
    sbit  SYNCSEL_0_IC10CON2_bit at IC10CON2.B0;

    // IC10BUF bits
    const register unsigned short int IC10BUF_15 = 15;
    sbit  IC10BUF_15_bit at IC10BUF.B15;
    const register unsigned short int IC10BUF_14 = 14;
    sbit  IC10BUF_14_bit at IC10BUF.B14;
    const register unsigned short int IC10BUF_13 = 13;
    sbit  IC10BUF_13_bit at IC10BUF.B13;
    const register unsigned short int IC10BUF_12 = 12;
    sbit  IC10BUF_12_bit at IC10BUF.B12;
    const register unsigned short int IC10BUF_11 = 11;
    sbit  IC10BUF_11_bit at IC10BUF.B11;
    const register unsigned short int IC10BUF_10 = 10;
    sbit  IC10BUF_10_bit at IC10BUF.B10;
    const register unsigned short int IC10BUF_9 = 9;
    sbit  IC10BUF_9_bit at IC10BUF.B9;
    const register unsigned short int IC10BUF_8 = 8;
    sbit  IC10BUF_8_bit at IC10BUF.B8;
    const register unsigned short int IC10BUF_7 = 7;
    sbit  IC10BUF_7_bit at IC10BUF.B7;
    const register unsigned short int IC10BUF_6 = 6;
    sbit  IC10BUF_6_bit at IC10BUF.B6;
    const register unsigned short int IC10BUF_5 = 5;
    sbit  IC10BUF_5_bit at IC10BUF.B5;
    const register unsigned short int IC10BUF_4 = 4;
    sbit  IC10BUF_4_bit at IC10BUF.B4;
    const register unsigned short int IC10BUF_3 = 3;
    sbit  IC10BUF_3_bit at IC10BUF.B3;
    const register unsigned short int IC10BUF_2 = 2;
    sbit  IC10BUF_2_bit at IC10BUF.B2;
    const register unsigned short int IC10BUF_1 = 1;
    sbit  IC10BUF_1_bit at IC10BUF.B1;
    const register unsigned short int IC10BUF_0 = 0;
    sbit  IC10BUF_0_bit at IC10BUF.B0;

    // IC10TMR bits
    const register unsigned short int IC10TMR_15 = 15;
    sbit  IC10TMR_15_bit at IC10TMR.B15;
    const register unsigned short int IC10TMR_14 = 14;
    sbit  IC10TMR_14_bit at IC10TMR.B14;
    const register unsigned short int IC10TMR_13 = 13;
    sbit  IC10TMR_13_bit at IC10TMR.B13;
    const register unsigned short int IC10TMR_12 = 12;
    sbit  IC10TMR_12_bit at IC10TMR.B12;
    const register unsigned short int IC10TMR_11 = 11;
    sbit  IC10TMR_11_bit at IC10TMR.B11;
    const register unsigned short int IC10TMR_10 = 10;
    sbit  IC10TMR_10_bit at IC10TMR.B10;
    const register unsigned short int IC10TMR_9 = 9;
    sbit  IC10TMR_9_bit at IC10TMR.B9;
    const register unsigned short int IC10TMR_8 = 8;
    sbit  IC10TMR_8_bit at IC10TMR.B8;
    const register unsigned short int IC10TMR_7 = 7;
    sbit  IC10TMR_7_bit at IC10TMR.B7;
    const register unsigned short int IC10TMR_6 = 6;
    sbit  IC10TMR_6_bit at IC10TMR.B6;
    const register unsigned short int IC10TMR_5 = 5;
    sbit  IC10TMR_5_bit at IC10TMR.B5;
    const register unsigned short int IC10TMR_4 = 4;
    sbit  IC10TMR_4_bit at IC10TMR.B4;
    const register unsigned short int IC10TMR_3 = 3;
    sbit  IC10TMR_3_bit at IC10TMR.B3;
    const register unsigned short int IC10TMR_2 = 2;
    sbit  IC10TMR_2_bit at IC10TMR.B2;
    const register unsigned short int IC10TMR_1 = 1;
    sbit  IC10TMR_1_bit at IC10TMR.B1;
    const register unsigned short int IC10TMR_0 = 0;
    sbit  IC10TMR_0_bit at IC10TMR.B0;

    // IC11CON1 bits
    sbit  ICSIDL_IC11CON1_bit at IC11CON1.B13;
    sbit  ICTSEL_2_IC11CON1_bit at IC11CON1.B12;
    sbit  ICTSEL_1_IC11CON1_bit at IC11CON1.B11;
    sbit  ICTSEL_0_IC11CON1_bit at IC11CON1.B10;
    sbit  ICI_1_IC11CON1_bit at IC11CON1.B6;
    sbit  ICI_0_IC11CON1_bit at IC11CON1.B5;
    sbit  ICOV_IC11CON1_bit at IC11CON1.B4;
    sbit  ICBNE_IC11CON1_bit at IC11CON1.B3;
    sbit  ICM_2_IC11CON1_bit at IC11CON1.B2;
    sbit  ICM_1_IC11CON1_bit at IC11CON1.B1;
    sbit  ICM_0_IC11CON1_bit at IC11CON1.B0;

    // IC11CON2 bits
    sbit  IC32_IC11CON2_bit at IC11CON2.B8;
    sbit  ICTRIG_IC11CON2_bit at IC11CON2.B7;
    sbit  TRIGSTAT_IC11CON2_bit at IC11CON2.B6;
    sbit  SYNCSEL_4_IC11CON2_bit at IC11CON2.B4;
    sbit  SYNCSEL_3_IC11CON2_bit at IC11CON2.B3;
    sbit  SYNCSEL_2_IC11CON2_bit at IC11CON2.B2;
    sbit  SYNCSEL_1_IC11CON2_bit at IC11CON2.B1;
    sbit  SYNCSEL_0_IC11CON2_bit at IC11CON2.B0;

    // IC11BUF bits
    const register unsigned short int IC11BUF_15 = 15;
    sbit  IC11BUF_15_bit at IC11BUF.B15;
    const register unsigned short int IC11BUF_14 = 14;
    sbit  IC11BUF_14_bit at IC11BUF.B14;
    const register unsigned short int IC11BUF_13 = 13;
    sbit  IC11BUF_13_bit at IC11BUF.B13;
    const register unsigned short int IC11BUF_12 = 12;
    sbit  IC11BUF_12_bit at IC11BUF.B12;
    const register unsigned short int IC11BUF_11 = 11;
    sbit  IC11BUF_11_bit at IC11BUF.B11;
    const register unsigned short int IC11BUF_10 = 10;
    sbit  IC11BUF_10_bit at IC11BUF.B10;
    const register unsigned short int IC11BUF_9 = 9;
    sbit  IC11BUF_9_bit at IC11BUF.B9;
    const register unsigned short int IC11BUF_8 = 8;
    sbit  IC11BUF_8_bit at IC11BUF.B8;
    const register unsigned short int IC11BUF_7 = 7;
    sbit  IC11BUF_7_bit at IC11BUF.B7;
    const register unsigned short int IC11BUF_6 = 6;
    sbit  IC11BUF_6_bit at IC11BUF.B6;
    const register unsigned short int IC11BUF_5 = 5;
    sbit  IC11BUF_5_bit at IC11BUF.B5;
    const register unsigned short int IC11BUF_4 = 4;
    sbit  IC11BUF_4_bit at IC11BUF.B4;
    const register unsigned short int IC11BUF_3 = 3;
    sbit  IC11BUF_3_bit at IC11BUF.B3;
    const register unsigned short int IC11BUF_2 = 2;
    sbit  IC11BUF_2_bit at IC11BUF.B2;
    const register unsigned short int IC11BUF_1 = 1;
    sbit  IC11BUF_1_bit at IC11BUF.B1;
    const register unsigned short int IC11BUF_0 = 0;
    sbit  IC11BUF_0_bit at IC11BUF.B0;

    // IC11TMR bits
    const register unsigned short int IC11TMR_15 = 15;
    sbit  IC11TMR_15_bit at IC11TMR.B15;
    const register unsigned short int IC11TMR_14 = 14;
    sbit  IC11TMR_14_bit at IC11TMR.B14;
    const register unsigned short int IC11TMR_13 = 13;
    sbit  IC11TMR_13_bit at IC11TMR.B13;
    const register unsigned short int IC11TMR_12 = 12;
    sbit  IC11TMR_12_bit at IC11TMR.B12;
    const register unsigned short int IC11TMR_11 = 11;
    sbit  IC11TMR_11_bit at IC11TMR.B11;
    const register unsigned short int IC11TMR_10 = 10;
    sbit  IC11TMR_10_bit at IC11TMR.B10;
    const register unsigned short int IC11TMR_9 = 9;
    sbit  IC11TMR_9_bit at IC11TMR.B9;
    const register unsigned short int IC11TMR_8 = 8;
    sbit  IC11TMR_8_bit at IC11TMR.B8;
    const register unsigned short int IC11TMR_7 = 7;
    sbit  IC11TMR_7_bit at IC11TMR.B7;
    const register unsigned short int IC11TMR_6 = 6;
    sbit  IC11TMR_6_bit at IC11TMR.B6;
    const register unsigned short int IC11TMR_5 = 5;
    sbit  IC11TMR_5_bit at IC11TMR.B5;
    const register unsigned short int IC11TMR_4 = 4;
    sbit  IC11TMR_4_bit at IC11TMR.B4;
    const register unsigned short int IC11TMR_3 = 3;
    sbit  IC11TMR_3_bit at IC11TMR.B3;
    const register unsigned short int IC11TMR_2 = 2;
    sbit  IC11TMR_2_bit at IC11TMR.B2;
    const register unsigned short int IC11TMR_1 = 1;
    sbit  IC11TMR_1_bit at IC11TMR.B1;
    const register unsigned short int IC11TMR_0 = 0;
    sbit  IC11TMR_0_bit at IC11TMR.B0;

    // IC12CON1 bits
    sbit  ICSIDL_IC12CON1_bit at IC12CON1.B13;
    sbit  ICTSEL_2_IC12CON1_bit at IC12CON1.B12;
    sbit  ICTSEL_1_IC12CON1_bit at IC12CON1.B11;
    sbit  ICTSEL_0_IC12CON1_bit at IC12CON1.B10;
    sbit  ICI_1_IC12CON1_bit at IC12CON1.B6;
    sbit  ICI_0_IC12CON1_bit at IC12CON1.B5;
    sbit  ICOV_IC12CON1_bit at IC12CON1.B4;
    sbit  ICBNE_IC12CON1_bit at IC12CON1.B3;
    sbit  ICM_2_IC12CON1_bit at IC12CON1.B2;
    sbit  ICM_1_IC12CON1_bit at IC12CON1.B1;
    sbit  ICM_0_IC12CON1_bit at IC12CON1.B0;

    // IC12CON2 bits
    sbit  IC32_IC12CON2_bit at IC12CON2.B8;
    sbit  ICTRIG_IC12CON2_bit at IC12CON2.B7;
    sbit  TRIGSTAT_IC12CON2_bit at IC12CON2.B6;
    sbit  SYNCSEL_4_IC12CON2_bit at IC12CON2.B4;
    sbit  SYNCSEL_3_IC12CON2_bit at IC12CON2.B3;
    sbit  SYNCSEL_2_IC12CON2_bit at IC12CON2.B2;
    sbit  SYNCSEL_1_IC12CON2_bit at IC12CON2.B1;
    sbit  SYNCSEL_0_IC12CON2_bit at IC12CON2.B0;

    // IC12BUF bits
    const register unsigned short int IC12BUF_15 = 15;
    sbit  IC12BUF_15_bit at IC12BUF.B15;
    const register unsigned short int IC12BUF_14 = 14;
    sbit  IC12BUF_14_bit at IC12BUF.B14;
    const register unsigned short int IC12BUF_13 = 13;
    sbit  IC12BUF_13_bit at IC12BUF.B13;
    const register unsigned short int IC12BUF_12 = 12;
    sbit  IC12BUF_12_bit at IC12BUF.B12;
    const register unsigned short int IC12BUF_11 = 11;
    sbit  IC12BUF_11_bit at IC12BUF.B11;
    const register unsigned short int IC12BUF_10 = 10;
    sbit  IC12BUF_10_bit at IC12BUF.B10;
    const register unsigned short int IC12BUF_9 = 9;
    sbit  IC12BUF_9_bit at IC12BUF.B9;
    const register unsigned short int IC12BUF_8 = 8;
    sbit  IC12BUF_8_bit at IC12BUF.B8;
    const register unsigned short int IC12BUF_7 = 7;
    sbit  IC12BUF_7_bit at IC12BUF.B7;
    const register unsigned short int IC12BUF_6 = 6;
    sbit  IC12BUF_6_bit at IC12BUF.B6;
    const register unsigned short int IC12BUF_5 = 5;
    sbit  IC12BUF_5_bit at IC12BUF.B5;
    const register unsigned short int IC12BUF_4 = 4;
    sbit  IC12BUF_4_bit at IC12BUF.B4;
    const register unsigned short int IC12BUF_3 = 3;
    sbit  IC12BUF_3_bit at IC12BUF.B3;
    const register unsigned short int IC12BUF_2 = 2;
    sbit  IC12BUF_2_bit at IC12BUF.B2;
    const register unsigned short int IC12BUF_1 = 1;
    sbit  IC12BUF_1_bit at IC12BUF.B1;
    const register unsigned short int IC12BUF_0 = 0;
    sbit  IC12BUF_0_bit at IC12BUF.B0;

    // IC12TMR bits
    const register unsigned short int IC12TMR_15 = 15;
    sbit  IC12TMR_15_bit at IC12TMR.B15;
    const register unsigned short int IC12TMR_14 = 14;
    sbit  IC12TMR_14_bit at IC12TMR.B14;
    const register unsigned short int IC12TMR_13 = 13;
    sbit  IC12TMR_13_bit at IC12TMR.B13;
    const register unsigned short int IC12TMR_12 = 12;
    sbit  IC12TMR_12_bit at IC12TMR.B12;
    const register unsigned short int IC12TMR_11 = 11;
    sbit  IC12TMR_11_bit at IC12TMR.B11;
    const register unsigned short int IC12TMR_10 = 10;
    sbit  IC12TMR_10_bit at IC12TMR.B10;
    const register unsigned short int IC12TMR_9 = 9;
    sbit  IC12TMR_9_bit at IC12TMR.B9;
    const register unsigned short int IC12TMR_8 = 8;
    sbit  IC12TMR_8_bit at IC12TMR.B8;
    const register unsigned short int IC12TMR_7 = 7;
    sbit  IC12TMR_7_bit at IC12TMR.B7;
    const register unsigned short int IC12TMR_6 = 6;
    sbit  IC12TMR_6_bit at IC12TMR.B6;
    const register unsigned short int IC12TMR_5 = 5;
    sbit  IC12TMR_5_bit at IC12TMR.B5;
    const register unsigned short int IC12TMR_4 = 4;
    sbit  IC12TMR_4_bit at IC12TMR.B4;
    const register unsigned short int IC12TMR_3 = 3;
    sbit  IC12TMR_3_bit at IC12TMR.B3;
    const register unsigned short int IC12TMR_2 = 2;
    sbit  IC12TMR_2_bit at IC12TMR.B2;
    const register unsigned short int IC12TMR_1 = 1;
    sbit  IC12TMR_1_bit at IC12TMR.B1;
    const register unsigned short int IC12TMR_0 = 0;
    sbit  IC12TMR_0_bit at IC12TMR.B0;

    // IC13CON1 bits
    sbit  ICSIDL_IC13CON1_bit at IC13CON1.B13;
    sbit  ICTSEL_2_IC13CON1_bit at IC13CON1.B12;
    sbit  ICTSEL_1_IC13CON1_bit at IC13CON1.B11;
    sbit  ICTSEL_0_IC13CON1_bit at IC13CON1.B10;
    sbit  ICI_1_IC13CON1_bit at IC13CON1.B6;
    sbit  ICI_0_IC13CON1_bit at IC13CON1.B5;
    sbit  ICOV_IC13CON1_bit at IC13CON1.B4;
    sbit  ICBNE_IC13CON1_bit at IC13CON1.B3;
    sbit  ICM_2_IC13CON1_bit at IC13CON1.B2;
    sbit  ICM_1_IC13CON1_bit at IC13CON1.B1;
    sbit  ICM_0_IC13CON1_bit at IC13CON1.B0;

    // IC13CON2 bits
    sbit  IC32_IC13CON2_bit at IC13CON2.B8;
    sbit  ICTRIG_IC13CON2_bit at IC13CON2.B7;
    sbit  TRIGSTAT_IC13CON2_bit at IC13CON2.B6;
    sbit  SYNCSEL_4_IC13CON2_bit at IC13CON2.B4;
    sbit  SYNCSEL_3_IC13CON2_bit at IC13CON2.B3;
    sbit  SYNCSEL_2_IC13CON2_bit at IC13CON2.B2;
    sbit  SYNCSEL_1_IC13CON2_bit at IC13CON2.B1;
    sbit  SYNCSEL_0_IC13CON2_bit at IC13CON2.B0;

    // IC13BUF bits
    const register unsigned short int IC13BUF_15 = 15;
    sbit  IC13BUF_15_bit at IC13BUF.B15;
    const register unsigned short int IC13BUF_14 = 14;
    sbit  IC13BUF_14_bit at IC13BUF.B14;
    const register unsigned short int IC13BUF_13 = 13;
    sbit  IC13BUF_13_bit at IC13BUF.B13;
    const register unsigned short int IC13BUF_12 = 12;
    sbit  IC13BUF_12_bit at IC13BUF.B12;
    const register unsigned short int IC13BUF_11 = 11;
    sbit  IC13BUF_11_bit at IC13BUF.B11;
    const register unsigned short int IC13BUF_10 = 10;
    sbit  IC13BUF_10_bit at IC13BUF.B10;
    const register unsigned short int IC13BUF_9 = 9;
    sbit  IC13BUF_9_bit at IC13BUF.B9;
    const register unsigned short int IC13BUF_8 = 8;
    sbit  IC13BUF_8_bit at IC13BUF.B8;
    const register unsigned short int IC13BUF_7 = 7;
    sbit  IC13BUF_7_bit at IC13BUF.B7;
    const register unsigned short int IC13BUF_6 = 6;
    sbit  IC13BUF_6_bit at IC13BUF.B6;
    const register unsigned short int IC13BUF_5 = 5;
    sbit  IC13BUF_5_bit at IC13BUF.B5;
    const register unsigned short int IC13BUF_4 = 4;
    sbit  IC13BUF_4_bit at IC13BUF.B4;
    const register unsigned short int IC13BUF_3 = 3;
    sbit  IC13BUF_3_bit at IC13BUF.B3;
    const register unsigned short int IC13BUF_2 = 2;
    sbit  IC13BUF_2_bit at IC13BUF.B2;
    const register unsigned short int IC13BUF_1 = 1;
    sbit  IC13BUF_1_bit at IC13BUF.B1;
    const register unsigned short int IC13BUF_0 = 0;
    sbit  IC13BUF_0_bit at IC13BUF.B0;

    // IC13TMR bits
    const register unsigned short int IC13TMR_15 = 15;
    sbit  IC13TMR_15_bit at IC13TMR.B15;
    const register unsigned short int IC13TMR_14 = 14;
    sbit  IC13TMR_14_bit at IC13TMR.B14;
    const register unsigned short int IC13TMR_13 = 13;
    sbit  IC13TMR_13_bit at IC13TMR.B13;
    const register unsigned short int IC13TMR_12 = 12;
    sbit  IC13TMR_12_bit at IC13TMR.B12;
    const register unsigned short int IC13TMR_11 = 11;
    sbit  IC13TMR_11_bit at IC13TMR.B11;
    const register unsigned short int IC13TMR_10 = 10;
    sbit  IC13TMR_10_bit at IC13TMR.B10;
    const register unsigned short int IC13TMR_9 = 9;
    sbit  IC13TMR_9_bit at IC13TMR.B9;
    const register unsigned short int IC13TMR_8 = 8;
    sbit  IC13TMR_8_bit at IC13TMR.B8;
    const register unsigned short int IC13TMR_7 = 7;
    sbit  IC13TMR_7_bit at IC13TMR.B7;
    const register unsigned short int IC13TMR_6 = 6;
    sbit  IC13TMR_6_bit at IC13TMR.B6;
    const register unsigned short int IC13TMR_5 = 5;
    sbit  IC13TMR_5_bit at IC13TMR.B5;
    const register unsigned short int IC13TMR_4 = 4;
    sbit  IC13TMR_4_bit at IC13TMR.B4;
    const register unsigned short int IC13TMR_3 = 3;
    sbit  IC13TMR_3_bit at IC13TMR.B3;
    const register unsigned short int IC13TMR_2 = 2;
    sbit  IC13TMR_2_bit at IC13TMR.B2;
    const register unsigned short int IC13TMR_1 = 1;
    sbit  IC13TMR_1_bit at IC13TMR.B1;
    const register unsigned short int IC13TMR_0 = 0;
    sbit  IC13TMR_0_bit at IC13TMR.B0;

    // IC14CON1 bits
    sbit  ICSIDL_IC14CON1_bit at IC14CON1.B13;
    sbit  ICTSEL_2_IC14CON1_bit at IC14CON1.B12;
    sbit  ICTSEL_1_IC14CON1_bit at IC14CON1.B11;
    sbit  ICTSEL_0_IC14CON1_bit at IC14CON1.B10;
    sbit  ICI_1_IC14CON1_bit at IC14CON1.B6;
    sbit  ICI_0_IC14CON1_bit at IC14CON1.B5;
    sbit  ICOV_IC14CON1_bit at IC14CON1.B4;
    sbit  ICBNE_IC14CON1_bit at IC14CON1.B3;
    sbit  ICM_2_IC14CON1_bit at IC14CON1.B2;
    sbit  ICM_1_IC14CON1_bit at IC14CON1.B1;
    sbit  ICM_0_IC14CON1_bit at IC14CON1.B0;

    // IC14CON2 bits
    sbit  IC32_IC14CON2_bit at IC14CON2.B8;
    sbit  ICTRIG_IC14CON2_bit at IC14CON2.B7;
    sbit  TRIGSTAT_IC14CON2_bit at IC14CON2.B6;
    sbit  SYNCSEL_4_IC14CON2_bit at IC14CON2.B4;
    sbit  SYNCSEL_3_IC14CON2_bit at IC14CON2.B3;
    sbit  SYNCSEL_2_IC14CON2_bit at IC14CON2.B2;
    sbit  SYNCSEL_1_IC14CON2_bit at IC14CON2.B1;
    sbit  SYNCSEL_0_IC14CON2_bit at IC14CON2.B0;

    // IC14BUF bits
    const register unsigned short int IC14BUF_15 = 15;
    sbit  IC14BUF_15_bit at IC14BUF.B15;
    const register unsigned short int IC14BUF_14 = 14;
    sbit  IC14BUF_14_bit at IC14BUF.B14;
    const register unsigned short int IC14BUF_13 = 13;
    sbit  IC14BUF_13_bit at IC14BUF.B13;
    const register unsigned short int IC14BUF_12 = 12;
    sbit  IC14BUF_12_bit at IC14BUF.B12;
    const register unsigned short int IC14BUF_11 = 11;
    sbit  IC14BUF_11_bit at IC14BUF.B11;
    const register unsigned short int IC14BUF_10 = 10;
    sbit  IC14BUF_10_bit at IC14BUF.B10;
    const register unsigned short int IC14BUF_9 = 9;
    sbit  IC14BUF_9_bit at IC14BUF.B9;
    const register unsigned short int IC14BUF_8 = 8;
    sbit  IC14BUF_8_bit at IC14BUF.B8;
    const register unsigned short int IC14BUF_7 = 7;
    sbit  IC14BUF_7_bit at IC14BUF.B7;
    const register unsigned short int IC14BUF_6 = 6;
    sbit  IC14BUF_6_bit at IC14BUF.B6;
    const register unsigned short int IC14BUF_5 = 5;
    sbit  IC14BUF_5_bit at IC14BUF.B5;
    const register unsigned short int IC14BUF_4 = 4;
    sbit  IC14BUF_4_bit at IC14BUF.B4;
    const register unsigned short int IC14BUF_3 = 3;
    sbit  IC14BUF_3_bit at IC14BUF.B3;
    const register unsigned short int IC14BUF_2 = 2;
    sbit  IC14BUF_2_bit at IC14BUF.B2;
    const register unsigned short int IC14BUF_1 = 1;
    sbit  IC14BUF_1_bit at IC14BUF.B1;
    const register unsigned short int IC14BUF_0 = 0;
    sbit  IC14BUF_0_bit at IC14BUF.B0;

    // IC14TMR bits
    const register unsigned short int IC14TMR_15 = 15;
    sbit  IC14TMR_15_bit at IC14TMR.B15;
    const register unsigned short int IC14TMR_14 = 14;
    sbit  IC14TMR_14_bit at IC14TMR.B14;
    const register unsigned short int IC14TMR_13 = 13;
    sbit  IC14TMR_13_bit at IC14TMR.B13;
    const register unsigned short int IC14TMR_12 = 12;
    sbit  IC14TMR_12_bit at IC14TMR.B12;
    const register unsigned short int IC14TMR_11 = 11;
    sbit  IC14TMR_11_bit at IC14TMR.B11;
    const register unsigned short int IC14TMR_10 = 10;
    sbit  IC14TMR_10_bit at IC14TMR.B10;
    const register unsigned short int IC14TMR_9 = 9;
    sbit  IC14TMR_9_bit at IC14TMR.B9;
    const register unsigned short int IC14TMR_8 = 8;
    sbit  IC14TMR_8_bit at IC14TMR.B8;
    const register unsigned short int IC14TMR_7 = 7;
    sbit  IC14TMR_7_bit at IC14TMR.B7;
    const register unsigned short int IC14TMR_6 = 6;
    sbit  IC14TMR_6_bit at IC14TMR.B6;
    const register unsigned short int IC14TMR_5 = 5;
    sbit  IC14TMR_5_bit at IC14TMR.B5;
    const register unsigned short int IC14TMR_4 = 4;
    sbit  IC14TMR_4_bit at IC14TMR.B4;
    const register unsigned short int IC14TMR_3 = 3;
    sbit  IC14TMR_3_bit at IC14TMR.B3;
    const register unsigned short int IC14TMR_2 = 2;
    sbit  IC14TMR_2_bit at IC14TMR.B2;
    const register unsigned short int IC14TMR_1 = 1;
    sbit  IC14TMR_1_bit at IC14TMR.B1;
    const register unsigned short int IC14TMR_0 = 0;
    sbit  IC14TMR_0_bit at IC14TMR.B0;

    // IC15CON1 bits
    sbit  ICSIDL_IC15CON1_bit at IC15CON1.B13;
    sbit  ICTSEL_2_IC15CON1_bit at IC15CON1.B12;
    sbit  ICTSEL_1_IC15CON1_bit at IC15CON1.B11;
    sbit  ICTSEL_0_IC15CON1_bit at IC15CON1.B10;
    sbit  ICI_1_IC15CON1_bit at IC15CON1.B6;
    sbit  ICI_0_IC15CON1_bit at IC15CON1.B5;
    sbit  ICOV_IC15CON1_bit at IC15CON1.B4;
    sbit  ICBNE_IC15CON1_bit at IC15CON1.B3;
    sbit  ICM_2_IC15CON1_bit at IC15CON1.B2;
    sbit  ICM_1_IC15CON1_bit at IC15CON1.B1;
    sbit  ICM_0_IC15CON1_bit at IC15CON1.B0;

    // IC15CON2 bits
    sbit  IC32_IC15CON2_bit at IC15CON2.B8;
    sbit  ICTRIG_IC15CON2_bit at IC15CON2.B7;
    sbit  TRIGSTAT_IC15CON2_bit at IC15CON2.B6;
    sbit  SYNCSEL_4_IC15CON2_bit at IC15CON2.B4;
    sbit  SYNCSEL_3_IC15CON2_bit at IC15CON2.B3;
    sbit  SYNCSEL_2_IC15CON2_bit at IC15CON2.B2;
    sbit  SYNCSEL_1_IC15CON2_bit at IC15CON2.B1;
    sbit  SYNCSEL_0_IC15CON2_bit at IC15CON2.B0;

    // IC15BUF bits
    const register unsigned short int IC15BUF_15 = 15;
    sbit  IC15BUF_15_bit at IC15BUF.B15;
    const register unsigned short int IC15BUF_14 = 14;
    sbit  IC15BUF_14_bit at IC15BUF.B14;
    const register unsigned short int IC15BUF_13 = 13;
    sbit  IC15BUF_13_bit at IC15BUF.B13;
    const register unsigned short int IC15BUF_12 = 12;
    sbit  IC15BUF_12_bit at IC15BUF.B12;
    const register unsigned short int IC15BUF_11 = 11;
    sbit  IC15BUF_11_bit at IC15BUF.B11;
    const register unsigned short int IC15BUF_10 = 10;
    sbit  IC15BUF_10_bit at IC15BUF.B10;
    const register unsigned short int IC15BUF_9 = 9;
    sbit  IC15BUF_9_bit at IC15BUF.B9;
    const register unsigned short int IC15BUF_8 = 8;
    sbit  IC15BUF_8_bit at IC15BUF.B8;
    const register unsigned short int IC15BUF_7 = 7;
    sbit  IC15BUF_7_bit at IC15BUF.B7;
    const register unsigned short int IC15BUF_6 = 6;
    sbit  IC15BUF_6_bit at IC15BUF.B6;
    const register unsigned short int IC15BUF_5 = 5;
    sbit  IC15BUF_5_bit at IC15BUF.B5;
    const register unsigned short int IC15BUF_4 = 4;
    sbit  IC15BUF_4_bit at IC15BUF.B4;
    const register unsigned short int IC15BUF_3 = 3;
    sbit  IC15BUF_3_bit at IC15BUF.B3;
    const register unsigned short int IC15BUF_2 = 2;
    sbit  IC15BUF_2_bit at IC15BUF.B2;
    const register unsigned short int IC15BUF_1 = 1;
    sbit  IC15BUF_1_bit at IC15BUF.B1;
    const register unsigned short int IC15BUF_0 = 0;
    sbit  IC15BUF_0_bit at IC15BUF.B0;

    // IC15TMR bits
    const register unsigned short int IC15TMR_15 = 15;
    sbit  IC15TMR_15_bit at IC15TMR.B15;
    const register unsigned short int IC15TMR_14 = 14;
    sbit  IC15TMR_14_bit at IC15TMR.B14;
    const register unsigned short int IC15TMR_13 = 13;
    sbit  IC15TMR_13_bit at IC15TMR.B13;
    const register unsigned short int IC15TMR_12 = 12;
    sbit  IC15TMR_12_bit at IC15TMR.B12;
    const register unsigned short int IC15TMR_11 = 11;
    sbit  IC15TMR_11_bit at IC15TMR.B11;
    const register unsigned short int IC15TMR_10 = 10;
    sbit  IC15TMR_10_bit at IC15TMR.B10;
    const register unsigned short int IC15TMR_9 = 9;
    sbit  IC15TMR_9_bit at IC15TMR.B9;
    const register unsigned short int IC15TMR_8 = 8;
    sbit  IC15TMR_8_bit at IC15TMR.B8;
    const register unsigned short int IC15TMR_7 = 7;
    sbit  IC15TMR_7_bit at IC15TMR.B7;
    const register unsigned short int IC15TMR_6 = 6;
    sbit  IC15TMR_6_bit at IC15TMR.B6;
    const register unsigned short int IC15TMR_5 = 5;
    sbit  IC15TMR_5_bit at IC15TMR.B5;
    const register unsigned short int IC15TMR_4 = 4;
    sbit  IC15TMR_4_bit at IC15TMR.B4;
    const register unsigned short int IC15TMR_3 = 3;
    sbit  IC15TMR_3_bit at IC15TMR.B3;
    const register unsigned short int IC15TMR_2 = 2;
    sbit  IC15TMR_2_bit at IC15TMR.B2;
    const register unsigned short int IC15TMR_1 = 1;
    sbit  IC15TMR_1_bit at IC15TMR.B1;
    const register unsigned short int IC15TMR_0 = 0;
    sbit  IC15TMR_0_bit at IC15TMR.B0;

    // IC16CON1 bits
    sbit  ICSIDL_IC16CON1_bit at IC16CON1.B13;
    sbit  ICTSEL_2_IC16CON1_bit at IC16CON1.B12;
    sbit  ICTSEL_1_IC16CON1_bit at IC16CON1.B11;
    sbit  ICTSEL_0_IC16CON1_bit at IC16CON1.B10;
    sbit  ICI_1_IC16CON1_bit at IC16CON1.B6;
    sbit  ICI_0_IC16CON1_bit at IC16CON1.B5;
    sbit  ICOV_IC16CON1_bit at IC16CON1.B4;
    sbit  ICBNE_IC16CON1_bit at IC16CON1.B3;
    sbit  ICM_2_IC16CON1_bit at IC16CON1.B2;
    sbit  ICM_1_IC16CON1_bit at IC16CON1.B1;
    sbit  ICM_0_IC16CON1_bit at IC16CON1.B0;

    // IC16CON2 bits
    sbit  IC32_IC16CON2_bit at IC16CON2.B8;
    sbit  ICTRIG_IC16CON2_bit at IC16CON2.B7;
    sbit  TRIGSTAT_IC16CON2_bit at IC16CON2.B6;
    sbit  SYNCSEL_4_IC16CON2_bit at IC16CON2.B4;
    sbit  SYNCSEL_3_IC16CON2_bit at IC16CON2.B3;
    sbit  SYNCSEL_2_IC16CON2_bit at IC16CON2.B2;
    sbit  SYNCSEL_1_IC16CON2_bit at IC16CON2.B1;
    sbit  SYNCSEL_0_IC16CON2_bit at IC16CON2.B0;

    // IC16BUF bits
    const register unsigned short int IC16BUF_15 = 15;
    sbit  IC16BUF_15_bit at IC16BUF.B15;
    const register unsigned short int IC16BUF_14 = 14;
    sbit  IC16BUF_14_bit at IC16BUF.B14;
    const register unsigned short int IC16BUF_13 = 13;
    sbit  IC16BUF_13_bit at IC16BUF.B13;
    const register unsigned short int IC16BUF_12 = 12;
    sbit  IC16BUF_12_bit at IC16BUF.B12;
    const register unsigned short int IC16BUF_11 = 11;
    sbit  IC16BUF_11_bit at IC16BUF.B11;
    const register unsigned short int IC16BUF_10 = 10;
    sbit  IC16BUF_10_bit at IC16BUF.B10;
    const register unsigned short int IC16BUF_9 = 9;
    sbit  IC16BUF_9_bit at IC16BUF.B9;
    const register unsigned short int IC16BUF_8 = 8;
    sbit  IC16BUF_8_bit at IC16BUF.B8;
    const register unsigned short int IC16BUF_7 = 7;
    sbit  IC16BUF_7_bit at IC16BUF.B7;
    const register unsigned short int IC16BUF_6 = 6;
    sbit  IC16BUF_6_bit at IC16BUF.B6;
    const register unsigned short int IC16BUF_5 = 5;
    sbit  IC16BUF_5_bit at IC16BUF.B5;
    const register unsigned short int IC16BUF_4 = 4;
    sbit  IC16BUF_4_bit at IC16BUF.B4;
    const register unsigned short int IC16BUF_3 = 3;
    sbit  IC16BUF_3_bit at IC16BUF.B3;
    const register unsigned short int IC16BUF_2 = 2;
    sbit  IC16BUF_2_bit at IC16BUF.B2;
    const register unsigned short int IC16BUF_1 = 1;
    sbit  IC16BUF_1_bit at IC16BUF.B1;
    const register unsigned short int IC16BUF_0 = 0;
    sbit  IC16BUF_0_bit at IC16BUF.B0;

    // IC16TMR bits
    const register unsigned short int IC16TMR_15 = 15;
    sbit  IC16TMR_15_bit at IC16TMR.B15;
    const register unsigned short int IC16TMR_14 = 14;
    sbit  IC16TMR_14_bit at IC16TMR.B14;
    const register unsigned short int IC16TMR_13 = 13;
    sbit  IC16TMR_13_bit at IC16TMR.B13;
    const register unsigned short int IC16TMR_12 = 12;
    sbit  IC16TMR_12_bit at IC16TMR.B12;
    const register unsigned short int IC16TMR_11 = 11;
    sbit  IC16TMR_11_bit at IC16TMR.B11;
    const register unsigned short int IC16TMR_10 = 10;
    sbit  IC16TMR_10_bit at IC16TMR.B10;
    const register unsigned short int IC16TMR_9 = 9;
    sbit  IC16TMR_9_bit at IC16TMR.B9;
    const register unsigned short int IC16TMR_8 = 8;
    sbit  IC16TMR_8_bit at IC16TMR.B8;
    const register unsigned short int IC16TMR_7 = 7;
    sbit  IC16TMR_7_bit at IC16TMR.B7;
    const register unsigned short int IC16TMR_6 = 6;
    sbit  IC16TMR_6_bit at IC16TMR.B6;
    const register unsigned short int IC16TMR_5 = 5;
    sbit  IC16TMR_5_bit at IC16TMR.B5;
    const register unsigned short int IC16TMR_4 = 4;
    sbit  IC16TMR_4_bit at IC16TMR.B4;
    const register unsigned short int IC16TMR_3 = 3;
    sbit  IC16TMR_3_bit at IC16TMR.B3;
    const register unsigned short int IC16TMR_2 = 2;
    sbit  IC16TMR_2_bit at IC16TMR.B2;
    const register unsigned short int IC16TMR_1 = 1;
    sbit  IC16TMR_1_bit at IC16TMR.B1;
    const register unsigned short int IC16TMR_0 = 0;
    sbit  IC16TMR_0_bit at IC16TMR.B0;

    // QEI1CON bits
    const register unsigned short int QEIEN = 15;
    sbit  QEIEN_bit at QEI1CON.B15;
    sbit  QEIEN_QEI1CON_bit at QEI1CON.B15;
    const register unsigned short int QEISIDL = 13;
    sbit  QEISIDL_bit at QEI1CON.B13;
    sbit  QEISIDL_QEI1CON_bit at QEI1CON.B13;
    const register unsigned short int PIMOD_2 = 12;
    sbit  PIMOD_2_bit at QEI1CON.B12;
    sbit  PIMOD_2_QEI1CON_bit at QEI1CON.B12;
    const register unsigned short int PIMOD_1 = 11;
    sbit  PIMOD_1_bit at QEI1CON.B11;
    sbit  PIMOD_1_QEI1CON_bit at QEI1CON.B11;
    const register unsigned short int PIMOD_0 = 10;
    sbit  PIMOD_0_bit at QEI1CON.B10;
    sbit  PIMOD_0_QEI1CON_bit at QEI1CON.B10;
    const register unsigned short int IMV_1 = 9;
    sbit  IMV_1_bit at QEI1CON.B9;
    sbit  IMV_1_QEI1CON_bit at QEI1CON.B9;
    const register unsigned short int IMV_0 = 8;
    sbit  IMV_0_bit at QEI1CON.B8;
    sbit  IMV_0_QEI1CON_bit at QEI1CON.B8;
    const register unsigned short int INTDIV_2 = 6;
    sbit  INTDIV_2_bit at QEI1CON.B6;
    sbit  INTDIV_2_QEI1CON_bit at QEI1CON.B6;
    const register unsigned short int INTDIV_1 = 5;
    sbit  INTDIV_1_bit at QEI1CON.B5;
    sbit  INTDIV_1_QEI1CON_bit at QEI1CON.B5;
    const register unsigned short int INTDIV_0 = 4;
    sbit  INTDIV_0_bit at QEI1CON.B4;
    sbit  INTDIV_0_QEI1CON_bit at QEI1CON.B4;
    const register unsigned short int CNTPOL = 3;
    sbit  CNTPOL_bit at QEI1CON.B3;
    sbit  CNTPOL_QEI1CON_bit at QEI1CON.B3;
    const register unsigned short int GATEN = 2;
    sbit  GATEN_bit at QEI1CON.B2;
    sbit  GATEN_QEI1CON_bit at QEI1CON.B2;
    const register unsigned short int CCM_1 = 1;
    sbit  CCM_1_bit at QEI1CON.B1;
    sbit  CCM_1_QEI1CON_bit at QEI1CON.B1;
    const register unsigned short int CCM_0 = 0;
    sbit  CCM_0_bit at QEI1CON.B0;
    sbit  CCM_0_QEI1CON_bit at QEI1CON.B0;

    // QEI1IOC bits
    const register unsigned short int QCAPEN = 15;
    sbit  QCAPEN_bit at QEI1IOC.B15;
    sbit  QCAPEN_QEI1IOC_bit at QEI1IOC.B15;
    const register unsigned short int FLTREN = 14;
    sbit  FLTREN_bit at QEI1IOC.B14;
    sbit  FLTREN_QEI1IOC_bit at QEI1IOC.B14;
    const register unsigned short int QFDIV_2 = 13;
    sbit  QFDIV_2_bit at QEI1IOC.B13;
    sbit  QFDIV_2_QEI1IOC_bit at QEI1IOC.B13;
    const register unsigned short int QFDIV_1 = 12;
    sbit  QFDIV_1_bit at QEI1IOC.B12;
    sbit  QFDIV_1_QEI1IOC_bit at QEI1IOC.B12;
    const register unsigned short int QFDIV_0 = 11;
    sbit  QFDIV_0_bit at QEI1IOC.B11;
    sbit  QFDIV_0_QEI1IOC_bit at QEI1IOC.B11;
    const register unsigned short int OUTFNC_1 = 10;
    sbit  OUTFNC_1_bit at QEI1IOC.B10;
    sbit  OUTFNC_1_QEI1IOC_bit at QEI1IOC.B10;
    const register unsigned short int OUTFNC_0 = 9;
    sbit  OUTFNC_0_bit at QEI1IOC.B9;
    sbit  OUTFNC_0_QEI1IOC_bit at QEI1IOC.B9;
    const register unsigned short int SWPAB = 8;
    sbit  SWPAB_bit at QEI1IOC.B8;
    sbit  SWPAB_QEI1IOC_bit at QEI1IOC.B8;
    const register unsigned short int HOMPOL = 7;
    sbit  HOMPOL_bit at QEI1IOC.B7;
    sbit  HOMPOL_QEI1IOC_bit at QEI1IOC.B7;
    const register unsigned short int IDXPOL = 6;
    sbit  IDXPOL_bit at QEI1IOC.B6;
    sbit  IDXPOL_QEI1IOC_bit at QEI1IOC.B6;
    const register unsigned short int QEBPOL = 5;
    sbit  QEBPOL_bit at QEI1IOC.B5;
    sbit  QEBPOL_QEI1IOC_bit at QEI1IOC.B5;
    const register unsigned short int QEAPOL = 4;
    sbit  QEAPOL_bit at QEI1IOC.B4;
    sbit  QEAPOL_QEI1IOC_bit at QEI1IOC.B4;
    const register unsigned short int HOME = 3;
    sbit  HOME_bit at QEI1IOC.B3;
    sbit  HOME_QEI1IOC_bit at QEI1IOC.B3;
    const register unsigned short int INDEX_ = 2;
    sbit  INDEX_bit at QEI1IOC.B2;
    const register unsigned short int QEB = 1;
    sbit  QEB_bit at QEI1IOC.B1;
    sbit  QEB_QEI1IOC_bit at QEI1IOC.B1;
    const register unsigned short int QEA = 0;
    sbit  QEA_bit at QEI1IOC.B0;
    sbit  QEA_QEI1IOC_bit at QEI1IOC.B0;

    // QEI1STAT bits
    const register unsigned short int PCHEQIRQ = 13;
    sbit  PCHEQIRQ_bit at QEI1STAT.B13;
    sbit  PCHEQIRQ_QEI1STAT_bit at QEI1STAT.B13;
    const register unsigned short int PCHEQIEN = 12;
    sbit  PCHEQIEN_bit at QEI1STAT.B12;
    sbit  PCHEQIEN_QEI1STAT_bit at QEI1STAT.B12;
    const register unsigned short int PCLEQIRQ = 11;
    sbit  PCLEQIRQ_bit at QEI1STAT.B11;
    sbit  PCLEQIRQ_QEI1STAT_bit at QEI1STAT.B11;
    const register unsigned short int PCLEQIEN = 10;
    sbit  PCLEQIEN_bit at QEI1STAT.B10;
    sbit  PCLEQIEN_QEI1STAT_bit at QEI1STAT.B10;
    const register unsigned short int POSOVIRQ = 9;
    sbit  POSOVIRQ_bit at QEI1STAT.B9;
    sbit  POSOVIRQ_QEI1STAT_bit at QEI1STAT.B9;
    const register unsigned short int POSOVIEN = 8;
    sbit  POSOVIEN_bit at QEI1STAT.B8;
    sbit  POSOVIEN_QEI1STAT_bit at QEI1STAT.B8;
    const register unsigned short int PCIIRQ = 7;
    sbit  PCIIRQ_bit at QEI1STAT.B7;
    sbit  PCIIRQ_QEI1STAT_bit at QEI1STAT.B7;
    const register unsigned short int PCIIEN = 6;
    sbit  PCIIEN_bit at QEI1STAT.B6;
    sbit  PCIIEN_QEI1STAT_bit at QEI1STAT.B6;
    const register unsigned short int VELOVIRQ = 5;
    sbit  VELOVIRQ_bit at QEI1STAT.B5;
    sbit  VELOVIRQ_QEI1STAT_bit at QEI1STAT.B5;
    const register unsigned short int VELOVIEN = 4;
    sbit  VELOVIEN_bit at QEI1STAT.B4;
    sbit  VELOVIEN_QEI1STAT_bit at QEI1STAT.B4;
    const register unsigned short int HOMIRQ = 3;
    sbit  HOMIRQ_bit at QEI1STAT.B3;
    sbit  HOMIRQ_QEI1STAT_bit at QEI1STAT.B3;
    const register unsigned short int HOMIEN = 2;
    sbit  HOMIEN_bit at QEI1STAT.B2;
    sbit  HOMIEN_QEI1STAT_bit at QEI1STAT.B2;
    const register unsigned short int IDXIRQ = 1;
    sbit  IDXIRQ_bit at QEI1STAT.B1;
    sbit  IDXIRQ_QEI1STAT_bit at QEI1STAT.B1;
    const register unsigned short int IDXIEN = 0;
    sbit  IDXIEN_bit at QEI1STAT.B0;
    sbit  IDXIEN_QEI1STAT_bit at QEI1STAT.B0;

    // POS1CNTL bits
    const register unsigned short int POSCNTL_15 = 15;
    sbit  POSCNTL_15_bit at POS1CNTL.B15;
    sbit  POSCNTL_15_POS1CNTL_bit at POS1CNTL.B15;
    const register unsigned short int POSCNTL_14 = 14;
    sbit  POSCNTL_14_bit at POS1CNTL.B14;
    sbit  POSCNTL_14_POS1CNTL_bit at POS1CNTL.B14;
    const register unsigned short int POSCNTL_13 = 13;
    sbit  POSCNTL_13_bit at POS1CNTL.B13;
    sbit  POSCNTL_13_POS1CNTL_bit at POS1CNTL.B13;
    const register unsigned short int POSCNTL_12 = 12;
    sbit  POSCNTL_12_bit at POS1CNTL.B12;
    sbit  POSCNTL_12_POS1CNTL_bit at POS1CNTL.B12;
    const register unsigned short int POSCNTL_11 = 11;
    sbit  POSCNTL_11_bit at POS1CNTL.B11;
    sbit  POSCNTL_11_POS1CNTL_bit at POS1CNTL.B11;
    const register unsigned short int POSCNTL_10 = 10;
    sbit  POSCNTL_10_bit at POS1CNTL.B10;
    sbit  POSCNTL_10_POS1CNTL_bit at POS1CNTL.B10;
    const register unsigned short int POSCNTL_9 = 9;
    sbit  POSCNTL_9_bit at POS1CNTL.B9;
    sbit  POSCNTL_9_POS1CNTL_bit at POS1CNTL.B9;
    const register unsigned short int POSCNTL_8 = 8;
    sbit  POSCNTL_8_bit at POS1CNTL.B8;
    sbit  POSCNTL_8_POS1CNTL_bit at POS1CNTL.B8;
    const register unsigned short int POSCNTL_7 = 7;
    sbit  POSCNTL_7_bit at POS1CNTL.B7;
    sbit  POSCNTL_7_POS1CNTL_bit at POS1CNTL.B7;
    const register unsigned short int POSCNTL_6 = 6;
    sbit  POSCNTL_6_bit at POS1CNTL.B6;
    sbit  POSCNTL_6_POS1CNTL_bit at POS1CNTL.B6;
    const register unsigned short int POSCNTL_5 = 5;
    sbit  POSCNTL_5_bit at POS1CNTL.B5;
    sbit  POSCNTL_5_POS1CNTL_bit at POS1CNTL.B5;
    const register unsigned short int POSCNTL_4 = 4;
    sbit  POSCNTL_4_bit at POS1CNTL.B4;
    sbit  POSCNTL_4_POS1CNTL_bit at POS1CNTL.B4;
    const register unsigned short int POSCNTL_3 = 3;
    sbit  POSCNTL_3_bit at POS1CNTL.B3;
    sbit  POSCNTL_3_POS1CNTL_bit at POS1CNTL.B3;
    const register unsigned short int POSCNTL_2 = 2;
    sbit  POSCNTL_2_bit at POS1CNTL.B2;
    sbit  POSCNTL_2_POS1CNTL_bit at POS1CNTL.B2;
    const register unsigned short int POSCNTL_1 = 1;
    sbit  POSCNTL_1_bit at POS1CNTL.B1;
    sbit  POSCNTL_1_POS1CNTL_bit at POS1CNTL.B1;
    const register unsigned short int POSCNTL_0 = 0;
    sbit  POSCNTL_0_bit at POS1CNTL.B0;
    sbit  POSCNTL_0_POS1CNTL_bit at POS1CNTL.B0;

    // POS1CNTH bits
    const register unsigned short int POSCNTH_15 = 15;
    sbit  POSCNTH_15_bit at POS1CNTH.B15;
    sbit  POSCNTH_15_POS1CNTH_bit at POS1CNTH.B15;
    const register unsigned short int POSCNTH_14 = 14;
    sbit  POSCNTH_14_bit at POS1CNTH.B14;
    sbit  POSCNTH_14_POS1CNTH_bit at POS1CNTH.B14;
    const register unsigned short int POSCNTH_13 = 13;
    sbit  POSCNTH_13_bit at POS1CNTH.B13;
    sbit  POSCNTH_13_POS1CNTH_bit at POS1CNTH.B13;
    const register unsigned short int POSCNTH_12 = 12;
    sbit  POSCNTH_12_bit at POS1CNTH.B12;
    sbit  POSCNTH_12_POS1CNTH_bit at POS1CNTH.B12;
    const register unsigned short int POSCNTH_11 = 11;
    sbit  POSCNTH_11_bit at POS1CNTH.B11;
    sbit  POSCNTH_11_POS1CNTH_bit at POS1CNTH.B11;
    const register unsigned short int POSCNTH_10 = 10;
    sbit  POSCNTH_10_bit at POS1CNTH.B10;
    sbit  POSCNTH_10_POS1CNTH_bit at POS1CNTH.B10;
    const register unsigned short int POSCNTH_9 = 9;
    sbit  POSCNTH_9_bit at POS1CNTH.B9;
    sbit  POSCNTH_9_POS1CNTH_bit at POS1CNTH.B9;
    const register unsigned short int POSCNTH_8 = 8;
    sbit  POSCNTH_8_bit at POS1CNTH.B8;
    sbit  POSCNTH_8_POS1CNTH_bit at POS1CNTH.B8;
    const register unsigned short int POSCNTH_7 = 7;
    sbit  POSCNTH_7_bit at POS1CNTH.B7;
    sbit  POSCNTH_7_POS1CNTH_bit at POS1CNTH.B7;
    const register unsigned short int POSCNTH_6 = 6;
    sbit  POSCNTH_6_bit at POS1CNTH.B6;
    sbit  POSCNTH_6_POS1CNTH_bit at POS1CNTH.B6;
    const register unsigned short int POSCNTH_5 = 5;
    sbit  POSCNTH_5_bit at POS1CNTH.B5;
    sbit  POSCNTH_5_POS1CNTH_bit at POS1CNTH.B5;
    const register unsigned short int POSCNTH_4 = 4;
    sbit  POSCNTH_4_bit at POS1CNTH.B4;
    sbit  POSCNTH_4_POS1CNTH_bit at POS1CNTH.B4;
    const register unsigned short int POSCNTH_3 = 3;
    sbit  POSCNTH_3_bit at POS1CNTH.B3;
    sbit  POSCNTH_3_POS1CNTH_bit at POS1CNTH.B3;
    const register unsigned short int POSCNTH_2 = 2;
    sbit  POSCNTH_2_bit at POS1CNTH.B2;
    sbit  POSCNTH_2_POS1CNTH_bit at POS1CNTH.B2;
    const register unsigned short int POSCNTH_1 = 1;
    sbit  POSCNTH_1_bit at POS1CNTH.B1;
    sbit  POSCNTH_1_POS1CNTH_bit at POS1CNTH.B1;
    const register unsigned short int POSCNTH_0 = 0;
    sbit  POSCNTH_0_bit at POS1CNTH.B0;
    sbit  POSCNTH_0_POS1CNTH_bit at POS1CNTH.B0;

    // POS1HLD bits
    const register unsigned short int POSHLD_15 = 15;
    sbit  POSHLD_15_bit at POS1HLD.B15;
    sbit  POSHLD_15_POS1HLD_bit at POS1HLD.B15;
    const register unsigned short int POSHLD_14 = 14;
    sbit  POSHLD_14_bit at POS1HLD.B14;
    sbit  POSHLD_14_POS1HLD_bit at POS1HLD.B14;
    const register unsigned short int POSHLD_13 = 13;
    sbit  POSHLD_13_bit at POS1HLD.B13;
    sbit  POSHLD_13_POS1HLD_bit at POS1HLD.B13;
    const register unsigned short int POSHLD_12 = 12;
    sbit  POSHLD_12_bit at POS1HLD.B12;
    sbit  POSHLD_12_POS1HLD_bit at POS1HLD.B12;
    const register unsigned short int POSHLD_11 = 11;
    sbit  POSHLD_11_bit at POS1HLD.B11;
    sbit  POSHLD_11_POS1HLD_bit at POS1HLD.B11;
    const register unsigned short int POSHLD_10 = 10;
    sbit  POSHLD_10_bit at POS1HLD.B10;
    sbit  POSHLD_10_POS1HLD_bit at POS1HLD.B10;
    const register unsigned short int POSHLD_9 = 9;
    sbit  POSHLD_9_bit at POS1HLD.B9;
    sbit  POSHLD_9_POS1HLD_bit at POS1HLD.B9;
    const register unsigned short int POSHLD_8 = 8;
    sbit  POSHLD_8_bit at POS1HLD.B8;
    sbit  POSHLD_8_POS1HLD_bit at POS1HLD.B8;
    const register unsigned short int POSHLD_7 = 7;
    sbit  POSHLD_7_bit at POS1HLD.B7;
    sbit  POSHLD_7_POS1HLD_bit at POS1HLD.B7;
    const register unsigned short int POSHLD_6 = 6;
    sbit  POSHLD_6_bit at POS1HLD.B6;
    sbit  POSHLD_6_POS1HLD_bit at POS1HLD.B6;
    const register unsigned short int POSHLD_5 = 5;
    sbit  POSHLD_5_bit at POS1HLD.B5;
    sbit  POSHLD_5_POS1HLD_bit at POS1HLD.B5;
    const register unsigned short int POSHLD_4 = 4;
    sbit  POSHLD_4_bit at POS1HLD.B4;
    sbit  POSHLD_4_POS1HLD_bit at POS1HLD.B4;
    const register unsigned short int POSHLD_3 = 3;
    sbit  POSHLD_3_bit at POS1HLD.B3;
    sbit  POSHLD_3_POS1HLD_bit at POS1HLD.B3;
    const register unsigned short int POSHLD_2 = 2;
    sbit  POSHLD_2_bit at POS1HLD.B2;
    sbit  POSHLD_2_POS1HLD_bit at POS1HLD.B2;
    const register unsigned short int POSHLD_1 = 1;
    sbit  POSHLD_1_bit at POS1HLD.B1;
    sbit  POSHLD_1_POS1HLD_bit at POS1HLD.B1;
    const register unsigned short int POSHLD_0 = 0;
    sbit  POSHLD_0_bit at POS1HLD.B0;
    sbit  POSHLD_0_POS1HLD_bit at POS1HLD.B0;

    // VEL1CNT bits
    const register unsigned short int VELCNT_15 = 15;
    sbit  VELCNT_15_bit at VEL1CNT.B15;
    sbit  VELCNT_15_VEL1CNT_bit at VEL1CNT.B15;
    const register unsigned short int VELCNT_14 = 14;
    sbit  VELCNT_14_bit at VEL1CNT.B14;
    sbit  VELCNT_14_VEL1CNT_bit at VEL1CNT.B14;
    const register unsigned short int VELCNT_13 = 13;
    sbit  VELCNT_13_bit at VEL1CNT.B13;
    sbit  VELCNT_13_VEL1CNT_bit at VEL1CNT.B13;
    const register unsigned short int VELCNT_12 = 12;
    sbit  VELCNT_12_bit at VEL1CNT.B12;
    sbit  VELCNT_12_VEL1CNT_bit at VEL1CNT.B12;
    const register unsigned short int VELCNT_11 = 11;
    sbit  VELCNT_11_bit at VEL1CNT.B11;
    sbit  VELCNT_11_VEL1CNT_bit at VEL1CNT.B11;
    const register unsigned short int VELCNT_10 = 10;
    sbit  VELCNT_10_bit at VEL1CNT.B10;
    sbit  VELCNT_10_VEL1CNT_bit at VEL1CNT.B10;
    const register unsigned short int VELCNT_9 = 9;
    sbit  VELCNT_9_bit at VEL1CNT.B9;
    sbit  VELCNT_9_VEL1CNT_bit at VEL1CNT.B9;
    const register unsigned short int VELCNT_8 = 8;
    sbit  VELCNT_8_bit at VEL1CNT.B8;
    sbit  VELCNT_8_VEL1CNT_bit at VEL1CNT.B8;
    const register unsigned short int VELCNT_7 = 7;
    sbit  VELCNT_7_bit at VEL1CNT.B7;
    sbit  VELCNT_7_VEL1CNT_bit at VEL1CNT.B7;
    const register unsigned short int VELCNT_6 = 6;
    sbit  VELCNT_6_bit at VEL1CNT.B6;
    sbit  VELCNT_6_VEL1CNT_bit at VEL1CNT.B6;
    const register unsigned short int VELCNT_5 = 5;
    sbit  VELCNT_5_bit at VEL1CNT.B5;
    sbit  VELCNT_5_VEL1CNT_bit at VEL1CNT.B5;
    const register unsigned short int VELCNT_4 = 4;
    sbit  VELCNT_4_bit at VEL1CNT.B4;
    sbit  VELCNT_4_VEL1CNT_bit at VEL1CNT.B4;
    const register unsigned short int VELCNT_3 = 3;
    sbit  VELCNT_3_bit at VEL1CNT.B3;
    sbit  VELCNT_3_VEL1CNT_bit at VEL1CNT.B3;
    const register unsigned short int VELCNT_2 = 2;
    sbit  VELCNT_2_bit at VEL1CNT.B2;
    sbit  VELCNT_2_VEL1CNT_bit at VEL1CNT.B2;
    const register unsigned short int VELCNT_1 = 1;
    sbit  VELCNT_1_bit at VEL1CNT.B1;
    sbit  VELCNT_1_VEL1CNT_bit at VEL1CNT.B1;
    const register unsigned short int VELCNT_0 = 0;
    sbit  VELCNT_0_bit at VEL1CNT.B0;
    sbit  VELCNT_0_VEL1CNT_bit at VEL1CNT.B0;

    // INT1TMRL bits
    const register unsigned short int INTTMRL_15 = 15;
    sbit  INTTMRL_15_bit at INT1TMRL.B15;
    sbit  INTTMRL_15_INT1TMRL_bit at INT1TMRL.B15;
    const register unsigned short int INTTMRL_14 = 14;
    sbit  INTTMRL_14_bit at INT1TMRL.B14;
    sbit  INTTMRL_14_INT1TMRL_bit at INT1TMRL.B14;
    const register unsigned short int INTTMRL_13 = 13;
    sbit  INTTMRL_13_bit at INT1TMRL.B13;
    sbit  INTTMRL_13_INT1TMRL_bit at INT1TMRL.B13;
    const register unsigned short int INTTMRL_12 = 12;
    sbit  INTTMRL_12_bit at INT1TMRL.B12;
    sbit  INTTMRL_12_INT1TMRL_bit at INT1TMRL.B12;
    const register unsigned short int INTTMRL_11 = 11;
    sbit  INTTMRL_11_bit at INT1TMRL.B11;
    sbit  INTTMRL_11_INT1TMRL_bit at INT1TMRL.B11;
    const register unsigned short int INTTMRL_10 = 10;
    sbit  INTTMRL_10_bit at INT1TMRL.B10;
    sbit  INTTMRL_10_INT1TMRL_bit at INT1TMRL.B10;
    const register unsigned short int INTTMRL_9 = 9;
    sbit  INTTMRL_9_bit at INT1TMRL.B9;
    sbit  INTTMRL_9_INT1TMRL_bit at INT1TMRL.B9;
    const register unsigned short int INTTMRL_8 = 8;
    sbit  INTTMRL_8_bit at INT1TMRL.B8;
    sbit  INTTMRL_8_INT1TMRL_bit at INT1TMRL.B8;
    const register unsigned short int INTTMRL_7 = 7;
    sbit  INTTMRL_7_bit at INT1TMRL.B7;
    sbit  INTTMRL_7_INT1TMRL_bit at INT1TMRL.B7;
    const register unsigned short int INTTMRL_6 = 6;
    sbit  INTTMRL_6_bit at INT1TMRL.B6;
    sbit  INTTMRL_6_INT1TMRL_bit at INT1TMRL.B6;
    const register unsigned short int INTTMRL_5 = 5;
    sbit  INTTMRL_5_bit at INT1TMRL.B5;
    sbit  INTTMRL_5_INT1TMRL_bit at INT1TMRL.B5;
    const register unsigned short int INTTMRL_4 = 4;
    sbit  INTTMRL_4_bit at INT1TMRL.B4;
    sbit  INTTMRL_4_INT1TMRL_bit at INT1TMRL.B4;
    const register unsigned short int INTTMRL_3 = 3;
    sbit  INTTMRL_3_bit at INT1TMRL.B3;
    sbit  INTTMRL_3_INT1TMRL_bit at INT1TMRL.B3;
    const register unsigned short int INTTMRL_2 = 2;
    sbit  INTTMRL_2_bit at INT1TMRL.B2;
    sbit  INTTMRL_2_INT1TMRL_bit at INT1TMRL.B2;
    const register unsigned short int INTTMRL_1 = 1;
    sbit  INTTMRL_1_bit at INT1TMRL.B1;
    sbit  INTTMRL_1_INT1TMRL_bit at INT1TMRL.B1;
    const register unsigned short int INTTMRL_0 = 0;
    sbit  INTTMRL_0_bit at INT1TMRL.B0;
    sbit  INTTMRL_0_INT1TMRL_bit at INT1TMRL.B0;

    // INT1TMRH bits
    const register unsigned short int INTTMRH_15 = 15;
    sbit  INTTMRH_15_bit at INT1TMRH.B15;
    sbit  INTTMRH_15_INT1TMRH_bit at INT1TMRH.B15;
    const register unsigned short int INTTMRH_14 = 14;
    sbit  INTTMRH_14_bit at INT1TMRH.B14;
    sbit  INTTMRH_14_INT1TMRH_bit at INT1TMRH.B14;
    const register unsigned short int INTTMRH_13 = 13;
    sbit  INTTMRH_13_bit at INT1TMRH.B13;
    sbit  INTTMRH_13_INT1TMRH_bit at INT1TMRH.B13;
    const register unsigned short int INTTMRH_12 = 12;
    sbit  INTTMRH_12_bit at INT1TMRH.B12;
    sbit  INTTMRH_12_INT1TMRH_bit at INT1TMRH.B12;
    const register unsigned short int INTTMRH_11 = 11;
    sbit  INTTMRH_11_bit at INT1TMRH.B11;
    sbit  INTTMRH_11_INT1TMRH_bit at INT1TMRH.B11;
    const register unsigned short int INTTMRH_10 = 10;
    sbit  INTTMRH_10_bit at INT1TMRH.B10;
    sbit  INTTMRH_10_INT1TMRH_bit at INT1TMRH.B10;
    const register unsigned short int INTTMRH_9 = 9;
    sbit  INTTMRH_9_bit at INT1TMRH.B9;
    sbit  INTTMRH_9_INT1TMRH_bit at INT1TMRH.B9;
    const register unsigned short int INTTMRH_8 = 8;
    sbit  INTTMRH_8_bit at INT1TMRH.B8;
    sbit  INTTMRH_8_INT1TMRH_bit at INT1TMRH.B8;
    const register unsigned short int INTTMRH_7 = 7;
    sbit  INTTMRH_7_bit at INT1TMRH.B7;
    sbit  INTTMRH_7_INT1TMRH_bit at INT1TMRH.B7;
    const register unsigned short int INTTMRH_6 = 6;
    sbit  INTTMRH_6_bit at INT1TMRH.B6;
    sbit  INTTMRH_6_INT1TMRH_bit at INT1TMRH.B6;
    const register unsigned short int INTTMRH_5 = 5;
    sbit  INTTMRH_5_bit at INT1TMRH.B5;
    sbit  INTTMRH_5_INT1TMRH_bit at INT1TMRH.B5;
    const register unsigned short int INTTMRH_4 = 4;
    sbit  INTTMRH_4_bit at INT1TMRH.B4;
    sbit  INTTMRH_4_INT1TMRH_bit at INT1TMRH.B4;
    const register unsigned short int INTTMRH_3 = 3;
    sbit  INTTMRH_3_bit at INT1TMRH.B3;
    sbit  INTTMRH_3_INT1TMRH_bit at INT1TMRH.B3;
    const register unsigned short int INTTMRH_2 = 2;
    sbit  INTTMRH_2_bit at INT1TMRH.B2;
    sbit  INTTMRH_2_INT1TMRH_bit at INT1TMRH.B2;
    const register unsigned short int INTTMRH_1 = 1;
    sbit  INTTMRH_1_bit at INT1TMRH.B1;
    sbit  INTTMRH_1_INT1TMRH_bit at INT1TMRH.B1;
    const register unsigned short int INTTMRH_0 = 0;
    sbit  INTTMRH_0_bit at INT1TMRH.B0;
    sbit  INTTMRH_0_INT1TMRH_bit at INT1TMRH.B0;

    // INT1HLDL bits
    const register unsigned short int INTHLDL_15 = 15;
    sbit  INTHLDL_15_bit at INT1HLDL.B15;
    sbit  INTHLDL_15_INT1HLDL_bit at INT1HLDL.B15;
    const register unsigned short int INTHLDL_14 = 14;
    sbit  INTHLDL_14_bit at INT1HLDL.B14;
    sbit  INTHLDL_14_INT1HLDL_bit at INT1HLDL.B14;
    const register unsigned short int INTHLDL_13 = 13;
    sbit  INTHLDL_13_bit at INT1HLDL.B13;
    sbit  INTHLDL_13_INT1HLDL_bit at INT1HLDL.B13;
    const register unsigned short int INTHLDL_12 = 12;
    sbit  INTHLDL_12_bit at INT1HLDL.B12;
    sbit  INTHLDL_12_INT1HLDL_bit at INT1HLDL.B12;
    const register unsigned short int INTHLDL_11 = 11;
    sbit  INTHLDL_11_bit at INT1HLDL.B11;
    sbit  INTHLDL_11_INT1HLDL_bit at INT1HLDL.B11;
    const register unsigned short int INTHLDL_10 = 10;
    sbit  INTHLDL_10_bit at INT1HLDL.B10;
    sbit  INTHLDL_10_INT1HLDL_bit at INT1HLDL.B10;
    const register unsigned short int INTHLDL_9 = 9;
    sbit  INTHLDL_9_bit at INT1HLDL.B9;
    sbit  INTHLDL_9_INT1HLDL_bit at INT1HLDL.B9;
    const register unsigned short int INTHLDL_8 = 8;
    sbit  INTHLDL_8_bit at INT1HLDL.B8;
    sbit  INTHLDL_8_INT1HLDL_bit at INT1HLDL.B8;
    const register unsigned short int INTHLDL_7 = 7;
    sbit  INTHLDL_7_bit at INT1HLDL.B7;
    sbit  INTHLDL_7_INT1HLDL_bit at INT1HLDL.B7;
    const register unsigned short int INTHLDL_6 = 6;
    sbit  INTHLDL_6_bit at INT1HLDL.B6;
    sbit  INTHLDL_6_INT1HLDL_bit at INT1HLDL.B6;
    const register unsigned short int INTHLDL_5 = 5;
    sbit  INTHLDL_5_bit at INT1HLDL.B5;
    sbit  INTHLDL_5_INT1HLDL_bit at INT1HLDL.B5;
    const register unsigned short int INTHLDL_4 = 4;
    sbit  INTHLDL_4_bit at INT1HLDL.B4;
    sbit  INTHLDL_4_INT1HLDL_bit at INT1HLDL.B4;
    const register unsigned short int INTHLDL_3 = 3;
    sbit  INTHLDL_3_bit at INT1HLDL.B3;
    sbit  INTHLDL_3_INT1HLDL_bit at INT1HLDL.B3;
    const register unsigned short int INTHLDL_2 = 2;
    sbit  INTHLDL_2_bit at INT1HLDL.B2;
    sbit  INTHLDL_2_INT1HLDL_bit at INT1HLDL.B2;
    const register unsigned short int INTHLDL_1 = 1;
    sbit  INTHLDL_1_bit at INT1HLDL.B1;
    sbit  INTHLDL_1_INT1HLDL_bit at INT1HLDL.B1;
    const register unsigned short int INTHLDL_0 = 0;
    sbit  INTHLDL_0_bit at INT1HLDL.B0;
    sbit  INTHLDL_0_INT1HLDL_bit at INT1HLDL.B0;

    // INT1HLDH bits
    const register unsigned short int INTHLDH_15 = 15;
    sbit  INTHLDH_15_bit at INT1HLDH.B15;
    sbit  INTHLDH_15_INT1HLDH_bit at INT1HLDH.B15;
    const register unsigned short int INTHLDH_14 = 14;
    sbit  INTHLDH_14_bit at INT1HLDH.B14;
    sbit  INTHLDH_14_INT1HLDH_bit at INT1HLDH.B14;
    const register unsigned short int INTHLDH_13 = 13;
    sbit  INTHLDH_13_bit at INT1HLDH.B13;
    sbit  INTHLDH_13_INT1HLDH_bit at INT1HLDH.B13;
    const register unsigned short int INTHLDH_12 = 12;
    sbit  INTHLDH_12_bit at INT1HLDH.B12;
    sbit  INTHLDH_12_INT1HLDH_bit at INT1HLDH.B12;
    const register unsigned short int INTHLDH_11 = 11;
    sbit  INTHLDH_11_bit at INT1HLDH.B11;
    sbit  INTHLDH_11_INT1HLDH_bit at INT1HLDH.B11;
    const register unsigned short int INTHLDH_10 = 10;
    sbit  INTHLDH_10_bit at INT1HLDH.B10;
    sbit  INTHLDH_10_INT1HLDH_bit at INT1HLDH.B10;
    const register unsigned short int INTHLDH_9 = 9;
    sbit  INTHLDH_9_bit at INT1HLDH.B9;
    sbit  INTHLDH_9_INT1HLDH_bit at INT1HLDH.B9;
    const register unsigned short int INTHLDH_8 = 8;
    sbit  INTHLDH_8_bit at INT1HLDH.B8;
    sbit  INTHLDH_8_INT1HLDH_bit at INT1HLDH.B8;
    const register unsigned short int INTHLDH_7 = 7;
    sbit  INTHLDH_7_bit at INT1HLDH.B7;
    sbit  INTHLDH_7_INT1HLDH_bit at INT1HLDH.B7;
    const register unsigned short int INTHLDH_6 = 6;
    sbit  INTHLDH_6_bit at INT1HLDH.B6;
    sbit  INTHLDH_6_INT1HLDH_bit at INT1HLDH.B6;
    const register unsigned short int INTHLDH_5 = 5;
    sbit  INTHLDH_5_bit at INT1HLDH.B5;
    sbit  INTHLDH_5_INT1HLDH_bit at INT1HLDH.B5;
    const register unsigned short int INTHLDH_4 = 4;
    sbit  INTHLDH_4_bit at INT1HLDH.B4;
    sbit  INTHLDH_4_INT1HLDH_bit at INT1HLDH.B4;
    const register unsigned short int INTHLDH_3 = 3;
    sbit  INTHLDH_3_bit at INT1HLDH.B3;
    sbit  INTHLDH_3_INT1HLDH_bit at INT1HLDH.B3;
    const register unsigned short int INTHLDH_2 = 2;
    sbit  INTHLDH_2_bit at INT1HLDH.B2;
    sbit  INTHLDH_2_INT1HLDH_bit at INT1HLDH.B2;
    const register unsigned short int INTHLDH_1 = 1;
    sbit  INTHLDH_1_bit at INT1HLDH.B1;
    sbit  INTHLDH_1_INT1HLDH_bit at INT1HLDH.B1;
    const register unsigned short int INTHLDH_0 = 0;
    sbit  INTHLDH_0_bit at INT1HLDH.B0;
    sbit  INTHLDH_0_INT1HLDH_bit at INT1HLDH.B0;

    // INDX1CNTL bits
    const register unsigned short int INDXCNTL_15 = 15;
    sbit  INDXCNTL_15_bit at INDX1CNTL.B15;
    sbit  INDXCNTL_15_INDX1CNTL_bit at INDX1CNTL.B15;
    const register unsigned short int INDXCNTL_14 = 14;
    sbit  INDXCNTL_14_bit at INDX1CNTL.B14;
    sbit  INDXCNTL_14_INDX1CNTL_bit at INDX1CNTL.B14;
    const register unsigned short int INDXCNTL_13 = 13;
    sbit  INDXCNTL_13_bit at INDX1CNTL.B13;
    sbit  INDXCNTL_13_INDX1CNTL_bit at INDX1CNTL.B13;
    const register unsigned short int INDXCNTL_12 = 12;
    sbit  INDXCNTL_12_bit at INDX1CNTL.B12;
    sbit  INDXCNTL_12_INDX1CNTL_bit at INDX1CNTL.B12;
    const register unsigned short int INDXCNTL_11 = 11;
    sbit  INDXCNTL_11_bit at INDX1CNTL.B11;
    sbit  INDXCNTL_11_INDX1CNTL_bit at INDX1CNTL.B11;
    const register unsigned short int INDXCNTL_10 = 10;
    sbit  INDXCNTL_10_bit at INDX1CNTL.B10;
    sbit  INDXCNTL_10_INDX1CNTL_bit at INDX1CNTL.B10;
    const register unsigned short int INDXCNTL_9 = 9;
    sbit  INDXCNTL_9_bit at INDX1CNTL.B9;
    sbit  INDXCNTL_9_INDX1CNTL_bit at INDX1CNTL.B9;
    const register unsigned short int INDXCNTL_8 = 8;
    sbit  INDXCNTL_8_bit at INDX1CNTL.B8;
    sbit  INDXCNTL_8_INDX1CNTL_bit at INDX1CNTL.B8;
    const register unsigned short int INDXCNTL_7 = 7;
    sbit  INDXCNTL_7_bit at INDX1CNTL.B7;
    sbit  INDXCNTL_7_INDX1CNTL_bit at INDX1CNTL.B7;
    const register unsigned short int INDXCNTL_6 = 6;
    sbit  INDXCNTL_6_bit at INDX1CNTL.B6;
    sbit  INDXCNTL_6_INDX1CNTL_bit at INDX1CNTL.B6;
    const register unsigned short int INDXCNTL_5 = 5;
    sbit  INDXCNTL_5_bit at INDX1CNTL.B5;
    sbit  INDXCNTL_5_INDX1CNTL_bit at INDX1CNTL.B5;
    const register unsigned short int INDXCNTL_4 = 4;
    sbit  INDXCNTL_4_bit at INDX1CNTL.B4;
    sbit  INDXCNTL_4_INDX1CNTL_bit at INDX1CNTL.B4;
    const register unsigned short int INDXCNTL_3 = 3;
    sbit  INDXCNTL_3_bit at INDX1CNTL.B3;
    sbit  INDXCNTL_3_INDX1CNTL_bit at INDX1CNTL.B3;
    const register unsigned short int INDXCNTL_2 = 2;
    sbit  INDXCNTL_2_bit at INDX1CNTL.B2;
    sbit  INDXCNTL_2_INDX1CNTL_bit at INDX1CNTL.B2;
    const register unsigned short int INDXCNTL_1 = 1;
    sbit  INDXCNTL_1_bit at INDX1CNTL.B1;
    sbit  INDXCNTL_1_INDX1CNTL_bit at INDX1CNTL.B1;
    const register unsigned short int INDXCNTL_0 = 0;
    sbit  INDXCNTL_0_bit at INDX1CNTL.B0;
    sbit  INDXCNTL_0_INDX1CNTL_bit at INDX1CNTL.B0;

    // INDX1CNTH bits
    const register unsigned short int INDXCNTH_15 = 15;
    sbit  INDXCNTH_15_bit at INDX1CNTH.B15;
    sbit  INDXCNTH_15_INDX1CNTH_bit at INDX1CNTH.B15;
    const register unsigned short int INDXCNTH_14 = 14;
    sbit  INDXCNTH_14_bit at INDX1CNTH.B14;
    sbit  INDXCNTH_14_INDX1CNTH_bit at INDX1CNTH.B14;
    const register unsigned short int INDXCNTH_13 = 13;
    sbit  INDXCNTH_13_bit at INDX1CNTH.B13;
    sbit  INDXCNTH_13_INDX1CNTH_bit at INDX1CNTH.B13;
    const register unsigned short int INDXCNTH_12 = 12;
    sbit  INDXCNTH_12_bit at INDX1CNTH.B12;
    sbit  INDXCNTH_12_INDX1CNTH_bit at INDX1CNTH.B12;
    const register unsigned short int INDXCNTH_11 = 11;
    sbit  INDXCNTH_11_bit at INDX1CNTH.B11;
    sbit  INDXCNTH_11_INDX1CNTH_bit at INDX1CNTH.B11;
    const register unsigned short int INDXCNTH_10 = 10;
    sbit  INDXCNTH_10_bit at INDX1CNTH.B10;
    sbit  INDXCNTH_10_INDX1CNTH_bit at INDX1CNTH.B10;
    const register unsigned short int INDXCNTH_9 = 9;
    sbit  INDXCNTH_9_bit at INDX1CNTH.B9;
    sbit  INDXCNTH_9_INDX1CNTH_bit at INDX1CNTH.B9;
    const register unsigned short int INDXCNTH_8 = 8;
    sbit  INDXCNTH_8_bit at INDX1CNTH.B8;
    sbit  INDXCNTH_8_INDX1CNTH_bit at INDX1CNTH.B8;
    const register unsigned short int INDXCNTH_7 = 7;
    sbit  INDXCNTH_7_bit at INDX1CNTH.B7;
    sbit  INDXCNTH_7_INDX1CNTH_bit at INDX1CNTH.B7;
    const register unsigned short int INDXCNTH_6 = 6;
    sbit  INDXCNTH_6_bit at INDX1CNTH.B6;
    sbit  INDXCNTH_6_INDX1CNTH_bit at INDX1CNTH.B6;
    const register unsigned short int INDXCNTH_5 = 5;
    sbit  INDXCNTH_5_bit at INDX1CNTH.B5;
    sbit  INDXCNTH_5_INDX1CNTH_bit at INDX1CNTH.B5;
    const register unsigned short int INDXCNTH_4 = 4;
    sbit  INDXCNTH_4_bit at INDX1CNTH.B4;
    sbit  INDXCNTH_4_INDX1CNTH_bit at INDX1CNTH.B4;
    const register unsigned short int INDXCNTH_3 = 3;
    sbit  INDXCNTH_3_bit at INDX1CNTH.B3;
    sbit  INDXCNTH_3_INDX1CNTH_bit at INDX1CNTH.B3;
    const register unsigned short int INDXCNTH_2 = 2;
    sbit  INDXCNTH_2_bit at INDX1CNTH.B2;
    sbit  INDXCNTH_2_INDX1CNTH_bit at INDX1CNTH.B2;
    const register unsigned short int INDXCNTH_1 = 1;
    sbit  INDXCNTH_1_bit at INDX1CNTH.B1;
    sbit  INDXCNTH_1_INDX1CNTH_bit at INDX1CNTH.B1;
    const register unsigned short int INDXCNTH_0 = 0;
    sbit  INDXCNTH_0_bit at INDX1CNTH.B0;
    sbit  INDXCNTH_0_INDX1CNTH_bit at INDX1CNTH.B0;

    // INDX1HLD bits
    const register unsigned short int INDXHLD_15 = 15;
    sbit  INDXHLD_15_bit at INDX1HLD.B15;
    sbit  INDXHLD_15_INDX1HLD_bit at INDX1HLD.B15;
    const register unsigned short int INDXHLD_14 = 14;
    sbit  INDXHLD_14_bit at INDX1HLD.B14;
    sbit  INDXHLD_14_INDX1HLD_bit at INDX1HLD.B14;
    const register unsigned short int INDXHLD_13 = 13;
    sbit  INDXHLD_13_bit at INDX1HLD.B13;
    sbit  INDXHLD_13_INDX1HLD_bit at INDX1HLD.B13;
    const register unsigned short int INDXHLD_12 = 12;
    sbit  INDXHLD_12_bit at INDX1HLD.B12;
    sbit  INDXHLD_12_INDX1HLD_bit at INDX1HLD.B12;
    const register unsigned short int INDXHLD_11 = 11;
    sbit  INDXHLD_11_bit at INDX1HLD.B11;
    sbit  INDXHLD_11_INDX1HLD_bit at INDX1HLD.B11;
    const register unsigned short int INDXHLD_10 = 10;
    sbit  INDXHLD_10_bit at INDX1HLD.B10;
    sbit  INDXHLD_10_INDX1HLD_bit at INDX1HLD.B10;
    const register unsigned short int INDXHLD_9 = 9;
    sbit  INDXHLD_9_bit at INDX1HLD.B9;
    sbit  INDXHLD_9_INDX1HLD_bit at INDX1HLD.B9;
    const register unsigned short int INDXHLD_8 = 8;
    sbit  INDXHLD_8_bit at INDX1HLD.B8;
    sbit  INDXHLD_8_INDX1HLD_bit at INDX1HLD.B8;
    const register unsigned short int INDXHLD_7 = 7;
    sbit  INDXHLD_7_bit at INDX1HLD.B7;
    sbit  INDXHLD_7_INDX1HLD_bit at INDX1HLD.B7;
    const register unsigned short int INDXHLD_6 = 6;
    sbit  INDXHLD_6_bit at INDX1HLD.B6;
    sbit  INDXHLD_6_INDX1HLD_bit at INDX1HLD.B6;
    const register unsigned short int INDXHLD_5 = 5;
    sbit  INDXHLD_5_bit at INDX1HLD.B5;
    sbit  INDXHLD_5_INDX1HLD_bit at INDX1HLD.B5;
    const register unsigned short int INDXHLD_4 = 4;
    sbit  INDXHLD_4_bit at INDX1HLD.B4;
    sbit  INDXHLD_4_INDX1HLD_bit at INDX1HLD.B4;
    const register unsigned short int INDXHLD_3 = 3;
    sbit  INDXHLD_3_bit at INDX1HLD.B3;
    sbit  INDXHLD_3_INDX1HLD_bit at INDX1HLD.B3;
    const register unsigned short int INDXHLD_2 = 2;
    sbit  INDXHLD_2_bit at INDX1HLD.B2;
    sbit  INDXHLD_2_INDX1HLD_bit at INDX1HLD.B2;
    const register unsigned short int INDXHLD_1 = 1;
    sbit  INDXHLD_1_bit at INDX1HLD.B1;
    sbit  INDXHLD_1_INDX1HLD_bit at INDX1HLD.B1;
    const register unsigned short int INDXHLD_0 = 0;
    sbit  INDXHLD_0_bit at INDX1HLD.B0;
    sbit  INDXHLD_0_INDX1HLD_bit at INDX1HLD.B0;

    // QEI1GECL bits
    const register unsigned short int QEIGEC_15 = 15;
    sbit  QEIGEC_15_bit at QEI1GECL.B15;
    sbit  QEIGEC_15_QEI1GECL_bit at QEI1GECL.B15;
    const register unsigned short int QEIGEC_14 = 14;
    sbit  QEIGEC_14_bit at QEI1GECL.B14;
    sbit  QEIGEC_14_QEI1GECL_bit at QEI1GECL.B14;
    const register unsigned short int QEIGEC_13 = 13;
    sbit  QEIGEC_13_bit at QEI1GECL.B13;
    sbit  QEIGEC_13_QEI1GECL_bit at QEI1GECL.B13;
    const register unsigned short int QEIGEC_12 = 12;
    sbit  QEIGEC_12_bit at QEI1GECL.B12;
    sbit  QEIGEC_12_QEI1GECL_bit at QEI1GECL.B12;
    const register unsigned short int QEIGEC_11 = 11;
    sbit  QEIGEC_11_bit at QEI1GECL.B11;
    sbit  QEIGEC_11_QEI1GECL_bit at QEI1GECL.B11;
    const register unsigned short int QEIGEC_10 = 10;
    sbit  QEIGEC_10_bit at QEI1GECL.B10;
    sbit  QEIGEC_10_QEI1GECL_bit at QEI1GECL.B10;
    const register unsigned short int QEIGEC_9 = 9;
    sbit  QEIGEC_9_bit at QEI1GECL.B9;
    sbit  QEIGEC_9_QEI1GECL_bit at QEI1GECL.B9;
    const register unsigned short int QEIGEC_8 = 8;
    sbit  QEIGEC_8_bit at QEI1GECL.B8;
    sbit  QEIGEC_8_QEI1GECL_bit at QEI1GECL.B8;
    const register unsigned short int QEIGEC_7 = 7;
    sbit  QEIGEC_7_bit at QEI1GECL.B7;
    sbit  QEIGEC_7_QEI1GECL_bit at QEI1GECL.B7;
    const register unsigned short int QEIGEC_6 = 6;
    sbit  QEIGEC_6_bit at QEI1GECL.B6;
    sbit  QEIGEC_6_QEI1GECL_bit at QEI1GECL.B6;
    const register unsigned short int QEIGEC_5 = 5;
    sbit  QEIGEC_5_bit at QEI1GECL.B5;
    sbit  QEIGEC_5_QEI1GECL_bit at QEI1GECL.B5;
    const register unsigned short int QEIGEC_4 = 4;
    sbit  QEIGEC_4_bit at QEI1GECL.B4;
    sbit  QEIGEC_4_QEI1GECL_bit at QEI1GECL.B4;
    const register unsigned short int QEIGEC_3 = 3;
    sbit  QEIGEC_3_bit at QEI1GECL.B3;
    sbit  QEIGEC_3_QEI1GECL_bit at QEI1GECL.B3;
    const register unsigned short int QEIGEC_2 = 2;
    sbit  QEIGEC_2_bit at QEI1GECL.B2;
    sbit  QEIGEC_2_QEI1GECL_bit at QEI1GECL.B2;
    const register unsigned short int QEIGEC_1 = 1;
    sbit  QEIGEC_1_bit at QEI1GECL.B1;
    sbit  QEIGEC_1_QEI1GECL_bit at QEI1GECL.B1;
    const register unsigned short int QEIGEC_0 = 0;
    sbit  QEIGEC_0_bit at QEI1GECL.B0;
    sbit  QEIGEC_0_QEI1GECL_bit at QEI1GECL.B0;

    // QEI1GECH bits
    sbit  QEIGEC_15_QEI1GECH_bit at QEI1GECH.B15;
    sbit  QEIGEC_14_QEI1GECH_bit at QEI1GECH.B14;
    sbit  QEIGEC_13_QEI1GECH_bit at QEI1GECH.B13;
    sbit  QEIGEC_12_QEI1GECH_bit at QEI1GECH.B12;
    sbit  QEIGEC_11_QEI1GECH_bit at QEI1GECH.B11;
    sbit  QEIGEC_10_QEI1GECH_bit at QEI1GECH.B10;
    sbit  QEIGEC_9_QEI1GECH_bit at QEI1GECH.B9;
    sbit  QEIGEC_8_QEI1GECH_bit at QEI1GECH.B8;
    sbit  QEIGEC_7_QEI1GECH_bit at QEI1GECH.B7;
    sbit  QEIGEC_6_QEI1GECH_bit at QEI1GECH.B6;
    sbit  QEIGEC_5_QEI1GECH_bit at QEI1GECH.B5;
    sbit  QEIGEC_4_QEI1GECH_bit at QEI1GECH.B4;
    sbit  QEIGEC_3_QEI1GECH_bit at QEI1GECH.B3;
    sbit  QEIGEC_2_QEI1GECH_bit at QEI1GECH.B2;
    sbit  QEIGEC_1_QEI1GECH_bit at QEI1GECH.B1;
    sbit  QEIGEC_0_QEI1GECH_bit at QEI1GECH.B0;

    // QEI1LECL bits
    const register unsigned short int QEILEC_15 = 15;
    sbit  QEILEC_15_bit at QEI1LECL.B15;
    sbit  QEILEC_15_QEI1LECL_bit at QEI1LECL.B15;
    const register unsigned short int QEILEC_14 = 14;
    sbit  QEILEC_14_bit at QEI1LECL.B14;
    sbit  QEILEC_14_QEI1LECL_bit at QEI1LECL.B14;
    const register unsigned short int QEILEC_13 = 13;
    sbit  QEILEC_13_bit at QEI1LECL.B13;
    sbit  QEILEC_13_QEI1LECL_bit at QEI1LECL.B13;
    const register unsigned short int QEILEC_12 = 12;
    sbit  QEILEC_12_bit at QEI1LECL.B12;
    sbit  QEILEC_12_QEI1LECL_bit at QEI1LECL.B12;
    const register unsigned short int QEILEC_11 = 11;
    sbit  QEILEC_11_bit at QEI1LECL.B11;
    sbit  QEILEC_11_QEI1LECL_bit at QEI1LECL.B11;
    const register unsigned short int QEILEC_10 = 10;
    sbit  QEILEC_10_bit at QEI1LECL.B10;
    sbit  QEILEC_10_QEI1LECL_bit at QEI1LECL.B10;
    const register unsigned short int QEILEC_9 = 9;
    sbit  QEILEC_9_bit at QEI1LECL.B9;
    sbit  QEILEC_9_QEI1LECL_bit at QEI1LECL.B9;
    const register unsigned short int QEILEC_8 = 8;
    sbit  QEILEC_8_bit at QEI1LECL.B8;
    sbit  QEILEC_8_QEI1LECL_bit at QEI1LECL.B8;
    const register unsigned short int QEILEC_7 = 7;
    sbit  QEILEC_7_bit at QEI1LECL.B7;
    sbit  QEILEC_7_QEI1LECL_bit at QEI1LECL.B7;
    const register unsigned short int QEILEC_6 = 6;
    sbit  QEILEC_6_bit at QEI1LECL.B6;
    sbit  QEILEC_6_QEI1LECL_bit at QEI1LECL.B6;
    const register unsigned short int QEILEC_5 = 5;
    sbit  QEILEC_5_bit at QEI1LECL.B5;
    sbit  QEILEC_5_QEI1LECL_bit at QEI1LECL.B5;
    const register unsigned short int QEILEC_4 = 4;
    sbit  QEILEC_4_bit at QEI1LECL.B4;
    sbit  QEILEC_4_QEI1LECL_bit at QEI1LECL.B4;
    const register unsigned short int QEILEC_3 = 3;
    sbit  QEILEC_3_bit at QEI1LECL.B3;
    sbit  QEILEC_3_QEI1LECL_bit at QEI1LECL.B3;
    const register unsigned short int QEILEC_2 = 2;
    sbit  QEILEC_2_bit at QEI1LECL.B2;
    sbit  QEILEC_2_QEI1LECL_bit at QEI1LECL.B2;
    const register unsigned short int QEILEC_1 = 1;
    sbit  QEILEC_1_bit at QEI1LECL.B1;
    sbit  QEILEC_1_QEI1LECL_bit at QEI1LECL.B1;
    const register unsigned short int QEILEC_0 = 0;
    sbit  QEILEC_0_bit at QEI1LECL.B0;
    sbit  QEILEC_0_QEI1LECL_bit at QEI1LECL.B0;

    // QEI1LECH bits
    sbit  QEILEC_15_QEI1LECH_bit at QEI1LECH.B15;
    sbit  QEILEC_14_QEI1LECH_bit at QEI1LECH.B14;
    sbit  QEILEC_13_QEI1LECH_bit at QEI1LECH.B13;
    sbit  QEILEC_12_QEI1LECH_bit at QEI1LECH.B12;
    sbit  QEILEC_11_QEI1LECH_bit at QEI1LECH.B11;
    sbit  QEILEC_10_QEI1LECH_bit at QEI1LECH.B10;
    sbit  QEILEC_9_QEI1LECH_bit at QEI1LECH.B9;
    sbit  QEILEC_8_QEI1LECH_bit at QEI1LECH.B8;
    sbit  QEILEC_7_QEI1LECH_bit at QEI1LECH.B7;
    sbit  QEILEC_6_QEI1LECH_bit at QEI1LECH.B6;
    sbit  QEILEC_5_QEI1LECH_bit at QEI1LECH.B5;
    sbit  QEILEC_4_QEI1LECH_bit at QEI1LECH.B4;
    sbit  QEILEC_3_QEI1LECH_bit at QEI1LECH.B3;
    sbit  QEILEC_2_QEI1LECH_bit at QEI1LECH.B2;
    sbit  QEILEC_1_QEI1LECH_bit at QEI1LECH.B1;
    sbit  QEILEC_0_QEI1LECH_bit at QEI1LECH.B0;

    // I2C1RCV bits
    const register unsigned short int I2CRCV_7 = 7;
    sbit  I2CRCV_7_bit at I2C1RCV.B7;
    sbit  I2CRCV_7_I2C1RCV_bit at I2C1RCV.B7;
    const register unsigned short int I2CRCV_6 = 6;
    sbit  I2CRCV_6_bit at I2C1RCV.B6;
    sbit  I2CRCV_6_I2C1RCV_bit at I2C1RCV.B6;
    const register unsigned short int I2CRCV_5 = 5;
    sbit  I2CRCV_5_bit at I2C1RCV.B5;
    sbit  I2CRCV_5_I2C1RCV_bit at I2C1RCV.B5;
    const register unsigned short int I2CRCV_4 = 4;
    sbit  I2CRCV_4_bit at I2C1RCV.B4;
    sbit  I2CRCV_4_I2C1RCV_bit at I2C1RCV.B4;
    const register unsigned short int I2CRCV_3 = 3;
    sbit  I2CRCV_3_bit at I2C1RCV.B3;
    sbit  I2CRCV_3_I2C1RCV_bit at I2C1RCV.B3;
    const register unsigned short int I2CRCV_2 = 2;
    sbit  I2CRCV_2_bit at I2C1RCV.B2;
    sbit  I2CRCV_2_I2C1RCV_bit at I2C1RCV.B2;
    const register unsigned short int I2CRCV_1 = 1;
    sbit  I2CRCV_1_bit at I2C1RCV.B1;
    sbit  I2CRCV_1_I2C1RCV_bit at I2C1RCV.B1;
    const register unsigned short int I2CRCV_0 = 0;
    sbit  I2CRCV_0_bit at I2C1RCV.B0;
    sbit  I2CRCV_0_I2C1RCV_bit at I2C1RCV.B0;

    // I2C1TRN bits
    const register unsigned short int I2CTRN_7 = 7;
    sbit  I2CTRN_7_bit at I2C1TRN.B7;
    sbit  I2CTRN_7_I2C1TRN_bit at I2C1TRN.B7;
    const register unsigned short int I2CTRN_6 = 6;
    sbit  I2CTRN_6_bit at I2C1TRN.B6;
    sbit  I2CTRN_6_I2C1TRN_bit at I2C1TRN.B6;
    const register unsigned short int I2CTRN_5 = 5;
    sbit  I2CTRN_5_bit at I2C1TRN.B5;
    sbit  I2CTRN_5_I2C1TRN_bit at I2C1TRN.B5;
    const register unsigned short int I2CTRN_4 = 4;
    sbit  I2CTRN_4_bit at I2C1TRN.B4;
    sbit  I2CTRN_4_I2C1TRN_bit at I2C1TRN.B4;
    const register unsigned short int I2CTRN_3 = 3;
    sbit  I2CTRN_3_bit at I2C1TRN.B3;
    sbit  I2CTRN_3_I2C1TRN_bit at I2C1TRN.B3;
    const register unsigned short int I2CTRN_2 = 2;
    sbit  I2CTRN_2_bit at I2C1TRN.B2;
    sbit  I2CTRN_2_I2C1TRN_bit at I2C1TRN.B2;
    const register unsigned short int I2CTRN_1 = 1;
    sbit  I2CTRN_1_bit at I2C1TRN.B1;
    sbit  I2CTRN_1_I2C1TRN_bit at I2C1TRN.B1;
    const register unsigned short int I2CTRN_0 = 0;
    sbit  I2CTRN_0_bit at I2C1TRN.B0;
    sbit  I2CTRN_0_I2C1TRN_bit at I2C1TRN.B0;

    // I2C1BRG bits
    const register unsigned short int I2CBRG_8 = 8;
    sbit  I2CBRG_8_bit at I2C1BRG.B8;
    sbit  I2CBRG_8_I2C1BRG_bit at I2C1BRG.B8;
    const register unsigned short int I2CBRG_7 = 7;
    sbit  I2CBRG_7_bit at I2C1BRG.B7;
    sbit  I2CBRG_7_I2C1BRG_bit at I2C1BRG.B7;
    const register unsigned short int I2CBRG_6 = 6;
    sbit  I2CBRG_6_bit at I2C1BRG.B6;
    sbit  I2CBRG_6_I2C1BRG_bit at I2C1BRG.B6;
    const register unsigned short int I2CBRG_5 = 5;
    sbit  I2CBRG_5_bit at I2C1BRG.B5;
    sbit  I2CBRG_5_I2C1BRG_bit at I2C1BRG.B5;
    const register unsigned short int I2CBRG_4 = 4;
    sbit  I2CBRG_4_bit at I2C1BRG.B4;
    sbit  I2CBRG_4_I2C1BRG_bit at I2C1BRG.B4;
    const register unsigned short int I2CBRG_3 = 3;
    sbit  I2CBRG_3_bit at I2C1BRG.B3;
    sbit  I2CBRG_3_I2C1BRG_bit at I2C1BRG.B3;
    const register unsigned short int I2CBRG_2 = 2;
    sbit  I2CBRG_2_bit at I2C1BRG.B2;
    sbit  I2CBRG_2_I2C1BRG_bit at I2C1BRG.B2;
    const register unsigned short int I2CBRG_1 = 1;
    sbit  I2CBRG_1_bit at I2C1BRG.B1;
    sbit  I2CBRG_1_I2C1BRG_bit at I2C1BRG.B1;
    const register unsigned short int I2CBRG_0 = 0;
    sbit  I2CBRG_0_bit at I2C1BRG.B0;
    sbit  I2CBRG_0_I2C1BRG_bit at I2C1BRG.B0;

    // I2C1CON bits
    const register unsigned short int I2CEN = 15;
    sbit  I2CEN_bit at I2C1CON.B15;
    sbit  I2CEN_I2C1CON_bit at I2C1CON.B15;
    const register unsigned short int I2CSIDL = 13;
    sbit  I2CSIDL_bit at I2C1CON.B13;
    sbit  I2CSIDL_I2C1CON_bit at I2C1CON.B13;
    const register unsigned short int SCLREL = 12;
    sbit  SCLREL_bit at I2C1CON.B12;
    sbit  SCLREL_I2C1CON_bit at I2C1CON.B12;
    const register unsigned short int IPMIEN = 11;
    sbit  IPMIEN_bit at I2C1CON.B11;
    sbit  IPMIEN_I2C1CON_bit at I2C1CON.B11;
    const register unsigned short int A10M = 10;
    sbit  A10M_bit at I2C1CON.B10;
    sbit  A10M_I2C1CON_bit at I2C1CON.B10;
    const register unsigned short int DISSLW = 9;
    sbit  DISSLW_bit at I2C1CON.B9;
    sbit  DISSLW_I2C1CON_bit at I2C1CON.B9;
    const register unsigned short int SMEN = 8;
    sbit  SMEN_bit at I2C1CON.B8;
    sbit  SMEN_I2C1CON_bit at I2C1CON.B8;
    const register unsigned short int GCEN = 7;
    sbit  GCEN_bit at I2C1CON.B7;
    sbit  GCEN_I2C1CON_bit at I2C1CON.B7;
    const register unsigned short int STREN = 6;
    sbit  STREN_bit at I2C1CON.B6;
    sbit  STREN_I2C1CON_bit at I2C1CON.B6;
    const register unsigned short int ACKDT = 5;
    sbit  ACKDT_bit at I2C1CON.B5;
    sbit  ACKDT_I2C1CON_bit at I2C1CON.B5;
    const register unsigned short int ACKEN = 4;
    sbit  ACKEN_bit at I2C1CON.B4;
    sbit  ACKEN_I2C1CON_bit at I2C1CON.B4;
    const register unsigned short int RCEN = 3;
    sbit  RCEN_bit at I2C1CON.B3;
    sbit  RCEN_I2C1CON_bit at I2C1CON.B3;
    const register unsigned short int PEN = 2;
    sbit  PEN_bit at I2C1CON.B2;
    sbit  PEN_I2C1CON_bit at I2C1CON.B2;
    const register unsigned short int RSEN = 1;
    sbit  RSEN_bit at I2C1CON.B1;
    sbit  RSEN_I2C1CON_bit at I2C1CON.B1;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at I2C1CON.B0;
    sbit  SEN_I2C1CON_bit at I2C1CON.B0;

    // I2C1STAT bits
    const register unsigned short int ACKSTAT = 15;
    sbit  ACKSTAT_bit at I2C1STAT.B15;
    sbit  ACKSTAT_I2C1STAT_bit at I2C1STAT.B15;
    const register unsigned short int TRSTAT = 14;
    sbit  TRSTAT_bit at I2C1STAT.B14;
    sbit  TRSTAT_I2C1STAT_bit at I2C1STAT.B14;
    const register unsigned short int BCL = 10;
    sbit  BCL_bit at I2C1STAT.B10;
    sbit  BCL_I2C1STAT_bit at I2C1STAT.B10;
    const register unsigned short int GCSTAT = 9;
    sbit  GCSTAT_bit at I2C1STAT.B9;
    sbit  GCSTAT_I2C1STAT_bit at I2C1STAT.B9;
    const register unsigned short int ADD10 = 8;
    sbit  ADD10_bit at I2C1STAT.B8;
    sbit  ADD10_I2C1STAT_bit at I2C1STAT.B8;
    const register unsigned short int IWCOL = 7;
    sbit  IWCOL_bit at I2C1STAT.B7;
    sbit  IWCOL_I2C1STAT_bit at I2C1STAT.B7;
    const register unsigned short int I2COV = 6;
    sbit  I2COV_bit at I2C1STAT.B6;
    sbit  I2COV_I2C1STAT_bit at I2C1STAT.B6;
    const register unsigned short int D_A = 5;
    sbit  D_A_bit at I2C1STAT.B5;
    sbit  D_A_I2C1STAT_bit at I2C1STAT.B5;
    const register unsigned short int P = 4;
    sbit  P_bit at I2C1STAT.B4;
    sbit  P_I2C1STAT_bit at I2C1STAT.B4;
    const register unsigned short int S = 3;
    sbit  S_bit at I2C1STAT.B3;
    sbit  S_I2C1STAT_bit at I2C1STAT.B3;
    const register unsigned short int R_W = 2;
    sbit  R_W_bit at I2C1STAT.B2;
    sbit  R_W_I2C1STAT_bit at I2C1STAT.B2;
    const register unsigned short int RBF = 1;
    sbit  RBF_bit at I2C1STAT.B1;
    sbit  RBF_I2C1STAT_bit at I2C1STAT.B1;
    const register unsigned short int TBF = 0;
    sbit  TBF_bit at I2C1STAT.B0;
    sbit  TBF_I2C1STAT_bit at I2C1STAT.B0;

    // I2C1ADD bits
    const register unsigned short int I2CADD_9 = 9;
    sbit  I2CADD_9_bit at I2C1ADD.B9;
    sbit  I2CADD_9_I2C1ADD_bit at I2C1ADD.B9;
    const register unsigned short int I2CADD_8 = 8;
    sbit  I2CADD_8_bit at I2C1ADD.B8;
    sbit  I2CADD_8_I2C1ADD_bit at I2C1ADD.B8;
    const register unsigned short int I2CADD_7 = 7;
    sbit  I2CADD_7_bit at I2C1ADD.B7;
    sbit  I2CADD_7_I2C1ADD_bit at I2C1ADD.B7;
    const register unsigned short int I2CADD_6 = 6;
    sbit  I2CADD_6_bit at I2C1ADD.B6;
    sbit  I2CADD_6_I2C1ADD_bit at I2C1ADD.B6;
    const register unsigned short int I2CADD_5 = 5;
    sbit  I2CADD_5_bit at I2C1ADD.B5;
    sbit  I2CADD_5_I2C1ADD_bit at I2C1ADD.B5;
    const register unsigned short int I2CADD_4 = 4;
    sbit  I2CADD_4_bit at I2C1ADD.B4;
    sbit  I2CADD_4_I2C1ADD_bit at I2C1ADD.B4;
    const register unsigned short int I2CADD_3 = 3;
    sbit  I2CADD_3_bit at I2C1ADD.B3;
    sbit  I2CADD_3_I2C1ADD_bit at I2C1ADD.B3;
    const register unsigned short int I2CADD_2 = 2;
    sbit  I2CADD_2_bit at I2C1ADD.B2;
    sbit  I2CADD_2_I2C1ADD_bit at I2C1ADD.B2;
    const register unsigned short int I2CADD_1 = 1;
    sbit  I2CADD_1_bit at I2C1ADD.B1;
    sbit  I2CADD_1_I2C1ADD_bit at I2C1ADD.B1;
    const register unsigned short int I2CADD_0 = 0;
    sbit  I2CADD_0_bit at I2C1ADD.B0;
    sbit  I2CADD_0_I2C1ADD_bit at I2C1ADD.B0;

    // I2C1MSK bits
    const register unsigned short int AMSK_9 = 9;
    sbit  AMSK_9_bit at I2C1MSK.B9;
    sbit  AMSK_9_I2C1MSK_bit at I2C1MSK.B9;
    const register unsigned short int AMSK_8 = 8;
    sbit  AMSK_8_bit at I2C1MSK.B8;
    sbit  AMSK_8_I2C1MSK_bit at I2C1MSK.B8;
    const register unsigned short int AMSK_7 = 7;
    sbit  AMSK_7_bit at I2C1MSK.B7;
    sbit  AMSK_7_I2C1MSK_bit at I2C1MSK.B7;
    const register unsigned short int AMSK_6 = 6;
    sbit  AMSK_6_bit at I2C1MSK.B6;
    sbit  AMSK_6_I2C1MSK_bit at I2C1MSK.B6;
    const register unsigned short int AMSK_5 = 5;
    sbit  AMSK_5_bit at I2C1MSK.B5;
    sbit  AMSK_5_I2C1MSK_bit at I2C1MSK.B5;
    const register unsigned short int AMSK_4 = 4;
    sbit  AMSK_4_bit at I2C1MSK.B4;
    sbit  AMSK_4_I2C1MSK_bit at I2C1MSK.B4;
    const register unsigned short int AMSK_3 = 3;
    sbit  AMSK_3_bit at I2C1MSK.B3;
    sbit  AMSK_3_I2C1MSK_bit at I2C1MSK.B3;
    const register unsigned short int AMSK_2 = 2;
    sbit  AMSK_2_bit at I2C1MSK.B2;
    sbit  AMSK_2_I2C1MSK_bit at I2C1MSK.B2;
    const register unsigned short int AMSK_1 = 1;
    sbit  AMSK_1_bit at I2C1MSK.B1;
    sbit  AMSK_1_I2C1MSK_bit at I2C1MSK.B1;
    const register unsigned short int AMSK_0 = 0;
    sbit  AMSK_0_bit at I2C1MSK.B0;
    sbit  AMSK_0_I2C1MSK_bit at I2C1MSK.B0;

    // I2C2RCV bits
    sbit  I2CRCV_7_I2C2RCV_bit at I2C2RCV.B7;
    sbit  I2CRCV_6_I2C2RCV_bit at I2C2RCV.B6;
    sbit  I2CRCV_5_I2C2RCV_bit at I2C2RCV.B5;
    sbit  I2CRCV_4_I2C2RCV_bit at I2C2RCV.B4;
    sbit  I2CRCV_3_I2C2RCV_bit at I2C2RCV.B3;
    sbit  I2CRCV_2_I2C2RCV_bit at I2C2RCV.B2;
    sbit  I2CRCV_1_I2C2RCV_bit at I2C2RCV.B1;
    sbit  I2CRCV_0_I2C2RCV_bit at I2C2RCV.B0;

    // I2C2TRN bits
    sbit  I2CTRN_7_I2C2TRN_bit at I2C2TRN.B7;
    sbit  I2CTRN_6_I2C2TRN_bit at I2C2TRN.B6;
    sbit  I2CTRN_5_I2C2TRN_bit at I2C2TRN.B5;
    sbit  I2CTRN_4_I2C2TRN_bit at I2C2TRN.B4;
    sbit  I2CTRN_3_I2C2TRN_bit at I2C2TRN.B3;
    sbit  I2CTRN_2_I2C2TRN_bit at I2C2TRN.B2;
    sbit  I2CTRN_1_I2C2TRN_bit at I2C2TRN.B1;
    sbit  I2CTRN_0_I2C2TRN_bit at I2C2TRN.B0;

    // I2C2BRG bits
    sbit  I2CBRG_8_I2C2BRG_bit at I2C2BRG.B8;
    sbit  I2CBRG_7_I2C2BRG_bit at I2C2BRG.B7;
    sbit  I2CBRG_6_I2C2BRG_bit at I2C2BRG.B6;
    sbit  I2CBRG_5_I2C2BRG_bit at I2C2BRG.B5;
    sbit  I2CBRG_4_I2C2BRG_bit at I2C2BRG.B4;
    sbit  I2CBRG_3_I2C2BRG_bit at I2C2BRG.B3;
    sbit  I2CBRG_2_I2C2BRG_bit at I2C2BRG.B2;
    sbit  I2CBRG_1_I2C2BRG_bit at I2C2BRG.B1;
    sbit  I2CBRG_0_I2C2BRG_bit at I2C2BRG.B0;

    // I2C2CON bits
    sbit  I2CEN_I2C2CON_bit at I2C2CON.B15;
    sbit  I2CSIDL_I2C2CON_bit at I2C2CON.B13;
    sbit  SCLREL_I2C2CON_bit at I2C2CON.B12;
    sbit  IPMIEN_I2C2CON_bit at I2C2CON.B11;
    sbit  A10M_I2C2CON_bit at I2C2CON.B10;
    sbit  DISSLW_I2C2CON_bit at I2C2CON.B9;
    sbit  SMEN_I2C2CON_bit at I2C2CON.B8;
    sbit  GCEN_I2C2CON_bit at I2C2CON.B7;
    sbit  STREN_I2C2CON_bit at I2C2CON.B6;
    sbit  ACKDT_I2C2CON_bit at I2C2CON.B5;
    sbit  ACKEN_I2C2CON_bit at I2C2CON.B4;
    sbit  RCEN_I2C2CON_bit at I2C2CON.B3;
    sbit  PEN_I2C2CON_bit at I2C2CON.B2;
    sbit  RSEN_I2C2CON_bit at I2C2CON.B1;
    sbit  SEN_I2C2CON_bit at I2C2CON.B0;

    // I2C2STAT bits
    sbit  ACKSTAT_I2C2STAT_bit at I2C2STAT.B15;
    sbit  TRSTAT_I2C2STAT_bit at I2C2STAT.B14;
    sbit  BCL_I2C2STAT_bit at I2C2STAT.B10;
    sbit  GCSTAT_I2C2STAT_bit at I2C2STAT.B9;
    sbit  ADD10_I2C2STAT_bit at I2C2STAT.B8;
    sbit  IWCOL_I2C2STAT_bit at I2C2STAT.B7;
    sbit  I2COV_I2C2STAT_bit at I2C2STAT.B6;
    sbit  D_A_I2C2STAT_bit at I2C2STAT.B5;
    sbit  P_I2C2STAT_bit at I2C2STAT.B4;
    sbit  S_I2C2STAT_bit at I2C2STAT.B3;
    sbit  R_W_I2C2STAT_bit at I2C2STAT.B2;
    sbit  RBF_I2C2STAT_bit at I2C2STAT.B1;
    sbit  TBF_I2C2STAT_bit at I2C2STAT.B0;

    // I2C2ADD bits
    sbit  I2CADD_9_I2C2ADD_bit at I2C2ADD.B9;
    sbit  I2CADD_8_I2C2ADD_bit at I2C2ADD.B8;
    sbit  I2CADD_7_I2C2ADD_bit at I2C2ADD.B7;
    sbit  I2CADD_6_I2C2ADD_bit at I2C2ADD.B6;
    sbit  I2CADD_5_I2C2ADD_bit at I2C2ADD.B5;
    sbit  I2CADD_4_I2C2ADD_bit at I2C2ADD.B4;
    sbit  I2CADD_3_I2C2ADD_bit at I2C2ADD.B3;
    sbit  I2CADD_2_I2C2ADD_bit at I2C2ADD.B2;
    sbit  I2CADD_1_I2C2ADD_bit at I2C2ADD.B1;
    sbit  I2CADD_0_I2C2ADD_bit at I2C2ADD.B0;

    // I2C2MSK bits
    sbit  AMSK_9_I2C2MSK_bit at I2C2MSK.B9;
    sbit  AMSK_8_I2C2MSK_bit at I2C2MSK.B8;
    sbit  AMSK_7_I2C2MSK_bit at I2C2MSK.B7;
    sbit  AMSK_6_I2C2MSK_bit at I2C2MSK.B6;
    sbit  AMSK_5_I2C2MSK_bit at I2C2MSK.B5;
    sbit  AMSK_4_I2C2MSK_bit at I2C2MSK.B4;
    sbit  AMSK_3_I2C2MSK_bit at I2C2MSK.B3;
    sbit  AMSK_2_I2C2MSK_bit at I2C2MSK.B2;
    sbit  AMSK_1_I2C2MSK_bit at I2C2MSK.B1;
    sbit  AMSK_0_I2C2MSK_bit at I2C2MSK.B0;

    // U1MODE bits
    const register unsigned short int UARTEN = 15;
    sbit  UARTEN_bit at U1MODE.B15;
    sbit  UARTEN_U1MODE_bit at U1MODE.B15;
    const register unsigned short int USIDL = 13;
    sbit  USIDL_bit at U1MODE.B13;
    sbit  USIDL_U1MODE_bit at U1MODE.B13;
    const register unsigned short int IREN = 12;
    sbit  IREN_bit at U1MODE.B12;
    sbit  IREN_U1MODE_bit at U1MODE.B12;
    const register unsigned short int RTSMD = 11;
    sbit  RTSMD_bit at U1MODE.B11;
    sbit  RTSMD_U1MODE_bit at U1MODE.B11;
    const register unsigned short int UEN_1 = 9;
    sbit  UEN_1_bit at U1MODE.B9;
    sbit  UEN_1_U1MODE_bit at U1MODE.B9;
    const register unsigned short int UEN_0 = 8;
    sbit  UEN_0_bit at U1MODE.B8;
    sbit  UEN_0_U1MODE_bit at U1MODE.B8;
    const register unsigned short int WAKE = 7;
    sbit  WAKE_bit at U1MODE.B7;
    sbit  WAKE_U1MODE_bit at U1MODE.B7;
    const register unsigned short int LPBACK = 6;
    sbit  LPBACK_bit at U1MODE.B6;
    sbit  LPBACK_U1MODE_bit at U1MODE.B6;
    const register unsigned short int ABAUD = 5;
    sbit  ABAUD_bit at U1MODE.B5;
    sbit  ABAUD_U1MODE_bit at U1MODE.B5;
    const register unsigned short int URXINV = 4;
    sbit  URXINV_bit at U1MODE.B4;
    sbit  URXINV_U1MODE_bit at U1MODE.B4;
    const register unsigned short int BRGH = 3;
    sbit  BRGH_bit at U1MODE.B3;
    sbit  BRGH_U1MODE_bit at U1MODE.B3;
    const register unsigned short int PDSEL_1 = 2;
    sbit  PDSEL_1_bit at U1MODE.B2;
    sbit  PDSEL_1_U1MODE_bit at U1MODE.B2;
    const register unsigned short int PDSEL_0 = 1;
    sbit  PDSEL_0_bit at U1MODE.B1;
    sbit  PDSEL_0_U1MODE_bit at U1MODE.B1;
    const register unsigned short int STSEL = 0;
    sbit  STSEL_bit at U1MODE.B0;
    sbit  STSEL_U1MODE_bit at U1MODE.B0;

    // U1STA bits
    const register unsigned short int UTXISEL1 = 15;
    sbit  UTXISEL1_bit at U1STA.B15;
    sbit  UTXISEL1_U1STA_bit at U1STA.B15;
    const register unsigned short int UTXINV = 14;
    sbit  UTXINV_bit at U1STA.B14;
    sbit  UTXINV_U1STA_bit at U1STA.B14;
    const register unsigned short int UTXISEL0 = 13;
    sbit  UTXISEL0_bit at U1STA.B13;
    sbit  UTXISEL0_U1STA_bit at U1STA.B13;
    const register unsigned short int UTXBRK = 11;
    sbit  UTXBRK_bit at U1STA.B11;
    sbit  UTXBRK_U1STA_bit at U1STA.B11;
    const register unsigned short int UTXEN = 10;
    sbit  UTXEN_bit at U1STA.B10;
    sbit  UTXEN_U1STA_bit at U1STA.B10;
    const register unsigned short int UTXBF = 9;
    sbit  UTXBF_bit at U1STA.B9;
    sbit  UTXBF_U1STA_bit at U1STA.B9;
    const register unsigned short int TRMT = 8;
    sbit  TRMT_bit at U1STA.B8;
    sbit  TRMT_U1STA_bit at U1STA.B8;
    const register unsigned short int URXISEL_1 = 7;
    sbit  URXISEL_1_bit at U1STA.B7;
    sbit  URXISEL_1_U1STA_bit at U1STA.B7;
    const register unsigned short int URXISEL_0 = 6;
    sbit  URXISEL_0_bit at U1STA.B6;
    sbit  URXISEL_0_U1STA_bit at U1STA.B6;
    const register unsigned short int ADDEN = 5;
    sbit  ADDEN_bit at U1STA.B5;
    sbit  ADDEN_U1STA_bit at U1STA.B5;
    const register unsigned short int RIDLE = 4;
    sbit  RIDLE_bit at U1STA.B4;
    sbit  RIDLE_U1STA_bit at U1STA.B4;
    const register unsigned short int PERR = 3;
    sbit  PERR_bit at U1STA.B3;
    sbit  PERR_U1STA_bit at U1STA.B3;
    const register unsigned short int FERR = 2;
    sbit  FERR_bit at U1STA.B2;
    sbit  FERR_U1STA_bit at U1STA.B2;
    const register unsigned short int OERR = 1;
    sbit  OERR_bit at U1STA.B1;
    sbit  OERR_U1STA_bit at U1STA.B1;
    const register unsigned short int URXDA = 0;
    sbit  URXDA_bit at U1STA.B0;
    sbit  URXDA_U1STA_bit at U1STA.B0;

    // U1TXREG bits
    const register unsigned short int U1TXREG_8 = 8;
    sbit  U1TXREG_8_bit at U1TXREG.B8;
    const register unsigned short int U1TXREG_7 = 7;
    sbit  U1TXREG_7_bit at U1TXREG.B7;
    const register unsigned short int U1TXREG_6 = 6;
    sbit  U1TXREG_6_bit at U1TXREG.B6;
    const register unsigned short int U1TXREG_5 = 5;
    sbit  U1TXREG_5_bit at U1TXREG.B5;
    const register unsigned short int U1TXREG_4 = 4;
    sbit  U1TXREG_4_bit at U1TXREG.B4;
    const register unsigned short int U1TXREG_3 = 3;
    sbit  U1TXREG_3_bit at U1TXREG.B3;
    const register unsigned short int U1TXREG_2 = 2;
    sbit  U1TXREG_2_bit at U1TXREG.B2;
    const register unsigned short int U1TXREG_1 = 1;
    sbit  U1TXREG_1_bit at U1TXREG.B1;
    const register unsigned short int U1TXREG_0 = 0;
    sbit  U1TXREG_0_bit at U1TXREG.B0;

    // U1RXREG bits
    const register unsigned short int U1RXREG_8 = 8;
    sbit  U1RXREG_8_bit at U1RXREG.B8;
    const register unsigned short int U1RXREG_7 = 7;
    sbit  U1RXREG_7_bit at U1RXREG.B7;
    const register unsigned short int U1RXREG_6 = 6;
    sbit  U1RXREG_6_bit at U1RXREG.B6;
    const register unsigned short int U1RXREG_5 = 5;
    sbit  U1RXREG_5_bit at U1RXREG.B5;
    const register unsigned short int U1RXREG_4 = 4;
    sbit  U1RXREG_4_bit at U1RXREG.B4;
    const register unsigned short int U1RXREG_3 = 3;
    sbit  U1RXREG_3_bit at U1RXREG.B3;
    const register unsigned short int U1RXREG_2 = 2;
    sbit  U1RXREG_2_bit at U1RXREG.B2;
    const register unsigned short int U1RXREG_1 = 1;
    sbit  U1RXREG_1_bit at U1RXREG.B1;
    const register unsigned short int U1RXREG_0 = 0;
    sbit  U1RXREG_0_bit at U1RXREG.B0;

    // U1BRG bits
    const register unsigned short int BRG_15 = 15;
    sbit  BRG_15_bit at U1BRG.B15;
    sbit  BRG_15_U1BRG_bit at U1BRG.B15;
    const register unsigned short int BRG_14 = 14;
    sbit  BRG_14_bit at U1BRG.B14;
    sbit  BRG_14_U1BRG_bit at U1BRG.B14;
    const register unsigned short int BRG_13 = 13;
    sbit  BRG_13_bit at U1BRG.B13;
    sbit  BRG_13_U1BRG_bit at U1BRG.B13;
    const register unsigned short int BRG_12 = 12;
    sbit  BRG_12_bit at U1BRG.B12;
    sbit  BRG_12_U1BRG_bit at U1BRG.B12;
    const register unsigned short int BRG_11 = 11;
    sbit  BRG_11_bit at U1BRG.B11;
    sbit  BRG_11_U1BRG_bit at U1BRG.B11;
    const register unsigned short int BRG_10 = 10;
    sbit  BRG_10_bit at U1BRG.B10;
    sbit  BRG_10_U1BRG_bit at U1BRG.B10;
    const register unsigned short int BRG_9 = 9;
    sbit  BRG_9_bit at U1BRG.B9;
    sbit  BRG_9_U1BRG_bit at U1BRG.B9;
    const register unsigned short int BRG_8 = 8;
    sbit  BRG_8_bit at U1BRG.B8;
    sbit  BRG_8_U1BRG_bit at U1BRG.B8;
    const register unsigned short int BRG_7 = 7;
    sbit  BRG_7_bit at U1BRG.B7;
    sbit  BRG_7_U1BRG_bit at U1BRG.B7;
    const register unsigned short int BRG_6 = 6;
    sbit  BRG_6_bit at U1BRG.B6;
    sbit  BRG_6_U1BRG_bit at U1BRG.B6;
    const register unsigned short int BRG_5 = 5;
    sbit  BRG_5_bit at U1BRG.B5;
    sbit  BRG_5_U1BRG_bit at U1BRG.B5;
    const register unsigned short int BRG_4 = 4;
    sbit  BRG_4_bit at U1BRG.B4;
    sbit  BRG_4_U1BRG_bit at U1BRG.B4;
    const register unsigned short int BRG_3 = 3;
    sbit  BRG_3_bit at U1BRG.B3;
    sbit  BRG_3_U1BRG_bit at U1BRG.B3;
    const register unsigned short int BRG_2 = 2;
    sbit  BRG_2_bit at U1BRG.B2;
    sbit  BRG_2_U1BRG_bit at U1BRG.B2;
    const register unsigned short int BRG_1 = 1;
    sbit  BRG_1_bit at U1BRG.B1;
    sbit  BRG_1_U1BRG_bit at U1BRG.B1;
    const register unsigned short int BRG_0 = 0;
    sbit  BRG_0_bit at U1BRG.B0;
    sbit  BRG_0_U1BRG_bit at U1BRG.B0;

    // U2MODE bits
    sbit  UARTEN_U2MODE_bit at U2MODE.B15;
    sbit  USIDL_U2MODE_bit at U2MODE.B13;
    sbit  IREN_U2MODE_bit at U2MODE.B12;
    sbit  RTSMD_U2MODE_bit at U2MODE.B11;
    sbit  UEN_1_U2MODE_bit at U2MODE.B9;
    sbit  UEN_0_U2MODE_bit at U2MODE.B8;
    sbit  WAKE_U2MODE_bit at U2MODE.B7;
    sbit  LPBACK_U2MODE_bit at U2MODE.B6;
    sbit  ABAUD_U2MODE_bit at U2MODE.B5;
    sbit  URXINV_U2MODE_bit at U2MODE.B4;
    sbit  BRGH_U2MODE_bit at U2MODE.B3;
    sbit  PDSEL_1_U2MODE_bit at U2MODE.B2;
    sbit  PDSEL_0_U2MODE_bit at U2MODE.B1;
    sbit  STSEL_U2MODE_bit at U2MODE.B0;

    // U2STA bits
    sbit  UTXISEL1_U2STA_bit at U2STA.B15;
    sbit  UTXINV_U2STA_bit at U2STA.B14;
    sbit  UTXISEL0_U2STA_bit at U2STA.B13;
    sbit  UTXBRK_U2STA_bit at U2STA.B11;
    sbit  UTXEN_U2STA_bit at U2STA.B10;
    sbit  UTXBF_U2STA_bit at U2STA.B9;
    sbit  TRMT_U2STA_bit at U2STA.B8;
    sbit  URXISEL_1_U2STA_bit at U2STA.B7;
    sbit  URXISEL_0_U2STA_bit at U2STA.B6;
    sbit  ADDEN_U2STA_bit at U2STA.B5;
    sbit  RIDLE_U2STA_bit at U2STA.B4;
    sbit  PERR_U2STA_bit at U2STA.B3;
    sbit  FERR_U2STA_bit at U2STA.B2;
    sbit  OERR_U2STA_bit at U2STA.B1;
    sbit  URXDA_U2STA_bit at U2STA.B0;

    // U2TXREG bits
    const register unsigned short int U2TXREG_8 = 8;
    sbit  U2TXREG_8_bit at U2TXREG.B8;
    const register unsigned short int U2TXREG_7 = 7;
    sbit  U2TXREG_7_bit at U2TXREG.B7;
    const register unsigned short int U2TXREG_6 = 6;
    sbit  U2TXREG_6_bit at U2TXREG.B6;
    const register unsigned short int U2TXREG_5 = 5;
    sbit  U2TXREG_5_bit at U2TXREG.B5;
    const register unsigned short int U2TXREG_4 = 4;
    sbit  U2TXREG_4_bit at U2TXREG.B4;
    const register unsigned short int U2TXREG_3 = 3;
    sbit  U2TXREG_3_bit at U2TXREG.B3;
    const register unsigned short int U2TXREG_2 = 2;
    sbit  U2TXREG_2_bit at U2TXREG.B2;
    const register unsigned short int U2TXREG_1 = 1;
    sbit  U2TXREG_1_bit at U2TXREG.B1;
    const register unsigned short int U2TXREG_0 = 0;
    sbit  U2TXREG_0_bit at U2TXREG.B0;

    // U2RXREG bits
    const register unsigned short int U2RXREG_8 = 8;
    sbit  U2RXREG_8_bit at U2RXREG.B8;
    const register unsigned short int U2RXREG_7 = 7;
    sbit  U2RXREG_7_bit at U2RXREG.B7;
    const register unsigned short int U2RXREG_6 = 6;
    sbit  U2RXREG_6_bit at U2RXREG.B6;
    const register unsigned short int U2RXREG_5 = 5;
    sbit  U2RXREG_5_bit at U2RXREG.B5;
    const register unsigned short int U2RXREG_4 = 4;
    sbit  U2RXREG_4_bit at U2RXREG.B4;
    const register unsigned short int U2RXREG_3 = 3;
    sbit  U2RXREG_3_bit at U2RXREG.B3;
    const register unsigned short int U2RXREG_2 = 2;
    sbit  U2RXREG_2_bit at U2RXREG.B2;
    const register unsigned short int U2RXREG_1 = 1;
    sbit  U2RXREG_1_bit at U2RXREG.B1;
    const register unsigned short int U2RXREG_0 = 0;
    sbit  U2RXREG_0_bit at U2RXREG.B0;

    // U2BRG bits
    sbit  BRG_15_U2BRG_bit at U2BRG.B15;
    sbit  BRG_14_U2BRG_bit at U2BRG.B14;
    sbit  BRG_13_U2BRG_bit at U2BRG.B13;
    sbit  BRG_12_U2BRG_bit at U2BRG.B12;
    sbit  BRG_11_U2BRG_bit at U2BRG.B11;
    sbit  BRG_10_U2BRG_bit at U2BRG.B10;
    sbit  BRG_9_U2BRG_bit at U2BRG.B9;
    sbit  BRG_8_U2BRG_bit at U2BRG.B8;
    sbit  BRG_7_U2BRG_bit at U2BRG.B7;
    sbit  BRG_6_U2BRG_bit at U2BRG.B6;
    sbit  BRG_5_U2BRG_bit at U2BRG.B5;
    sbit  BRG_4_U2BRG_bit at U2BRG.B4;
    sbit  BRG_3_U2BRG_bit at U2BRG.B3;
    sbit  BRG_2_U2BRG_bit at U2BRG.B2;
    sbit  BRG_1_U2BRG_bit at U2BRG.B1;
    sbit  BRG_0_U2BRG_bit at U2BRG.B0;

    // SPI1STAT bits
    const register unsigned short int SPIEN = 15;
    sbit  SPIEN_bit at SPI1STAT.B15;
    sbit  SPIEN_SPI1STAT_bit at SPI1STAT.B15;
    const register unsigned short int SPISIDL = 13;
    sbit  SPISIDL_bit at SPI1STAT.B13;
    sbit  SPISIDL_SPI1STAT_bit at SPI1STAT.B13;
    const register unsigned short int SPIBEC_2 = 10;
    sbit  SPIBEC_2_bit at SPI1STAT.B10;
    sbit  SPIBEC_2_SPI1STAT_bit at SPI1STAT.B10;
    const register unsigned short int SPIBEC_1 = 9;
    sbit  SPIBEC_1_bit at SPI1STAT.B9;
    sbit  SPIBEC_1_SPI1STAT_bit at SPI1STAT.B9;
    const register unsigned short int SPIBEC_0 = 8;
    sbit  SPIBEC_0_bit at SPI1STAT.B8;
    sbit  SPIBEC_0_SPI1STAT_bit at SPI1STAT.B8;
    const register unsigned short int SRMPT = 7;
    sbit  SRMPT_bit at SPI1STAT.B7;
    sbit  SRMPT_SPI1STAT_bit at SPI1STAT.B7;
    const register unsigned short int SPIROV = 6;
    sbit  SPIROV_bit at SPI1STAT.B6;
    sbit  SPIROV_SPI1STAT_bit at SPI1STAT.B6;
    const register unsigned short int SRXMPT = 5;
    sbit  SRXMPT_bit at SPI1STAT.B5;
    sbit  SRXMPT_SPI1STAT_bit at SPI1STAT.B5;
    const register unsigned short int SISEL_2 = 4;
    sbit  SISEL_2_bit at SPI1STAT.B4;
    sbit  SISEL_2_SPI1STAT_bit at SPI1STAT.B4;
    const register unsigned short int SISEL_1 = 3;
    sbit  SISEL_1_bit at SPI1STAT.B3;
    sbit  SISEL_1_SPI1STAT_bit at SPI1STAT.B3;
    const register unsigned short int SISEL_0 = 2;
    sbit  SISEL_0_bit at SPI1STAT.B2;
    sbit  SISEL_0_SPI1STAT_bit at SPI1STAT.B2;
    const register unsigned short int SPITBF = 1;
    sbit  SPITBF_bit at SPI1STAT.B1;
    sbit  SPITBF_SPI1STAT_bit at SPI1STAT.B1;
    const register unsigned short int SPIRBF = 0;
    sbit  SPIRBF_bit at SPI1STAT.B0;
    sbit  SPIRBF_SPI1STAT_bit at SPI1STAT.B0;

    // SPI1CON1 bits
    const register unsigned short int DISSCK = 12;
    sbit  DISSCK_bit at SPI1CON1.B12;
    sbit  DISSCK_SPI1CON1_bit at SPI1CON1.B12;
    const register unsigned short int DISSDO = 11;
    sbit  DISSDO_bit at SPI1CON1.B11;
    sbit  DISSDO_SPI1CON1_bit at SPI1CON1.B11;
    const register unsigned short int MODE16 = 10;
    sbit  MODE16_bit at SPI1CON1.B10;
    sbit  MODE16_SPI1CON1_bit at SPI1CON1.B10;
    const register unsigned short int SMP = 9;
    sbit  SMP_bit at SPI1CON1.B9;
    sbit  SMP_SPI1CON1_bit at SPI1CON1.B9;
    const register unsigned short int CKE = 8;
    sbit  CKE_bit at SPI1CON1.B8;
    sbit  CKE_SPI1CON1_bit at SPI1CON1.B8;
    const register unsigned short int SSEN = 7;
    sbit  SSEN_bit at SPI1CON1.B7;
    sbit  SSEN_SPI1CON1_bit at SPI1CON1.B7;
    const register unsigned short int CKP = 6;
    sbit  CKP_bit at SPI1CON1.B6;
    sbit  CKP_SPI1CON1_bit at SPI1CON1.B6;
    const register unsigned short int MSTEN = 5;
    sbit  MSTEN_bit at SPI1CON1.B5;
    sbit  MSTEN_SPI1CON1_bit at SPI1CON1.B5;
    const register unsigned short int SPRE_2 = 4;
    sbit  SPRE_2_bit at SPI1CON1.B4;
    sbit  SPRE_2_SPI1CON1_bit at SPI1CON1.B4;
    const register unsigned short int SPRE_1 = 3;
    sbit  SPRE_1_bit at SPI1CON1.B3;
    sbit  SPRE_1_SPI1CON1_bit at SPI1CON1.B3;
    const register unsigned short int SPRE_0 = 2;
    sbit  SPRE_0_bit at SPI1CON1.B2;
    sbit  SPRE_0_SPI1CON1_bit at SPI1CON1.B2;
    const register unsigned short int PPRE_1 = 1;
    sbit  PPRE_1_bit at SPI1CON1.B1;
    sbit  PPRE_1_SPI1CON1_bit at SPI1CON1.B1;
    const register unsigned short int PPRE_0 = 0;
    sbit  PPRE_0_bit at SPI1CON1.B0;
    sbit  PPRE_0_SPI1CON1_bit at SPI1CON1.B0;

    // SPI1CON2 bits
    const register unsigned short int FRMEN = 15;
    sbit  FRMEN_bit at SPI1CON2.B15;
    sbit  FRMEN_SPI1CON2_bit at SPI1CON2.B15;
    const register unsigned short int SPIFSD = 14;
    sbit  SPIFSD_bit at SPI1CON2.B14;
    sbit  SPIFSD_SPI1CON2_bit at SPI1CON2.B14;
    const register unsigned short int FRMPOL = 13;
    sbit  FRMPOL_bit at SPI1CON2.B13;
    sbit  FRMPOL_SPI1CON2_bit at SPI1CON2.B13;
    const register unsigned short int FRMDLY = 1;
    sbit  FRMDLY_bit at SPI1CON2.B1;
    sbit  FRMDLY_SPI1CON2_bit at SPI1CON2.B1;
    const register unsigned short int SPIBEN = 0;
    sbit  SPIBEN_bit at SPI1CON2.B0;
    sbit  SPIBEN_SPI1CON2_bit at SPI1CON2.B0;

    // SPI1BUF bits
    const register unsigned short int SPI1BUF_15 = 15;
    sbit  SPI1BUF_15_bit at SPI1BUF.B15;
    const register unsigned short int SPI1BUF_14 = 14;
    sbit  SPI1BUF_14_bit at SPI1BUF.B14;
    const register unsigned short int SPI1BUF_13 = 13;
    sbit  SPI1BUF_13_bit at SPI1BUF.B13;
    const register unsigned short int SPI1BUF_12 = 12;
    sbit  SPI1BUF_12_bit at SPI1BUF.B12;
    const register unsigned short int SPI1BUF_11 = 11;
    sbit  SPI1BUF_11_bit at SPI1BUF.B11;
    const register unsigned short int SPI1BUF_10 = 10;
    sbit  SPI1BUF_10_bit at SPI1BUF.B10;
    const register unsigned short int SPI1BUF_9 = 9;
    sbit  SPI1BUF_9_bit at SPI1BUF.B9;
    const register unsigned short int SPI1BUF_8 = 8;
    sbit  SPI1BUF_8_bit at SPI1BUF.B8;
    const register unsigned short int SPI1BUF_7 = 7;
    sbit  SPI1BUF_7_bit at SPI1BUF.B7;
    const register unsigned short int SPI1BUF_6 = 6;
    sbit  SPI1BUF_6_bit at SPI1BUF.B6;
    const register unsigned short int SPI1BUF_5 = 5;
    sbit  SPI1BUF_5_bit at SPI1BUF.B5;
    const register unsigned short int SPI1BUF_4 = 4;
    sbit  SPI1BUF_4_bit at SPI1BUF.B4;
    const register unsigned short int SPI1BUF_3 = 3;
    sbit  SPI1BUF_3_bit at SPI1BUF.B3;
    const register unsigned short int SPI1BUF_2 = 2;
    sbit  SPI1BUF_2_bit at SPI1BUF.B2;
    const register unsigned short int SPI1BUF_1 = 1;
    sbit  SPI1BUF_1_bit at SPI1BUF.B1;
    const register unsigned short int SPI1BUF_0 = 0;
    sbit  SPI1BUF_0_bit at SPI1BUF.B0;

    // U3MODE bits
    sbit  UARTEN_U3MODE_bit at U3MODE.B15;
    sbit  USIDL_U3MODE_bit at U3MODE.B13;
    sbit  IREN_U3MODE_bit at U3MODE.B12;
    sbit  RTSMD_U3MODE_bit at U3MODE.B11;
    sbit  UEN_1_U3MODE_bit at U3MODE.B9;
    sbit  UEN_0_U3MODE_bit at U3MODE.B8;
    sbit  WAKE_U3MODE_bit at U3MODE.B7;
    sbit  LPBACK_U3MODE_bit at U3MODE.B6;
    sbit  ABAUD_U3MODE_bit at U3MODE.B5;
    sbit  URXINV_U3MODE_bit at U3MODE.B4;
    sbit  BRGH_U3MODE_bit at U3MODE.B3;
    sbit  PDSEL_1_U3MODE_bit at U3MODE.B2;
    sbit  PDSEL_0_U3MODE_bit at U3MODE.B1;
    sbit  STSEL_U3MODE_bit at U3MODE.B0;

    // U3STA bits
    sbit  UTXISEL1_U3STA_bit at U3STA.B15;
    sbit  UTXINV_U3STA_bit at U3STA.B14;
    sbit  UTXISEL0_U3STA_bit at U3STA.B13;
    sbit  UTXBRK_U3STA_bit at U3STA.B11;
    sbit  UTXEN_U3STA_bit at U3STA.B10;
    sbit  UTXBF_U3STA_bit at U3STA.B9;
    sbit  TRMT_U3STA_bit at U3STA.B8;
    sbit  URXISEL_1_U3STA_bit at U3STA.B7;
    sbit  URXISEL_0_U3STA_bit at U3STA.B6;
    sbit  ADDEN_U3STA_bit at U3STA.B5;
    sbit  RIDLE_U3STA_bit at U3STA.B4;
    sbit  PERR_U3STA_bit at U3STA.B3;
    sbit  FERR_U3STA_bit at U3STA.B2;
    sbit  OERR_U3STA_bit at U3STA.B1;
    sbit  URXDA_U3STA_bit at U3STA.B0;

    // U3TXREG bits
    const register unsigned short int U3TXREG_8 = 8;
    sbit  U3TXREG_8_bit at U3TXREG.B8;
    const register unsigned short int U3TXREG_7 = 7;
    sbit  U3TXREG_7_bit at U3TXREG.B7;
    const register unsigned short int U3TXREG_6 = 6;
    sbit  U3TXREG_6_bit at U3TXREG.B6;
    const register unsigned short int U3TXREG_5 = 5;
    sbit  U3TXREG_5_bit at U3TXREG.B5;
    const register unsigned short int U3TXREG_4 = 4;
    sbit  U3TXREG_4_bit at U3TXREG.B4;
    const register unsigned short int U3TXREG_3 = 3;
    sbit  U3TXREG_3_bit at U3TXREG.B3;
    const register unsigned short int U3TXREG_2 = 2;
    sbit  U3TXREG_2_bit at U3TXREG.B2;
    const register unsigned short int U3TXREG_1 = 1;
    sbit  U3TXREG_1_bit at U3TXREG.B1;
    const register unsigned short int U3TXREG_0 = 0;
    sbit  U3TXREG_0_bit at U3TXREG.B0;

    // U3RXREG bits
    const register unsigned short int U3RXREG_8 = 8;
    sbit  U3RXREG_8_bit at U3RXREG.B8;
    const register unsigned short int U3RXREG_7 = 7;
    sbit  U3RXREG_7_bit at U3RXREG.B7;
    const register unsigned short int U3RXREG_6 = 6;
    sbit  U3RXREG_6_bit at U3RXREG.B6;
    const register unsigned short int U3RXREG_5 = 5;
    sbit  U3RXREG_5_bit at U3RXREG.B5;
    const register unsigned short int U3RXREG_4 = 4;
    sbit  U3RXREG_4_bit at U3RXREG.B4;
    const register unsigned short int U3RXREG_3 = 3;
    sbit  U3RXREG_3_bit at U3RXREG.B3;
    const register unsigned short int U3RXREG_2 = 2;
    sbit  U3RXREG_2_bit at U3RXREG.B2;
    const register unsigned short int U3RXREG_1 = 1;
    sbit  U3RXREG_1_bit at U3RXREG.B1;
    const register unsigned short int U3RXREG_0 = 0;
    sbit  U3RXREG_0_bit at U3RXREG.B0;

    // U3BRG bits
    sbit  BRG_15_U3BRG_bit at U3BRG.B15;
    sbit  BRG_14_U3BRG_bit at U3BRG.B14;
    sbit  BRG_13_U3BRG_bit at U3BRG.B13;
    sbit  BRG_12_U3BRG_bit at U3BRG.B12;
    sbit  BRG_11_U3BRG_bit at U3BRG.B11;
    sbit  BRG_10_U3BRG_bit at U3BRG.B10;
    sbit  BRG_9_U3BRG_bit at U3BRG.B9;
    sbit  BRG_8_U3BRG_bit at U3BRG.B8;
    sbit  BRG_7_U3BRG_bit at U3BRG.B7;
    sbit  BRG_6_U3BRG_bit at U3BRG.B6;
    sbit  BRG_5_U3BRG_bit at U3BRG.B5;
    sbit  BRG_4_U3BRG_bit at U3BRG.B4;
    sbit  BRG_3_U3BRG_bit at U3BRG.B3;
    sbit  BRG_2_U3BRG_bit at U3BRG.B2;
    sbit  BRG_1_U3BRG_bit at U3BRG.B1;
    sbit  BRG_0_U3BRG_bit at U3BRG.B0;

    // SPI2STAT bits
    sbit  SPIEN_SPI2STAT_bit at SPI2STAT.B15;
    sbit  SPISIDL_SPI2STAT_bit at SPI2STAT.B13;
    sbit  SPIBEC_2_SPI2STAT_bit at SPI2STAT.B10;
    sbit  SPIBEC_1_SPI2STAT_bit at SPI2STAT.B9;
    sbit  SPIBEC_0_SPI2STAT_bit at SPI2STAT.B8;
    sbit  SRMPT_SPI2STAT_bit at SPI2STAT.B7;
    sbit  SPIROV_SPI2STAT_bit at SPI2STAT.B6;
    sbit  SRXMPT_SPI2STAT_bit at SPI2STAT.B5;
    sbit  SISEL_2_SPI2STAT_bit at SPI2STAT.B4;
    sbit  SISEL_1_SPI2STAT_bit at SPI2STAT.B3;
    sbit  SISEL_0_SPI2STAT_bit at SPI2STAT.B2;
    sbit  SPITBF_SPI2STAT_bit at SPI2STAT.B1;
    sbit  SPIRBF_SPI2STAT_bit at SPI2STAT.B0;

    // SPI2CON1 bits
    sbit  DISSCK_SPI2CON1_bit at SPI2CON1.B12;
    sbit  DISSDO_SPI2CON1_bit at SPI2CON1.B11;
    sbit  MODE16_SPI2CON1_bit at SPI2CON1.B10;
    sbit  SMP_SPI2CON1_bit at SPI2CON1.B9;
    sbit  CKE_SPI2CON1_bit at SPI2CON1.B8;
    sbit  SSEN_SPI2CON1_bit at SPI2CON1.B7;
    sbit  CKP_SPI2CON1_bit at SPI2CON1.B6;
    sbit  MSTEN_SPI2CON1_bit at SPI2CON1.B5;
    sbit  SPRE_2_SPI2CON1_bit at SPI2CON1.B4;
    sbit  SPRE_1_SPI2CON1_bit at SPI2CON1.B3;
    sbit  SPRE_0_SPI2CON1_bit at SPI2CON1.B2;
    sbit  PPRE_1_SPI2CON1_bit at SPI2CON1.B1;
    sbit  PPRE_0_SPI2CON1_bit at SPI2CON1.B0;

    // SPI2CON2 bits
    sbit  FRMEN_SPI2CON2_bit at SPI2CON2.B15;
    sbit  SPIFSD_SPI2CON2_bit at SPI2CON2.B14;
    sbit  FRMPOL_SPI2CON2_bit at SPI2CON2.B13;
    sbit  FRMDLY_SPI2CON2_bit at SPI2CON2.B1;
    sbit  SPIBEN_SPI2CON2_bit at SPI2CON2.B0;

    // SPI2BUF bits
    const register unsigned short int SPI2BUF_15 = 15;
    sbit  SPI2BUF_15_bit at SPI2BUF.B15;
    const register unsigned short int SPI2BUF_14 = 14;
    sbit  SPI2BUF_14_bit at SPI2BUF.B14;
    const register unsigned short int SPI2BUF_13 = 13;
    sbit  SPI2BUF_13_bit at SPI2BUF.B13;
    const register unsigned short int SPI2BUF_12 = 12;
    sbit  SPI2BUF_12_bit at SPI2BUF.B12;
    const register unsigned short int SPI2BUF_11 = 11;
    sbit  SPI2BUF_11_bit at SPI2BUF.B11;
    const register unsigned short int SPI2BUF_10 = 10;
    sbit  SPI2BUF_10_bit at SPI2BUF.B10;
    const register unsigned short int SPI2BUF_9 = 9;
    sbit  SPI2BUF_9_bit at SPI2BUF.B9;
    const register unsigned short int SPI2BUF_8 = 8;
    sbit  SPI2BUF_8_bit at SPI2BUF.B8;
    const register unsigned short int SPI2BUF_7 = 7;
    sbit  SPI2BUF_7_bit at SPI2BUF.B7;
    const register unsigned short int SPI2BUF_6 = 6;
    sbit  SPI2BUF_6_bit at SPI2BUF.B6;
    const register unsigned short int SPI2BUF_5 = 5;
    sbit  SPI2BUF_5_bit at SPI2BUF.B5;
    const register unsigned short int SPI2BUF_4 = 4;
    sbit  SPI2BUF_4_bit at SPI2BUF.B4;
    const register unsigned short int SPI2BUF_3 = 3;
    sbit  SPI2BUF_3_bit at SPI2BUF.B3;
    const register unsigned short int SPI2BUF_2 = 2;
    sbit  SPI2BUF_2_bit at SPI2BUF.B2;
    const register unsigned short int SPI2BUF_1 = 1;
    sbit  SPI2BUF_1_bit at SPI2BUF.B1;
    const register unsigned short int SPI2BUF_0 = 0;
    sbit  SPI2BUF_0_bit at SPI2BUF.B0;

    // DCICON1 bits
    const register unsigned short int DCIEN = 15;
    sbit  DCIEN_bit at DCICON1.B15;
    const register unsigned short int DCISIDL = 13;
    sbit  DCISIDL_bit at DCICON1.B13;
    const register unsigned short int DLOOP = 11;
    sbit  DLOOP_bit at DCICON1.B11;
    const register unsigned short int CSCKD = 10;
    sbit  CSCKD_bit at DCICON1.B10;
    const register unsigned short int CSCKE = 9;
    sbit  CSCKE_bit at DCICON1.B9;
    const register unsigned short int COFSD = 8;
    sbit  COFSD_bit at DCICON1.B8;
    const register unsigned short int UNFM = 7;
    sbit  UNFM_bit at DCICON1.B7;
    const register unsigned short int CSDOM = 6;
    sbit  CSDOM_bit at DCICON1.B6;
    const register unsigned short int DJST = 5;
    sbit  DJST_bit at DCICON1.B5;
    const register unsigned short int COFSM_1 = 1;
    sbit  COFSM_1_bit at DCICON1.B1;
    const register unsigned short int COFSM_0 = 0;
    sbit  COFSM_0_bit at DCICON1.B0;

    // DCICON2 bits
    const register unsigned short int BLEN_1 = 11;
    sbit  BLEN_1_bit at DCICON2.B11;
    const register unsigned short int BLEN_0 = 10;
    sbit  BLEN_0_bit at DCICON2.B10;
    const register unsigned short int COFSG_3 = 8;
    sbit  COFSG_3_bit at DCICON2.B8;
    const register unsigned short int COFSG_2 = 7;
    sbit  COFSG_2_bit at DCICON2.B7;
    const register unsigned short int COFSG_1 = 6;
    sbit  COFSG_1_bit at DCICON2.B6;
    const register unsigned short int COFSG_0 = 5;
    sbit  COFSG_0_bit at DCICON2.B5;
    const register unsigned short int WS_3 = 3;
    sbit  WS_3_bit at DCICON2.B3;
    const register unsigned short int WS_2 = 2;
    sbit  WS_2_bit at DCICON2.B2;
    const register unsigned short int WS_1 = 1;
    sbit  WS_1_bit at DCICON2.B1;
    const register unsigned short int WS_0 = 0;
    sbit  WS_0_bit at DCICON2.B0;

    // DCICON3 bits
    const register unsigned short int BCG_11 = 11;
    sbit  BCG_11_bit at DCICON3.B11;
    const register unsigned short int BCG_10 = 10;
    sbit  BCG_10_bit at DCICON3.B10;
    const register unsigned short int BCG_9 = 9;
    sbit  BCG_9_bit at DCICON3.B9;
    const register unsigned short int BCG_8 = 8;
    sbit  BCG_8_bit at DCICON3.B8;
    const register unsigned short int BCG_7 = 7;
    sbit  BCG_7_bit at DCICON3.B7;
    const register unsigned short int BCG_6 = 6;
    sbit  BCG_6_bit at DCICON3.B6;
    const register unsigned short int BCG_5 = 5;
    sbit  BCG_5_bit at DCICON3.B5;
    const register unsigned short int BCG_4 = 4;
    sbit  BCG_4_bit at DCICON3.B4;
    const register unsigned short int BCG_3 = 3;
    sbit  BCG_3_bit at DCICON3.B3;
    const register unsigned short int BCG_2 = 2;
    sbit  BCG_2_bit at DCICON3.B2;
    const register unsigned short int BCG_1 = 1;
    sbit  BCG_1_bit at DCICON3.B1;
    const register unsigned short int BCG_0 = 0;
    sbit  BCG_0_bit at DCICON3.B0;

    // DCISTAT bits
    const register unsigned short int SLOT_3 = 11;
    sbit  SLOT_3_bit at DCISTAT.B11;
    const register unsigned short int SLOT_2 = 10;
    sbit  SLOT_2_bit at DCISTAT.B10;
    const register unsigned short int SLOT_1 = 9;
    sbit  SLOT_1_bit at DCISTAT.B9;
    const register unsigned short int SLOT_0 = 8;
    sbit  SLOT_0_bit at DCISTAT.B8;
    const register unsigned short int ROV = 3;
    sbit  ROV_bit at DCISTAT.B3;
    const register unsigned short int RFUL = 2;
    sbit  RFUL_bit at DCISTAT.B2;
    const register unsigned short int TUNF = 1;
    sbit  TUNF_bit at DCISTAT.B1;
    const register unsigned short int TMPTY = 0;
    sbit  TMPTY_bit at DCISTAT.B0;

    // TSCON bits
    const register unsigned short int TSE15 = 15;
    sbit  TSE15_bit at TSCON.B15;
    const register unsigned short int TSE14 = 14;
    sbit  TSE14_bit at TSCON.B14;
    const register unsigned short int TSE13 = 13;
    sbit  TSE13_bit at TSCON.B13;
    const register unsigned short int TSE12 = 12;
    sbit  TSE12_bit at TSCON.B12;
    const register unsigned short int TSE11 = 11;
    sbit  TSE11_bit at TSCON.B11;
    const register unsigned short int TSE10 = 10;
    sbit  TSE10_bit at TSCON.B10;
    const register unsigned short int TSE9 = 9;
    sbit  TSE9_bit at TSCON.B9;
    const register unsigned short int TSE8 = 8;
    sbit  TSE8_bit at TSCON.B8;
    const register unsigned short int TSE7 = 7;
    sbit  TSE7_bit at TSCON.B7;
    const register unsigned short int TSE6 = 6;
    sbit  TSE6_bit at TSCON.B6;
    const register unsigned short int TSE5 = 5;
    sbit  TSE5_bit at TSCON.B5;
    const register unsigned short int TSE4 = 4;
    sbit  TSE4_bit at TSCON.B4;
    const register unsigned short int TSE3 = 3;
    sbit  TSE3_bit at TSCON.B3;
    const register unsigned short int TSE2 = 2;
    sbit  TSE2_bit at TSCON.B2;
    const register unsigned short int TSE1 = 1;
    sbit  TSE1_bit at TSCON.B1;
    const register unsigned short int TSE0 = 0;
    sbit  TSE0_bit at TSCON.B0;

    // RSCON bits
    const register unsigned short int RSE15 = 15;
    sbit  RSE15_bit at RSCON.B15;
    const register unsigned short int RSE14 = 14;
    sbit  RSE14_bit at RSCON.B14;
    const register unsigned short int RSE13 = 13;
    sbit  RSE13_bit at RSCON.B13;
    const register unsigned short int RSE12 = 12;
    sbit  RSE12_bit at RSCON.B12;
    const register unsigned short int RSE11 = 11;
    sbit  RSE11_bit at RSCON.B11;
    const register unsigned short int RSE10 = 10;
    sbit  RSE10_bit at RSCON.B10;
    const register unsigned short int RSE9 = 9;
    sbit  RSE9_bit at RSCON.B9;
    const register unsigned short int RSE8 = 8;
    sbit  RSE8_bit at RSCON.B8;
    const register unsigned short int RSE7 = 7;
    sbit  RSE7_bit at RSCON.B7;
    const register unsigned short int RSE6 = 6;
    sbit  RSE6_bit at RSCON.B6;
    const register unsigned short int RSE5 = 5;
    sbit  RSE5_bit at RSCON.B5;
    const register unsigned short int RSE4 = 4;
    sbit  RSE4_bit at RSCON.B4;
    const register unsigned short int RSE3 = 3;
    sbit  RSE3_bit at RSCON.B3;
    const register unsigned short int RSE2 = 2;
    sbit  RSE2_bit at RSCON.B2;
    const register unsigned short int RSE1 = 1;
    sbit  RSE1_bit at RSCON.B1;
    const register unsigned short int RSE0 = 0;
    sbit  RSE0_bit at RSCON.B0;

    // RXBUF0 bits
    const register unsigned short int RXBUF0_15 = 15;
    sbit  RXBUF0_15_bit at RXBUF0.B15;
    const register unsigned short int RXBUF0_14 = 14;
    sbit  RXBUF0_14_bit at RXBUF0.B14;
    const register unsigned short int RXBUF0_13 = 13;
    sbit  RXBUF0_13_bit at RXBUF0.B13;
    const register unsigned short int RXBUF0_12 = 12;
    sbit  RXBUF0_12_bit at RXBUF0.B12;
    const register unsigned short int RXBUF0_11 = 11;
    sbit  RXBUF0_11_bit at RXBUF0.B11;
    const register unsigned short int RXBUF0_10 = 10;
    sbit  RXBUF0_10_bit at RXBUF0.B10;
    const register unsigned short int RXBUF0_9 = 9;
    sbit  RXBUF0_9_bit at RXBUF0.B9;
    const register unsigned short int RXBUF0_8 = 8;
    sbit  RXBUF0_8_bit at RXBUF0.B8;
    const register unsigned short int RXBUF0_7 = 7;
    sbit  RXBUF0_7_bit at RXBUF0.B7;
    const register unsigned short int RXBUF0_6 = 6;
    sbit  RXBUF0_6_bit at RXBUF0.B6;
    const register unsigned short int RXBUF0_5 = 5;
    sbit  RXBUF0_5_bit at RXBUF0.B5;
    const register unsigned short int RXBUF0_4 = 4;
    sbit  RXBUF0_4_bit at RXBUF0.B4;
    const register unsigned short int RXBUF0_3 = 3;
    sbit  RXBUF0_3_bit at RXBUF0.B3;
    const register unsigned short int RXBUF0_2 = 2;
    sbit  RXBUF0_2_bit at RXBUF0.B2;
    const register unsigned short int RXBUF0_1 = 1;
    sbit  RXBUF0_1_bit at RXBUF0.B1;
    const register unsigned short int RXBUF0_0 = 0;
    sbit  RXBUF0_0_bit at RXBUF0.B0;

    // RXBUF1 bits
    const register unsigned short int RXBUF1_15 = 15;
    sbit  RXBUF1_15_bit at RXBUF1.B15;
    const register unsigned short int RXBUF1_14 = 14;
    sbit  RXBUF1_14_bit at RXBUF1.B14;
    const register unsigned short int RXBUF1_13 = 13;
    sbit  RXBUF1_13_bit at RXBUF1.B13;
    const register unsigned short int RXBUF1_12 = 12;
    sbit  RXBUF1_12_bit at RXBUF1.B12;
    const register unsigned short int RXBUF1_11 = 11;
    sbit  RXBUF1_11_bit at RXBUF1.B11;
    const register unsigned short int RXBUF1_10 = 10;
    sbit  RXBUF1_10_bit at RXBUF1.B10;
    const register unsigned short int RXBUF1_9 = 9;
    sbit  RXBUF1_9_bit at RXBUF1.B9;
    const register unsigned short int RXBUF1_8 = 8;
    sbit  RXBUF1_8_bit at RXBUF1.B8;
    const register unsigned short int RXBUF1_7 = 7;
    sbit  RXBUF1_7_bit at RXBUF1.B7;
    const register unsigned short int RXBUF1_6 = 6;
    sbit  RXBUF1_6_bit at RXBUF1.B6;
    const register unsigned short int RXBUF1_5 = 5;
    sbit  RXBUF1_5_bit at RXBUF1.B5;
    const register unsigned short int RXBUF1_4 = 4;
    sbit  RXBUF1_4_bit at RXBUF1.B4;
    const register unsigned short int RXBUF1_3 = 3;
    sbit  RXBUF1_3_bit at RXBUF1.B3;
    const register unsigned short int RXBUF1_2 = 2;
    sbit  RXBUF1_2_bit at RXBUF1.B2;
    const register unsigned short int RXBUF1_1 = 1;
    sbit  RXBUF1_1_bit at RXBUF1.B1;
    const register unsigned short int RXBUF1_0 = 0;
    sbit  RXBUF1_0_bit at RXBUF1.B0;

    // RXBUF2 bits
    const register unsigned short int RXBUF2_15 = 15;
    sbit  RXBUF2_15_bit at RXBUF2.B15;
    const register unsigned short int RXBUF2_14 = 14;
    sbit  RXBUF2_14_bit at RXBUF2.B14;
    const register unsigned short int RXBUF2_13 = 13;
    sbit  RXBUF2_13_bit at RXBUF2.B13;
    const register unsigned short int RXBUF2_12 = 12;
    sbit  RXBUF2_12_bit at RXBUF2.B12;
    const register unsigned short int RXBUF2_11 = 11;
    sbit  RXBUF2_11_bit at RXBUF2.B11;
    const register unsigned short int RXBUF2_10 = 10;
    sbit  RXBUF2_10_bit at RXBUF2.B10;
    const register unsigned short int RXBUF2_9 = 9;
    sbit  RXBUF2_9_bit at RXBUF2.B9;
    const register unsigned short int RXBUF2_8 = 8;
    sbit  RXBUF2_8_bit at RXBUF2.B8;
    const register unsigned short int RXBUF2_7 = 7;
    sbit  RXBUF2_7_bit at RXBUF2.B7;
    const register unsigned short int RXBUF2_6 = 6;
    sbit  RXBUF2_6_bit at RXBUF2.B6;
    const register unsigned short int RXBUF2_5 = 5;
    sbit  RXBUF2_5_bit at RXBUF2.B5;
    const register unsigned short int RXBUF2_4 = 4;
    sbit  RXBUF2_4_bit at RXBUF2.B4;
    const register unsigned short int RXBUF2_3 = 3;
    sbit  RXBUF2_3_bit at RXBUF2.B3;
    const register unsigned short int RXBUF2_2 = 2;
    sbit  RXBUF2_2_bit at RXBUF2.B2;
    const register unsigned short int RXBUF2_1 = 1;
    sbit  RXBUF2_1_bit at RXBUF2.B1;
    const register unsigned short int RXBUF2_0 = 0;
    sbit  RXBUF2_0_bit at RXBUF2.B0;

    // RXBUF3 bits
    const register unsigned short int RXBUF3_15 = 15;
    sbit  RXBUF3_15_bit at RXBUF3.B15;
    const register unsigned short int RXBUF3_14 = 14;
    sbit  RXBUF3_14_bit at RXBUF3.B14;
    const register unsigned short int RXBUF3_13 = 13;
    sbit  RXBUF3_13_bit at RXBUF3.B13;
    const register unsigned short int RXBUF3_12 = 12;
    sbit  RXBUF3_12_bit at RXBUF3.B12;
    const register unsigned short int RXBUF3_11 = 11;
    sbit  RXBUF3_11_bit at RXBUF3.B11;
    const register unsigned short int RXBUF3_10 = 10;
    sbit  RXBUF3_10_bit at RXBUF3.B10;
    const register unsigned short int RXBUF3_9 = 9;
    sbit  RXBUF3_9_bit at RXBUF3.B9;
    const register unsigned short int RXBUF3_8 = 8;
    sbit  RXBUF3_8_bit at RXBUF3.B8;
    const register unsigned short int RXBUF3_7 = 7;
    sbit  RXBUF3_7_bit at RXBUF3.B7;
    const register unsigned short int RXBUF3_6 = 6;
    sbit  RXBUF3_6_bit at RXBUF3.B6;
    const register unsigned short int RXBUF3_5 = 5;
    sbit  RXBUF3_5_bit at RXBUF3.B5;
    const register unsigned short int RXBUF3_4 = 4;
    sbit  RXBUF3_4_bit at RXBUF3.B4;
    const register unsigned short int RXBUF3_3 = 3;
    sbit  RXBUF3_3_bit at RXBUF3.B3;
    const register unsigned short int RXBUF3_2 = 2;
    sbit  RXBUF3_2_bit at RXBUF3.B2;
    const register unsigned short int RXBUF3_1 = 1;
    sbit  RXBUF3_1_bit at RXBUF3.B1;
    const register unsigned short int RXBUF3_0 = 0;
    sbit  RXBUF3_0_bit at RXBUF3.B0;

    // TXBUF0 bits
    const register unsigned short int TXBUF0_15 = 15;
    sbit  TXBUF0_15_bit at TXBUF0.B15;
    const register unsigned short int TXBUF0_14 = 14;
    sbit  TXBUF0_14_bit at TXBUF0.B14;
    const register unsigned short int TXBUF0_13 = 13;
    sbit  TXBUF0_13_bit at TXBUF0.B13;
    const register unsigned short int TXBUF0_12 = 12;
    sbit  TXBUF0_12_bit at TXBUF0.B12;
    const register unsigned short int TXBUF0_11 = 11;
    sbit  TXBUF0_11_bit at TXBUF0.B11;
    const register unsigned short int TXBUF0_10 = 10;
    sbit  TXBUF0_10_bit at TXBUF0.B10;
    const register unsigned short int TXBUF0_9 = 9;
    sbit  TXBUF0_9_bit at TXBUF0.B9;
    const register unsigned short int TXBUF0_8 = 8;
    sbit  TXBUF0_8_bit at TXBUF0.B8;
    const register unsigned short int TXBUF0_7 = 7;
    sbit  TXBUF0_7_bit at TXBUF0.B7;
    const register unsigned short int TXBUF0_6 = 6;
    sbit  TXBUF0_6_bit at TXBUF0.B6;
    const register unsigned short int TXBUF0_5 = 5;
    sbit  TXBUF0_5_bit at TXBUF0.B5;
    const register unsigned short int TXBUF0_4 = 4;
    sbit  TXBUF0_4_bit at TXBUF0.B4;
    const register unsigned short int TXBUF0_3 = 3;
    sbit  TXBUF0_3_bit at TXBUF0.B3;
    const register unsigned short int TXBUF0_2 = 2;
    sbit  TXBUF0_2_bit at TXBUF0.B2;
    const register unsigned short int TXBUF0_1 = 1;
    sbit  TXBUF0_1_bit at TXBUF0.B1;
    const register unsigned short int TXBUF0_0 = 0;
    sbit  TXBUF0_0_bit at TXBUF0.B0;

    // TXBUF1 bits
    const register unsigned short int TXBUF1_15 = 15;
    sbit  TXBUF1_15_bit at TXBUF1.B15;
    const register unsigned short int TXBUF1_14 = 14;
    sbit  TXBUF1_14_bit at TXBUF1.B14;
    const register unsigned short int TXBUF1_13 = 13;
    sbit  TXBUF1_13_bit at TXBUF1.B13;
    const register unsigned short int TXBUF1_12 = 12;
    sbit  TXBUF1_12_bit at TXBUF1.B12;
    const register unsigned short int TXBUF1_11 = 11;
    sbit  TXBUF1_11_bit at TXBUF1.B11;
    const register unsigned short int TXBUF1_10 = 10;
    sbit  TXBUF1_10_bit at TXBUF1.B10;
    const register unsigned short int TXBUF1_9 = 9;
    sbit  TXBUF1_9_bit at TXBUF1.B9;
    const register unsigned short int TXBUF1_8 = 8;
    sbit  TXBUF1_8_bit at TXBUF1.B8;
    const register unsigned short int TXBUF1_7 = 7;
    sbit  TXBUF1_7_bit at TXBUF1.B7;
    const register unsigned short int TXBUF1_6 = 6;
    sbit  TXBUF1_6_bit at TXBUF1.B6;
    const register unsigned short int TXBUF1_5 = 5;
    sbit  TXBUF1_5_bit at TXBUF1.B5;
    const register unsigned short int TXBUF1_4 = 4;
    sbit  TXBUF1_4_bit at TXBUF1.B4;
    const register unsigned short int TXBUF1_3 = 3;
    sbit  TXBUF1_3_bit at TXBUF1.B3;
    const register unsigned short int TXBUF1_2 = 2;
    sbit  TXBUF1_2_bit at TXBUF1.B2;
    const register unsigned short int TXBUF1_1 = 1;
    sbit  TXBUF1_1_bit at TXBUF1.B1;
    const register unsigned short int TXBUF1_0 = 0;
    sbit  TXBUF1_0_bit at TXBUF1.B0;

    // TXBUF2 bits
    const register unsigned short int TXBUF2_15 = 15;
    sbit  TXBUF2_15_bit at TXBUF2.B15;
    const register unsigned short int TXBUF2_14 = 14;
    sbit  TXBUF2_14_bit at TXBUF2.B14;
    const register unsigned short int TXBUF2_13 = 13;
    sbit  TXBUF2_13_bit at TXBUF2.B13;
    const register unsigned short int TXBUF2_12 = 12;
    sbit  TXBUF2_12_bit at TXBUF2.B12;
    const register unsigned short int TXBUF2_11 = 11;
    sbit  TXBUF2_11_bit at TXBUF2.B11;
    const register unsigned short int TXBUF2_10 = 10;
    sbit  TXBUF2_10_bit at TXBUF2.B10;
    const register unsigned short int TXBUF2_9 = 9;
    sbit  TXBUF2_9_bit at TXBUF2.B9;
    const register unsigned short int TXBUF2_8 = 8;
    sbit  TXBUF2_8_bit at TXBUF2.B8;
    const register unsigned short int TXBUF2_7 = 7;
    sbit  TXBUF2_7_bit at TXBUF2.B7;
    const register unsigned short int TXBUF2_6 = 6;
    sbit  TXBUF2_6_bit at TXBUF2.B6;
    const register unsigned short int TXBUF2_5 = 5;
    sbit  TXBUF2_5_bit at TXBUF2.B5;
    const register unsigned short int TXBUF2_4 = 4;
    sbit  TXBUF2_4_bit at TXBUF2.B4;
    const register unsigned short int TXBUF2_3 = 3;
    sbit  TXBUF2_3_bit at TXBUF2.B3;
    const register unsigned short int TXBUF2_2 = 2;
    sbit  TXBUF2_2_bit at TXBUF2.B2;
    const register unsigned short int TXBUF2_1 = 1;
    sbit  TXBUF2_1_bit at TXBUF2.B1;
    const register unsigned short int TXBUF2_0 = 0;
    sbit  TXBUF2_0_bit at TXBUF2.B0;

    // TXBUF3 bits
    const register unsigned short int TXBUF3_15 = 15;
    sbit  TXBUF3_15_bit at TXBUF3.B15;
    const register unsigned short int TXBUF3_14 = 14;
    sbit  TXBUF3_14_bit at TXBUF3.B14;
    const register unsigned short int TXBUF3_13 = 13;
    sbit  TXBUF3_13_bit at TXBUF3.B13;
    const register unsigned short int TXBUF3_12 = 12;
    sbit  TXBUF3_12_bit at TXBUF3.B12;
    const register unsigned short int TXBUF3_11 = 11;
    sbit  TXBUF3_11_bit at TXBUF3.B11;
    const register unsigned short int TXBUF3_10 = 10;
    sbit  TXBUF3_10_bit at TXBUF3.B10;
    const register unsigned short int TXBUF3_9 = 9;
    sbit  TXBUF3_9_bit at TXBUF3.B9;
    const register unsigned short int TXBUF3_8 = 8;
    sbit  TXBUF3_8_bit at TXBUF3.B8;
    const register unsigned short int TXBUF3_7 = 7;
    sbit  TXBUF3_7_bit at TXBUF3.B7;
    const register unsigned short int TXBUF3_6 = 6;
    sbit  TXBUF3_6_bit at TXBUF3.B6;
    const register unsigned short int TXBUF3_5 = 5;
    sbit  TXBUF3_5_bit at TXBUF3.B5;
    const register unsigned short int TXBUF3_4 = 4;
    sbit  TXBUF3_4_bit at TXBUF3.B4;
    const register unsigned short int TXBUF3_3 = 3;
    sbit  TXBUF3_3_bit at TXBUF3.B3;
    const register unsigned short int TXBUF3_2 = 2;
    sbit  TXBUF3_2_bit at TXBUF3.B2;
    const register unsigned short int TXBUF3_1 = 1;
    sbit  TXBUF3_1_bit at TXBUF3.B1;
    const register unsigned short int TXBUF3_0 = 0;
    sbit  TXBUF3_0_bit at TXBUF3.B0;

    // SPI3STAT bits
    sbit  SPIEN_SPI3STAT_bit at SPI3STAT.B15;
    sbit  SPISIDL_SPI3STAT_bit at SPI3STAT.B13;
    sbit  SPIBEC_2_SPI3STAT_bit at SPI3STAT.B10;
    sbit  SPIBEC_1_SPI3STAT_bit at SPI3STAT.B9;
    sbit  SPIBEC_0_SPI3STAT_bit at SPI3STAT.B8;
    sbit  SRMPT_SPI3STAT_bit at SPI3STAT.B7;
    sbit  SPIROV_SPI3STAT_bit at SPI3STAT.B6;
    sbit  SRXMPT_SPI3STAT_bit at SPI3STAT.B5;
    sbit  SISEL_2_SPI3STAT_bit at SPI3STAT.B4;
    sbit  SISEL_1_SPI3STAT_bit at SPI3STAT.B3;
    sbit  SISEL_0_SPI3STAT_bit at SPI3STAT.B2;
    sbit  SPITBF_SPI3STAT_bit at SPI3STAT.B1;
    sbit  SPIRBF_SPI3STAT_bit at SPI3STAT.B0;

    // SPI3CON1 bits
    sbit  DISSCK_SPI3CON1_bit at SPI3CON1.B12;
    sbit  DISSDO_SPI3CON1_bit at SPI3CON1.B11;
    sbit  MODE16_SPI3CON1_bit at SPI3CON1.B10;
    sbit  SMP_SPI3CON1_bit at SPI3CON1.B9;
    sbit  CKE_SPI3CON1_bit at SPI3CON1.B8;
    sbit  SSEN_SPI3CON1_bit at SPI3CON1.B7;
    sbit  CKP_SPI3CON1_bit at SPI3CON1.B6;
    sbit  MSTEN_SPI3CON1_bit at SPI3CON1.B5;
    sbit  SPRE_2_SPI3CON1_bit at SPI3CON1.B4;
    sbit  SPRE_1_SPI3CON1_bit at SPI3CON1.B3;
    sbit  SPRE_0_SPI3CON1_bit at SPI3CON1.B2;
    sbit  PPRE_1_SPI3CON1_bit at SPI3CON1.B1;
    sbit  PPRE_0_SPI3CON1_bit at SPI3CON1.B0;

    // SPI3CON2 bits
    sbit  FRMEN_SPI3CON2_bit at SPI3CON2.B15;
    sbit  SPIFSD_SPI3CON2_bit at SPI3CON2.B14;
    sbit  FRMPOL_SPI3CON2_bit at SPI3CON2.B13;
    sbit  FRMDLY_SPI3CON2_bit at SPI3CON2.B1;
    sbit  SPIBEN_SPI3CON2_bit at SPI3CON2.B0;

    // SPI3BUF bits
    const register unsigned short int SPI3BUF_15 = 15;
    sbit  SPI3BUF_15_bit at SPI3BUF.B15;
    const register unsigned short int SPI3BUF_14 = 14;
    sbit  SPI3BUF_14_bit at SPI3BUF.B14;
    const register unsigned short int SPI3BUF_13 = 13;
    sbit  SPI3BUF_13_bit at SPI3BUF.B13;
    const register unsigned short int SPI3BUF_12 = 12;
    sbit  SPI3BUF_12_bit at SPI3BUF.B12;
    const register unsigned short int SPI3BUF_11 = 11;
    sbit  SPI3BUF_11_bit at SPI3BUF.B11;
    const register unsigned short int SPI3BUF_10 = 10;
    sbit  SPI3BUF_10_bit at SPI3BUF.B10;
    const register unsigned short int SPI3BUF_9 = 9;
    sbit  SPI3BUF_9_bit at SPI3BUF.B9;
    const register unsigned short int SPI3BUF_8 = 8;
    sbit  SPI3BUF_8_bit at SPI3BUF.B8;
    const register unsigned short int SPI3BUF_7 = 7;
    sbit  SPI3BUF_7_bit at SPI3BUF.B7;
    const register unsigned short int SPI3BUF_6 = 6;
    sbit  SPI3BUF_6_bit at SPI3BUF.B6;
    const register unsigned short int SPI3BUF_5 = 5;
    sbit  SPI3BUF_5_bit at SPI3BUF.B5;
    const register unsigned short int SPI3BUF_4 = 4;
    sbit  SPI3BUF_4_bit at SPI3BUF.B4;
    const register unsigned short int SPI3BUF_3 = 3;
    sbit  SPI3BUF_3_bit at SPI3BUF.B3;
    const register unsigned short int SPI3BUF_2 = 2;
    sbit  SPI3BUF_2_bit at SPI3BUF.B2;
    const register unsigned short int SPI3BUF_1 = 1;
    sbit  SPI3BUF_1_bit at SPI3BUF.B1;
    const register unsigned short int SPI3BUF_0 = 0;
    sbit  SPI3BUF_0_bit at SPI3BUF.B0;

    // U4MODE bits
    sbit  UARTEN_U4MODE_bit at U4MODE.B15;
    sbit  USIDL_U4MODE_bit at U4MODE.B13;
    sbit  IREN_U4MODE_bit at U4MODE.B12;
    sbit  RTSMD_U4MODE_bit at U4MODE.B11;
    sbit  UEN_1_U4MODE_bit at U4MODE.B9;
    sbit  UEN_0_U4MODE_bit at U4MODE.B8;
    sbit  WAKE_U4MODE_bit at U4MODE.B7;
    sbit  LPBACK_U4MODE_bit at U4MODE.B6;
    sbit  ABAUD_U4MODE_bit at U4MODE.B5;
    sbit  URXINV_U4MODE_bit at U4MODE.B4;
    sbit  BRGH_U4MODE_bit at U4MODE.B3;
    sbit  PDSEL_1_U4MODE_bit at U4MODE.B2;
    sbit  PDSEL_0_U4MODE_bit at U4MODE.B1;
    sbit  STSEL_U4MODE_bit at U4MODE.B0;

    // U4STA bits
    sbit  UTXISEL1_U4STA_bit at U4STA.B15;
    sbit  UTXINV_U4STA_bit at U4STA.B14;
    sbit  UTXISEL0_U4STA_bit at U4STA.B13;
    sbit  UTXBRK_U4STA_bit at U4STA.B11;
    sbit  UTXEN_U4STA_bit at U4STA.B10;
    sbit  UTXBF_U4STA_bit at U4STA.B9;
    sbit  TRMT_U4STA_bit at U4STA.B8;
    sbit  URXISEL_1_U4STA_bit at U4STA.B7;
    sbit  URXISEL_0_U4STA_bit at U4STA.B6;
    sbit  ADDEN_U4STA_bit at U4STA.B5;
    sbit  RIDLE_U4STA_bit at U4STA.B4;
    sbit  PERR_U4STA_bit at U4STA.B3;
    sbit  FERR_U4STA_bit at U4STA.B2;
    sbit  OERR_U4STA_bit at U4STA.B1;
    sbit  URXDA_U4STA_bit at U4STA.B0;

    // U4TXREG bits
    const register unsigned short int U4TXREG_8 = 8;
    sbit  U4TXREG_8_bit at U4TXREG.B8;
    const register unsigned short int U4TXREG_7 = 7;
    sbit  U4TXREG_7_bit at U4TXREG.B7;
    const register unsigned short int U4TXREG_6 = 6;
    sbit  U4TXREG_6_bit at U4TXREG.B6;
    const register unsigned short int U4TXREG_5 = 5;
    sbit  U4TXREG_5_bit at U4TXREG.B5;
    const register unsigned short int U4TXREG_4 = 4;
    sbit  U4TXREG_4_bit at U4TXREG.B4;
    const register unsigned short int U4TXREG_3 = 3;
    sbit  U4TXREG_3_bit at U4TXREG.B3;
    const register unsigned short int U4TXREG_2 = 2;
    sbit  U4TXREG_2_bit at U4TXREG.B2;
    const register unsigned short int U4TXREG_1 = 1;
    sbit  U4TXREG_1_bit at U4TXREG.B1;
    const register unsigned short int U4TXREG_0 = 0;
    sbit  U4TXREG_0_bit at U4TXREG.B0;

    // U4RXREG bits
    const register unsigned short int U4RXREG_8 = 8;
    sbit  U4RXREG_8_bit at U4RXREG.B8;
    const register unsigned short int U4RXREG_7 = 7;
    sbit  U4RXREG_7_bit at U4RXREG.B7;
    const register unsigned short int U4RXREG_6 = 6;
    sbit  U4RXREG_6_bit at U4RXREG.B6;
    const register unsigned short int U4RXREG_5 = 5;
    sbit  U4RXREG_5_bit at U4RXREG.B5;
    const register unsigned short int U4RXREG_4 = 4;
    sbit  U4RXREG_4_bit at U4RXREG.B4;
    const register unsigned short int U4RXREG_3 = 3;
    sbit  U4RXREG_3_bit at U4RXREG.B3;
    const register unsigned short int U4RXREG_2 = 2;
    sbit  U4RXREG_2_bit at U4RXREG.B2;
    const register unsigned short int U4RXREG_1 = 1;
    sbit  U4RXREG_1_bit at U4RXREG.B1;
    const register unsigned short int U4RXREG_0 = 0;
    sbit  U4RXREG_0_bit at U4RXREG.B0;

    // U4BRG bits
    sbit  BRG_15_U4BRG_bit at U4BRG.B15;
    sbit  BRG_14_U4BRG_bit at U4BRG.B14;
    sbit  BRG_13_U4BRG_bit at U4BRG.B13;
    sbit  BRG_12_U4BRG_bit at U4BRG.B12;
    sbit  BRG_11_U4BRG_bit at U4BRG.B11;
    sbit  BRG_10_U4BRG_bit at U4BRG.B10;
    sbit  BRG_9_U4BRG_bit at U4BRG.B9;
    sbit  BRG_8_U4BRG_bit at U4BRG.B8;
    sbit  BRG_7_U4BRG_bit at U4BRG.B7;
    sbit  BRG_6_U4BRG_bit at U4BRG.B6;
    sbit  BRG_5_U4BRG_bit at U4BRG.B5;
    sbit  BRG_4_U4BRG_bit at U4BRG.B4;
    sbit  BRG_3_U4BRG_bit at U4BRG.B3;
    sbit  BRG_2_U4BRG_bit at U4BRG.B2;
    sbit  BRG_1_U4BRG_bit at U4BRG.B1;
    sbit  BRG_0_U4BRG_bit at U4BRG.B0;

    // SPI4STAT bits
    sbit  SPIEN_SPI4STAT_bit at SPI4STAT.B15;
    sbit  SPISIDL_SPI4STAT_bit at SPI4STAT.B13;
    sbit  SPIBEC_2_SPI4STAT_bit at SPI4STAT.B10;
    sbit  SPIBEC_1_SPI4STAT_bit at SPI4STAT.B9;
    sbit  SPIBEC_0_SPI4STAT_bit at SPI4STAT.B8;
    sbit  SRMPT_SPI4STAT_bit at SPI4STAT.B7;
    sbit  SPIROV_SPI4STAT_bit at SPI4STAT.B6;
    sbit  SRXMPT_SPI4STAT_bit at SPI4STAT.B5;
    sbit  SISEL_2_SPI4STAT_bit at SPI4STAT.B4;
    sbit  SISEL_1_SPI4STAT_bit at SPI4STAT.B3;
    sbit  SISEL_0_SPI4STAT_bit at SPI4STAT.B2;
    sbit  SPITBF_SPI4STAT_bit at SPI4STAT.B1;
    sbit  SPIRBF_SPI4STAT_bit at SPI4STAT.B0;

    // SPI4CON1 bits
    sbit  DISSCK_SPI4CON1_bit at SPI4CON1.B12;
    sbit  DISSDO_SPI4CON1_bit at SPI4CON1.B11;
    sbit  MODE16_SPI4CON1_bit at SPI4CON1.B10;
    sbit  SMP_SPI4CON1_bit at SPI4CON1.B9;
    sbit  CKE_SPI4CON1_bit at SPI4CON1.B8;
    sbit  SSEN_SPI4CON1_bit at SPI4CON1.B7;
    sbit  CKP_SPI4CON1_bit at SPI4CON1.B6;
    sbit  MSTEN_SPI4CON1_bit at SPI4CON1.B5;
    sbit  SPRE_2_SPI4CON1_bit at SPI4CON1.B4;
    sbit  SPRE_1_SPI4CON1_bit at SPI4CON1.B3;
    sbit  SPRE_0_SPI4CON1_bit at SPI4CON1.B2;
    sbit  PPRE_1_SPI4CON1_bit at SPI4CON1.B1;
    sbit  PPRE_0_SPI4CON1_bit at SPI4CON1.B0;

    // SPI4CON2 bits
    sbit  FRMEN_SPI4CON2_bit at SPI4CON2.B15;
    sbit  SPIFSD_SPI4CON2_bit at SPI4CON2.B14;
    sbit  FRMPOL_SPI4CON2_bit at SPI4CON2.B13;
    sbit  FRMDLY_SPI4CON2_bit at SPI4CON2.B1;
    sbit  SPIBEN_SPI4CON2_bit at SPI4CON2.B0;

    // SPI4BUF bits
    const register unsigned short int SPI4BUF_15 = 15;
    sbit  SPI4BUF_15_bit at SPI4BUF.B15;
    const register unsigned short int SPI4BUF_14 = 14;
    sbit  SPI4BUF_14_bit at SPI4BUF.B14;
    const register unsigned short int SPI4BUF_13 = 13;
    sbit  SPI4BUF_13_bit at SPI4BUF.B13;
    const register unsigned short int SPI4BUF_12 = 12;
    sbit  SPI4BUF_12_bit at SPI4BUF.B12;
    const register unsigned short int SPI4BUF_11 = 11;
    sbit  SPI4BUF_11_bit at SPI4BUF.B11;
    const register unsigned short int SPI4BUF_10 = 10;
    sbit  SPI4BUF_10_bit at SPI4BUF.B10;
    const register unsigned short int SPI4BUF_9 = 9;
    sbit  SPI4BUF_9_bit at SPI4BUF.B9;
    const register unsigned short int SPI4BUF_8 = 8;
    sbit  SPI4BUF_8_bit at SPI4BUF.B8;
    const register unsigned short int SPI4BUF_7 = 7;
    sbit  SPI4BUF_7_bit at SPI4BUF.B7;
    const register unsigned short int SPI4BUF_6 = 6;
    sbit  SPI4BUF_6_bit at SPI4BUF.B6;
    const register unsigned short int SPI4BUF_5 = 5;
    sbit  SPI4BUF_5_bit at SPI4BUF.B5;
    const register unsigned short int SPI4BUF_4 = 4;
    sbit  SPI4BUF_4_bit at SPI4BUF.B4;
    const register unsigned short int SPI4BUF_3 = 3;
    sbit  SPI4BUF_3_bit at SPI4BUF.B3;
    const register unsigned short int SPI4BUF_2 = 2;
    sbit  SPI4BUF_2_bit at SPI4BUF.B2;
    const register unsigned short int SPI4BUF_1 = 1;
    sbit  SPI4BUF_1_bit at SPI4BUF.B1;
    const register unsigned short int SPI4BUF_0 = 0;
    sbit  SPI4BUF_0_bit at SPI4BUF.B0;

    // ADC1BUF0 bits
    const register unsigned short int ADC1BUF0_15 = 15;
    sbit  ADC1BUF0_15_bit at ADC1BUF0.B15;
    const register unsigned short int ADC1BUF0_14 = 14;
    sbit  ADC1BUF0_14_bit at ADC1BUF0.B14;
    const register unsigned short int ADC1BUF0_13 = 13;
    sbit  ADC1BUF0_13_bit at ADC1BUF0.B13;
    const register unsigned short int ADC1BUF0_12 = 12;
    sbit  ADC1BUF0_12_bit at ADC1BUF0.B12;
    const register unsigned short int ADC1BUF0_11 = 11;
    sbit  ADC1BUF0_11_bit at ADC1BUF0.B11;
    const register unsigned short int ADC1BUF0_10 = 10;
    sbit  ADC1BUF0_10_bit at ADC1BUF0.B10;
    const register unsigned short int ADC1BUF0_9 = 9;
    sbit  ADC1BUF0_9_bit at ADC1BUF0.B9;
    const register unsigned short int ADC1BUF0_8 = 8;
    sbit  ADC1BUF0_8_bit at ADC1BUF0.B8;
    const register unsigned short int ADC1BUF0_7 = 7;
    sbit  ADC1BUF0_7_bit at ADC1BUF0.B7;
    const register unsigned short int ADC1BUF0_6 = 6;
    sbit  ADC1BUF0_6_bit at ADC1BUF0.B6;
    const register unsigned short int ADC1BUF0_5 = 5;
    sbit  ADC1BUF0_5_bit at ADC1BUF0.B5;
    const register unsigned short int ADC1BUF0_4 = 4;
    sbit  ADC1BUF0_4_bit at ADC1BUF0.B4;
    const register unsigned short int ADC1BUF0_3 = 3;
    sbit  ADC1BUF0_3_bit at ADC1BUF0.B3;
    const register unsigned short int ADC1BUF0_2 = 2;
    sbit  ADC1BUF0_2_bit at ADC1BUF0.B2;
    const register unsigned short int ADC1BUF0_1 = 1;
    sbit  ADC1BUF0_1_bit at ADC1BUF0.B1;
    const register unsigned short int ADC1BUF0_0 = 0;
    sbit  ADC1BUF0_0_bit at ADC1BUF0.B0;

    // ADC1BUF1 bits
    const register unsigned short int ADC1BUF1_15 = 15;
    sbit  ADC1BUF1_15_bit at ADC1BUF1.B15;
    const register unsigned short int ADC1BUF1_14 = 14;
    sbit  ADC1BUF1_14_bit at ADC1BUF1.B14;
    const register unsigned short int ADC1BUF1_13 = 13;
    sbit  ADC1BUF1_13_bit at ADC1BUF1.B13;
    const register unsigned short int ADC1BUF1_12 = 12;
    sbit  ADC1BUF1_12_bit at ADC1BUF1.B12;
    const register unsigned short int ADC1BUF1_11 = 11;
    sbit  ADC1BUF1_11_bit at ADC1BUF1.B11;
    const register unsigned short int ADC1BUF1_10 = 10;
    sbit  ADC1BUF1_10_bit at ADC1BUF1.B10;
    const register unsigned short int ADC1BUF1_9 = 9;
    sbit  ADC1BUF1_9_bit at ADC1BUF1.B9;
    const register unsigned short int ADC1BUF1_8 = 8;
    sbit  ADC1BUF1_8_bit at ADC1BUF1.B8;
    const register unsigned short int ADC1BUF1_7 = 7;
    sbit  ADC1BUF1_7_bit at ADC1BUF1.B7;
    const register unsigned short int ADC1BUF1_6 = 6;
    sbit  ADC1BUF1_6_bit at ADC1BUF1.B6;
    const register unsigned short int ADC1BUF1_5 = 5;
    sbit  ADC1BUF1_5_bit at ADC1BUF1.B5;
    const register unsigned short int ADC1BUF1_4 = 4;
    sbit  ADC1BUF1_4_bit at ADC1BUF1.B4;
    const register unsigned short int ADC1BUF1_3 = 3;
    sbit  ADC1BUF1_3_bit at ADC1BUF1.B3;
    const register unsigned short int ADC1BUF1_2 = 2;
    sbit  ADC1BUF1_2_bit at ADC1BUF1.B2;
    const register unsigned short int ADC1BUF1_1 = 1;
    sbit  ADC1BUF1_1_bit at ADC1BUF1.B1;
    const register unsigned short int ADC1BUF1_0 = 0;
    sbit  ADC1BUF1_0_bit at ADC1BUF1.B0;

    // ADC1BUF2 bits
    const register unsigned short int ADC1BUF2_15 = 15;
    sbit  ADC1BUF2_15_bit at ADC1BUF2.B15;
    const register unsigned short int ADC1BUF2_14 = 14;
    sbit  ADC1BUF2_14_bit at ADC1BUF2.B14;
    const register unsigned short int ADC1BUF2_13 = 13;
    sbit  ADC1BUF2_13_bit at ADC1BUF2.B13;
    const register unsigned short int ADC1BUF2_12 = 12;
    sbit  ADC1BUF2_12_bit at ADC1BUF2.B12;
    const register unsigned short int ADC1BUF2_11 = 11;
    sbit  ADC1BUF2_11_bit at ADC1BUF2.B11;
    const register unsigned short int ADC1BUF2_10 = 10;
    sbit  ADC1BUF2_10_bit at ADC1BUF2.B10;
    const register unsigned short int ADC1BUF2_9 = 9;
    sbit  ADC1BUF2_9_bit at ADC1BUF2.B9;
    const register unsigned short int ADC1BUF2_8 = 8;
    sbit  ADC1BUF2_8_bit at ADC1BUF2.B8;
    const register unsigned short int ADC1BUF2_7 = 7;
    sbit  ADC1BUF2_7_bit at ADC1BUF2.B7;
    const register unsigned short int ADC1BUF2_6 = 6;
    sbit  ADC1BUF2_6_bit at ADC1BUF2.B6;
    const register unsigned short int ADC1BUF2_5 = 5;
    sbit  ADC1BUF2_5_bit at ADC1BUF2.B5;
    const register unsigned short int ADC1BUF2_4 = 4;
    sbit  ADC1BUF2_4_bit at ADC1BUF2.B4;
    const register unsigned short int ADC1BUF2_3 = 3;
    sbit  ADC1BUF2_3_bit at ADC1BUF2.B3;
    const register unsigned short int ADC1BUF2_2 = 2;
    sbit  ADC1BUF2_2_bit at ADC1BUF2.B2;
    const register unsigned short int ADC1BUF2_1 = 1;
    sbit  ADC1BUF2_1_bit at ADC1BUF2.B1;
    const register unsigned short int ADC1BUF2_0 = 0;
    sbit  ADC1BUF2_0_bit at ADC1BUF2.B0;

    // ADC1BUF3 bits
    const register unsigned short int ADC1BUF3_15 = 15;
    sbit  ADC1BUF3_15_bit at ADC1BUF3.B15;
    const register unsigned short int ADC1BUF3_14 = 14;
    sbit  ADC1BUF3_14_bit at ADC1BUF3.B14;
    const register unsigned short int ADC1BUF3_13 = 13;
    sbit  ADC1BUF3_13_bit at ADC1BUF3.B13;
    const register unsigned short int ADC1BUF3_12 = 12;
    sbit  ADC1BUF3_12_bit at ADC1BUF3.B12;
    const register unsigned short int ADC1BUF3_11 = 11;
    sbit  ADC1BUF3_11_bit at ADC1BUF3.B11;
    const register unsigned short int ADC1BUF3_10 = 10;
    sbit  ADC1BUF3_10_bit at ADC1BUF3.B10;
    const register unsigned short int ADC1BUF3_9 = 9;
    sbit  ADC1BUF3_9_bit at ADC1BUF3.B9;
    const register unsigned short int ADC1BUF3_8 = 8;
    sbit  ADC1BUF3_8_bit at ADC1BUF3.B8;
    const register unsigned short int ADC1BUF3_7 = 7;
    sbit  ADC1BUF3_7_bit at ADC1BUF3.B7;
    const register unsigned short int ADC1BUF3_6 = 6;
    sbit  ADC1BUF3_6_bit at ADC1BUF3.B6;
    const register unsigned short int ADC1BUF3_5 = 5;
    sbit  ADC1BUF3_5_bit at ADC1BUF3.B5;
    const register unsigned short int ADC1BUF3_4 = 4;
    sbit  ADC1BUF3_4_bit at ADC1BUF3.B4;
    const register unsigned short int ADC1BUF3_3 = 3;
    sbit  ADC1BUF3_3_bit at ADC1BUF3.B3;
    const register unsigned short int ADC1BUF3_2 = 2;
    sbit  ADC1BUF3_2_bit at ADC1BUF3.B2;
    const register unsigned short int ADC1BUF3_1 = 1;
    sbit  ADC1BUF3_1_bit at ADC1BUF3.B1;
    const register unsigned short int ADC1BUF3_0 = 0;
    sbit  ADC1BUF3_0_bit at ADC1BUF3.B0;

    // ADC1BUF4 bits
    const register unsigned short int ADC1BUF4_15 = 15;
    sbit  ADC1BUF4_15_bit at ADC1BUF4.B15;
    const register unsigned short int ADC1BUF4_14 = 14;
    sbit  ADC1BUF4_14_bit at ADC1BUF4.B14;
    const register unsigned short int ADC1BUF4_13 = 13;
    sbit  ADC1BUF4_13_bit at ADC1BUF4.B13;
    const register unsigned short int ADC1BUF4_12 = 12;
    sbit  ADC1BUF4_12_bit at ADC1BUF4.B12;
    const register unsigned short int ADC1BUF4_11 = 11;
    sbit  ADC1BUF4_11_bit at ADC1BUF4.B11;
    const register unsigned short int ADC1BUF4_10 = 10;
    sbit  ADC1BUF4_10_bit at ADC1BUF4.B10;
    const register unsigned short int ADC1BUF4_9 = 9;
    sbit  ADC1BUF4_9_bit at ADC1BUF4.B9;
    const register unsigned short int ADC1BUF4_8 = 8;
    sbit  ADC1BUF4_8_bit at ADC1BUF4.B8;
    const register unsigned short int ADC1BUF4_7 = 7;
    sbit  ADC1BUF4_7_bit at ADC1BUF4.B7;
    const register unsigned short int ADC1BUF4_6 = 6;
    sbit  ADC1BUF4_6_bit at ADC1BUF4.B6;
    const register unsigned short int ADC1BUF4_5 = 5;
    sbit  ADC1BUF4_5_bit at ADC1BUF4.B5;
    const register unsigned short int ADC1BUF4_4 = 4;
    sbit  ADC1BUF4_4_bit at ADC1BUF4.B4;
    const register unsigned short int ADC1BUF4_3 = 3;
    sbit  ADC1BUF4_3_bit at ADC1BUF4.B3;
    const register unsigned short int ADC1BUF4_2 = 2;
    sbit  ADC1BUF4_2_bit at ADC1BUF4.B2;
    const register unsigned short int ADC1BUF4_1 = 1;
    sbit  ADC1BUF4_1_bit at ADC1BUF4.B1;
    const register unsigned short int ADC1BUF4_0 = 0;
    sbit  ADC1BUF4_0_bit at ADC1BUF4.B0;

    // ADC1BUF5 bits
    const register unsigned short int ADC1BUF5_15 = 15;
    sbit  ADC1BUF5_15_bit at ADC1BUF5.B15;
    const register unsigned short int ADC1BUF5_14 = 14;
    sbit  ADC1BUF5_14_bit at ADC1BUF5.B14;
    const register unsigned short int ADC1BUF5_13 = 13;
    sbit  ADC1BUF5_13_bit at ADC1BUF5.B13;
    const register unsigned short int ADC1BUF5_12 = 12;
    sbit  ADC1BUF5_12_bit at ADC1BUF5.B12;
    const register unsigned short int ADC1BUF5_11 = 11;
    sbit  ADC1BUF5_11_bit at ADC1BUF5.B11;
    const register unsigned short int ADC1BUF5_10 = 10;
    sbit  ADC1BUF5_10_bit at ADC1BUF5.B10;
    const register unsigned short int ADC1BUF5_9 = 9;
    sbit  ADC1BUF5_9_bit at ADC1BUF5.B9;
    const register unsigned short int ADC1BUF5_8 = 8;
    sbit  ADC1BUF5_8_bit at ADC1BUF5.B8;
    const register unsigned short int ADC1BUF5_7 = 7;
    sbit  ADC1BUF5_7_bit at ADC1BUF5.B7;
    const register unsigned short int ADC1BUF5_6 = 6;
    sbit  ADC1BUF5_6_bit at ADC1BUF5.B6;
    const register unsigned short int ADC1BUF5_5 = 5;
    sbit  ADC1BUF5_5_bit at ADC1BUF5.B5;
    const register unsigned short int ADC1BUF5_4 = 4;
    sbit  ADC1BUF5_4_bit at ADC1BUF5.B4;
    const register unsigned short int ADC1BUF5_3 = 3;
    sbit  ADC1BUF5_3_bit at ADC1BUF5.B3;
    const register unsigned short int ADC1BUF5_2 = 2;
    sbit  ADC1BUF5_2_bit at ADC1BUF5.B2;
    const register unsigned short int ADC1BUF5_1 = 1;
    sbit  ADC1BUF5_1_bit at ADC1BUF5.B1;
    const register unsigned short int ADC1BUF5_0 = 0;
    sbit  ADC1BUF5_0_bit at ADC1BUF5.B0;

    // ADC1BUF6 bits
    const register unsigned short int ADC1BUF6_15 = 15;
    sbit  ADC1BUF6_15_bit at ADC1BUF6.B15;
    const register unsigned short int ADC1BUF6_14 = 14;
    sbit  ADC1BUF6_14_bit at ADC1BUF6.B14;
    const register unsigned short int ADC1BUF6_13 = 13;
    sbit  ADC1BUF6_13_bit at ADC1BUF6.B13;
    const register unsigned short int ADC1BUF6_12 = 12;
    sbit  ADC1BUF6_12_bit at ADC1BUF6.B12;
    const register unsigned short int ADC1BUF6_11 = 11;
    sbit  ADC1BUF6_11_bit at ADC1BUF6.B11;
    const register unsigned short int ADC1BUF6_10 = 10;
    sbit  ADC1BUF6_10_bit at ADC1BUF6.B10;
    const register unsigned short int ADC1BUF6_9 = 9;
    sbit  ADC1BUF6_9_bit at ADC1BUF6.B9;
    const register unsigned short int ADC1BUF6_8 = 8;
    sbit  ADC1BUF6_8_bit at ADC1BUF6.B8;
    const register unsigned short int ADC1BUF6_7 = 7;
    sbit  ADC1BUF6_7_bit at ADC1BUF6.B7;
    const register unsigned short int ADC1BUF6_6 = 6;
    sbit  ADC1BUF6_6_bit at ADC1BUF6.B6;
    const register unsigned short int ADC1BUF6_5 = 5;
    sbit  ADC1BUF6_5_bit at ADC1BUF6.B5;
    const register unsigned short int ADC1BUF6_4 = 4;
    sbit  ADC1BUF6_4_bit at ADC1BUF6.B4;
    const register unsigned short int ADC1BUF6_3 = 3;
    sbit  ADC1BUF6_3_bit at ADC1BUF6.B3;
    const register unsigned short int ADC1BUF6_2 = 2;
    sbit  ADC1BUF6_2_bit at ADC1BUF6.B2;
    const register unsigned short int ADC1BUF6_1 = 1;
    sbit  ADC1BUF6_1_bit at ADC1BUF6.B1;
    const register unsigned short int ADC1BUF6_0 = 0;
    sbit  ADC1BUF6_0_bit at ADC1BUF6.B0;

    // ADC1BUF7 bits
    const register unsigned short int ADC1BUF7_15 = 15;
    sbit  ADC1BUF7_15_bit at ADC1BUF7.B15;
    const register unsigned short int ADC1BUF7_14 = 14;
    sbit  ADC1BUF7_14_bit at ADC1BUF7.B14;
    const register unsigned short int ADC1BUF7_13 = 13;
    sbit  ADC1BUF7_13_bit at ADC1BUF7.B13;
    const register unsigned short int ADC1BUF7_12 = 12;
    sbit  ADC1BUF7_12_bit at ADC1BUF7.B12;
    const register unsigned short int ADC1BUF7_11 = 11;
    sbit  ADC1BUF7_11_bit at ADC1BUF7.B11;
    const register unsigned short int ADC1BUF7_10 = 10;
    sbit  ADC1BUF7_10_bit at ADC1BUF7.B10;
    const register unsigned short int ADC1BUF7_9 = 9;
    sbit  ADC1BUF7_9_bit at ADC1BUF7.B9;
    const register unsigned short int ADC1BUF7_8 = 8;
    sbit  ADC1BUF7_8_bit at ADC1BUF7.B8;
    const register unsigned short int ADC1BUF7_7 = 7;
    sbit  ADC1BUF7_7_bit at ADC1BUF7.B7;
    const register unsigned short int ADC1BUF7_6 = 6;
    sbit  ADC1BUF7_6_bit at ADC1BUF7.B6;
    const register unsigned short int ADC1BUF7_5 = 5;
    sbit  ADC1BUF7_5_bit at ADC1BUF7.B5;
    const register unsigned short int ADC1BUF7_4 = 4;
    sbit  ADC1BUF7_4_bit at ADC1BUF7.B4;
    const register unsigned short int ADC1BUF7_3 = 3;
    sbit  ADC1BUF7_3_bit at ADC1BUF7.B3;
    const register unsigned short int ADC1BUF7_2 = 2;
    sbit  ADC1BUF7_2_bit at ADC1BUF7.B2;
    const register unsigned short int ADC1BUF7_1 = 1;
    sbit  ADC1BUF7_1_bit at ADC1BUF7.B1;
    const register unsigned short int ADC1BUF7_0 = 0;
    sbit  ADC1BUF7_0_bit at ADC1BUF7.B0;

    // ADC1BUF8 bits
    const register unsigned short int ADC1BUF8_15 = 15;
    sbit  ADC1BUF8_15_bit at ADC1BUF8.B15;
    const register unsigned short int ADC1BUF8_14 = 14;
    sbit  ADC1BUF8_14_bit at ADC1BUF8.B14;
    const register unsigned short int ADC1BUF8_13 = 13;
    sbit  ADC1BUF8_13_bit at ADC1BUF8.B13;
    const register unsigned short int ADC1BUF8_12 = 12;
    sbit  ADC1BUF8_12_bit at ADC1BUF8.B12;
    const register unsigned short int ADC1BUF8_11 = 11;
    sbit  ADC1BUF8_11_bit at ADC1BUF8.B11;
    const register unsigned short int ADC1BUF8_10 = 10;
    sbit  ADC1BUF8_10_bit at ADC1BUF8.B10;
    const register unsigned short int ADC1BUF8_9 = 9;
    sbit  ADC1BUF8_9_bit at ADC1BUF8.B9;
    const register unsigned short int ADC1BUF8_8 = 8;
    sbit  ADC1BUF8_8_bit at ADC1BUF8.B8;
    const register unsigned short int ADC1BUF8_7 = 7;
    sbit  ADC1BUF8_7_bit at ADC1BUF8.B7;
    const register unsigned short int ADC1BUF8_6 = 6;
    sbit  ADC1BUF8_6_bit at ADC1BUF8.B6;
    const register unsigned short int ADC1BUF8_5 = 5;
    sbit  ADC1BUF8_5_bit at ADC1BUF8.B5;
    const register unsigned short int ADC1BUF8_4 = 4;
    sbit  ADC1BUF8_4_bit at ADC1BUF8.B4;
    const register unsigned short int ADC1BUF8_3 = 3;
    sbit  ADC1BUF8_3_bit at ADC1BUF8.B3;
    const register unsigned short int ADC1BUF8_2 = 2;
    sbit  ADC1BUF8_2_bit at ADC1BUF8.B2;
    const register unsigned short int ADC1BUF8_1 = 1;
    sbit  ADC1BUF8_1_bit at ADC1BUF8.B1;
    const register unsigned short int ADC1BUF8_0 = 0;
    sbit  ADC1BUF8_0_bit at ADC1BUF8.B0;

    // ADC1BUF9 bits
    const register unsigned short int ADC1BUF9_15 = 15;
    sbit  ADC1BUF9_15_bit at ADC1BUF9.B15;
    const register unsigned short int ADC1BUF9_14 = 14;
    sbit  ADC1BUF9_14_bit at ADC1BUF9.B14;
    const register unsigned short int ADC1BUF9_13 = 13;
    sbit  ADC1BUF9_13_bit at ADC1BUF9.B13;
    const register unsigned short int ADC1BUF9_12 = 12;
    sbit  ADC1BUF9_12_bit at ADC1BUF9.B12;
    const register unsigned short int ADC1BUF9_11 = 11;
    sbit  ADC1BUF9_11_bit at ADC1BUF9.B11;
    const register unsigned short int ADC1BUF9_10 = 10;
    sbit  ADC1BUF9_10_bit at ADC1BUF9.B10;
    const register unsigned short int ADC1BUF9_9 = 9;
    sbit  ADC1BUF9_9_bit at ADC1BUF9.B9;
    const register unsigned short int ADC1BUF9_8 = 8;
    sbit  ADC1BUF9_8_bit at ADC1BUF9.B8;
    const register unsigned short int ADC1BUF9_7 = 7;
    sbit  ADC1BUF9_7_bit at ADC1BUF9.B7;
    const register unsigned short int ADC1BUF9_6 = 6;
    sbit  ADC1BUF9_6_bit at ADC1BUF9.B6;
    const register unsigned short int ADC1BUF9_5 = 5;
    sbit  ADC1BUF9_5_bit at ADC1BUF9.B5;
    const register unsigned short int ADC1BUF9_4 = 4;
    sbit  ADC1BUF9_4_bit at ADC1BUF9.B4;
    const register unsigned short int ADC1BUF9_3 = 3;
    sbit  ADC1BUF9_3_bit at ADC1BUF9.B3;
    const register unsigned short int ADC1BUF9_2 = 2;
    sbit  ADC1BUF9_2_bit at ADC1BUF9.B2;
    const register unsigned short int ADC1BUF9_1 = 1;
    sbit  ADC1BUF9_1_bit at ADC1BUF9.B1;
    const register unsigned short int ADC1BUF9_0 = 0;
    sbit  ADC1BUF9_0_bit at ADC1BUF9.B0;

    // ADC1BUFA bits
    const register unsigned short int ADC1BUFA_15 = 15;
    sbit  ADC1BUFA_15_bit at ADC1BUFA.B15;
    const register unsigned short int ADC1BUFA_14 = 14;
    sbit  ADC1BUFA_14_bit at ADC1BUFA.B14;
    const register unsigned short int ADC1BUFA_13 = 13;
    sbit  ADC1BUFA_13_bit at ADC1BUFA.B13;
    const register unsigned short int ADC1BUFA_12 = 12;
    sbit  ADC1BUFA_12_bit at ADC1BUFA.B12;
    const register unsigned short int ADC1BUFA_11 = 11;
    sbit  ADC1BUFA_11_bit at ADC1BUFA.B11;
    const register unsigned short int ADC1BUFA_10 = 10;
    sbit  ADC1BUFA_10_bit at ADC1BUFA.B10;
    const register unsigned short int ADC1BUFA_9 = 9;
    sbit  ADC1BUFA_9_bit at ADC1BUFA.B9;
    const register unsigned short int ADC1BUFA_8 = 8;
    sbit  ADC1BUFA_8_bit at ADC1BUFA.B8;
    const register unsigned short int ADC1BUFA_7 = 7;
    sbit  ADC1BUFA_7_bit at ADC1BUFA.B7;
    const register unsigned short int ADC1BUFA_6 = 6;
    sbit  ADC1BUFA_6_bit at ADC1BUFA.B6;
    const register unsigned short int ADC1BUFA_5 = 5;
    sbit  ADC1BUFA_5_bit at ADC1BUFA.B5;
    const register unsigned short int ADC1BUFA_4 = 4;
    sbit  ADC1BUFA_4_bit at ADC1BUFA.B4;
    const register unsigned short int ADC1BUFA_3 = 3;
    sbit  ADC1BUFA_3_bit at ADC1BUFA.B3;
    const register unsigned short int ADC1BUFA_2 = 2;
    sbit  ADC1BUFA_2_bit at ADC1BUFA.B2;
    const register unsigned short int ADC1BUFA_1 = 1;
    sbit  ADC1BUFA_1_bit at ADC1BUFA.B1;
    const register unsigned short int ADC1BUFA_0 = 0;
    sbit  ADC1BUFA_0_bit at ADC1BUFA.B0;

    // ADC1BUFB bits
    const register unsigned short int ADC1BUFB_15 = 15;
    sbit  ADC1BUFB_15_bit at ADC1BUFB.B15;
    const register unsigned short int ADC1BUFB_14 = 14;
    sbit  ADC1BUFB_14_bit at ADC1BUFB.B14;
    const register unsigned short int ADC1BUFB_13 = 13;
    sbit  ADC1BUFB_13_bit at ADC1BUFB.B13;
    const register unsigned short int ADC1BUFB_12 = 12;
    sbit  ADC1BUFB_12_bit at ADC1BUFB.B12;
    const register unsigned short int ADC1BUFB_11 = 11;
    sbit  ADC1BUFB_11_bit at ADC1BUFB.B11;
    const register unsigned short int ADC1BUFB_10 = 10;
    sbit  ADC1BUFB_10_bit at ADC1BUFB.B10;
    const register unsigned short int ADC1BUFB_9 = 9;
    sbit  ADC1BUFB_9_bit at ADC1BUFB.B9;
    const register unsigned short int ADC1BUFB_8 = 8;
    sbit  ADC1BUFB_8_bit at ADC1BUFB.B8;
    const register unsigned short int ADC1BUFB_7 = 7;
    sbit  ADC1BUFB_7_bit at ADC1BUFB.B7;
    const register unsigned short int ADC1BUFB_6 = 6;
    sbit  ADC1BUFB_6_bit at ADC1BUFB.B6;
    const register unsigned short int ADC1BUFB_5 = 5;
    sbit  ADC1BUFB_5_bit at ADC1BUFB.B5;
    const register unsigned short int ADC1BUFB_4 = 4;
    sbit  ADC1BUFB_4_bit at ADC1BUFB.B4;
    const register unsigned short int ADC1BUFB_3 = 3;
    sbit  ADC1BUFB_3_bit at ADC1BUFB.B3;
    const register unsigned short int ADC1BUFB_2 = 2;
    sbit  ADC1BUFB_2_bit at ADC1BUFB.B2;
    const register unsigned short int ADC1BUFB_1 = 1;
    sbit  ADC1BUFB_1_bit at ADC1BUFB.B1;
    const register unsigned short int ADC1BUFB_0 = 0;
    sbit  ADC1BUFB_0_bit at ADC1BUFB.B0;

    // ADC1BUFC bits
    const register unsigned short int ADC1BUFC_15 = 15;
    sbit  ADC1BUFC_15_bit at ADC1BUFC.B15;
    const register unsigned short int ADC1BUFC_14 = 14;
    sbit  ADC1BUFC_14_bit at ADC1BUFC.B14;
    const register unsigned short int ADC1BUFC_13 = 13;
    sbit  ADC1BUFC_13_bit at ADC1BUFC.B13;
    const register unsigned short int ADC1BUFC_12 = 12;
    sbit  ADC1BUFC_12_bit at ADC1BUFC.B12;
    const register unsigned short int ADC1BUFC_11 = 11;
    sbit  ADC1BUFC_11_bit at ADC1BUFC.B11;
    const register unsigned short int ADC1BUFC_10 = 10;
    sbit  ADC1BUFC_10_bit at ADC1BUFC.B10;
    const register unsigned short int ADC1BUFC_9 = 9;
    sbit  ADC1BUFC_9_bit at ADC1BUFC.B9;
    const register unsigned short int ADC1BUFC_8 = 8;
    sbit  ADC1BUFC_8_bit at ADC1BUFC.B8;
    const register unsigned short int ADC1BUFC_7 = 7;
    sbit  ADC1BUFC_7_bit at ADC1BUFC.B7;
    const register unsigned short int ADC1BUFC_6 = 6;
    sbit  ADC1BUFC_6_bit at ADC1BUFC.B6;
    const register unsigned short int ADC1BUFC_5 = 5;
    sbit  ADC1BUFC_5_bit at ADC1BUFC.B5;
    const register unsigned short int ADC1BUFC_4 = 4;
    sbit  ADC1BUFC_4_bit at ADC1BUFC.B4;
    const register unsigned short int ADC1BUFC_3 = 3;
    sbit  ADC1BUFC_3_bit at ADC1BUFC.B3;
    const register unsigned short int ADC1BUFC_2 = 2;
    sbit  ADC1BUFC_2_bit at ADC1BUFC.B2;
    const register unsigned short int ADC1BUFC_1 = 1;
    sbit  ADC1BUFC_1_bit at ADC1BUFC.B1;
    const register unsigned short int ADC1BUFC_0 = 0;
    sbit  ADC1BUFC_0_bit at ADC1BUFC.B0;

    // ADC1BUFD bits
    const register unsigned short int ADC1BUFD_15 = 15;
    sbit  ADC1BUFD_15_bit at ADC1BUFD.B15;
    const register unsigned short int ADC1BUFD_14 = 14;
    sbit  ADC1BUFD_14_bit at ADC1BUFD.B14;
    const register unsigned short int ADC1BUFD_13 = 13;
    sbit  ADC1BUFD_13_bit at ADC1BUFD.B13;
    const register unsigned short int ADC1BUFD_12 = 12;
    sbit  ADC1BUFD_12_bit at ADC1BUFD.B12;
    const register unsigned short int ADC1BUFD_11 = 11;
    sbit  ADC1BUFD_11_bit at ADC1BUFD.B11;
    const register unsigned short int ADC1BUFD_10 = 10;
    sbit  ADC1BUFD_10_bit at ADC1BUFD.B10;
    const register unsigned short int ADC1BUFD_9 = 9;
    sbit  ADC1BUFD_9_bit at ADC1BUFD.B9;
    const register unsigned short int ADC1BUFD_8 = 8;
    sbit  ADC1BUFD_8_bit at ADC1BUFD.B8;
    const register unsigned short int ADC1BUFD_7 = 7;
    sbit  ADC1BUFD_7_bit at ADC1BUFD.B7;
    const register unsigned short int ADC1BUFD_6 = 6;
    sbit  ADC1BUFD_6_bit at ADC1BUFD.B6;
    const register unsigned short int ADC1BUFD_5 = 5;
    sbit  ADC1BUFD_5_bit at ADC1BUFD.B5;
    const register unsigned short int ADC1BUFD_4 = 4;
    sbit  ADC1BUFD_4_bit at ADC1BUFD.B4;
    const register unsigned short int ADC1BUFD_3 = 3;
    sbit  ADC1BUFD_3_bit at ADC1BUFD.B3;
    const register unsigned short int ADC1BUFD_2 = 2;
    sbit  ADC1BUFD_2_bit at ADC1BUFD.B2;
    const register unsigned short int ADC1BUFD_1 = 1;
    sbit  ADC1BUFD_1_bit at ADC1BUFD.B1;
    const register unsigned short int ADC1BUFD_0 = 0;
    sbit  ADC1BUFD_0_bit at ADC1BUFD.B0;

    // ADC1BUFE bits
    const register unsigned short int ADC1BUFE_15 = 15;
    sbit  ADC1BUFE_15_bit at ADC1BUFE.B15;
    const register unsigned short int ADC1BUFE_14 = 14;
    sbit  ADC1BUFE_14_bit at ADC1BUFE.B14;
    const register unsigned short int ADC1BUFE_13 = 13;
    sbit  ADC1BUFE_13_bit at ADC1BUFE.B13;
    const register unsigned short int ADC1BUFE_12 = 12;
    sbit  ADC1BUFE_12_bit at ADC1BUFE.B12;
    const register unsigned short int ADC1BUFE_11 = 11;
    sbit  ADC1BUFE_11_bit at ADC1BUFE.B11;
    const register unsigned short int ADC1BUFE_10 = 10;
    sbit  ADC1BUFE_10_bit at ADC1BUFE.B10;
    const register unsigned short int ADC1BUFE_9 = 9;
    sbit  ADC1BUFE_9_bit at ADC1BUFE.B9;
    const register unsigned short int ADC1BUFE_8 = 8;
    sbit  ADC1BUFE_8_bit at ADC1BUFE.B8;
    const register unsigned short int ADC1BUFE_7 = 7;
    sbit  ADC1BUFE_7_bit at ADC1BUFE.B7;
    const register unsigned short int ADC1BUFE_6 = 6;
    sbit  ADC1BUFE_6_bit at ADC1BUFE.B6;
    const register unsigned short int ADC1BUFE_5 = 5;
    sbit  ADC1BUFE_5_bit at ADC1BUFE.B5;
    const register unsigned short int ADC1BUFE_4 = 4;
    sbit  ADC1BUFE_4_bit at ADC1BUFE.B4;
    const register unsigned short int ADC1BUFE_3 = 3;
    sbit  ADC1BUFE_3_bit at ADC1BUFE.B3;
    const register unsigned short int ADC1BUFE_2 = 2;
    sbit  ADC1BUFE_2_bit at ADC1BUFE.B2;
    const register unsigned short int ADC1BUFE_1 = 1;
    sbit  ADC1BUFE_1_bit at ADC1BUFE.B1;
    const register unsigned short int ADC1BUFE_0 = 0;
    sbit  ADC1BUFE_0_bit at ADC1BUFE.B0;

    // ADC1BUFF bits
    const register unsigned short int ADC1BUFF_15 = 15;
    sbit  ADC1BUFF_15_bit at ADC1BUFF.B15;
    const register unsigned short int ADC1BUFF_14 = 14;
    sbit  ADC1BUFF_14_bit at ADC1BUFF.B14;
    const register unsigned short int ADC1BUFF_13 = 13;
    sbit  ADC1BUFF_13_bit at ADC1BUFF.B13;
    const register unsigned short int ADC1BUFF_12 = 12;
    sbit  ADC1BUFF_12_bit at ADC1BUFF.B12;
    const register unsigned short int ADC1BUFF_11 = 11;
    sbit  ADC1BUFF_11_bit at ADC1BUFF.B11;
    const register unsigned short int ADC1BUFF_10 = 10;
    sbit  ADC1BUFF_10_bit at ADC1BUFF.B10;
    const register unsigned short int ADC1BUFF_9 = 9;
    sbit  ADC1BUFF_9_bit at ADC1BUFF.B9;
    const register unsigned short int ADC1BUFF_8 = 8;
    sbit  ADC1BUFF_8_bit at ADC1BUFF.B8;
    const register unsigned short int ADC1BUFF_7 = 7;
    sbit  ADC1BUFF_7_bit at ADC1BUFF.B7;
    const register unsigned short int ADC1BUFF_6 = 6;
    sbit  ADC1BUFF_6_bit at ADC1BUFF.B6;
    const register unsigned short int ADC1BUFF_5 = 5;
    sbit  ADC1BUFF_5_bit at ADC1BUFF.B5;
    const register unsigned short int ADC1BUFF_4 = 4;
    sbit  ADC1BUFF_4_bit at ADC1BUFF.B4;
    const register unsigned short int ADC1BUFF_3 = 3;
    sbit  ADC1BUFF_3_bit at ADC1BUFF.B3;
    const register unsigned short int ADC1BUFF_2 = 2;
    sbit  ADC1BUFF_2_bit at ADC1BUFF.B2;
    const register unsigned short int ADC1BUFF_1 = 1;
    sbit  ADC1BUFF_1_bit at ADC1BUFF.B1;
    const register unsigned short int ADC1BUFF_0 = 0;
    sbit  ADC1BUFF_0_bit at ADC1BUFF.B0;

    // AD1CON1 bits
    const register unsigned short int ADON = 15;
    sbit  ADON_bit at AD1CON1.B15;
    sbit  ADON_AD1CON1_bit at AD1CON1.B15;
    const register unsigned short int ADSIDL = 13;
    sbit  ADSIDL_bit at AD1CON1.B13;
    sbit  ADSIDL_AD1CON1_bit at AD1CON1.B13;
    const register unsigned short int ADDMABM = 12;
    sbit  ADDMABM_bit at AD1CON1.B12;
    sbit  ADDMABM_AD1CON1_bit at AD1CON1.B12;
    const register unsigned short int AD12B = 10;
    sbit  AD12B_bit at AD1CON1.B10;
    const register unsigned short int FORM_1 = 9;
    sbit  FORM_1_bit at AD1CON1.B9;
    sbit  FORM_1_AD1CON1_bit at AD1CON1.B9;
    const register unsigned short int FORM_0 = 8;
    sbit  FORM_0_bit at AD1CON1.B8;
    sbit  FORM_0_AD1CON1_bit at AD1CON1.B8;
    const register unsigned short int SSRC_2 = 7;
    sbit  SSRC_2_bit at AD1CON1.B7;
    sbit  SSRC_2_AD1CON1_bit at AD1CON1.B7;
    const register unsigned short int SSRC_1 = 6;
    sbit  SSRC_1_bit at AD1CON1.B6;
    sbit  SSRC_1_AD1CON1_bit at AD1CON1.B6;
    const register unsigned short int SSRC_0 = 5;
    sbit  SSRC_0_bit at AD1CON1.B5;
    sbit  SSRC_0_AD1CON1_bit at AD1CON1.B5;
    const register unsigned short int SSRCG = 4;
    sbit  SSRCG_bit at AD1CON1.B4;
    sbit  SSRCG_AD1CON1_bit at AD1CON1.B4;
    const register unsigned short int SIMSAM = 3;
    sbit  SIMSAM_bit at AD1CON1.B3;
    sbit  SIMSAM_AD1CON1_bit at AD1CON1.B3;
    const register unsigned short int ASAM = 2;
    sbit  ASAM_bit at AD1CON1.B2;
    sbit  ASAM_AD1CON1_bit at AD1CON1.B2;
    const register unsigned short int SAMP = 1;
    sbit  SAMP_bit at AD1CON1.B1;
    sbit  SAMP_AD1CON1_bit at AD1CON1.B1;
    const register unsigned short int DONE = 0;
    sbit  DONE_bit at AD1CON1.B0;
    sbit  DONE_AD1CON1_bit at AD1CON1.B0;

    // AD1CON2 bits
    const register unsigned short int VCFG_2 = 15;
    sbit  VCFG_2_bit at AD1CON2.B15;
    sbit  VCFG_2_AD1CON2_bit at AD1CON2.B15;
    const register unsigned short int VCFG_1 = 14;
    sbit  VCFG_1_bit at AD1CON2.B14;
    sbit  VCFG_1_AD1CON2_bit at AD1CON2.B14;
    const register unsigned short int VCFG_0 = 13;
    sbit  VCFG_0_bit at AD1CON2.B13;
    sbit  VCFG_0_AD1CON2_bit at AD1CON2.B13;
    const register unsigned short int CSCNA = 10;
    sbit  CSCNA_bit at AD1CON2.B10;
    sbit  CSCNA_AD1CON2_bit at AD1CON2.B10;
    const register unsigned short int CHPS_1 = 9;
    sbit  CHPS_1_bit at AD1CON2.B9;
    sbit  CHPS_1_AD1CON2_bit at AD1CON2.B9;
    const register unsigned short int CHPS_0 = 8;
    sbit  CHPS_0_bit at AD1CON2.B8;
    sbit  CHPS_0_AD1CON2_bit at AD1CON2.B8;
    const register unsigned short int BUFS = 7;
    sbit  BUFS_bit at AD1CON2.B7;
    sbit  BUFS_AD1CON2_bit at AD1CON2.B7;
    const register unsigned short int SMPI_4 = 6;
    sbit  SMPI_4_bit at AD1CON2.B6;
    sbit  SMPI_4_AD1CON2_bit at AD1CON2.B6;
    const register unsigned short int SMPI_3 = 5;
    sbit  SMPI_3_bit at AD1CON2.B5;
    sbit  SMPI_3_AD1CON2_bit at AD1CON2.B5;
    const register unsigned short int SMPI_2 = 4;
    sbit  SMPI_2_bit at AD1CON2.B4;
    sbit  SMPI_2_AD1CON2_bit at AD1CON2.B4;
    const register unsigned short int SMPI_1 = 3;
    sbit  SMPI_1_bit at AD1CON2.B3;
    sbit  SMPI_1_AD1CON2_bit at AD1CON2.B3;
    const register unsigned short int SMPI_0 = 2;
    sbit  SMPI_0_bit at AD1CON2.B2;
    sbit  SMPI_0_AD1CON2_bit at AD1CON2.B2;
    const register unsigned short int BUFM = 1;
    sbit  BUFM_bit at AD1CON2.B1;
    sbit  BUFM_AD1CON2_bit at AD1CON2.B1;
    const register unsigned short int ALTS = 0;
    sbit  ALTS_bit at AD1CON2.B0;
    sbit  ALTS_AD1CON2_bit at AD1CON2.B0;

    // AD1CON3 bits
    const register unsigned short int ADRC = 15;
    sbit  ADRC_bit at AD1CON3.B15;
    sbit  ADRC_AD1CON3_bit at AD1CON3.B15;
    const register unsigned short int SAMC_4 = 12;
    sbit  SAMC_4_bit at AD1CON3.B12;
    sbit  SAMC_4_AD1CON3_bit at AD1CON3.B12;
    const register unsigned short int SAMC_3 = 11;
    sbit  SAMC_3_bit at AD1CON3.B11;
    sbit  SAMC_3_AD1CON3_bit at AD1CON3.B11;
    const register unsigned short int SAMC_2 = 10;
    sbit  SAMC_2_bit at AD1CON3.B10;
    sbit  SAMC_2_AD1CON3_bit at AD1CON3.B10;
    const register unsigned short int SAMC_1 = 9;
    sbit  SAMC_1_bit at AD1CON3.B9;
    sbit  SAMC_1_AD1CON3_bit at AD1CON3.B9;
    const register unsigned short int SAMC_0 = 8;
    sbit  SAMC_0_bit at AD1CON3.B8;
    sbit  SAMC_0_AD1CON3_bit at AD1CON3.B8;
    const register unsigned short int ADCS_7 = 7;
    sbit  ADCS_7_bit at AD1CON3.B7;
    sbit  ADCS_7_AD1CON3_bit at AD1CON3.B7;
    const register unsigned short int ADCS_6 = 6;
    sbit  ADCS_6_bit at AD1CON3.B6;
    sbit  ADCS_6_AD1CON3_bit at AD1CON3.B6;
    const register unsigned short int ADCS_5 = 5;
    sbit  ADCS_5_bit at AD1CON3.B5;
    sbit  ADCS_5_AD1CON3_bit at AD1CON3.B5;
    const register unsigned short int ADCS_4 = 4;
    sbit  ADCS_4_bit at AD1CON3.B4;
    sbit  ADCS_4_AD1CON3_bit at AD1CON3.B4;
    const register unsigned short int ADCS_3 = 3;
    sbit  ADCS_3_bit at AD1CON3.B3;
    sbit  ADCS_3_AD1CON3_bit at AD1CON3.B3;
    const register unsigned short int ADCS_2 = 2;
    sbit  ADCS_2_bit at AD1CON3.B2;
    sbit  ADCS_2_AD1CON3_bit at AD1CON3.B2;
    const register unsigned short int ADCS_1 = 1;
    sbit  ADCS_1_bit at AD1CON3.B1;
    sbit  ADCS_1_AD1CON3_bit at AD1CON3.B1;
    const register unsigned short int ADCS_0 = 0;
    sbit  ADCS_0_bit at AD1CON3.B0;
    sbit  ADCS_0_AD1CON3_bit at AD1CON3.B0;

    // AD1CHS123 bits
    const register unsigned short int CH123NB_1 = 10;
    sbit  CH123NB_1_bit at AD1CHS123.B10;
    sbit  CH123NB_1_AD1CHS123_bit at AD1CHS123.B10;
    const register unsigned short int CH123NB_0 = 9;
    sbit  CH123NB_0_bit at AD1CHS123.B9;
    sbit  CH123NB_0_AD1CHS123_bit at AD1CHS123.B9;
    const register unsigned short int CH123SB = 8;
    sbit  CH123SB_bit at AD1CHS123.B8;
    sbit  CH123SB_AD1CHS123_bit at AD1CHS123.B8;
    const register unsigned short int CH123NA_1 = 2;
    sbit  CH123NA_1_bit at AD1CHS123.B2;
    sbit  CH123NA_1_AD1CHS123_bit at AD1CHS123.B2;
    const register unsigned short int CH123NA_0 = 1;
    sbit  CH123NA_0_bit at AD1CHS123.B1;
    sbit  CH123NA_0_AD1CHS123_bit at AD1CHS123.B1;
    const register unsigned short int CH123SA = 0;
    sbit  CH123SA_bit at AD1CHS123.B0;
    sbit  CH123SA_AD1CHS123_bit at AD1CHS123.B0;

    // AD1CHS0 bits
    const register unsigned short int CH0NB = 15;
    sbit  CH0NB_bit at AD1CHS0.B15;
    sbit  CH0NB_AD1CHS0_bit at AD1CHS0.B15;
    const register unsigned short int CH0SB_4 = 12;
    sbit  CH0SB_4_bit at AD1CHS0.B12;
    sbit  CH0SB_4_AD1CHS0_bit at AD1CHS0.B12;
    const register unsigned short int CH0SB_3 = 11;
    sbit  CH0SB_3_bit at AD1CHS0.B11;
    sbit  CH0SB_3_AD1CHS0_bit at AD1CHS0.B11;
    const register unsigned short int CH0SB_2 = 10;
    sbit  CH0SB_2_bit at AD1CHS0.B10;
    sbit  CH0SB_2_AD1CHS0_bit at AD1CHS0.B10;
    const register unsigned short int CH0SB_1 = 9;
    sbit  CH0SB_1_bit at AD1CHS0.B9;
    sbit  CH0SB_1_AD1CHS0_bit at AD1CHS0.B9;
    const register unsigned short int CH0SB_0 = 8;
    sbit  CH0SB_0_bit at AD1CHS0.B8;
    sbit  CH0SB_0_AD1CHS0_bit at AD1CHS0.B8;
    const register unsigned short int CH0NA = 7;
    sbit  CH0NA_bit at AD1CHS0.B7;
    sbit  CH0NA_AD1CHS0_bit at AD1CHS0.B7;
    const register unsigned short int CH0SA_4 = 4;
    sbit  CH0SA_4_bit at AD1CHS0.B4;
    sbit  CH0SA_4_AD1CHS0_bit at AD1CHS0.B4;
    const register unsigned short int CH0SA_3 = 3;
    sbit  CH0SA_3_bit at AD1CHS0.B3;
    sbit  CH0SA_3_AD1CHS0_bit at AD1CHS0.B3;
    const register unsigned short int CH0SA_2 = 2;
    sbit  CH0SA_2_bit at AD1CHS0.B2;
    sbit  CH0SA_2_AD1CHS0_bit at AD1CHS0.B2;
    const register unsigned short int CH0SA_1 = 1;
    sbit  CH0SA_1_bit at AD1CHS0.B1;
    sbit  CH0SA_1_AD1CHS0_bit at AD1CHS0.B1;
    const register unsigned short int CH0SA_0 = 0;
    sbit  CH0SA_0_bit at AD1CHS0.B0;
    sbit  CH0SA_0_AD1CHS0_bit at AD1CHS0.B0;

    // AD1CSSH bits
    const register unsigned short int CSS31 = 15;
    sbit  CSS31_bit at AD1CSSH.B15;
    const register unsigned short int CSS30 = 14;
    sbit  CSS30_bit at AD1CSSH.B14;
    const register unsigned short int CSS29 = 13;
    sbit  CSS29_bit at AD1CSSH.B13;
    const register unsigned short int CSS28 = 12;
    sbit  CSS28_bit at AD1CSSH.B12;
    const register unsigned short int CSS27 = 11;
    sbit  CSS27_bit at AD1CSSH.B11;
    const register unsigned short int CSS26 = 10;
    sbit  CSS26_bit at AD1CSSH.B10;
    const register unsigned short int CSS25 = 9;
    sbit  CSS25_bit at AD1CSSH.B9;
    const register unsigned short int CSS24 = 8;
    sbit  CSS24_bit at AD1CSSH.B8;
    const register unsigned short int CSS23 = 7;
    sbit  CSS23_bit at AD1CSSH.B7;
    const register unsigned short int CSS22 = 6;
    sbit  CSS22_bit at AD1CSSH.B6;
    const register unsigned short int CSS21 = 5;
    sbit  CSS21_bit at AD1CSSH.B5;
    const register unsigned short int CSS20 = 4;
    sbit  CSS20_bit at AD1CSSH.B4;
    const register unsigned short int CSS19 = 3;
    sbit  CSS19_bit at AD1CSSH.B3;
    const register unsigned short int CSS18 = 2;
    sbit  CSS18_bit at AD1CSSH.B2;
    const register unsigned short int CSS17 = 1;
    sbit  CSS17_bit at AD1CSSH.B1;
    const register unsigned short int CSS16 = 0;
    sbit  CSS16_bit at AD1CSSH.B0;

    // AD1CSSL bits
    const register unsigned short int CSS15 = 15;
    sbit  CSS15_bit at AD1CSSL.B15;
    sbit  CSS15_AD1CSSL_bit at AD1CSSL.B15;
    const register unsigned short int CSS14 = 14;
    sbit  CSS14_bit at AD1CSSL.B14;
    sbit  CSS14_AD1CSSL_bit at AD1CSSL.B14;
    const register unsigned short int CSS13 = 13;
    sbit  CSS13_bit at AD1CSSL.B13;
    sbit  CSS13_AD1CSSL_bit at AD1CSSL.B13;
    const register unsigned short int CSS12 = 12;
    sbit  CSS12_bit at AD1CSSL.B12;
    sbit  CSS12_AD1CSSL_bit at AD1CSSL.B12;
    const register unsigned short int CSS11 = 11;
    sbit  CSS11_bit at AD1CSSL.B11;
    sbit  CSS11_AD1CSSL_bit at AD1CSSL.B11;
    const register unsigned short int CSS10 = 10;
    sbit  CSS10_bit at AD1CSSL.B10;
    sbit  CSS10_AD1CSSL_bit at AD1CSSL.B10;
    const register unsigned short int CSS9 = 9;
    sbit  CSS9_bit at AD1CSSL.B9;
    sbit  CSS9_AD1CSSL_bit at AD1CSSL.B9;
    const register unsigned short int CSS8 = 8;
    sbit  CSS8_bit at AD1CSSL.B8;
    sbit  CSS8_AD1CSSL_bit at AD1CSSL.B8;
    const register unsigned short int CSS7 = 7;
    sbit  CSS7_bit at AD1CSSL.B7;
    sbit  CSS7_AD1CSSL_bit at AD1CSSL.B7;
    const register unsigned short int CSS6 = 6;
    sbit  CSS6_bit at AD1CSSL.B6;
    sbit  CSS6_AD1CSSL_bit at AD1CSSL.B6;
    const register unsigned short int CSS5 = 5;
    sbit  CSS5_bit at AD1CSSL.B5;
    sbit  CSS5_AD1CSSL_bit at AD1CSSL.B5;
    const register unsigned short int CSS4 = 4;
    sbit  CSS4_bit at AD1CSSL.B4;
    sbit  CSS4_AD1CSSL_bit at AD1CSSL.B4;
    const register unsigned short int CSS3 = 3;
    sbit  CSS3_bit at AD1CSSL.B3;
    sbit  CSS3_AD1CSSL_bit at AD1CSSL.B3;
    const register unsigned short int CSS2 = 2;
    sbit  CSS2_bit at AD1CSSL.B2;
    sbit  CSS2_AD1CSSL_bit at AD1CSSL.B2;
    const register unsigned short int CSS1 = 1;
    sbit  CSS1_bit at AD1CSSL.B1;
    sbit  CSS1_AD1CSSL_bit at AD1CSSL.B1;
    const register unsigned short int CSS0 = 0;
    sbit  CSS0_bit at AD1CSSL.B0;
    sbit  CSS0_AD1CSSL_bit at AD1CSSL.B0;

    // AD1CON4 bits
    const register unsigned short int ADDMAEN = 8;
    sbit  ADDMAEN_bit at AD1CON4.B8;
    sbit  ADDMAEN_AD1CON4_bit at AD1CON4.B8;
    const register unsigned short int DMABL_2 = 2;
    sbit  DMABL_2_bit at AD1CON4.B2;
    sbit  DMABL_2_AD1CON4_bit at AD1CON4.B2;
    const register unsigned short int DMABL_1 = 1;
    sbit  DMABL_1_bit at AD1CON4.B1;
    sbit  DMABL_1_AD1CON4_bit at AD1CON4.B1;
    const register unsigned short int DMABL_0 = 0;
    sbit  DMABL_0_bit at AD1CON4.B0;
    sbit  DMABL_0_AD1CON4_bit at AD1CON4.B0;

    // ADC2BUF0 bits
    const register unsigned short int ADC2BUF0_15 = 15;
    sbit  ADC2BUF0_15_bit at ADC2BUF0.B15;
    const register unsigned short int ADC2BUF0_14 = 14;
    sbit  ADC2BUF0_14_bit at ADC2BUF0.B14;
    const register unsigned short int ADC2BUF0_13 = 13;
    sbit  ADC2BUF0_13_bit at ADC2BUF0.B13;
    const register unsigned short int ADC2BUF0_12 = 12;
    sbit  ADC2BUF0_12_bit at ADC2BUF0.B12;
    const register unsigned short int ADC2BUF0_11 = 11;
    sbit  ADC2BUF0_11_bit at ADC2BUF0.B11;
    const register unsigned short int ADC2BUF0_10 = 10;
    sbit  ADC2BUF0_10_bit at ADC2BUF0.B10;
    const register unsigned short int ADC2BUF0_9 = 9;
    sbit  ADC2BUF0_9_bit at ADC2BUF0.B9;
    const register unsigned short int ADC2BUF0_8 = 8;
    sbit  ADC2BUF0_8_bit at ADC2BUF0.B8;
    const register unsigned short int ADC2BUF0_7 = 7;
    sbit  ADC2BUF0_7_bit at ADC2BUF0.B7;
    const register unsigned short int ADC2BUF0_6 = 6;
    sbit  ADC2BUF0_6_bit at ADC2BUF0.B6;
    const register unsigned short int ADC2BUF0_5 = 5;
    sbit  ADC2BUF0_5_bit at ADC2BUF0.B5;
    const register unsigned short int ADC2BUF0_4 = 4;
    sbit  ADC2BUF0_4_bit at ADC2BUF0.B4;
    const register unsigned short int ADC2BUF0_3 = 3;
    sbit  ADC2BUF0_3_bit at ADC2BUF0.B3;
    const register unsigned short int ADC2BUF0_2 = 2;
    sbit  ADC2BUF0_2_bit at ADC2BUF0.B2;
    const register unsigned short int ADC2BUF0_1 = 1;
    sbit  ADC2BUF0_1_bit at ADC2BUF0.B1;
    const register unsigned short int ADC2BUF0_0 = 0;
    sbit  ADC2BUF0_0_bit at ADC2BUF0.B0;

    // ADC2BUF1 bits
    const register unsigned short int ADC2BUF1_15 = 15;
    sbit  ADC2BUF1_15_bit at ADC2BUF1.B15;
    const register unsigned short int ADC2BUF1_14 = 14;
    sbit  ADC2BUF1_14_bit at ADC2BUF1.B14;
    const register unsigned short int ADC2BUF1_13 = 13;
    sbit  ADC2BUF1_13_bit at ADC2BUF1.B13;
    const register unsigned short int ADC2BUF1_12 = 12;
    sbit  ADC2BUF1_12_bit at ADC2BUF1.B12;
    const register unsigned short int ADC2BUF1_11 = 11;
    sbit  ADC2BUF1_11_bit at ADC2BUF1.B11;
    const register unsigned short int ADC2BUF1_10 = 10;
    sbit  ADC2BUF1_10_bit at ADC2BUF1.B10;
    const register unsigned short int ADC2BUF1_9 = 9;
    sbit  ADC2BUF1_9_bit at ADC2BUF1.B9;
    const register unsigned short int ADC2BUF1_8 = 8;
    sbit  ADC2BUF1_8_bit at ADC2BUF1.B8;
    const register unsigned short int ADC2BUF1_7 = 7;
    sbit  ADC2BUF1_7_bit at ADC2BUF1.B7;
    const register unsigned short int ADC2BUF1_6 = 6;
    sbit  ADC2BUF1_6_bit at ADC2BUF1.B6;
    const register unsigned short int ADC2BUF1_5 = 5;
    sbit  ADC2BUF1_5_bit at ADC2BUF1.B5;
    const register unsigned short int ADC2BUF1_4 = 4;
    sbit  ADC2BUF1_4_bit at ADC2BUF1.B4;
    const register unsigned short int ADC2BUF1_3 = 3;
    sbit  ADC2BUF1_3_bit at ADC2BUF1.B3;
    const register unsigned short int ADC2BUF1_2 = 2;
    sbit  ADC2BUF1_2_bit at ADC2BUF1.B2;
    const register unsigned short int ADC2BUF1_1 = 1;
    sbit  ADC2BUF1_1_bit at ADC2BUF1.B1;
    const register unsigned short int ADC2BUF1_0 = 0;
    sbit  ADC2BUF1_0_bit at ADC2BUF1.B0;

    // ADC2BUF2 bits
    const register unsigned short int ADC2BUF2_15 = 15;
    sbit  ADC2BUF2_15_bit at ADC2BUF2.B15;
    const register unsigned short int ADC2BUF2_14 = 14;
    sbit  ADC2BUF2_14_bit at ADC2BUF2.B14;
    const register unsigned short int ADC2BUF2_13 = 13;
    sbit  ADC2BUF2_13_bit at ADC2BUF2.B13;
    const register unsigned short int ADC2BUF2_12 = 12;
    sbit  ADC2BUF2_12_bit at ADC2BUF2.B12;
    const register unsigned short int ADC2BUF2_11 = 11;
    sbit  ADC2BUF2_11_bit at ADC2BUF2.B11;
    const register unsigned short int ADC2BUF2_10 = 10;
    sbit  ADC2BUF2_10_bit at ADC2BUF2.B10;
    const register unsigned short int ADC2BUF2_9 = 9;
    sbit  ADC2BUF2_9_bit at ADC2BUF2.B9;
    const register unsigned short int ADC2BUF2_8 = 8;
    sbit  ADC2BUF2_8_bit at ADC2BUF2.B8;
    const register unsigned short int ADC2BUF2_7 = 7;
    sbit  ADC2BUF2_7_bit at ADC2BUF2.B7;
    const register unsigned short int ADC2BUF2_6 = 6;
    sbit  ADC2BUF2_6_bit at ADC2BUF2.B6;
    const register unsigned short int ADC2BUF2_5 = 5;
    sbit  ADC2BUF2_5_bit at ADC2BUF2.B5;
    const register unsigned short int ADC2BUF2_4 = 4;
    sbit  ADC2BUF2_4_bit at ADC2BUF2.B4;
    const register unsigned short int ADC2BUF2_3 = 3;
    sbit  ADC2BUF2_3_bit at ADC2BUF2.B3;
    const register unsigned short int ADC2BUF2_2 = 2;
    sbit  ADC2BUF2_2_bit at ADC2BUF2.B2;
    const register unsigned short int ADC2BUF2_1 = 1;
    sbit  ADC2BUF2_1_bit at ADC2BUF2.B1;
    const register unsigned short int ADC2BUF2_0 = 0;
    sbit  ADC2BUF2_0_bit at ADC2BUF2.B0;

    // ADC2BUF3 bits
    const register unsigned short int ADC2BUF3_15 = 15;
    sbit  ADC2BUF3_15_bit at ADC2BUF3.B15;
    const register unsigned short int ADC2BUF3_14 = 14;
    sbit  ADC2BUF3_14_bit at ADC2BUF3.B14;
    const register unsigned short int ADC2BUF3_13 = 13;
    sbit  ADC2BUF3_13_bit at ADC2BUF3.B13;
    const register unsigned short int ADC2BUF3_12 = 12;
    sbit  ADC2BUF3_12_bit at ADC2BUF3.B12;
    const register unsigned short int ADC2BUF3_11 = 11;
    sbit  ADC2BUF3_11_bit at ADC2BUF3.B11;
    const register unsigned short int ADC2BUF3_10 = 10;
    sbit  ADC2BUF3_10_bit at ADC2BUF3.B10;
    const register unsigned short int ADC2BUF3_9 = 9;
    sbit  ADC2BUF3_9_bit at ADC2BUF3.B9;
    const register unsigned short int ADC2BUF3_8 = 8;
    sbit  ADC2BUF3_8_bit at ADC2BUF3.B8;
    const register unsigned short int ADC2BUF3_7 = 7;
    sbit  ADC2BUF3_7_bit at ADC2BUF3.B7;
    const register unsigned short int ADC2BUF3_6 = 6;
    sbit  ADC2BUF3_6_bit at ADC2BUF3.B6;
    const register unsigned short int ADC2BUF3_5 = 5;
    sbit  ADC2BUF3_5_bit at ADC2BUF3.B5;
    const register unsigned short int ADC2BUF3_4 = 4;
    sbit  ADC2BUF3_4_bit at ADC2BUF3.B4;
    const register unsigned short int ADC2BUF3_3 = 3;
    sbit  ADC2BUF3_3_bit at ADC2BUF3.B3;
    const register unsigned short int ADC2BUF3_2 = 2;
    sbit  ADC2BUF3_2_bit at ADC2BUF3.B2;
    const register unsigned short int ADC2BUF3_1 = 1;
    sbit  ADC2BUF3_1_bit at ADC2BUF3.B1;
    const register unsigned short int ADC2BUF3_0 = 0;
    sbit  ADC2BUF3_0_bit at ADC2BUF3.B0;

    // ADC2BUF4 bits
    const register unsigned short int ADC2BUF4_15 = 15;
    sbit  ADC2BUF4_15_bit at ADC2BUF4.B15;
    const register unsigned short int ADC2BUF4_14 = 14;
    sbit  ADC2BUF4_14_bit at ADC2BUF4.B14;
    const register unsigned short int ADC2BUF4_13 = 13;
    sbit  ADC2BUF4_13_bit at ADC2BUF4.B13;
    const register unsigned short int ADC2BUF4_12 = 12;
    sbit  ADC2BUF4_12_bit at ADC2BUF4.B12;
    const register unsigned short int ADC2BUF4_11 = 11;
    sbit  ADC2BUF4_11_bit at ADC2BUF4.B11;
    const register unsigned short int ADC2BUF4_10 = 10;
    sbit  ADC2BUF4_10_bit at ADC2BUF4.B10;
    const register unsigned short int ADC2BUF4_9 = 9;
    sbit  ADC2BUF4_9_bit at ADC2BUF4.B9;
    const register unsigned short int ADC2BUF4_8 = 8;
    sbit  ADC2BUF4_8_bit at ADC2BUF4.B8;
    const register unsigned short int ADC2BUF4_7 = 7;
    sbit  ADC2BUF4_7_bit at ADC2BUF4.B7;
    const register unsigned short int ADC2BUF4_6 = 6;
    sbit  ADC2BUF4_6_bit at ADC2BUF4.B6;
    const register unsigned short int ADC2BUF4_5 = 5;
    sbit  ADC2BUF4_5_bit at ADC2BUF4.B5;
    const register unsigned short int ADC2BUF4_4 = 4;
    sbit  ADC2BUF4_4_bit at ADC2BUF4.B4;
    const register unsigned short int ADC2BUF4_3 = 3;
    sbit  ADC2BUF4_3_bit at ADC2BUF4.B3;
    const register unsigned short int ADC2BUF4_2 = 2;
    sbit  ADC2BUF4_2_bit at ADC2BUF4.B2;
    const register unsigned short int ADC2BUF4_1 = 1;
    sbit  ADC2BUF4_1_bit at ADC2BUF4.B1;
    const register unsigned short int ADC2BUF4_0 = 0;
    sbit  ADC2BUF4_0_bit at ADC2BUF4.B0;

    // ADC2BUF5 bits
    const register unsigned short int ADC2BUF5_15 = 15;
    sbit  ADC2BUF5_15_bit at ADC2BUF5.B15;
    const register unsigned short int ADC2BUF5_14 = 14;
    sbit  ADC2BUF5_14_bit at ADC2BUF5.B14;
    const register unsigned short int ADC2BUF5_13 = 13;
    sbit  ADC2BUF5_13_bit at ADC2BUF5.B13;
    const register unsigned short int ADC2BUF5_12 = 12;
    sbit  ADC2BUF5_12_bit at ADC2BUF5.B12;
    const register unsigned short int ADC2BUF5_11 = 11;
    sbit  ADC2BUF5_11_bit at ADC2BUF5.B11;
    const register unsigned short int ADC2BUF5_10 = 10;
    sbit  ADC2BUF5_10_bit at ADC2BUF5.B10;
    const register unsigned short int ADC2BUF5_9 = 9;
    sbit  ADC2BUF5_9_bit at ADC2BUF5.B9;
    const register unsigned short int ADC2BUF5_8 = 8;
    sbit  ADC2BUF5_8_bit at ADC2BUF5.B8;
    const register unsigned short int ADC2BUF5_7 = 7;
    sbit  ADC2BUF5_7_bit at ADC2BUF5.B7;
    const register unsigned short int ADC2BUF5_6 = 6;
    sbit  ADC2BUF5_6_bit at ADC2BUF5.B6;
    const register unsigned short int ADC2BUF5_5 = 5;
    sbit  ADC2BUF5_5_bit at ADC2BUF5.B5;
    const register unsigned short int ADC2BUF5_4 = 4;
    sbit  ADC2BUF5_4_bit at ADC2BUF5.B4;
    const register unsigned short int ADC2BUF5_3 = 3;
    sbit  ADC2BUF5_3_bit at ADC2BUF5.B3;
    const register unsigned short int ADC2BUF5_2 = 2;
    sbit  ADC2BUF5_2_bit at ADC2BUF5.B2;
    const register unsigned short int ADC2BUF5_1 = 1;
    sbit  ADC2BUF5_1_bit at ADC2BUF5.B1;
    const register unsigned short int ADC2BUF5_0 = 0;
    sbit  ADC2BUF5_0_bit at ADC2BUF5.B0;

    // ADC2BUF6 bits
    const register unsigned short int ADC2BUF6_15 = 15;
    sbit  ADC2BUF6_15_bit at ADC2BUF6.B15;
    const register unsigned short int ADC2BUF6_14 = 14;
    sbit  ADC2BUF6_14_bit at ADC2BUF6.B14;
    const register unsigned short int ADC2BUF6_13 = 13;
    sbit  ADC2BUF6_13_bit at ADC2BUF6.B13;
    const register unsigned short int ADC2BUF6_12 = 12;
    sbit  ADC2BUF6_12_bit at ADC2BUF6.B12;
    const register unsigned short int ADC2BUF6_11 = 11;
    sbit  ADC2BUF6_11_bit at ADC2BUF6.B11;
    const register unsigned short int ADC2BUF6_10 = 10;
    sbit  ADC2BUF6_10_bit at ADC2BUF6.B10;
    const register unsigned short int ADC2BUF6_9 = 9;
    sbit  ADC2BUF6_9_bit at ADC2BUF6.B9;
    const register unsigned short int ADC2BUF6_8 = 8;
    sbit  ADC2BUF6_8_bit at ADC2BUF6.B8;
    const register unsigned short int ADC2BUF6_7 = 7;
    sbit  ADC2BUF6_7_bit at ADC2BUF6.B7;
    const register unsigned short int ADC2BUF6_6 = 6;
    sbit  ADC2BUF6_6_bit at ADC2BUF6.B6;
    const register unsigned short int ADC2BUF6_5 = 5;
    sbit  ADC2BUF6_5_bit at ADC2BUF6.B5;
    const register unsigned short int ADC2BUF6_4 = 4;
    sbit  ADC2BUF6_4_bit at ADC2BUF6.B4;
    const register unsigned short int ADC2BUF6_3 = 3;
    sbit  ADC2BUF6_3_bit at ADC2BUF6.B3;
    const register unsigned short int ADC2BUF6_2 = 2;
    sbit  ADC2BUF6_2_bit at ADC2BUF6.B2;
    const register unsigned short int ADC2BUF6_1 = 1;
    sbit  ADC2BUF6_1_bit at ADC2BUF6.B1;
    const register unsigned short int ADC2BUF6_0 = 0;
    sbit  ADC2BUF6_0_bit at ADC2BUF6.B0;

    // ADC2BUF7 bits
    const register unsigned short int ADC2BUF7_15 = 15;
    sbit  ADC2BUF7_15_bit at ADC2BUF7.B15;
    const register unsigned short int ADC2BUF7_14 = 14;
    sbit  ADC2BUF7_14_bit at ADC2BUF7.B14;
    const register unsigned short int ADC2BUF7_13 = 13;
    sbit  ADC2BUF7_13_bit at ADC2BUF7.B13;
    const register unsigned short int ADC2BUF7_12 = 12;
    sbit  ADC2BUF7_12_bit at ADC2BUF7.B12;
    const register unsigned short int ADC2BUF7_11 = 11;
    sbit  ADC2BUF7_11_bit at ADC2BUF7.B11;
    const register unsigned short int ADC2BUF7_10 = 10;
    sbit  ADC2BUF7_10_bit at ADC2BUF7.B10;
    const register unsigned short int ADC2BUF7_9 = 9;
    sbit  ADC2BUF7_9_bit at ADC2BUF7.B9;
    const register unsigned short int ADC2BUF7_8 = 8;
    sbit  ADC2BUF7_8_bit at ADC2BUF7.B8;
    const register unsigned short int ADC2BUF7_7 = 7;
    sbit  ADC2BUF7_7_bit at ADC2BUF7.B7;
    const register unsigned short int ADC2BUF7_6 = 6;
    sbit  ADC2BUF7_6_bit at ADC2BUF7.B6;
    const register unsigned short int ADC2BUF7_5 = 5;
    sbit  ADC2BUF7_5_bit at ADC2BUF7.B5;
    const register unsigned short int ADC2BUF7_4 = 4;
    sbit  ADC2BUF7_4_bit at ADC2BUF7.B4;
    const register unsigned short int ADC2BUF7_3 = 3;
    sbit  ADC2BUF7_3_bit at ADC2BUF7.B3;
    const register unsigned short int ADC2BUF7_2 = 2;
    sbit  ADC2BUF7_2_bit at ADC2BUF7.B2;
    const register unsigned short int ADC2BUF7_1 = 1;
    sbit  ADC2BUF7_1_bit at ADC2BUF7.B1;
    const register unsigned short int ADC2BUF7_0 = 0;
    sbit  ADC2BUF7_0_bit at ADC2BUF7.B0;

    // ADC2BUF8 bits
    const register unsigned short int ADC2BUF8_15 = 15;
    sbit  ADC2BUF8_15_bit at ADC2BUF8.B15;
    const register unsigned short int ADC2BUF8_14 = 14;
    sbit  ADC2BUF8_14_bit at ADC2BUF8.B14;
    const register unsigned short int ADC2BUF8_13 = 13;
    sbit  ADC2BUF8_13_bit at ADC2BUF8.B13;
    const register unsigned short int ADC2BUF8_12 = 12;
    sbit  ADC2BUF8_12_bit at ADC2BUF8.B12;
    const register unsigned short int ADC2BUF8_11 = 11;
    sbit  ADC2BUF8_11_bit at ADC2BUF8.B11;
    const register unsigned short int ADC2BUF8_10 = 10;
    sbit  ADC2BUF8_10_bit at ADC2BUF8.B10;
    const register unsigned short int ADC2BUF8_9 = 9;
    sbit  ADC2BUF8_9_bit at ADC2BUF8.B9;
    const register unsigned short int ADC2BUF8_8 = 8;
    sbit  ADC2BUF8_8_bit at ADC2BUF8.B8;
    const register unsigned short int ADC2BUF8_7 = 7;
    sbit  ADC2BUF8_7_bit at ADC2BUF8.B7;
    const register unsigned short int ADC2BUF8_6 = 6;
    sbit  ADC2BUF8_6_bit at ADC2BUF8.B6;
    const register unsigned short int ADC2BUF8_5 = 5;
    sbit  ADC2BUF8_5_bit at ADC2BUF8.B5;
    const register unsigned short int ADC2BUF8_4 = 4;
    sbit  ADC2BUF8_4_bit at ADC2BUF8.B4;
    const register unsigned short int ADC2BUF8_3 = 3;
    sbit  ADC2BUF8_3_bit at ADC2BUF8.B3;
    const register unsigned short int ADC2BUF8_2 = 2;
    sbit  ADC2BUF8_2_bit at ADC2BUF8.B2;
    const register unsigned short int ADC2BUF8_1 = 1;
    sbit  ADC2BUF8_1_bit at ADC2BUF8.B1;
    const register unsigned short int ADC2BUF8_0 = 0;
    sbit  ADC2BUF8_0_bit at ADC2BUF8.B0;

    // ADC2BUF9 bits
    const register unsigned short int ADC2BUF9_15 = 15;
    sbit  ADC2BUF9_15_bit at ADC2BUF9.B15;
    const register unsigned short int ADC2BUF9_14 = 14;
    sbit  ADC2BUF9_14_bit at ADC2BUF9.B14;
    const register unsigned short int ADC2BUF9_13 = 13;
    sbit  ADC2BUF9_13_bit at ADC2BUF9.B13;
    const register unsigned short int ADC2BUF9_12 = 12;
    sbit  ADC2BUF9_12_bit at ADC2BUF9.B12;
    const register unsigned short int ADC2BUF9_11 = 11;
    sbit  ADC2BUF9_11_bit at ADC2BUF9.B11;
    const register unsigned short int ADC2BUF9_10 = 10;
    sbit  ADC2BUF9_10_bit at ADC2BUF9.B10;
    const register unsigned short int ADC2BUF9_9 = 9;
    sbit  ADC2BUF9_9_bit at ADC2BUF9.B9;
    const register unsigned short int ADC2BUF9_8 = 8;
    sbit  ADC2BUF9_8_bit at ADC2BUF9.B8;
    const register unsigned short int ADC2BUF9_7 = 7;
    sbit  ADC2BUF9_7_bit at ADC2BUF9.B7;
    const register unsigned short int ADC2BUF9_6 = 6;
    sbit  ADC2BUF9_6_bit at ADC2BUF9.B6;
    const register unsigned short int ADC2BUF9_5 = 5;
    sbit  ADC2BUF9_5_bit at ADC2BUF9.B5;
    const register unsigned short int ADC2BUF9_4 = 4;
    sbit  ADC2BUF9_4_bit at ADC2BUF9.B4;
    const register unsigned short int ADC2BUF9_3 = 3;
    sbit  ADC2BUF9_3_bit at ADC2BUF9.B3;
    const register unsigned short int ADC2BUF9_2 = 2;
    sbit  ADC2BUF9_2_bit at ADC2BUF9.B2;
    const register unsigned short int ADC2BUF9_1 = 1;
    sbit  ADC2BUF9_1_bit at ADC2BUF9.B1;
    const register unsigned short int ADC2BUF9_0 = 0;
    sbit  ADC2BUF9_0_bit at ADC2BUF9.B0;

    // ADC2BUFA bits
    const register unsigned short int ADC2BUFA_15 = 15;
    sbit  ADC2BUFA_15_bit at ADC2BUFA.B15;
    const register unsigned short int ADC2BUFA_14 = 14;
    sbit  ADC2BUFA_14_bit at ADC2BUFA.B14;
    const register unsigned short int ADC2BUFA_13 = 13;
    sbit  ADC2BUFA_13_bit at ADC2BUFA.B13;
    const register unsigned short int ADC2BUFA_12 = 12;
    sbit  ADC2BUFA_12_bit at ADC2BUFA.B12;
    const register unsigned short int ADC2BUFA_11 = 11;
    sbit  ADC2BUFA_11_bit at ADC2BUFA.B11;
    const register unsigned short int ADC2BUFA_10 = 10;
    sbit  ADC2BUFA_10_bit at ADC2BUFA.B10;
    const register unsigned short int ADC2BUFA_9 = 9;
    sbit  ADC2BUFA_9_bit at ADC2BUFA.B9;
    const register unsigned short int ADC2BUFA_8 = 8;
    sbit  ADC2BUFA_8_bit at ADC2BUFA.B8;
    const register unsigned short int ADC2BUFA_7 = 7;
    sbit  ADC2BUFA_7_bit at ADC2BUFA.B7;
    const register unsigned short int ADC2BUFA_6 = 6;
    sbit  ADC2BUFA_6_bit at ADC2BUFA.B6;
    const register unsigned short int ADC2BUFA_5 = 5;
    sbit  ADC2BUFA_5_bit at ADC2BUFA.B5;
    const register unsigned short int ADC2BUFA_4 = 4;
    sbit  ADC2BUFA_4_bit at ADC2BUFA.B4;
    const register unsigned short int ADC2BUFA_3 = 3;
    sbit  ADC2BUFA_3_bit at ADC2BUFA.B3;
    const register unsigned short int ADC2BUFA_2 = 2;
    sbit  ADC2BUFA_2_bit at ADC2BUFA.B2;
    const register unsigned short int ADC2BUFA_1 = 1;
    sbit  ADC2BUFA_1_bit at ADC2BUFA.B1;
    const register unsigned short int ADC2BUFA_0 = 0;
    sbit  ADC2BUFA_0_bit at ADC2BUFA.B0;

    // ADC2BUFB bits
    const register unsigned short int ADC2BUFB_15 = 15;
    sbit  ADC2BUFB_15_bit at ADC2BUFB.B15;
    const register unsigned short int ADC2BUFB_14 = 14;
    sbit  ADC2BUFB_14_bit at ADC2BUFB.B14;
    const register unsigned short int ADC2BUFB_13 = 13;
    sbit  ADC2BUFB_13_bit at ADC2BUFB.B13;
    const register unsigned short int ADC2BUFB_12 = 12;
    sbit  ADC2BUFB_12_bit at ADC2BUFB.B12;
    const register unsigned short int ADC2BUFB_11 = 11;
    sbit  ADC2BUFB_11_bit at ADC2BUFB.B11;
    const register unsigned short int ADC2BUFB_10 = 10;
    sbit  ADC2BUFB_10_bit at ADC2BUFB.B10;
    const register unsigned short int ADC2BUFB_9 = 9;
    sbit  ADC2BUFB_9_bit at ADC2BUFB.B9;
    const register unsigned short int ADC2BUFB_8 = 8;
    sbit  ADC2BUFB_8_bit at ADC2BUFB.B8;
    const register unsigned short int ADC2BUFB_7 = 7;
    sbit  ADC2BUFB_7_bit at ADC2BUFB.B7;
    const register unsigned short int ADC2BUFB_6 = 6;
    sbit  ADC2BUFB_6_bit at ADC2BUFB.B6;
    const register unsigned short int ADC2BUFB_5 = 5;
    sbit  ADC2BUFB_5_bit at ADC2BUFB.B5;
    const register unsigned short int ADC2BUFB_4 = 4;
    sbit  ADC2BUFB_4_bit at ADC2BUFB.B4;
    const register unsigned short int ADC2BUFB_3 = 3;
    sbit  ADC2BUFB_3_bit at ADC2BUFB.B3;
    const register unsigned short int ADC2BUFB_2 = 2;
    sbit  ADC2BUFB_2_bit at ADC2BUFB.B2;
    const register unsigned short int ADC2BUFB_1 = 1;
    sbit  ADC2BUFB_1_bit at ADC2BUFB.B1;
    const register unsigned short int ADC2BUFB_0 = 0;
    sbit  ADC2BUFB_0_bit at ADC2BUFB.B0;

    // ADC2BUFC bits
    const register unsigned short int ADC2BUFC_15 = 15;
    sbit  ADC2BUFC_15_bit at ADC2BUFC.B15;
    const register unsigned short int ADC2BUFC_14 = 14;
    sbit  ADC2BUFC_14_bit at ADC2BUFC.B14;
    const register unsigned short int ADC2BUFC_13 = 13;
    sbit  ADC2BUFC_13_bit at ADC2BUFC.B13;
    const register unsigned short int ADC2BUFC_12 = 12;
    sbit  ADC2BUFC_12_bit at ADC2BUFC.B12;
    const register unsigned short int ADC2BUFC_11 = 11;
    sbit  ADC2BUFC_11_bit at ADC2BUFC.B11;
    const register unsigned short int ADC2BUFC_10 = 10;
    sbit  ADC2BUFC_10_bit at ADC2BUFC.B10;
    const register unsigned short int ADC2BUFC_9 = 9;
    sbit  ADC2BUFC_9_bit at ADC2BUFC.B9;
    const register unsigned short int ADC2BUFC_8 = 8;
    sbit  ADC2BUFC_8_bit at ADC2BUFC.B8;
    const register unsigned short int ADC2BUFC_7 = 7;
    sbit  ADC2BUFC_7_bit at ADC2BUFC.B7;
    const register unsigned short int ADC2BUFC_6 = 6;
    sbit  ADC2BUFC_6_bit at ADC2BUFC.B6;
    const register unsigned short int ADC2BUFC_5 = 5;
    sbit  ADC2BUFC_5_bit at ADC2BUFC.B5;
    const register unsigned short int ADC2BUFC_4 = 4;
    sbit  ADC2BUFC_4_bit at ADC2BUFC.B4;
    const register unsigned short int ADC2BUFC_3 = 3;
    sbit  ADC2BUFC_3_bit at ADC2BUFC.B3;
    const register unsigned short int ADC2BUFC_2 = 2;
    sbit  ADC2BUFC_2_bit at ADC2BUFC.B2;
    const register unsigned short int ADC2BUFC_1 = 1;
    sbit  ADC2BUFC_1_bit at ADC2BUFC.B1;
    const register unsigned short int ADC2BUFC_0 = 0;
    sbit  ADC2BUFC_0_bit at ADC2BUFC.B0;

    // ADC2BUFD bits
    const register unsigned short int ADC2BUFD_15 = 15;
    sbit  ADC2BUFD_15_bit at ADC2BUFD.B15;
    const register unsigned short int ADC2BUFD_14 = 14;
    sbit  ADC2BUFD_14_bit at ADC2BUFD.B14;
    const register unsigned short int ADC2BUFD_13 = 13;
    sbit  ADC2BUFD_13_bit at ADC2BUFD.B13;
    const register unsigned short int ADC2BUFD_12 = 12;
    sbit  ADC2BUFD_12_bit at ADC2BUFD.B12;
    const register unsigned short int ADC2BUFD_11 = 11;
    sbit  ADC2BUFD_11_bit at ADC2BUFD.B11;
    const register unsigned short int ADC2BUFD_10 = 10;
    sbit  ADC2BUFD_10_bit at ADC2BUFD.B10;
    const register unsigned short int ADC2BUFD_9 = 9;
    sbit  ADC2BUFD_9_bit at ADC2BUFD.B9;
    const register unsigned short int ADC2BUFD_8 = 8;
    sbit  ADC2BUFD_8_bit at ADC2BUFD.B8;
    const register unsigned short int ADC2BUFD_7 = 7;
    sbit  ADC2BUFD_7_bit at ADC2BUFD.B7;
    const register unsigned short int ADC2BUFD_6 = 6;
    sbit  ADC2BUFD_6_bit at ADC2BUFD.B6;
    const register unsigned short int ADC2BUFD_5 = 5;
    sbit  ADC2BUFD_5_bit at ADC2BUFD.B5;
    const register unsigned short int ADC2BUFD_4 = 4;
    sbit  ADC2BUFD_4_bit at ADC2BUFD.B4;
    const register unsigned short int ADC2BUFD_3 = 3;
    sbit  ADC2BUFD_3_bit at ADC2BUFD.B3;
    const register unsigned short int ADC2BUFD_2 = 2;
    sbit  ADC2BUFD_2_bit at ADC2BUFD.B2;
    const register unsigned short int ADC2BUFD_1 = 1;
    sbit  ADC2BUFD_1_bit at ADC2BUFD.B1;
    const register unsigned short int ADC2BUFD_0 = 0;
    sbit  ADC2BUFD_0_bit at ADC2BUFD.B0;

    // ADC2BUFE bits
    const register unsigned short int ADC2BUFE_15 = 15;
    sbit  ADC2BUFE_15_bit at ADC2BUFE.B15;
    const register unsigned short int ADC2BUFE_14 = 14;
    sbit  ADC2BUFE_14_bit at ADC2BUFE.B14;
    const register unsigned short int ADC2BUFE_13 = 13;
    sbit  ADC2BUFE_13_bit at ADC2BUFE.B13;
    const register unsigned short int ADC2BUFE_12 = 12;
    sbit  ADC2BUFE_12_bit at ADC2BUFE.B12;
    const register unsigned short int ADC2BUFE_11 = 11;
    sbit  ADC2BUFE_11_bit at ADC2BUFE.B11;
    const register unsigned short int ADC2BUFE_10 = 10;
    sbit  ADC2BUFE_10_bit at ADC2BUFE.B10;
    const register unsigned short int ADC2BUFE_9 = 9;
    sbit  ADC2BUFE_9_bit at ADC2BUFE.B9;
    const register unsigned short int ADC2BUFE_8 = 8;
    sbit  ADC2BUFE_8_bit at ADC2BUFE.B8;
    const register unsigned short int ADC2BUFE_7 = 7;
    sbit  ADC2BUFE_7_bit at ADC2BUFE.B7;
    const register unsigned short int ADC2BUFE_6 = 6;
    sbit  ADC2BUFE_6_bit at ADC2BUFE.B6;
    const register unsigned short int ADC2BUFE_5 = 5;
    sbit  ADC2BUFE_5_bit at ADC2BUFE.B5;
    const register unsigned short int ADC2BUFE_4 = 4;
    sbit  ADC2BUFE_4_bit at ADC2BUFE.B4;
    const register unsigned short int ADC2BUFE_3 = 3;
    sbit  ADC2BUFE_3_bit at ADC2BUFE.B3;
    const register unsigned short int ADC2BUFE_2 = 2;
    sbit  ADC2BUFE_2_bit at ADC2BUFE.B2;
    const register unsigned short int ADC2BUFE_1 = 1;
    sbit  ADC2BUFE_1_bit at ADC2BUFE.B1;
    const register unsigned short int ADC2BUFE_0 = 0;
    sbit  ADC2BUFE_0_bit at ADC2BUFE.B0;

    // ADC2BUFF bits
    const register unsigned short int ADC2BUFF_15 = 15;
    sbit  ADC2BUFF_15_bit at ADC2BUFF.B15;
    const register unsigned short int ADC2BUFF_14 = 14;
    sbit  ADC2BUFF_14_bit at ADC2BUFF.B14;
    const register unsigned short int ADC2BUFF_13 = 13;
    sbit  ADC2BUFF_13_bit at ADC2BUFF.B13;
    const register unsigned short int ADC2BUFF_12 = 12;
    sbit  ADC2BUFF_12_bit at ADC2BUFF.B12;
    const register unsigned short int ADC2BUFF_11 = 11;
    sbit  ADC2BUFF_11_bit at ADC2BUFF.B11;
    const register unsigned short int ADC2BUFF_10 = 10;
    sbit  ADC2BUFF_10_bit at ADC2BUFF.B10;
    const register unsigned short int ADC2BUFF_9 = 9;
    sbit  ADC2BUFF_9_bit at ADC2BUFF.B9;
    const register unsigned short int ADC2BUFF_8 = 8;
    sbit  ADC2BUFF_8_bit at ADC2BUFF.B8;
    const register unsigned short int ADC2BUFF_7 = 7;
    sbit  ADC2BUFF_7_bit at ADC2BUFF.B7;
    const register unsigned short int ADC2BUFF_6 = 6;
    sbit  ADC2BUFF_6_bit at ADC2BUFF.B6;
    const register unsigned short int ADC2BUFF_5 = 5;
    sbit  ADC2BUFF_5_bit at ADC2BUFF.B5;
    const register unsigned short int ADC2BUFF_4 = 4;
    sbit  ADC2BUFF_4_bit at ADC2BUFF.B4;
    const register unsigned short int ADC2BUFF_3 = 3;
    sbit  ADC2BUFF_3_bit at ADC2BUFF.B3;
    const register unsigned short int ADC2BUFF_2 = 2;
    sbit  ADC2BUFF_2_bit at ADC2BUFF.B2;
    const register unsigned short int ADC2BUFF_1 = 1;
    sbit  ADC2BUFF_1_bit at ADC2BUFF.B1;
    const register unsigned short int ADC2BUFF_0 = 0;
    sbit  ADC2BUFF_0_bit at ADC2BUFF.B0;

    // AD2CON1 bits
    sbit  ADON_AD2CON1_bit at AD2CON1.B15;
    sbit  ADSIDL_AD2CON1_bit at AD2CON1.B13;
    sbit  ADDMABM_AD2CON1_bit at AD2CON1.B12;
    sbit  FORM_1_AD2CON1_bit at AD2CON1.B9;
    sbit  FORM_0_AD2CON1_bit at AD2CON1.B8;
    sbit  SSRC_2_AD2CON1_bit at AD2CON1.B7;
    sbit  SSRC_1_AD2CON1_bit at AD2CON1.B6;
    sbit  SSRC_0_AD2CON1_bit at AD2CON1.B5;
    sbit  SSRCG_AD2CON1_bit at AD2CON1.B4;
    sbit  SIMSAM_AD2CON1_bit at AD2CON1.B3;
    sbit  ASAM_AD2CON1_bit at AD2CON1.B2;
    sbit  SAMP_AD2CON1_bit at AD2CON1.B1;
    sbit  DONE_AD2CON1_bit at AD2CON1.B0;

    // AD2CON2 bits
    sbit  VCFG_2_AD2CON2_bit at AD2CON2.B15;
    sbit  VCFG_1_AD2CON2_bit at AD2CON2.B14;
    sbit  VCFG_0_AD2CON2_bit at AD2CON2.B13;
    sbit  CSCNA_AD2CON2_bit at AD2CON2.B10;
    sbit  CHPS_1_AD2CON2_bit at AD2CON2.B9;
    sbit  CHPS_0_AD2CON2_bit at AD2CON2.B8;
    sbit  BUFS_AD2CON2_bit at AD2CON2.B7;
    sbit  SMPI_4_AD2CON2_bit at AD2CON2.B6;
    sbit  SMPI_3_AD2CON2_bit at AD2CON2.B5;
    sbit  SMPI_2_AD2CON2_bit at AD2CON2.B4;
    sbit  SMPI_1_AD2CON2_bit at AD2CON2.B3;
    sbit  SMPI_0_AD2CON2_bit at AD2CON2.B2;
    sbit  BUFM_AD2CON2_bit at AD2CON2.B1;
    sbit  ALTS_AD2CON2_bit at AD2CON2.B0;

    // AD2CON3 bits
    sbit  ADRC_AD2CON3_bit at AD2CON3.B15;
    sbit  SAMC_4_AD2CON3_bit at AD2CON3.B12;
    sbit  SAMC_3_AD2CON3_bit at AD2CON3.B11;
    sbit  SAMC_2_AD2CON3_bit at AD2CON3.B10;
    sbit  SAMC_1_AD2CON3_bit at AD2CON3.B9;
    sbit  SAMC_0_AD2CON3_bit at AD2CON3.B8;
    sbit  ADCS_7_AD2CON3_bit at AD2CON3.B7;
    sbit  ADCS_6_AD2CON3_bit at AD2CON3.B6;
    sbit  ADCS_5_AD2CON3_bit at AD2CON3.B5;
    sbit  ADCS_4_AD2CON3_bit at AD2CON3.B4;
    sbit  ADCS_3_AD2CON3_bit at AD2CON3.B3;
    sbit  ADCS_2_AD2CON3_bit at AD2CON3.B2;
    sbit  ADCS_1_AD2CON3_bit at AD2CON3.B1;
    sbit  ADCS_0_AD2CON3_bit at AD2CON3.B0;

    // AD2CHS123 bits
    sbit  CH123NB_1_AD2CHS123_bit at AD2CHS123.B10;
    sbit  CH123NB_0_AD2CHS123_bit at AD2CHS123.B9;
    sbit  CH123SB_AD2CHS123_bit at AD2CHS123.B8;
    sbit  CH123NA_1_AD2CHS123_bit at AD2CHS123.B2;
    sbit  CH123NA_0_AD2CHS123_bit at AD2CHS123.B1;
    sbit  CH123SA_AD2CHS123_bit at AD2CHS123.B0;

    // AD2CHS0 bits
    sbit  CH0NB_AD2CHS0_bit at AD2CHS0.B15;
    sbit  CH0SB_4_AD2CHS0_bit at AD2CHS0.B12;
    sbit  CH0SB_3_AD2CHS0_bit at AD2CHS0.B11;
    sbit  CH0SB_2_AD2CHS0_bit at AD2CHS0.B10;
    sbit  CH0SB_1_AD2CHS0_bit at AD2CHS0.B9;
    sbit  CH0SB_0_AD2CHS0_bit at AD2CHS0.B8;
    sbit  CH0NA_AD2CHS0_bit at AD2CHS0.B7;
    sbit  CH0SA_4_AD2CHS0_bit at AD2CHS0.B4;
    sbit  CH0SA_3_AD2CHS0_bit at AD2CHS0.B3;
    sbit  CH0SA_2_AD2CHS0_bit at AD2CHS0.B2;
    sbit  CH0SA_1_AD2CHS0_bit at AD2CHS0.B1;
    sbit  CH0SA_0_AD2CHS0_bit at AD2CHS0.B0;

    // AD2CSSL bits
    sbit  CSS15_AD2CSSL_bit at AD2CSSL.B15;
    sbit  CSS14_AD2CSSL_bit at AD2CSSL.B14;
    sbit  CSS13_AD2CSSL_bit at AD2CSSL.B13;
    sbit  CSS12_AD2CSSL_bit at AD2CSSL.B12;
    sbit  CSS11_AD2CSSL_bit at AD2CSSL.B11;
    sbit  CSS10_AD2CSSL_bit at AD2CSSL.B10;
    sbit  CSS9_AD2CSSL_bit at AD2CSSL.B9;
    sbit  CSS8_AD2CSSL_bit at AD2CSSL.B8;
    sbit  CSS7_AD2CSSL_bit at AD2CSSL.B7;
    sbit  CSS6_AD2CSSL_bit at AD2CSSL.B6;
    sbit  CSS5_AD2CSSL_bit at AD2CSSL.B5;
    sbit  CSS4_AD2CSSL_bit at AD2CSSL.B4;
    sbit  CSS3_AD2CSSL_bit at AD2CSSL.B3;
    sbit  CSS2_AD2CSSL_bit at AD2CSSL.B2;
    sbit  CSS1_AD2CSSL_bit at AD2CSSL.B1;
    sbit  CSS0_AD2CSSL_bit at AD2CSSL.B0;

    // AD2CON4 bits
    sbit  ADDMAEN_AD2CON4_bit at AD2CON4.B8;
    sbit  DMABL_2_AD2CON4_bit at AD2CON4.B2;
    sbit  DMABL_1_AD2CON4_bit at AD2CON4.B1;
    sbit  DMABL_0_AD2CON4_bit at AD2CON4.B0;

    // C1CTRL1 bits
    const register unsigned short int CSIDL = 13;
    sbit  CSIDL_bit at C1CTRL1.B13;
    sbit  CSIDL_C1CTRL1_bit at C1CTRL1.B13;
    const register unsigned short int ABAT = 12;
    sbit  ABAT_bit at C1CTRL1.B12;
    sbit  ABAT_C1CTRL1_bit at C1CTRL1.B12;
    const register unsigned short int CANCKS = 11;
    sbit  CANCKS_bit at C1CTRL1.B11;
    sbit  CANCKS_C1CTRL1_bit at C1CTRL1.B11;
    const register unsigned short int REQOP_2 = 10;
    sbit  REQOP_2_bit at C1CTRL1.B10;
    sbit  REQOP_2_C1CTRL1_bit at C1CTRL1.B10;
    const register unsigned short int REQOP_1 = 9;
    sbit  REQOP_1_bit at C1CTRL1.B9;
    sbit  REQOP_1_C1CTRL1_bit at C1CTRL1.B9;
    const register unsigned short int REQOP_0 = 8;
    sbit  REQOP_0_bit at C1CTRL1.B8;
    sbit  REQOP_0_C1CTRL1_bit at C1CTRL1.B8;
    const register unsigned short int OPMODE_2 = 7;
    sbit  OPMODE_2_bit at C1CTRL1.B7;
    sbit  OPMODE_2_C1CTRL1_bit at C1CTRL1.B7;
    const register unsigned short int OPMODE_1 = 6;
    sbit  OPMODE_1_bit at C1CTRL1.B6;
    sbit  OPMODE_1_C1CTRL1_bit at C1CTRL1.B6;
    const register unsigned short int OPMODE_0 = 5;
    sbit  OPMODE_0_bit at C1CTRL1.B5;
    sbit  OPMODE_0_C1CTRL1_bit at C1CTRL1.B5;
    const register unsigned short int CANCAP = 3;
    sbit  CANCAP_bit at C1CTRL1.B3;
    sbit  CANCAP_C1CTRL1_bit at C1CTRL1.B3;
    const register unsigned short int WIN = 0;
    sbit  WIN_bit at C1CTRL1.B0;
    sbit  WIN_C1CTRL1_bit at C1CTRL1.B0;

    // C1CTRL2 bits
    const register unsigned short int DNCNT_4 = 4;
    sbit  DNCNT_4_bit at C1CTRL2.B4;
    sbit  DNCNT_4_C1CTRL2_bit at C1CTRL2.B4;
    const register unsigned short int DNCNT_3 = 3;
    sbit  DNCNT_3_bit at C1CTRL2.B3;
    sbit  DNCNT_3_C1CTRL2_bit at C1CTRL2.B3;
    const register unsigned short int DNCNT_2 = 2;
    sbit  DNCNT_2_bit at C1CTRL2.B2;
    sbit  DNCNT_2_C1CTRL2_bit at C1CTRL2.B2;
    const register unsigned short int DNCNT_1 = 1;
    sbit  DNCNT_1_bit at C1CTRL2.B1;
    sbit  DNCNT_1_C1CTRL2_bit at C1CTRL2.B1;
    const register unsigned short int DNCNT_0 = 0;
    sbit  DNCNT_0_bit at C1CTRL2.B0;
    sbit  DNCNT_0_C1CTRL2_bit at C1CTRL2.B0;

    // C1VEC bits
    const register unsigned short int FILHIT_4 = 12;
    sbit  FILHIT_4_bit at C1VEC.B12;
    sbit  FILHIT_4_C1VEC_bit at C1VEC.B12;
    const register unsigned short int FILHIT_3 = 11;
    sbit  FILHIT_3_bit at C1VEC.B11;
    sbit  FILHIT_3_C1VEC_bit at C1VEC.B11;
    const register unsigned short int FILHIT_2 = 10;
    sbit  FILHIT_2_bit at C1VEC.B10;
    sbit  FILHIT_2_C1VEC_bit at C1VEC.B10;
    const register unsigned short int FILHIT_1 = 9;
    sbit  FILHIT_1_bit at C1VEC.B9;
    sbit  FILHIT_1_C1VEC_bit at C1VEC.B9;
    const register unsigned short int FILHIT_0 = 8;
    sbit  FILHIT_0_bit at C1VEC.B8;
    sbit  FILHIT_0_C1VEC_bit at C1VEC.B8;
    const register unsigned short int ICODE_6 = 6;
    sbit  ICODE_6_bit at C1VEC.B6;
    sbit  ICODE_6_C1VEC_bit at C1VEC.B6;
    const register unsigned short int ICODE_5 = 5;
    sbit  ICODE_5_bit at C1VEC.B5;
    sbit  ICODE_5_C1VEC_bit at C1VEC.B5;
    const register unsigned short int ICODE_4 = 4;
    sbit  ICODE_4_bit at C1VEC.B4;
    sbit  ICODE_4_C1VEC_bit at C1VEC.B4;
    const register unsigned short int ICODE_3 = 3;
    sbit  ICODE_3_bit at C1VEC.B3;
    sbit  ICODE_3_C1VEC_bit at C1VEC.B3;
    const register unsigned short int ICODE_2 = 2;
    sbit  ICODE_2_bit at C1VEC.B2;
    sbit  ICODE_2_C1VEC_bit at C1VEC.B2;
    const register unsigned short int ICODE_1 = 1;
    sbit  ICODE_1_bit at C1VEC.B1;
    sbit  ICODE_1_C1VEC_bit at C1VEC.B1;
    const register unsigned short int ICODE_0 = 0;
    sbit  ICODE_0_bit at C1VEC.B0;
    sbit  ICODE_0_C1VEC_bit at C1VEC.B0;

    // C1FCTRL bits
    const register unsigned short int DMABS_2 = 15;
    sbit  DMABS_2_bit at C1FCTRL.B15;
    sbit  DMABS_2_C1FCTRL_bit at C1FCTRL.B15;
    const register unsigned short int DMABS_1 = 14;
    sbit  DMABS_1_bit at C1FCTRL.B14;
    sbit  DMABS_1_C1FCTRL_bit at C1FCTRL.B14;
    const register unsigned short int DMABS_0 = 13;
    sbit  DMABS_0_bit at C1FCTRL.B13;
    sbit  DMABS_0_C1FCTRL_bit at C1FCTRL.B13;
    const register unsigned short int FSA_4 = 4;
    sbit  FSA_4_bit at C1FCTRL.B4;
    sbit  FSA_4_C1FCTRL_bit at C1FCTRL.B4;
    const register unsigned short int FSA_3 = 3;
    sbit  FSA_3_bit at C1FCTRL.B3;
    sbit  FSA_3_C1FCTRL_bit at C1FCTRL.B3;
    const register unsigned short int FSA_2 = 2;
    sbit  FSA_2_bit at C1FCTRL.B2;
    sbit  FSA_2_C1FCTRL_bit at C1FCTRL.B2;
    const register unsigned short int FSA_1 = 1;
    sbit  FSA_1_bit at C1FCTRL.B1;
    sbit  FSA_1_C1FCTRL_bit at C1FCTRL.B1;
    const register unsigned short int FSA_0 = 0;
    sbit  FSA_0_bit at C1FCTRL.B0;
    sbit  FSA_0_C1FCTRL_bit at C1FCTRL.B0;

    // C1FIFO bits
    const register unsigned short int FBP_5 = 13;
    sbit  FBP_5_bit at C1FIFO.B13;
    sbit  FBP_5_C1FIFO_bit at C1FIFO.B13;
    const register unsigned short int FBP_4 = 12;
    sbit  FBP_4_bit at C1FIFO.B12;
    sbit  FBP_4_C1FIFO_bit at C1FIFO.B12;
    const register unsigned short int FBP_3 = 11;
    sbit  FBP_3_bit at C1FIFO.B11;
    sbit  FBP_3_C1FIFO_bit at C1FIFO.B11;
    const register unsigned short int FBP_2 = 10;
    sbit  FBP_2_bit at C1FIFO.B10;
    sbit  FBP_2_C1FIFO_bit at C1FIFO.B10;
    const register unsigned short int FBP_1 = 9;
    sbit  FBP_1_bit at C1FIFO.B9;
    sbit  FBP_1_C1FIFO_bit at C1FIFO.B9;
    const register unsigned short int FBP_0 = 8;
    sbit  FBP_0_bit at C1FIFO.B8;
    sbit  FBP_0_C1FIFO_bit at C1FIFO.B8;
    const register unsigned short int FNRB_5 = 5;
    sbit  FNRB_5_bit at C1FIFO.B5;
    sbit  FNRB_5_C1FIFO_bit at C1FIFO.B5;
    const register unsigned short int FNRB_4 = 4;
    sbit  FNRB_4_bit at C1FIFO.B4;
    sbit  FNRB_4_C1FIFO_bit at C1FIFO.B4;
    const register unsigned short int FNRB_3 = 3;
    sbit  FNRB_3_bit at C1FIFO.B3;
    sbit  FNRB_3_C1FIFO_bit at C1FIFO.B3;
    const register unsigned short int FNRB_2 = 2;
    sbit  FNRB_2_bit at C1FIFO.B2;
    sbit  FNRB_2_C1FIFO_bit at C1FIFO.B2;
    const register unsigned short int FNRB_1 = 1;
    sbit  FNRB_1_bit at C1FIFO.B1;
    sbit  FNRB_1_C1FIFO_bit at C1FIFO.B1;
    const register unsigned short int FNRB_0 = 0;
    sbit  FNRB_0_bit at C1FIFO.B0;
    sbit  FNRB_0_C1FIFO_bit at C1FIFO.B0;

    // C1INTF bits
    const register unsigned short int TXBO = 13;
    sbit  TXBO_bit at C1INTF.B13;
    sbit  TXBO_C1INTF_bit at C1INTF.B13;
    const register unsigned short int TXBP = 12;
    sbit  TXBP_bit at C1INTF.B12;
    sbit  TXBP_C1INTF_bit at C1INTF.B12;
    const register unsigned short int RXBP = 11;
    sbit  RXBP_bit at C1INTF.B11;
    sbit  RXBP_C1INTF_bit at C1INTF.B11;
    const register unsigned short int TXWAR = 10;
    sbit  TXWAR_bit at C1INTF.B10;
    sbit  TXWAR_C1INTF_bit at C1INTF.B10;
    const register unsigned short int RXWAR = 9;
    sbit  RXWAR_bit at C1INTF.B9;
    sbit  RXWAR_C1INTF_bit at C1INTF.B9;
    const register unsigned short int EWARN = 8;
    sbit  EWARN_bit at C1INTF.B8;
    sbit  EWARN_C1INTF_bit at C1INTF.B8;
    const register unsigned short int IVRIF = 7;
    sbit  IVRIF_bit at C1INTF.B7;
    sbit  IVRIF_C1INTF_bit at C1INTF.B7;
    const register unsigned short int WAKIF = 6;
    sbit  WAKIF_bit at C1INTF.B6;
    sbit  WAKIF_C1INTF_bit at C1INTF.B6;
    const register unsigned short int ERRIF = 5;
    sbit  ERRIF_bit at C1INTF.B5;
    sbit  ERRIF_C1INTF_bit at C1INTF.B5;
    const register unsigned short int FIFOIF = 3;
    sbit  FIFOIF_bit at C1INTF.B3;
    sbit  FIFOIF_C1INTF_bit at C1INTF.B3;
    const register unsigned short int RBOVIF = 2;
    sbit  RBOVIF_bit at C1INTF.B2;
    sbit  RBOVIF_C1INTF_bit at C1INTF.B2;
    const register unsigned short int RBIF = 1;
    sbit  RBIF_bit at C1INTF.B1;
    sbit  RBIF_C1INTF_bit at C1INTF.B1;
    const register unsigned short int TBIF = 0;
    sbit  TBIF_bit at C1INTF.B0;
    sbit  TBIF_C1INTF_bit at C1INTF.B0;

    // C1INTE bits
    const register unsigned short int IVRIE = 7;
    sbit  IVRIE_bit at C1INTE.B7;
    sbit  IVRIE_C1INTE_bit at C1INTE.B7;
    const register unsigned short int WAKIE = 6;
    sbit  WAKIE_bit at C1INTE.B6;
    sbit  WAKIE_C1INTE_bit at C1INTE.B6;
    const register unsigned short int ERRIE = 5;
    sbit  ERRIE_bit at C1INTE.B5;
    sbit  ERRIE_C1INTE_bit at C1INTE.B5;
    const register unsigned short int FIFOIE = 3;
    sbit  FIFOIE_bit at C1INTE.B3;
    sbit  FIFOIE_C1INTE_bit at C1INTE.B3;
    const register unsigned short int RBOVIE = 2;
    sbit  RBOVIE_bit at C1INTE.B2;
    sbit  RBOVIE_C1INTE_bit at C1INTE.B2;
    const register unsigned short int RBIE = 1;
    sbit  RBIE_bit at C1INTE.B1;
    sbit  RBIE_C1INTE_bit at C1INTE.B1;
    const register unsigned short int TBIE = 0;
    sbit  TBIE_bit at C1INTE.B0;
    sbit  TBIE_C1INTE_bit at C1INTE.B0;

    // C1EC bits
    const register unsigned short int TERRCNT_7 = 15;
    sbit  TERRCNT_7_bit at C1EC.B15;
    sbit  TERRCNT_7_C1EC_bit at C1EC.B15;
    const register unsigned short int TERRCNT_6 = 14;
    sbit  TERRCNT_6_bit at C1EC.B14;
    sbit  TERRCNT_6_C1EC_bit at C1EC.B14;
    const register unsigned short int TERRCNT_5 = 13;
    sbit  TERRCNT_5_bit at C1EC.B13;
    sbit  TERRCNT_5_C1EC_bit at C1EC.B13;
    const register unsigned short int TERRCNT_4 = 12;
    sbit  TERRCNT_4_bit at C1EC.B12;
    sbit  TERRCNT_4_C1EC_bit at C1EC.B12;
    const register unsigned short int TERRCNT_3 = 11;
    sbit  TERRCNT_3_bit at C1EC.B11;
    sbit  TERRCNT_3_C1EC_bit at C1EC.B11;
    const register unsigned short int TERRCNT_2 = 10;
    sbit  TERRCNT_2_bit at C1EC.B10;
    sbit  TERRCNT_2_C1EC_bit at C1EC.B10;
    const register unsigned short int TERRCNT_1 = 9;
    sbit  TERRCNT_1_bit at C1EC.B9;
    sbit  TERRCNT_1_C1EC_bit at C1EC.B9;
    const register unsigned short int TERRCNT_0 = 8;
    sbit  TERRCNT_0_bit at C1EC.B8;
    sbit  TERRCNT_0_C1EC_bit at C1EC.B8;
    const register unsigned short int RERRCNT_7 = 7;
    sbit  RERRCNT_7_bit at C1EC.B7;
    sbit  RERRCNT_7_C1EC_bit at C1EC.B7;
    const register unsigned short int RERRCNT_6 = 6;
    sbit  RERRCNT_6_bit at C1EC.B6;
    sbit  RERRCNT_6_C1EC_bit at C1EC.B6;
    const register unsigned short int RERRCNT_5 = 5;
    sbit  RERRCNT_5_bit at C1EC.B5;
    sbit  RERRCNT_5_C1EC_bit at C1EC.B5;
    const register unsigned short int RERRCNT_4 = 4;
    sbit  RERRCNT_4_bit at C1EC.B4;
    sbit  RERRCNT_4_C1EC_bit at C1EC.B4;
    const register unsigned short int RERRCNT_3 = 3;
    sbit  RERRCNT_3_bit at C1EC.B3;
    sbit  RERRCNT_3_C1EC_bit at C1EC.B3;
    const register unsigned short int RERRCNT_2 = 2;
    sbit  RERRCNT_2_bit at C1EC.B2;
    sbit  RERRCNT_2_C1EC_bit at C1EC.B2;
    const register unsigned short int RERRCNT_1 = 1;
    sbit  RERRCNT_1_bit at C1EC.B1;
    sbit  RERRCNT_1_C1EC_bit at C1EC.B1;
    const register unsigned short int RERRCNT_0 = 0;
    sbit  RERRCNT_0_bit at C1EC.B0;
    sbit  RERRCNT_0_C1EC_bit at C1EC.B0;

    // C1CFG1 bits
    const register unsigned short int SJW_1 = 7;
    sbit  SJW_1_bit at C1CFG1.B7;
    sbit  SJW_1_C1CFG1_bit at C1CFG1.B7;
    const register unsigned short int SJW_0 = 6;
    sbit  SJW_0_bit at C1CFG1.B6;
    sbit  SJW_0_C1CFG1_bit at C1CFG1.B6;
    const register unsigned short int BRP_5 = 5;
    sbit  BRP_5_bit at C1CFG1.B5;
    sbit  BRP_5_C1CFG1_bit at C1CFG1.B5;
    const register unsigned short int BRP_4 = 4;
    sbit  BRP_4_bit at C1CFG1.B4;
    sbit  BRP_4_C1CFG1_bit at C1CFG1.B4;
    const register unsigned short int BRP_3 = 3;
    sbit  BRP_3_bit at C1CFG1.B3;
    sbit  BRP_3_C1CFG1_bit at C1CFG1.B3;
    const register unsigned short int BRP_2 = 2;
    sbit  BRP_2_bit at C1CFG1.B2;
    sbit  BRP_2_C1CFG1_bit at C1CFG1.B2;
    const register unsigned short int BRP_1 = 1;
    sbit  BRP_1_bit at C1CFG1.B1;
    sbit  BRP_1_C1CFG1_bit at C1CFG1.B1;
    const register unsigned short int BRP_0 = 0;
    sbit  BRP_0_bit at C1CFG1.B0;
    sbit  BRP_0_C1CFG1_bit at C1CFG1.B0;

    // C1CFG2 bits
    const register unsigned short int WAKFIL = 14;
    sbit  WAKFIL_bit at C1CFG2.B14;
    sbit  WAKFIL_C1CFG2_bit at C1CFG2.B14;
    const register unsigned short int SEG2PH_2 = 10;
    sbit  SEG2PH_2_bit at C1CFG2.B10;
    sbit  SEG2PH_2_C1CFG2_bit at C1CFG2.B10;
    const register unsigned short int SEG2PH_1 = 9;
    sbit  SEG2PH_1_bit at C1CFG2.B9;
    sbit  SEG2PH_1_C1CFG2_bit at C1CFG2.B9;
    const register unsigned short int SEG2PH_0 = 8;
    sbit  SEG2PH_0_bit at C1CFG2.B8;
    sbit  SEG2PH_0_C1CFG2_bit at C1CFG2.B8;
    const register unsigned short int SEG2PHTS = 7;
    sbit  SEG2PHTS_bit at C1CFG2.B7;
    sbit  SEG2PHTS_C1CFG2_bit at C1CFG2.B7;
    const register unsigned short int SAM = 6;
    sbit  SAM_bit at C1CFG2.B6;
    sbit  SAM_C1CFG2_bit at C1CFG2.B6;
    const register unsigned short int SEG1PH_2 = 5;
    sbit  SEG1PH_2_bit at C1CFG2.B5;
    sbit  SEG1PH_2_C1CFG2_bit at C1CFG2.B5;
    const register unsigned short int SEG1PH_1 = 4;
    sbit  SEG1PH_1_bit at C1CFG2.B4;
    sbit  SEG1PH_1_C1CFG2_bit at C1CFG2.B4;
    const register unsigned short int SEG1PH_0 = 3;
    sbit  SEG1PH_0_bit at C1CFG2.B3;
    sbit  SEG1PH_0_C1CFG2_bit at C1CFG2.B3;
    const register unsigned short int PRSEG_2 = 2;
    sbit  PRSEG_2_bit at C1CFG2.B2;
    sbit  PRSEG_2_C1CFG2_bit at C1CFG2.B2;
    const register unsigned short int PRSEG_1 = 1;
    sbit  PRSEG_1_bit at C1CFG2.B1;
    sbit  PRSEG_1_C1CFG2_bit at C1CFG2.B1;
    const register unsigned short int PRSEG_0 = 0;
    sbit  PRSEG_0_bit at C1CFG2.B0;
    sbit  PRSEG_0_C1CFG2_bit at C1CFG2.B0;

    // C1FEN1 bits
    const register unsigned short int FLTEN15 = 15;
    sbit  FLTEN15_bit at C1FEN1.B15;
    sbit  FLTEN15_C1FEN1_bit at C1FEN1.B15;
    const register unsigned short int FLTEN14 = 14;
    sbit  FLTEN14_bit at C1FEN1.B14;
    sbit  FLTEN14_C1FEN1_bit at C1FEN1.B14;
    const register unsigned short int FLTEN13 = 13;
    sbit  FLTEN13_bit at C1FEN1.B13;
    sbit  FLTEN13_C1FEN1_bit at C1FEN1.B13;
    const register unsigned short int FLTEN12 = 12;
    sbit  FLTEN12_bit at C1FEN1.B12;
    sbit  FLTEN12_C1FEN1_bit at C1FEN1.B12;
    const register unsigned short int FLTEN11 = 11;
    sbit  FLTEN11_bit at C1FEN1.B11;
    sbit  FLTEN11_C1FEN1_bit at C1FEN1.B11;
    const register unsigned short int FLTEN10 = 10;
    sbit  FLTEN10_bit at C1FEN1.B10;
    sbit  FLTEN10_C1FEN1_bit at C1FEN1.B10;
    const register unsigned short int FLTEN9 = 9;
    sbit  FLTEN9_bit at C1FEN1.B9;
    sbit  FLTEN9_C1FEN1_bit at C1FEN1.B9;
    const register unsigned short int FLTEN8 = 8;
    sbit  FLTEN8_bit at C1FEN1.B8;
    sbit  FLTEN8_C1FEN1_bit at C1FEN1.B8;
    const register unsigned short int FLTEN7 = 7;
    sbit  FLTEN7_bit at C1FEN1.B7;
    sbit  FLTEN7_C1FEN1_bit at C1FEN1.B7;
    const register unsigned short int FLTEN6 = 6;
    sbit  FLTEN6_bit at C1FEN1.B6;
    sbit  FLTEN6_C1FEN1_bit at C1FEN1.B6;
    const register unsigned short int FLTEN5 = 5;
    sbit  FLTEN5_bit at C1FEN1.B5;
    sbit  FLTEN5_C1FEN1_bit at C1FEN1.B5;
    const register unsigned short int FLTEN4 = 4;
    sbit  FLTEN4_bit at C1FEN1.B4;
    sbit  FLTEN4_C1FEN1_bit at C1FEN1.B4;
    const register unsigned short int FLTEN3 = 3;
    sbit  FLTEN3_bit at C1FEN1.B3;
    sbit  FLTEN3_C1FEN1_bit at C1FEN1.B3;
    const register unsigned short int FLTEN2 = 2;
    sbit  FLTEN2_bit at C1FEN1.B2;
    sbit  FLTEN2_C1FEN1_bit at C1FEN1.B2;
    const register unsigned short int FLTEN1 = 1;
    sbit  FLTEN1_bit at C1FEN1.B1;
    sbit  FLTEN1_C1FEN1_bit at C1FEN1.B1;
    const register unsigned short int FLTEN0 = 0;
    sbit  FLTEN0_bit at C1FEN1.B0;
    sbit  FLTEN0_C1FEN1_bit at C1FEN1.B0;

    // C1FMSKSEL1 bits
    const register unsigned short int F7MSK_1 = 15;
    sbit  F7MSK_1_bit at C1FMSKSEL1.B15;
    sbit  F7MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B15;
    const register unsigned short int F7MSK_0 = 14;
    sbit  F7MSK_0_bit at C1FMSKSEL1.B14;
    sbit  F7MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B14;
    const register unsigned short int F6MSK_1 = 13;
    sbit  F6MSK_1_bit at C1FMSKSEL1.B13;
    sbit  F6MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B13;
    const register unsigned short int F6MSK_0 = 12;
    sbit  F6MSK_0_bit at C1FMSKSEL1.B12;
    sbit  F6MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B12;
    const register unsigned short int F5MSK_1 = 11;
    sbit  F5MSK_1_bit at C1FMSKSEL1.B11;
    sbit  F5MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B11;
    const register unsigned short int F5MSK_0 = 10;
    sbit  F5MSK_0_bit at C1FMSKSEL1.B10;
    sbit  F5MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B10;
    const register unsigned short int F4MSK_1 = 9;
    sbit  F4MSK_1_bit at C1FMSKSEL1.B9;
    sbit  F4MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B9;
    const register unsigned short int F4MSK_0 = 8;
    sbit  F4MSK_0_bit at C1FMSKSEL1.B8;
    sbit  F4MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B8;
    const register unsigned short int F3MSK_1 = 7;
    sbit  F3MSK_1_bit at C1FMSKSEL1.B7;
    sbit  F3MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B7;
    const register unsigned short int F3MSK_0 = 6;
    sbit  F3MSK_0_bit at C1FMSKSEL1.B6;
    sbit  F3MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B6;
    const register unsigned short int F2MSK_1 = 5;
    sbit  F2MSK_1_bit at C1FMSKSEL1.B5;
    sbit  F2MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B5;
    const register unsigned short int F2MSK_0 = 4;
    sbit  F2MSK_0_bit at C1FMSKSEL1.B4;
    sbit  F2MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B4;
    const register unsigned short int F1MSK_1 = 3;
    sbit  F1MSK_1_bit at C1FMSKSEL1.B3;
    sbit  F1MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B3;
    const register unsigned short int F1MSK_0 = 2;
    sbit  F1MSK_0_bit at C1FMSKSEL1.B2;
    sbit  F1MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B2;
    const register unsigned short int F0MSK_1 = 1;
    sbit  F0MSK_1_bit at C1FMSKSEL1.B1;
    sbit  F0MSK_1_C1FMSKSEL1_bit at C1FMSKSEL1.B1;
    const register unsigned short int F0MSK_0 = 0;
    sbit  F0MSK_0_bit at C1FMSKSEL1.B0;
    sbit  F0MSK_0_C1FMSKSEL1_bit at C1FMSKSEL1.B0;

    // C1FMSKSEL2 bits
    const register unsigned short int F15MSK_1 = 15;
    sbit  F15MSK_1_bit at C1FMSKSEL2.B15;
    sbit  F15MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B15;
    const register unsigned short int F15MSK_0 = 14;
    sbit  F15MSK_0_bit at C1FMSKSEL2.B14;
    sbit  F15MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B14;
    const register unsigned short int F14MSK_1 = 13;
    sbit  F14MSK_1_bit at C1FMSKSEL2.B13;
    sbit  F14MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B13;
    const register unsigned short int F14MSK_0 = 12;
    sbit  F14MSK_0_bit at C1FMSKSEL2.B12;
    sbit  F14MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B12;
    const register unsigned short int F13MSK_1 = 11;
    sbit  F13MSK_1_bit at C1FMSKSEL2.B11;
    sbit  F13MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B11;
    const register unsigned short int F13MSK_0 = 10;
    sbit  F13MSK_0_bit at C1FMSKSEL2.B10;
    sbit  F13MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B10;
    const register unsigned short int F12MSK_1 = 9;
    sbit  F12MSK_1_bit at C1FMSKSEL2.B9;
    sbit  F12MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B9;
    const register unsigned short int F12MSK_0 = 8;
    sbit  F12MSK_0_bit at C1FMSKSEL2.B8;
    sbit  F12MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B8;
    const register unsigned short int F11MSK_1 = 7;
    sbit  F11MSK_1_bit at C1FMSKSEL2.B7;
    sbit  F11MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B7;
    const register unsigned short int F11MSK_0 = 6;
    sbit  F11MSK_0_bit at C1FMSKSEL2.B6;
    sbit  F11MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B6;
    const register unsigned short int F10MSK_1 = 5;
    sbit  F10MSK_1_bit at C1FMSKSEL2.B5;
    sbit  F10MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B5;
    const register unsigned short int F10MSK_0 = 4;
    sbit  F10MSK_0_bit at C1FMSKSEL2.B4;
    sbit  F10MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B4;
    const register unsigned short int F9MSK_1 = 3;
    sbit  F9MSK_1_bit at C1FMSKSEL2.B3;
    sbit  F9MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B3;
    const register unsigned short int F9MSK_0 = 2;
    sbit  F9MSK_0_bit at C1FMSKSEL2.B2;
    sbit  F9MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B2;
    const register unsigned short int F8MSK_1 = 1;
    sbit  F8MSK_1_bit at C1FMSKSEL2.B1;
    sbit  F8MSK_1_C1FMSKSEL2_bit at C1FMSKSEL2.B1;
    const register unsigned short int F8MSK_0 = 0;
    sbit  F8MSK_0_bit at C1FMSKSEL2.B0;
    sbit  F8MSK_0_C1FMSKSEL2_bit at C1FMSKSEL2.B0;

    // C1RXFUL1 bits
    const register unsigned short int RXFUL15 = 15;
    sbit  RXFUL15_bit at C1RXFUL1.B15;
    sbit  RXFUL15_C1RXFUL1_bit at C1RXFUL1.B15;
    const register unsigned short int RXFUL14 = 14;
    sbit  RXFUL14_bit at C1RXFUL1.B14;
    sbit  RXFUL14_C1RXFUL1_bit at C1RXFUL1.B14;
    const register unsigned short int RXFUL13 = 13;
    sbit  RXFUL13_bit at C1RXFUL1.B13;
    sbit  RXFUL13_C1RXFUL1_bit at C1RXFUL1.B13;
    const register unsigned short int RXFUL12 = 12;
    sbit  RXFUL12_bit at C1RXFUL1.B12;
    sbit  RXFUL12_C1RXFUL1_bit at C1RXFUL1.B12;
    const register unsigned short int RXFUL11 = 11;
    sbit  RXFUL11_bit at C1RXFUL1.B11;
    sbit  RXFUL11_C1RXFUL1_bit at C1RXFUL1.B11;
    const register unsigned short int RXFUL10 = 10;
    sbit  RXFUL10_bit at C1RXFUL1.B10;
    sbit  RXFUL10_C1RXFUL1_bit at C1RXFUL1.B10;
    const register unsigned short int RXFUL9 = 9;
    sbit  RXFUL9_bit at C1RXFUL1.B9;
    sbit  RXFUL9_C1RXFUL1_bit at C1RXFUL1.B9;
    const register unsigned short int RXFUL8 = 8;
    sbit  RXFUL8_bit at C1RXFUL1.B8;
    sbit  RXFUL8_C1RXFUL1_bit at C1RXFUL1.B8;
    const register unsigned short int RXFUL7 = 7;
    sbit  RXFUL7_bit at C1RXFUL1.B7;
    sbit  RXFUL7_C1RXFUL1_bit at C1RXFUL1.B7;
    const register unsigned short int RXFUL6 = 6;
    sbit  RXFUL6_bit at C1RXFUL1.B6;
    sbit  RXFUL6_C1RXFUL1_bit at C1RXFUL1.B6;
    const register unsigned short int RXFUL5 = 5;
    sbit  RXFUL5_bit at C1RXFUL1.B5;
    sbit  RXFUL5_C1RXFUL1_bit at C1RXFUL1.B5;
    const register unsigned short int RXFUL4 = 4;
    sbit  RXFUL4_bit at C1RXFUL1.B4;
    sbit  RXFUL4_C1RXFUL1_bit at C1RXFUL1.B4;
    const register unsigned short int RXFUL3 = 3;
    sbit  RXFUL3_bit at C1RXFUL1.B3;
    sbit  RXFUL3_C1RXFUL1_bit at C1RXFUL1.B3;
    const register unsigned short int RXFUL2 = 2;
    sbit  RXFUL2_bit at C1RXFUL1.B2;
    sbit  RXFUL2_C1RXFUL1_bit at C1RXFUL1.B2;
    const register unsigned short int RXFUL1 = 1;
    sbit  RXFUL1_bit at C1RXFUL1.B1;
    sbit  RXFUL1_C1RXFUL1_bit at C1RXFUL1.B1;
    const register unsigned short int RXFUL0 = 0;
    sbit  RXFUL0_bit at C1RXFUL1.B0;
    sbit  RXFUL0_C1RXFUL1_bit at C1RXFUL1.B0;

    // C1RXFUL2 bits
    const register unsigned short int RXFUL31 = 15;
    sbit  RXFUL31_bit at C1RXFUL2.B15;
    sbit  RXFUL31_C1RXFUL2_bit at C1RXFUL2.B15;
    const register unsigned short int RXFUL30 = 14;
    sbit  RXFUL30_bit at C1RXFUL2.B14;
    sbit  RXFUL30_C1RXFUL2_bit at C1RXFUL2.B14;
    const register unsigned short int RXFUL29 = 13;
    sbit  RXFUL29_bit at C1RXFUL2.B13;
    sbit  RXFUL29_C1RXFUL2_bit at C1RXFUL2.B13;
    const register unsigned short int RXFUL28 = 12;
    sbit  RXFUL28_bit at C1RXFUL2.B12;
    sbit  RXFUL28_C1RXFUL2_bit at C1RXFUL2.B12;
    const register unsigned short int RXFUL27 = 11;
    sbit  RXFUL27_bit at C1RXFUL2.B11;
    sbit  RXFUL27_C1RXFUL2_bit at C1RXFUL2.B11;
    const register unsigned short int RXFUL26 = 10;
    sbit  RXFUL26_bit at C1RXFUL2.B10;
    sbit  RXFUL26_C1RXFUL2_bit at C1RXFUL2.B10;
    const register unsigned short int RXFUL25 = 9;
    sbit  RXFUL25_bit at C1RXFUL2.B9;
    sbit  RXFUL25_C1RXFUL2_bit at C1RXFUL2.B9;
    const register unsigned short int RXFUL24 = 8;
    sbit  RXFUL24_bit at C1RXFUL2.B8;
    sbit  RXFUL24_C1RXFUL2_bit at C1RXFUL2.B8;
    const register unsigned short int RXFUL23 = 7;
    sbit  RXFUL23_bit at C1RXFUL2.B7;
    sbit  RXFUL23_C1RXFUL2_bit at C1RXFUL2.B7;
    const register unsigned short int RXFUL22 = 6;
    sbit  RXFUL22_bit at C1RXFUL2.B6;
    sbit  RXFUL22_C1RXFUL2_bit at C1RXFUL2.B6;
    const register unsigned short int RXFUL21 = 5;
    sbit  RXFUL21_bit at C1RXFUL2.B5;
    sbit  RXFUL21_C1RXFUL2_bit at C1RXFUL2.B5;
    const register unsigned short int RXFUL20 = 4;
    sbit  RXFUL20_bit at C1RXFUL2.B4;
    sbit  RXFUL20_C1RXFUL2_bit at C1RXFUL2.B4;
    const register unsigned short int RXFUL19 = 3;
    sbit  RXFUL19_bit at C1RXFUL2.B3;
    sbit  RXFUL19_C1RXFUL2_bit at C1RXFUL2.B3;
    const register unsigned short int RXFUL18 = 2;
    sbit  RXFUL18_bit at C1RXFUL2.B2;
    sbit  RXFUL18_C1RXFUL2_bit at C1RXFUL2.B2;
    const register unsigned short int RXFUL17 = 1;
    sbit  RXFUL17_bit at C1RXFUL2.B1;
    sbit  RXFUL17_C1RXFUL2_bit at C1RXFUL2.B1;
    const register unsigned short int RXFUL16 = 0;
    sbit  RXFUL16_bit at C1RXFUL2.B0;
    sbit  RXFUL16_C1RXFUL2_bit at C1RXFUL2.B0;

    // C1BUFPNT3 bits
    const register unsigned short int F11BP_3 = 15;
    sbit  F11BP_3_bit at C1BUFPNT3.B15;
    sbit  F11BP_3_C1BUFPNT3_bit at C1BUFPNT3.B15;
    const register unsigned short int F11BP_2 = 14;
    sbit  F11BP_2_bit at C1BUFPNT3.B14;
    sbit  F11BP_2_C1BUFPNT3_bit at C1BUFPNT3.B14;
    const register unsigned short int F11BP_1 = 13;
    sbit  F11BP_1_bit at C1BUFPNT3.B13;
    sbit  F11BP_1_C1BUFPNT3_bit at C1BUFPNT3.B13;
    const register unsigned short int F11BP_0 = 12;
    sbit  F11BP_0_bit at C1BUFPNT3.B12;
    sbit  F11BP_0_C1BUFPNT3_bit at C1BUFPNT3.B12;
    const register unsigned short int F10BP_3 = 11;
    sbit  F10BP_3_bit at C1BUFPNT3.B11;
    sbit  F10BP_3_C1BUFPNT3_bit at C1BUFPNT3.B11;
    const register unsigned short int F10BP_2 = 10;
    sbit  F10BP_2_bit at C1BUFPNT3.B10;
    sbit  F10BP_2_C1BUFPNT3_bit at C1BUFPNT3.B10;
    const register unsigned short int F10BP_1 = 9;
    sbit  F10BP_1_bit at C1BUFPNT3.B9;
    sbit  F10BP_1_C1BUFPNT3_bit at C1BUFPNT3.B9;
    const register unsigned short int F10BP_0 = 8;
    sbit  F10BP_0_bit at C1BUFPNT3.B8;
    sbit  F10BP_0_C1BUFPNT3_bit at C1BUFPNT3.B8;
    const register unsigned short int F9BP_3 = 7;
    sbit  F9BP_3_bit at C1BUFPNT3.B7;
    sbit  F9BP_3_C1BUFPNT3_bit at C1BUFPNT3.B7;
    const register unsigned short int F9BP_2 = 6;
    sbit  F9BP_2_bit at C1BUFPNT3.B6;
    sbit  F9BP_2_C1BUFPNT3_bit at C1BUFPNT3.B6;
    const register unsigned short int F9BP_1 = 5;
    sbit  F9BP_1_bit at C1BUFPNT3.B5;
    sbit  F9BP_1_C1BUFPNT3_bit at C1BUFPNT3.B5;
    const register unsigned short int F9BP_0 = 4;
    sbit  F9BP_0_bit at C1BUFPNT3.B4;
    sbit  F9BP_0_C1BUFPNT3_bit at C1BUFPNT3.B4;
    const register unsigned short int F8BP_3 = 3;
    sbit  F8BP_3_bit at C1BUFPNT3.B3;
    sbit  F8BP_3_C1BUFPNT3_bit at C1BUFPNT3.B3;
    const register unsigned short int F8BP_2 = 2;
    sbit  F8BP_2_bit at C1BUFPNT3.B2;
    sbit  F8BP_2_C1BUFPNT3_bit at C1BUFPNT3.B2;
    const register unsigned short int F8BP_1 = 1;
    sbit  F8BP_1_bit at C1BUFPNT3.B1;
    sbit  F8BP_1_C1BUFPNT3_bit at C1BUFPNT3.B1;
    const register unsigned short int F8BP_0 = 0;
    sbit  F8BP_0_bit at C1BUFPNT3.B0;
    sbit  F8BP_0_C1BUFPNT3_bit at C1BUFPNT3.B0;

    // C1BUFPNT4 bits
    const register unsigned short int F15BP_3 = 15;
    sbit  F15BP_3_bit at C1BUFPNT4.B15;
    sbit  F15BP_3_C1BUFPNT4_bit at C1BUFPNT4.B15;
    const register unsigned short int F15BP_2 = 14;
    sbit  F15BP_2_bit at C1BUFPNT4.B14;
    sbit  F15BP_2_C1BUFPNT4_bit at C1BUFPNT4.B14;
    const register unsigned short int F15BP_1 = 13;
    sbit  F15BP_1_bit at C1BUFPNT4.B13;
    sbit  F15BP_1_C1BUFPNT4_bit at C1BUFPNT4.B13;
    const register unsigned short int F15BP_0 = 12;
    sbit  F15BP_0_bit at C1BUFPNT4.B12;
    sbit  F15BP_0_C1BUFPNT4_bit at C1BUFPNT4.B12;
    const register unsigned short int F14BP_3 = 11;
    sbit  F14BP_3_bit at C1BUFPNT4.B11;
    sbit  F14BP_3_C1BUFPNT4_bit at C1BUFPNT4.B11;
    const register unsigned short int F14BP_2 = 10;
    sbit  F14BP_2_bit at C1BUFPNT4.B10;
    sbit  F14BP_2_C1BUFPNT4_bit at C1BUFPNT4.B10;
    const register unsigned short int F14BP_1 = 9;
    sbit  F14BP_1_bit at C1BUFPNT4.B9;
    sbit  F14BP_1_C1BUFPNT4_bit at C1BUFPNT4.B9;
    const register unsigned short int F14BP_0 = 8;
    sbit  F14BP_0_bit at C1BUFPNT4.B8;
    sbit  F14BP_0_C1BUFPNT4_bit at C1BUFPNT4.B8;
    const register unsigned short int F13BP_3 = 7;
    sbit  F13BP_3_bit at C1BUFPNT4.B7;
    sbit  F13BP_3_C1BUFPNT4_bit at C1BUFPNT4.B7;
    const register unsigned short int F13BP_2 = 6;
    sbit  F13BP_2_bit at C1BUFPNT4.B6;
    sbit  F13BP_2_C1BUFPNT4_bit at C1BUFPNT4.B6;
    const register unsigned short int F13BP_1 = 5;
    sbit  F13BP_1_bit at C1BUFPNT4.B5;
    sbit  F13BP_1_C1BUFPNT4_bit at C1BUFPNT4.B5;
    const register unsigned short int F13BP_0 = 4;
    sbit  F13BP_0_bit at C1BUFPNT4.B4;
    sbit  F13BP_0_C1BUFPNT4_bit at C1BUFPNT4.B4;
    const register unsigned short int F12BP_3 = 3;
    sbit  F12BP_3_bit at C1BUFPNT4.B3;
    sbit  F12BP_3_C1BUFPNT4_bit at C1BUFPNT4.B3;
    const register unsigned short int F12BP_2 = 2;
    sbit  F12BP_2_bit at C1BUFPNT4.B2;
    sbit  F12BP_2_C1BUFPNT4_bit at C1BUFPNT4.B2;
    const register unsigned short int F12BP_1 = 1;
    sbit  F12BP_1_bit at C1BUFPNT4.B1;
    sbit  F12BP_1_C1BUFPNT4_bit at C1BUFPNT4.B1;
    const register unsigned short int F12BP_0 = 0;
    sbit  F12BP_0_bit at C1BUFPNT4.B0;
    sbit  F12BP_0_C1BUFPNT4_bit at C1BUFPNT4.B0;

    // C1RXOVF1 bits
    const register unsigned short int RXOVF15 = 15;
    sbit  RXOVF15_bit at C1RXOVF1.B15;
    sbit  RXOVF15_C1RXOVF1_bit at C1RXOVF1.B15;
    const register unsigned short int RXOVF14 = 14;
    sbit  RXOVF14_bit at C1RXOVF1.B14;
    sbit  RXOVF14_C1RXOVF1_bit at C1RXOVF1.B14;
    const register unsigned short int RXOVF13 = 13;
    sbit  RXOVF13_bit at C1RXOVF1.B13;
    sbit  RXOVF13_C1RXOVF1_bit at C1RXOVF1.B13;
    const register unsigned short int RXOVF12 = 12;
    sbit  RXOVF12_bit at C1RXOVF1.B12;
    sbit  RXOVF12_C1RXOVF1_bit at C1RXOVF1.B12;
    const register unsigned short int RXOVF11 = 11;
    sbit  RXOVF11_bit at C1RXOVF1.B11;
    sbit  RXOVF11_C1RXOVF1_bit at C1RXOVF1.B11;
    const register unsigned short int RXOVF10 = 10;
    sbit  RXOVF10_bit at C1RXOVF1.B10;
    sbit  RXOVF10_C1RXOVF1_bit at C1RXOVF1.B10;
    const register unsigned short int RXOVF9 = 9;
    sbit  RXOVF9_bit at C1RXOVF1.B9;
    sbit  RXOVF9_C1RXOVF1_bit at C1RXOVF1.B9;
    const register unsigned short int RXOVF8 = 8;
    sbit  RXOVF8_bit at C1RXOVF1.B8;
    sbit  RXOVF8_C1RXOVF1_bit at C1RXOVF1.B8;
    const register unsigned short int RXOVF7 = 7;
    sbit  RXOVF7_bit at C1RXOVF1.B7;
    sbit  RXOVF7_C1RXOVF1_bit at C1RXOVF1.B7;
    const register unsigned short int RXOVF6 = 6;
    sbit  RXOVF6_bit at C1RXOVF1.B6;
    sbit  RXOVF6_C1RXOVF1_bit at C1RXOVF1.B6;
    const register unsigned short int RXOVF5 = 5;
    sbit  RXOVF5_bit at C1RXOVF1.B5;
    sbit  RXOVF5_C1RXOVF1_bit at C1RXOVF1.B5;
    const register unsigned short int RXOVF4 = 4;
    sbit  RXOVF4_bit at C1RXOVF1.B4;
    sbit  RXOVF4_C1RXOVF1_bit at C1RXOVF1.B4;
    const register unsigned short int RXOVF3 = 3;
    sbit  RXOVF3_bit at C1RXOVF1.B3;
    sbit  RXOVF3_C1RXOVF1_bit at C1RXOVF1.B3;
    const register unsigned short int RXOVF2 = 2;
    sbit  RXOVF2_bit at C1RXOVF1.B2;
    sbit  RXOVF2_C1RXOVF1_bit at C1RXOVF1.B2;
    const register unsigned short int RXOVF1 = 1;
    sbit  RXOVF1_bit at C1RXOVF1.B1;
    sbit  RXOVF1_C1RXOVF1_bit at C1RXOVF1.B1;
    const register unsigned short int RXOVF0 = 0;
    sbit  RXOVF0_bit at C1RXOVF1.B0;
    sbit  RXOVF0_C1RXOVF1_bit at C1RXOVF1.B0;

    // C1RXOVF2 bits
    const register unsigned short int RXOVF31 = 15;
    sbit  RXOVF31_bit at C1RXOVF2.B15;
    sbit  RXOVF31_C1RXOVF2_bit at C1RXOVF2.B15;
    const register unsigned short int RXOVF30 = 14;
    sbit  RXOVF30_bit at C1RXOVF2.B14;
    sbit  RXOVF30_C1RXOVF2_bit at C1RXOVF2.B14;
    const register unsigned short int RXOVF29 = 13;
    sbit  RXOVF29_bit at C1RXOVF2.B13;
    sbit  RXOVF29_C1RXOVF2_bit at C1RXOVF2.B13;
    const register unsigned short int RXOVF28 = 12;
    sbit  RXOVF28_bit at C1RXOVF2.B12;
    sbit  RXOVF28_C1RXOVF2_bit at C1RXOVF2.B12;
    const register unsigned short int RXOVF27 = 11;
    sbit  RXOVF27_bit at C1RXOVF2.B11;
    sbit  RXOVF27_C1RXOVF2_bit at C1RXOVF2.B11;
    const register unsigned short int RXOVF26 = 10;
    sbit  RXOVF26_bit at C1RXOVF2.B10;
    sbit  RXOVF26_C1RXOVF2_bit at C1RXOVF2.B10;
    const register unsigned short int RXOVF25 = 9;
    sbit  RXOVF25_bit at C1RXOVF2.B9;
    sbit  RXOVF25_C1RXOVF2_bit at C1RXOVF2.B9;
    const register unsigned short int RXOVF24 = 8;
    sbit  RXOVF24_bit at C1RXOVF2.B8;
    sbit  RXOVF24_C1RXOVF2_bit at C1RXOVF2.B8;
    const register unsigned short int RXOVF23 = 7;
    sbit  RXOVF23_bit at C1RXOVF2.B7;
    sbit  RXOVF23_C1RXOVF2_bit at C1RXOVF2.B7;
    const register unsigned short int RXOVF22 = 6;
    sbit  RXOVF22_bit at C1RXOVF2.B6;
    sbit  RXOVF22_C1RXOVF2_bit at C1RXOVF2.B6;
    const register unsigned short int RXOVF21 = 5;
    sbit  RXOVF21_bit at C1RXOVF2.B5;
    sbit  RXOVF21_C1RXOVF2_bit at C1RXOVF2.B5;
    const register unsigned short int RXOVF20 = 4;
    sbit  RXOVF20_bit at C1RXOVF2.B4;
    sbit  RXOVF20_C1RXOVF2_bit at C1RXOVF2.B4;
    const register unsigned short int RXOVF19 = 3;
    sbit  RXOVF19_bit at C1RXOVF2.B3;
    sbit  RXOVF19_C1RXOVF2_bit at C1RXOVF2.B3;
    const register unsigned short int RXOVF18 = 2;
    sbit  RXOVF18_bit at C1RXOVF2.B2;
    sbit  RXOVF18_C1RXOVF2_bit at C1RXOVF2.B2;
    const register unsigned short int RXOVF17 = 1;
    sbit  RXOVF17_bit at C1RXOVF2.B1;
    sbit  RXOVF17_C1RXOVF2_bit at C1RXOVF2.B1;
    const register unsigned short int RXOVF16 = 0;
    sbit  RXOVF16_bit at C1RXOVF2.B0;
    sbit  RXOVF16_C1RXOVF2_bit at C1RXOVF2.B0;

    // C1TR01CON bits
    const register unsigned short int TXEN1 = 15;
    sbit  TXEN1_bit at C1TR01CON.B15;
    sbit  TXEN1_C1TR01CON_bit at C1TR01CON.B15;
    const register unsigned short int TXABT1 = 14;
    sbit  TXABT1_bit at C1TR01CON.B14;
    sbit  TXABT1_C1TR01CON_bit at C1TR01CON.B14;
    const register unsigned short int TXLARB1 = 13;
    sbit  TXLARB1_bit at C1TR01CON.B13;
    sbit  TXLARB1_C1TR01CON_bit at C1TR01CON.B13;
    const register unsigned short int TXERR1 = 12;
    sbit  TXERR1_bit at C1TR01CON.B12;
    sbit  TXERR1_C1TR01CON_bit at C1TR01CON.B12;
    const register unsigned short int TXREQ1 = 11;
    sbit  TXREQ1_bit at C1TR01CON.B11;
    sbit  TXREQ1_C1TR01CON_bit at C1TR01CON.B11;
    const register unsigned short int RTREN1 = 10;
    sbit  RTREN1_bit at C1TR01CON.B10;
    sbit  RTREN1_C1TR01CON_bit at C1TR01CON.B10;
    const register unsigned short int TX1PRI_1 = 9;
    sbit  TX1PRI_1_bit at C1TR01CON.B9;
    sbit  TX1PRI_1_C1TR01CON_bit at C1TR01CON.B9;
    const register unsigned short int TX1PRI_0 = 8;
    sbit  TX1PRI_0_bit at C1TR01CON.B8;
    sbit  TX1PRI_0_C1TR01CON_bit at C1TR01CON.B8;
    const register unsigned short int TXEN0 = 7;
    sbit  TXEN0_bit at C1TR01CON.B7;
    sbit  TXEN0_C1TR01CON_bit at C1TR01CON.B7;
    const register unsigned short int TXABT0 = 6;
    sbit  TXABT0_bit at C1TR01CON.B6;
    sbit  TXABT0_C1TR01CON_bit at C1TR01CON.B6;
    const register unsigned short int TXLARB0 = 5;
    sbit  TXLARB0_bit at C1TR01CON.B5;
    sbit  TXLARB0_C1TR01CON_bit at C1TR01CON.B5;
    const register unsigned short int TXERR0 = 4;
    sbit  TXERR0_bit at C1TR01CON.B4;
    sbit  TXERR0_C1TR01CON_bit at C1TR01CON.B4;
    const register unsigned short int TXREQ0 = 3;
    sbit  TXREQ0_bit at C1TR01CON.B3;
    sbit  TXREQ0_C1TR01CON_bit at C1TR01CON.B3;
    const register unsigned short int RTREN0 = 2;
    sbit  RTREN0_bit at C1TR01CON.B2;
    sbit  RTREN0_C1TR01CON_bit at C1TR01CON.B2;
    const register unsigned short int TX0PRI_1 = 1;
    sbit  TX0PRI_1_bit at C1TR01CON.B1;
    sbit  TX0PRI_1_C1TR01CON_bit at C1TR01CON.B1;
    const register unsigned short int TX0PRI_0 = 0;
    sbit  TX0PRI_0_bit at C1TR01CON.B0;
    sbit  TX0PRI_0_C1TR01CON_bit at C1TR01CON.B0;

    // C1TR23CON bits
    const register unsigned short int TXEN3 = 15;
    sbit  TXEN3_bit at C1TR23CON.B15;
    sbit  TXEN3_C1TR23CON_bit at C1TR23CON.B15;
    const register unsigned short int TXABT3 = 14;
    sbit  TXABT3_bit at C1TR23CON.B14;
    sbit  TXABT3_C1TR23CON_bit at C1TR23CON.B14;
    const register unsigned short int TXLARB3 = 13;
    sbit  TXLARB3_bit at C1TR23CON.B13;
    sbit  TXLARB3_C1TR23CON_bit at C1TR23CON.B13;
    const register unsigned short int TXERR3 = 12;
    sbit  TXERR3_bit at C1TR23CON.B12;
    sbit  TXERR3_C1TR23CON_bit at C1TR23CON.B12;
    const register unsigned short int TXREQ3 = 11;
    sbit  TXREQ3_bit at C1TR23CON.B11;
    sbit  TXREQ3_C1TR23CON_bit at C1TR23CON.B11;
    const register unsigned short int RTREN3 = 10;
    sbit  RTREN3_bit at C1TR23CON.B10;
    sbit  RTREN3_C1TR23CON_bit at C1TR23CON.B10;
    const register unsigned short int TX3PRI_1 = 9;
    sbit  TX3PRI_1_bit at C1TR23CON.B9;
    sbit  TX3PRI_1_C1TR23CON_bit at C1TR23CON.B9;
    const register unsigned short int TX3PRI_0 = 8;
    sbit  TX3PRI_0_bit at C1TR23CON.B8;
    sbit  TX3PRI_0_C1TR23CON_bit at C1TR23CON.B8;
    const register unsigned short int TXEN2 = 7;
    sbit  TXEN2_bit at C1TR23CON.B7;
    sbit  TXEN2_C1TR23CON_bit at C1TR23CON.B7;
    const register unsigned short int TXABT2 = 6;
    sbit  TXABT2_bit at C1TR23CON.B6;
    sbit  TXABT2_C1TR23CON_bit at C1TR23CON.B6;
    const register unsigned short int TXLARB2 = 5;
    sbit  TXLARB2_bit at C1TR23CON.B5;
    sbit  TXLARB2_C1TR23CON_bit at C1TR23CON.B5;
    const register unsigned short int TXERR2 = 4;
    sbit  TXERR2_bit at C1TR23CON.B4;
    sbit  TXERR2_C1TR23CON_bit at C1TR23CON.B4;
    const register unsigned short int TXREQ2 = 3;
    sbit  TXREQ2_bit at C1TR23CON.B3;
    sbit  TXREQ2_C1TR23CON_bit at C1TR23CON.B3;
    const register unsigned short int RTREN2 = 2;
    sbit  RTREN2_bit at C1TR23CON.B2;
    sbit  RTREN2_C1TR23CON_bit at C1TR23CON.B2;
    const register unsigned short int TX2PRI_1 = 1;
    sbit  TX2PRI_1_bit at C1TR23CON.B1;
    sbit  TX2PRI_1_C1TR23CON_bit at C1TR23CON.B1;
    const register unsigned short int TX2PRI_0 = 0;
    sbit  TX2PRI_0_bit at C1TR23CON.B0;
    sbit  TX2PRI_0_C1TR23CON_bit at C1TR23CON.B0;

    // C1TR45CON bits
    const register unsigned short int TXEN5 = 15;
    sbit  TXEN5_bit at C1TR45CON.B15;
    sbit  TXEN5_C1TR45CON_bit at C1TR45CON.B15;
    const register unsigned short int TXABT5 = 14;
    sbit  TXABT5_bit at C1TR45CON.B14;
    sbit  TXABT5_C1TR45CON_bit at C1TR45CON.B14;
    const register unsigned short int TXLARB5 = 13;
    sbit  TXLARB5_bit at C1TR45CON.B13;
    sbit  TXLARB5_C1TR45CON_bit at C1TR45CON.B13;
    const register unsigned short int TXERR5 = 12;
    sbit  TXERR5_bit at C1TR45CON.B12;
    sbit  TXERR5_C1TR45CON_bit at C1TR45CON.B12;
    const register unsigned short int TXREQ5 = 11;
    sbit  TXREQ5_bit at C1TR45CON.B11;
    sbit  TXREQ5_C1TR45CON_bit at C1TR45CON.B11;
    const register unsigned short int RTREN5 = 10;
    sbit  RTREN5_bit at C1TR45CON.B10;
    sbit  RTREN5_C1TR45CON_bit at C1TR45CON.B10;
    const register unsigned short int TX5PRI_1 = 9;
    sbit  TX5PRI_1_bit at C1TR45CON.B9;
    sbit  TX5PRI_1_C1TR45CON_bit at C1TR45CON.B9;
    const register unsigned short int TX5PRI_0 = 8;
    sbit  TX5PRI_0_bit at C1TR45CON.B8;
    sbit  TX5PRI_0_C1TR45CON_bit at C1TR45CON.B8;
    const register unsigned short int TXEN4 = 7;
    sbit  TXEN4_bit at C1TR45CON.B7;
    sbit  TXEN4_C1TR45CON_bit at C1TR45CON.B7;
    const register unsigned short int TXABT4 = 6;
    sbit  TXABT4_bit at C1TR45CON.B6;
    sbit  TXABT4_C1TR45CON_bit at C1TR45CON.B6;
    const register unsigned short int TXLARB4 = 5;
    sbit  TXLARB4_bit at C1TR45CON.B5;
    sbit  TXLARB4_C1TR45CON_bit at C1TR45CON.B5;
    const register unsigned short int TXERR4 = 4;
    sbit  TXERR4_bit at C1TR45CON.B4;
    sbit  TXERR4_C1TR45CON_bit at C1TR45CON.B4;
    const register unsigned short int TXREQ4 = 3;
    sbit  TXREQ4_bit at C1TR45CON.B3;
    sbit  TXREQ4_C1TR45CON_bit at C1TR45CON.B3;
    const register unsigned short int RTREN4 = 2;
    sbit  RTREN4_bit at C1TR45CON.B2;
    sbit  RTREN4_C1TR45CON_bit at C1TR45CON.B2;
    const register unsigned short int TX4PRI_1 = 1;
    sbit  TX4PRI_1_bit at C1TR45CON.B1;
    sbit  TX4PRI_1_C1TR45CON_bit at C1TR45CON.B1;
    const register unsigned short int TX4PRI_0 = 0;
    sbit  TX4PRI_0_bit at C1TR45CON.B0;
    sbit  TX4PRI_0_C1TR45CON_bit at C1TR45CON.B0;

    // C1TR67CON bits
    const register unsigned short int TXEN7 = 15;
    sbit  TXEN7_bit at C1TR67CON.B15;
    sbit  TXEN7_C1TR67CON_bit at C1TR67CON.B15;
    const register unsigned short int TXABT7 = 14;
    sbit  TXABT7_bit at C1TR67CON.B14;
    sbit  TXABT7_C1TR67CON_bit at C1TR67CON.B14;
    const register unsigned short int TXLARB7 = 13;
    sbit  TXLARB7_bit at C1TR67CON.B13;
    sbit  TXLARB7_C1TR67CON_bit at C1TR67CON.B13;
    const register unsigned short int TXERR7 = 12;
    sbit  TXERR7_bit at C1TR67CON.B12;
    sbit  TXERR7_C1TR67CON_bit at C1TR67CON.B12;
    const register unsigned short int TXREQ7 = 11;
    sbit  TXREQ7_bit at C1TR67CON.B11;
    sbit  TXREQ7_C1TR67CON_bit at C1TR67CON.B11;
    const register unsigned short int RTREN7 = 10;
    sbit  RTREN7_bit at C1TR67CON.B10;
    sbit  RTREN7_C1TR67CON_bit at C1TR67CON.B10;
    const register unsigned short int TX7PRI_1 = 9;
    sbit  TX7PRI_1_bit at C1TR67CON.B9;
    sbit  TX7PRI_1_C1TR67CON_bit at C1TR67CON.B9;
    const register unsigned short int TX7PRI_0 = 8;
    sbit  TX7PRI_0_bit at C1TR67CON.B8;
    sbit  TX7PRI_0_C1TR67CON_bit at C1TR67CON.B8;
    const register unsigned short int TXEN6 = 7;
    sbit  TXEN6_bit at C1TR67CON.B7;
    sbit  TXEN6_C1TR67CON_bit at C1TR67CON.B7;
    const register unsigned short int TXABT6 = 6;
    sbit  TXABT6_bit at C1TR67CON.B6;
    sbit  TXABT6_C1TR67CON_bit at C1TR67CON.B6;
    const register unsigned short int TXLARB6 = 5;
    sbit  TXLARB6_bit at C1TR67CON.B5;
    sbit  TXLARB6_C1TR67CON_bit at C1TR67CON.B5;
    const register unsigned short int TXERR6 = 4;
    sbit  TXERR6_bit at C1TR67CON.B4;
    sbit  TXERR6_C1TR67CON_bit at C1TR67CON.B4;
    const register unsigned short int TXREQ6 = 3;
    sbit  TXREQ6_bit at C1TR67CON.B3;
    sbit  TXREQ6_C1TR67CON_bit at C1TR67CON.B3;
    const register unsigned short int RTREN6 = 2;
    sbit  RTREN6_bit at C1TR67CON.B2;
    sbit  RTREN6_C1TR67CON_bit at C1TR67CON.B2;
    const register unsigned short int TX6PRI_1 = 1;
    sbit  TX6PRI_1_bit at C1TR67CON.B1;
    sbit  TX6PRI_1_C1TR67CON_bit at C1TR67CON.B1;
    const register unsigned short int TX6PRI_0 = 0;
    sbit  TX6PRI_0_bit at C1TR67CON.B0;
    sbit  TX6PRI_0_C1TR67CON_bit at C1TR67CON.B0;

    // C1RXM2SID bits
    const register unsigned short int SID10 = 15;
    sbit  SID10_bit at C1RXM2SID.B15;
    sbit  SID10_C1RXM2SID_bit at C1RXM2SID.B15;
    const register unsigned short int SID9 = 14;
    sbit  SID9_bit at C1RXM2SID.B14;
    sbit  SID9_C1RXM2SID_bit at C1RXM2SID.B14;
    const register unsigned short int SID8 = 13;
    sbit  SID8_bit at C1RXM2SID.B13;
    sbit  SID8_C1RXM2SID_bit at C1RXM2SID.B13;
    const register unsigned short int SID7 = 12;
    sbit  SID7_bit at C1RXM2SID.B12;
    sbit  SID7_C1RXM2SID_bit at C1RXM2SID.B12;
    const register unsigned short int SID6 = 11;
    sbit  SID6_bit at C1RXM2SID.B11;
    sbit  SID6_C1RXM2SID_bit at C1RXM2SID.B11;
    const register unsigned short int SID5 = 10;
    sbit  SID5_bit at C1RXM2SID.B10;
    sbit  SID5_C1RXM2SID_bit at C1RXM2SID.B10;
    const register unsigned short int SID4 = 9;
    sbit  SID4_bit at C1RXM2SID.B9;
    sbit  SID4_C1RXM2SID_bit at C1RXM2SID.B9;
    const register unsigned short int SID3 = 8;
    sbit  SID3_bit at C1RXM2SID.B8;
    sbit  SID3_C1RXM2SID_bit at C1RXM2SID.B8;
    const register unsigned short int SID2 = 7;
    sbit  SID2_bit at C1RXM2SID.B7;
    sbit  SID2_C1RXM2SID_bit at C1RXM2SID.B7;
    const register unsigned short int SID1 = 6;
    sbit  SID1_bit at C1RXM2SID.B6;
    sbit  SID1_C1RXM2SID_bit at C1RXM2SID.B6;
    const register unsigned short int SID0 = 5;
    sbit  SID0_bit at C1RXM2SID.B5;
    sbit  SID0_C1RXM2SID_bit at C1RXM2SID.B5;
    const register unsigned short int MIDE = 3;
    sbit  MIDE_bit at C1RXM2SID.B3;
    sbit  MIDE_C1RXM2SID_bit at C1RXM2SID.B3;
    const register unsigned short int EID17 = 1;
    sbit  EID17_bit at C1RXM2SID.B1;
    sbit  EID17_C1RXM2SID_bit at C1RXM2SID.B1;
    const register unsigned short int EID16 = 0;
    sbit  EID16_bit at C1RXM2SID.B0;
    sbit  EID16_C1RXM2SID_bit at C1RXM2SID.B0;

    // C1RXM2EID bits
    const register unsigned short int EID15 = 15;
    sbit  EID15_bit at C1RXM2EID.B15;
    sbit  EID15_C1RXM2EID_bit at C1RXM2EID.B15;
    const register unsigned short int EID14 = 14;
    sbit  EID14_bit at C1RXM2EID.B14;
    sbit  EID14_C1RXM2EID_bit at C1RXM2EID.B14;
    const register unsigned short int EID13 = 13;
    sbit  EID13_bit at C1RXM2EID.B13;
    sbit  EID13_C1RXM2EID_bit at C1RXM2EID.B13;
    const register unsigned short int EID12 = 12;
    sbit  EID12_bit at C1RXM2EID.B12;
    sbit  EID12_C1RXM2EID_bit at C1RXM2EID.B12;
    const register unsigned short int EID11 = 11;
    sbit  EID11_bit at C1RXM2EID.B11;
    sbit  EID11_C1RXM2EID_bit at C1RXM2EID.B11;
    const register unsigned short int EID10 = 10;
    sbit  EID10_bit at C1RXM2EID.B10;
    sbit  EID10_C1RXM2EID_bit at C1RXM2EID.B10;
    const register unsigned short int EID9 = 9;
    sbit  EID9_bit at C1RXM2EID.B9;
    sbit  EID9_C1RXM2EID_bit at C1RXM2EID.B9;
    const register unsigned short int EID8 = 8;
    sbit  EID8_bit at C1RXM2EID.B8;
    sbit  EID8_C1RXM2EID_bit at C1RXM2EID.B8;
    const register unsigned short int EID7 = 7;
    sbit  EID7_bit at C1RXM2EID.B7;
    sbit  EID7_C1RXM2EID_bit at C1RXM2EID.B7;
    const register unsigned short int EID6 = 6;
    sbit  EID6_bit at C1RXM2EID.B6;
    sbit  EID6_C1RXM2EID_bit at C1RXM2EID.B6;
    const register unsigned short int EID5 = 5;
    sbit  EID5_bit at C1RXM2EID.B5;
    sbit  EID5_C1RXM2EID_bit at C1RXM2EID.B5;
    const register unsigned short int EID4 = 4;
    sbit  EID4_bit at C1RXM2EID.B4;
    sbit  EID4_C1RXM2EID_bit at C1RXM2EID.B4;
    const register unsigned short int EID3 = 3;
    sbit  EID3_bit at C1RXM2EID.B3;
    sbit  EID3_C1RXM2EID_bit at C1RXM2EID.B3;
    const register unsigned short int EID2 = 2;
    sbit  EID2_bit at C1RXM2EID.B2;
    sbit  EID2_C1RXM2EID_bit at C1RXM2EID.B2;
    const register unsigned short int EID1 = 1;
    sbit  EID1_bit at C1RXM2EID.B1;
    sbit  EID1_C1RXM2EID_bit at C1RXM2EID.B1;
    const register unsigned short int EID0 = 0;
    sbit  EID0_bit at C1RXM2EID.B0;
    sbit  EID0_C1RXM2EID_bit at C1RXM2EID.B0;

    // C1RXD bits
    const register unsigned short int C1RXD_15 = 15;
    sbit  C1RXD_15_bit at C1RXD.B15;
    const register unsigned short int C1RXD_14 = 14;
    sbit  C1RXD_14_bit at C1RXD.B14;
    const register unsigned short int C1RXD_13 = 13;
    sbit  C1RXD_13_bit at C1RXD.B13;
    const register unsigned short int C1RXD_12 = 12;
    sbit  C1RXD_12_bit at C1RXD.B12;
    const register unsigned short int C1RXD_11 = 11;
    sbit  C1RXD_11_bit at C1RXD.B11;
    const register unsigned short int C1RXD_10 = 10;
    sbit  C1RXD_10_bit at C1RXD.B10;
    const register unsigned short int C1RXD_9 = 9;
    sbit  C1RXD_9_bit at C1RXD.B9;
    const register unsigned short int C1RXD_8 = 8;
    sbit  C1RXD_8_bit at C1RXD.B8;
    const register unsigned short int C1RXD_7 = 7;
    sbit  C1RXD_7_bit at C1RXD.B7;
    const register unsigned short int C1RXD_6 = 6;
    sbit  C1RXD_6_bit at C1RXD.B6;
    const register unsigned short int C1RXD_5 = 5;
    sbit  C1RXD_5_bit at C1RXD.B5;
    const register unsigned short int C1RXD_4 = 4;
    sbit  C1RXD_4_bit at C1RXD.B4;
    const register unsigned short int C1RXD_3 = 3;
    sbit  C1RXD_3_bit at C1RXD.B3;
    const register unsigned short int C1RXD_2 = 2;
    sbit  C1RXD_2_bit at C1RXD.B2;
    const register unsigned short int C1RXD_1 = 1;
    sbit  C1RXD_1_bit at C1RXD.B1;
    const register unsigned short int C1RXD_0 = 0;
    sbit  C1RXD_0_bit at C1RXD.B0;

    // C1TXD bits
    const register unsigned short int C1TXD_15 = 15;
    sbit  C1TXD_15_bit at C1TXD.B15;
    const register unsigned short int C1TXD_14 = 14;
    sbit  C1TXD_14_bit at C1TXD.B14;
    const register unsigned short int C1TXD_13 = 13;
    sbit  C1TXD_13_bit at C1TXD.B13;
    const register unsigned short int C1TXD_12 = 12;
    sbit  C1TXD_12_bit at C1TXD.B12;
    const register unsigned short int C1TXD_11 = 11;
    sbit  C1TXD_11_bit at C1TXD.B11;
    const register unsigned short int C1TXD_10 = 10;
    sbit  C1TXD_10_bit at C1TXD.B10;
    const register unsigned short int C1TXD_9 = 9;
    sbit  C1TXD_9_bit at C1TXD.B9;
    const register unsigned short int C1TXD_8 = 8;
    sbit  C1TXD_8_bit at C1TXD.B8;
    const register unsigned short int C1TXD_7 = 7;
    sbit  C1TXD_7_bit at C1TXD.B7;
    const register unsigned short int C1TXD_6 = 6;
    sbit  C1TXD_6_bit at C1TXD.B6;
    const register unsigned short int C1TXD_5 = 5;
    sbit  C1TXD_5_bit at C1TXD.B5;
    const register unsigned short int C1TXD_4 = 4;
    sbit  C1TXD_4_bit at C1TXD.B4;
    const register unsigned short int C1TXD_3 = 3;
    sbit  C1TXD_3_bit at C1TXD.B3;
    const register unsigned short int C1TXD_2 = 2;
    sbit  C1TXD_2_bit at C1TXD.B2;
    const register unsigned short int C1TXD_1 = 1;
    sbit  C1TXD_1_bit at C1TXD.B1;
    const register unsigned short int C1TXD_0 = 0;
    sbit  C1TXD_0_bit at C1TXD.B0;

    // C1RXF1SID bits
    sbit  SID10_C1RXF1SID_bit at C1RXF1SID.B15;
    sbit  SID9_C1RXF1SID_bit at C1RXF1SID.B14;
    sbit  SID8_C1RXF1SID_bit at C1RXF1SID.B13;
    sbit  SID7_C1RXF1SID_bit at C1RXF1SID.B12;
    sbit  SID6_C1RXF1SID_bit at C1RXF1SID.B11;
    sbit  SID5_C1RXF1SID_bit at C1RXF1SID.B10;
    sbit  SID4_C1RXF1SID_bit at C1RXF1SID.B9;
    sbit  SID3_C1RXF1SID_bit at C1RXF1SID.B8;
    sbit  SID2_C1RXF1SID_bit at C1RXF1SID.B7;
    sbit  SID1_C1RXF1SID_bit at C1RXF1SID.B6;
    sbit  SID0_C1RXF1SID_bit at C1RXF1SID.B5;
    const register unsigned short int EXIDE = 3;
    sbit  EXIDE_bit at C1RXF1SID.B3;
    sbit  EXIDE_C1RXF1SID_bit at C1RXF1SID.B3;
    sbit  EID17_C1RXF1SID_bit at C1RXF1SID.B1;
    sbit  EID16_C1RXF1SID_bit at C1RXF1SID.B0;

    // C1RXF1EID bits
    sbit  EID15_C1RXF1EID_bit at C1RXF1EID.B15;
    sbit  EID14_C1RXF1EID_bit at C1RXF1EID.B14;
    sbit  EID13_C1RXF1EID_bit at C1RXF1EID.B13;
    sbit  EID12_C1RXF1EID_bit at C1RXF1EID.B12;
    sbit  EID11_C1RXF1EID_bit at C1RXF1EID.B11;
    sbit  EID10_C1RXF1EID_bit at C1RXF1EID.B10;
    sbit  EID9_C1RXF1EID_bit at C1RXF1EID.B9;
    sbit  EID8_C1RXF1EID_bit at C1RXF1EID.B8;
    sbit  EID7_C1RXF1EID_bit at C1RXF1EID.B7;
    sbit  EID6_C1RXF1EID_bit at C1RXF1EID.B6;
    sbit  EID5_C1RXF1EID_bit at C1RXF1EID.B5;
    sbit  EID4_C1RXF1EID_bit at C1RXF1EID.B4;
    sbit  EID3_C1RXF1EID_bit at C1RXF1EID.B3;
    sbit  EID2_C1RXF1EID_bit at C1RXF1EID.B2;
    sbit  EID1_C1RXF1EID_bit at C1RXF1EID.B1;
    sbit  EID0_C1RXF1EID_bit at C1RXF1EID.B0;

    // C1RXF2SID bits
    sbit  SID10_C1RXF2SID_bit at C1RXF2SID.B15;
    sbit  SID9_C1RXF2SID_bit at C1RXF2SID.B14;
    sbit  SID8_C1RXF2SID_bit at C1RXF2SID.B13;
    sbit  SID7_C1RXF2SID_bit at C1RXF2SID.B12;
    sbit  SID6_C1RXF2SID_bit at C1RXF2SID.B11;
    sbit  SID5_C1RXF2SID_bit at C1RXF2SID.B10;
    sbit  SID4_C1RXF2SID_bit at C1RXF2SID.B9;
    sbit  SID3_C1RXF2SID_bit at C1RXF2SID.B8;
    sbit  SID2_C1RXF2SID_bit at C1RXF2SID.B7;
    sbit  SID1_C1RXF2SID_bit at C1RXF2SID.B6;
    sbit  SID0_C1RXF2SID_bit at C1RXF2SID.B5;
    sbit  EXIDE_C1RXF2SID_bit at C1RXF2SID.B3;
    sbit  EID17_C1RXF2SID_bit at C1RXF2SID.B1;
    sbit  EID16_C1RXF2SID_bit at C1RXF2SID.B0;

    // C1RXF2EID bits
    sbit  EID15_C1RXF2EID_bit at C1RXF2EID.B15;
    sbit  EID14_C1RXF2EID_bit at C1RXF2EID.B14;
    sbit  EID13_C1RXF2EID_bit at C1RXF2EID.B13;
    sbit  EID12_C1RXF2EID_bit at C1RXF2EID.B12;
    sbit  EID11_C1RXF2EID_bit at C1RXF2EID.B11;
    sbit  EID10_C1RXF2EID_bit at C1RXF2EID.B10;
    sbit  EID9_C1RXF2EID_bit at C1RXF2EID.B9;
    sbit  EID8_C1RXF2EID_bit at C1RXF2EID.B8;
    sbit  EID7_C1RXF2EID_bit at C1RXF2EID.B7;
    sbit  EID6_C1RXF2EID_bit at C1RXF2EID.B6;
    sbit  EID5_C1RXF2EID_bit at C1RXF2EID.B5;
    sbit  EID4_C1RXF2EID_bit at C1RXF2EID.B4;
    sbit  EID3_C1RXF2EID_bit at C1RXF2EID.B3;
    sbit  EID2_C1RXF2EID_bit at C1RXF2EID.B2;
    sbit  EID1_C1RXF2EID_bit at C1RXF2EID.B1;
    sbit  EID0_C1RXF2EID_bit at C1RXF2EID.B0;

    // C1RXF3SID bits
    sbit  SID10_C1RXF3SID_bit at C1RXF3SID.B15;
    sbit  SID9_C1RXF3SID_bit at C1RXF3SID.B14;
    sbit  SID8_C1RXF3SID_bit at C1RXF3SID.B13;
    sbit  SID7_C1RXF3SID_bit at C1RXF3SID.B12;
    sbit  SID6_C1RXF3SID_bit at C1RXF3SID.B11;
    sbit  SID5_C1RXF3SID_bit at C1RXF3SID.B10;
    sbit  SID4_C1RXF3SID_bit at C1RXF3SID.B9;
    sbit  SID3_C1RXF3SID_bit at C1RXF3SID.B8;
    sbit  SID2_C1RXF3SID_bit at C1RXF3SID.B7;
    sbit  SID1_C1RXF3SID_bit at C1RXF3SID.B6;
    sbit  SID0_C1RXF3SID_bit at C1RXF3SID.B5;
    sbit  EXIDE_C1RXF3SID_bit at C1RXF3SID.B3;
    sbit  EID17_C1RXF3SID_bit at C1RXF3SID.B1;
    sbit  EID16_C1RXF3SID_bit at C1RXF3SID.B0;

    // C1RXF3EID bits
    sbit  EID15_C1RXF3EID_bit at C1RXF3EID.B15;
    sbit  EID14_C1RXF3EID_bit at C1RXF3EID.B14;
    sbit  EID13_C1RXF3EID_bit at C1RXF3EID.B13;
    sbit  EID12_C1RXF3EID_bit at C1RXF3EID.B12;
    sbit  EID11_C1RXF3EID_bit at C1RXF3EID.B11;
    sbit  EID10_C1RXF3EID_bit at C1RXF3EID.B10;
    sbit  EID9_C1RXF3EID_bit at C1RXF3EID.B9;
    sbit  EID8_C1RXF3EID_bit at C1RXF3EID.B8;
    sbit  EID7_C1RXF3EID_bit at C1RXF3EID.B7;
    sbit  EID6_C1RXF3EID_bit at C1RXF3EID.B6;
    sbit  EID5_C1RXF3EID_bit at C1RXF3EID.B5;
    sbit  EID4_C1RXF3EID_bit at C1RXF3EID.B4;
    sbit  EID3_C1RXF3EID_bit at C1RXF3EID.B3;
    sbit  EID2_C1RXF3EID_bit at C1RXF3EID.B2;
    sbit  EID1_C1RXF3EID_bit at C1RXF3EID.B1;
    sbit  EID0_C1RXF3EID_bit at C1RXF3EID.B0;

    // C1RXF4SID bits
    sbit  SID10_C1RXF4SID_bit at C1RXF4SID.B15;
    sbit  SID9_C1RXF4SID_bit at C1RXF4SID.B14;
    sbit  SID8_C1RXF4SID_bit at C1RXF4SID.B13;
    sbit  SID7_C1RXF4SID_bit at C1RXF4SID.B12;
    sbit  SID6_C1RXF4SID_bit at C1RXF4SID.B11;
    sbit  SID5_C1RXF4SID_bit at C1RXF4SID.B10;
    sbit  SID4_C1RXF4SID_bit at C1RXF4SID.B9;
    sbit  SID3_C1RXF4SID_bit at C1RXF4SID.B8;
    sbit  SID2_C1RXF4SID_bit at C1RXF4SID.B7;
    sbit  SID1_C1RXF4SID_bit at C1RXF4SID.B6;
    sbit  SID0_C1RXF4SID_bit at C1RXF4SID.B5;
    sbit  EXIDE_C1RXF4SID_bit at C1RXF4SID.B3;
    sbit  EID17_C1RXF4SID_bit at C1RXF4SID.B1;
    sbit  EID16_C1RXF4SID_bit at C1RXF4SID.B0;

    // C1RXF4EID bits
    sbit  EID15_C1RXF4EID_bit at C1RXF4EID.B15;
    sbit  EID14_C1RXF4EID_bit at C1RXF4EID.B14;
    sbit  EID13_C1RXF4EID_bit at C1RXF4EID.B13;
    sbit  EID12_C1RXF4EID_bit at C1RXF4EID.B12;
    sbit  EID11_C1RXF4EID_bit at C1RXF4EID.B11;
    sbit  EID10_C1RXF4EID_bit at C1RXF4EID.B10;
    sbit  EID9_C1RXF4EID_bit at C1RXF4EID.B9;
    sbit  EID8_C1RXF4EID_bit at C1RXF4EID.B8;
    sbit  EID7_C1RXF4EID_bit at C1RXF4EID.B7;
    sbit  EID6_C1RXF4EID_bit at C1RXF4EID.B6;
    sbit  EID5_C1RXF4EID_bit at C1RXF4EID.B5;
    sbit  EID4_C1RXF4EID_bit at C1RXF4EID.B4;
    sbit  EID3_C1RXF4EID_bit at C1RXF4EID.B3;
    sbit  EID2_C1RXF4EID_bit at C1RXF4EID.B2;
    sbit  EID1_C1RXF4EID_bit at C1RXF4EID.B1;
    sbit  EID0_C1RXF4EID_bit at C1RXF4EID.B0;

    // C1RXF5SID bits
    sbit  SID10_C1RXF5SID_bit at C1RXF5SID.B15;
    sbit  SID9_C1RXF5SID_bit at C1RXF5SID.B14;
    sbit  SID8_C1RXF5SID_bit at C1RXF5SID.B13;
    sbit  SID7_C1RXF5SID_bit at C1RXF5SID.B12;
    sbit  SID6_C1RXF5SID_bit at C1RXF5SID.B11;
    sbit  SID5_C1RXF5SID_bit at C1RXF5SID.B10;
    sbit  SID4_C1RXF5SID_bit at C1RXF5SID.B9;
    sbit  SID3_C1RXF5SID_bit at C1RXF5SID.B8;
    sbit  SID2_C1RXF5SID_bit at C1RXF5SID.B7;
    sbit  SID1_C1RXF5SID_bit at C1RXF5SID.B6;
    sbit  SID0_C1RXF5SID_bit at C1RXF5SID.B5;
    sbit  EXIDE_C1RXF5SID_bit at C1RXF5SID.B3;
    sbit  EID17_C1RXF5SID_bit at C1RXF5SID.B1;
    sbit  EID16_C1RXF5SID_bit at C1RXF5SID.B0;

    // C1RXF5EID bits
    sbit  EID15_C1RXF5EID_bit at C1RXF5EID.B15;
    sbit  EID14_C1RXF5EID_bit at C1RXF5EID.B14;
    sbit  EID13_C1RXF5EID_bit at C1RXF5EID.B13;
    sbit  EID12_C1RXF5EID_bit at C1RXF5EID.B12;
    sbit  EID11_C1RXF5EID_bit at C1RXF5EID.B11;
    sbit  EID10_C1RXF5EID_bit at C1RXF5EID.B10;
    sbit  EID9_C1RXF5EID_bit at C1RXF5EID.B9;
    sbit  EID8_C1RXF5EID_bit at C1RXF5EID.B8;
    sbit  EID7_C1RXF5EID_bit at C1RXF5EID.B7;
    sbit  EID6_C1RXF5EID_bit at C1RXF5EID.B6;
    sbit  EID5_C1RXF5EID_bit at C1RXF5EID.B5;
    sbit  EID4_C1RXF5EID_bit at C1RXF5EID.B4;
    sbit  EID3_C1RXF5EID_bit at C1RXF5EID.B3;
    sbit  EID2_C1RXF5EID_bit at C1RXF5EID.B2;
    sbit  EID1_C1RXF5EID_bit at C1RXF5EID.B1;
    sbit  EID0_C1RXF5EID_bit at C1RXF5EID.B0;

    // C1RXF6SID bits
    sbit  SID10_C1RXF6SID_bit at C1RXF6SID.B15;
    sbit  SID9_C1RXF6SID_bit at C1RXF6SID.B14;
    sbit  SID8_C1RXF6SID_bit at C1RXF6SID.B13;
    sbit  SID7_C1RXF6SID_bit at C1RXF6SID.B12;
    sbit  SID6_C1RXF6SID_bit at C1RXF6SID.B11;
    sbit  SID5_C1RXF6SID_bit at C1RXF6SID.B10;
    sbit  SID4_C1RXF6SID_bit at C1RXF6SID.B9;
    sbit  SID3_C1RXF6SID_bit at C1RXF6SID.B8;
    sbit  SID2_C1RXF6SID_bit at C1RXF6SID.B7;
    sbit  SID1_C1RXF6SID_bit at C1RXF6SID.B6;
    sbit  SID0_C1RXF6SID_bit at C1RXF6SID.B5;
    sbit  EXIDE_C1RXF6SID_bit at C1RXF6SID.B3;
    sbit  EID17_C1RXF6SID_bit at C1RXF6SID.B1;
    sbit  EID16_C1RXF6SID_bit at C1RXF6SID.B0;

    // C1RXF6EID bits
    sbit  EID15_C1RXF6EID_bit at C1RXF6EID.B15;
    sbit  EID14_C1RXF6EID_bit at C1RXF6EID.B14;
    sbit  EID13_C1RXF6EID_bit at C1RXF6EID.B13;
    sbit  EID12_C1RXF6EID_bit at C1RXF6EID.B12;
    sbit  EID11_C1RXF6EID_bit at C1RXF6EID.B11;
    sbit  EID10_C1RXF6EID_bit at C1RXF6EID.B10;
    sbit  EID9_C1RXF6EID_bit at C1RXF6EID.B9;
    sbit  EID8_C1RXF6EID_bit at C1RXF6EID.B8;
    sbit  EID7_C1RXF6EID_bit at C1RXF6EID.B7;
    sbit  EID6_C1RXF6EID_bit at C1RXF6EID.B6;
    sbit  EID5_C1RXF6EID_bit at C1RXF6EID.B5;
    sbit  EID4_C1RXF6EID_bit at C1RXF6EID.B4;
    sbit  EID3_C1RXF6EID_bit at C1RXF6EID.B3;
    sbit  EID2_C1RXF6EID_bit at C1RXF6EID.B2;
    sbit  EID1_C1RXF6EID_bit at C1RXF6EID.B1;
    sbit  EID0_C1RXF6EID_bit at C1RXF6EID.B0;

    // C1RXF7SID bits
    sbit  SID10_C1RXF7SID_bit at C1RXF7SID.B15;
    sbit  SID9_C1RXF7SID_bit at C1RXF7SID.B14;
    sbit  SID8_C1RXF7SID_bit at C1RXF7SID.B13;
    sbit  SID7_C1RXF7SID_bit at C1RXF7SID.B12;
    sbit  SID6_C1RXF7SID_bit at C1RXF7SID.B11;
    sbit  SID5_C1RXF7SID_bit at C1RXF7SID.B10;
    sbit  SID4_C1RXF7SID_bit at C1RXF7SID.B9;
    sbit  SID3_C1RXF7SID_bit at C1RXF7SID.B8;
    sbit  SID2_C1RXF7SID_bit at C1RXF7SID.B7;
    sbit  SID1_C1RXF7SID_bit at C1RXF7SID.B6;
    sbit  SID0_C1RXF7SID_bit at C1RXF7SID.B5;
    sbit  EXIDE_C1RXF7SID_bit at C1RXF7SID.B3;
    sbit  EID17_C1RXF7SID_bit at C1RXF7SID.B1;
    sbit  EID16_C1RXF7SID_bit at C1RXF7SID.B0;

    // C1RXF7EID bits
    sbit  EID15_C1RXF7EID_bit at C1RXF7EID.B15;
    sbit  EID14_C1RXF7EID_bit at C1RXF7EID.B14;
    sbit  EID13_C1RXF7EID_bit at C1RXF7EID.B13;
    sbit  EID12_C1RXF7EID_bit at C1RXF7EID.B12;
    sbit  EID11_C1RXF7EID_bit at C1RXF7EID.B11;
    sbit  EID10_C1RXF7EID_bit at C1RXF7EID.B10;
    sbit  EID9_C1RXF7EID_bit at C1RXF7EID.B9;
    sbit  EID8_C1RXF7EID_bit at C1RXF7EID.B8;
    sbit  EID7_C1RXF7EID_bit at C1RXF7EID.B7;
    sbit  EID6_C1RXF7EID_bit at C1RXF7EID.B6;
    sbit  EID5_C1RXF7EID_bit at C1RXF7EID.B5;
    sbit  EID4_C1RXF7EID_bit at C1RXF7EID.B4;
    sbit  EID3_C1RXF7EID_bit at C1RXF7EID.B3;
    sbit  EID2_C1RXF7EID_bit at C1RXF7EID.B2;
    sbit  EID1_C1RXF7EID_bit at C1RXF7EID.B1;
    sbit  EID0_C1RXF7EID_bit at C1RXF7EID.B0;

    // C1RXF8SID bits
    sbit  SID10_C1RXF8SID_bit at C1RXF8SID.B15;
    sbit  SID9_C1RXF8SID_bit at C1RXF8SID.B14;
    sbit  SID8_C1RXF8SID_bit at C1RXF8SID.B13;
    sbit  SID7_C1RXF8SID_bit at C1RXF8SID.B12;
    sbit  SID6_C1RXF8SID_bit at C1RXF8SID.B11;
    sbit  SID5_C1RXF8SID_bit at C1RXF8SID.B10;
    sbit  SID4_C1RXF8SID_bit at C1RXF8SID.B9;
    sbit  SID3_C1RXF8SID_bit at C1RXF8SID.B8;
    sbit  SID2_C1RXF8SID_bit at C1RXF8SID.B7;
    sbit  SID1_C1RXF8SID_bit at C1RXF8SID.B6;
    sbit  SID0_C1RXF8SID_bit at C1RXF8SID.B5;
    sbit  EXIDE_C1RXF8SID_bit at C1RXF8SID.B3;
    sbit  EID17_C1RXF8SID_bit at C1RXF8SID.B1;
    sbit  EID16_C1RXF8SID_bit at C1RXF8SID.B0;

    // C1RXF8EID bits
    sbit  EID15_C1RXF8EID_bit at C1RXF8EID.B15;
    sbit  EID14_C1RXF8EID_bit at C1RXF8EID.B14;
    sbit  EID13_C1RXF8EID_bit at C1RXF8EID.B13;
    sbit  EID12_C1RXF8EID_bit at C1RXF8EID.B12;
    sbit  EID11_C1RXF8EID_bit at C1RXF8EID.B11;
    sbit  EID10_C1RXF8EID_bit at C1RXF8EID.B10;
    sbit  EID9_C1RXF8EID_bit at C1RXF8EID.B9;
    sbit  EID8_C1RXF8EID_bit at C1RXF8EID.B8;
    sbit  EID7_C1RXF8EID_bit at C1RXF8EID.B7;
    sbit  EID6_C1RXF8EID_bit at C1RXF8EID.B6;
    sbit  EID5_C1RXF8EID_bit at C1RXF8EID.B5;
    sbit  EID4_C1RXF8EID_bit at C1RXF8EID.B4;
    sbit  EID3_C1RXF8EID_bit at C1RXF8EID.B3;
    sbit  EID2_C1RXF8EID_bit at C1RXF8EID.B2;
    sbit  EID1_C1RXF8EID_bit at C1RXF8EID.B1;
    sbit  EID0_C1RXF8EID_bit at C1RXF8EID.B0;

    // C1RXF9SID bits
    sbit  SID10_C1RXF9SID_bit at C1RXF9SID.B15;
    sbit  SID9_C1RXF9SID_bit at C1RXF9SID.B14;
    sbit  SID8_C1RXF9SID_bit at C1RXF9SID.B13;
    sbit  SID7_C1RXF9SID_bit at C1RXF9SID.B12;
    sbit  SID6_C1RXF9SID_bit at C1RXF9SID.B11;
    sbit  SID5_C1RXF9SID_bit at C1RXF9SID.B10;
    sbit  SID4_C1RXF9SID_bit at C1RXF9SID.B9;
    sbit  SID3_C1RXF9SID_bit at C1RXF9SID.B8;
    sbit  SID2_C1RXF9SID_bit at C1RXF9SID.B7;
    sbit  SID1_C1RXF9SID_bit at C1RXF9SID.B6;
    sbit  SID0_C1RXF9SID_bit at C1RXF9SID.B5;
    sbit  EXIDE_C1RXF9SID_bit at C1RXF9SID.B3;
    sbit  EID17_C1RXF9SID_bit at C1RXF9SID.B1;
    sbit  EID16_C1RXF9SID_bit at C1RXF9SID.B0;

    // C1RXF9EID bits
    sbit  EID15_C1RXF9EID_bit at C1RXF9EID.B15;
    sbit  EID14_C1RXF9EID_bit at C1RXF9EID.B14;
    sbit  EID13_C1RXF9EID_bit at C1RXF9EID.B13;
    sbit  EID12_C1RXF9EID_bit at C1RXF9EID.B12;
    sbit  EID11_C1RXF9EID_bit at C1RXF9EID.B11;
    sbit  EID10_C1RXF9EID_bit at C1RXF9EID.B10;
    sbit  EID9_C1RXF9EID_bit at C1RXF9EID.B9;
    sbit  EID8_C1RXF9EID_bit at C1RXF9EID.B8;
    sbit  EID7_C1RXF9EID_bit at C1RXF9EID.B7;
    sbit  EID6_C1RXF9EID_bit at C1RXF9EID.B6;
    sbit  EID5_C1RXF9EID_bit at C1RXF9EID.B5;
    sbit  EID4_C1RXF9EID_bit at C1RXF9EID.B4;
    sbit  EID3_C1RXF9EID_bit at C1RXF9EID.B3;
    sbit  EID2_C1RXF9EID_bit at C1RXF9EID.B2;
    sbit  EID1_C1RXF9EID_bit at C1RXF9EID.B1;
    sbit  EID0_C1RXF9EID_bit at C1RXF9EID.B0;

    // C1RXF10SID bits
    sbit  SID10_C1RXF10SID_bit at C1RXF10SID.B15;
    sbit  SID9_C1RXF10SID_bit at C1RXF10SID.B14;
    sbit  SID8_C1RXF10SID_bit at C1RXF10SID.B13;
    sbit  SID7_C1RXF10SID_bit at C1RXF10SID.B12;
    sbit  SID6_C1RXF10SID_bit at C1RXF10SID.B11;
    sbit  SID5_C1RXF10SID_bit at C1RXF10SID.B10;
    sbit  SID4_C1RXF10SID_bit at C1RXF10SID.B9;
    sbit  SID3_C1RXF10SID_bit at C1RXF10SID.B8;
    sbit  SID2_C1RXF10SID_bit at C1RXF10SID.B7;
    sbit  SID1_C1RXF10SID_bit at C1RXF10SID.B6;
    sbit  SID0_C1RXF10SID_bit at C1RXF10SID.B5;
    sbit  EXIDE_C1RXF10SID_bit at C1RXF10SID.B3;
    sbit  EID17_C1RXF10SID_bit at C1RXF10SID.B1;
    sbit  EID16_C1RXF10SID_bit at C1RXF10SID.B0;

    // C1RXF10EID bits
    sbit  EID15_C1RXF10EID_bit at C1RXF10EID.B15;
    sbit  EID14_C1RXF10EID_bit at C1RXF10EID.B14;
    sbit  EID13_C1RXF10EID_bit at C1RXF10EID.B13;
    sbit  EID12_C1RXF10EID_bit at C1RXF10EID.B12;
    sbit  EID11_C1RXF10EID_bit at C1RXF10EID.B11;
    sbit  EID10_C1RXF10EID_bit at C1RXF10EID.B10;
    sbit  EID9_C1RXF10EID_bit at C1RXF10EID.B9;
    sbit  EID8_C1RXF10EID_bit at C1RXF10EID.B8;
    sbit  EID7_C1RXF10EID_bit at C1RXF10EID.B7;
    sbit  EID6_C1RXF10EID_bit at C1RXF10EID.B6;
    sbit  EID5_C1RXF10EID_bit at C1RXF10EID.B5;
    sbit  EID4_C1RXF10EID_bit at C1RXF10EID.B4;
    sbit  EID3_C1RXF10EID_bit at C1RXF10EID.B3;
    sbit  EID2_C1RXF10EID_bit at C1RXF10EID.B2;
    sbit  EID1_C1RXF10EID_bit at C1RXF10EID.B1;
    sbit  EID0_C1RXF10EID_bit at C1RXF10EID.B0;

    // C1RXF11SID bits
    sbit  SID10_C1RXF11SID_bit at C1RXF11SID.B15;
    sbit  SID9_C1RXF11SID_bit at C1RXF11SID.B14;
    sbit  SID8_C1RXF11SID_bit at C1RXF11SID.B13;
    sbit  SID7_C1RXF11SID_bit at C1RXF11SID.B12;
    sbit  SID6_C1RXF11SID_bit at C1RXF11SID.B11;
    sbit  SID5_C1RXF11SID_bit at C1RXF11SID.B10;
    sbit  SID4_C1RXF11SID_bit at C1RXF11SID.B9;
    sbit  SID3_C1RXF11SID_bit at C1RXF11SID.B8;
    sbit  SID2_C1RXF11SID_bit at C1RXF11SID.B7;
    sbit  SID1_C1RXF11SID_bit at C1RXF11SID.B6;
    sbit  SID0_C1RXF11SID_bit at C1RXF11SID.B5;
    sbit  EXIDE_C1RXF11SID_bit at C1RXF11SID.B3;
    sbit  EID17_C1RXF11SID_bit at C1RXF11SID.B1;
    sbit  EID16_C1RXF11SID_bit at C1RXF11SID.B0;

    // C1RXF11EID bits
    sbit  EID15_C1RXF11EID_bit at C1RXF11EID.B15;
    sbit  EID14_C1RXF11EID_bit at C1RXF11EID.B14;
    sbit  EID13_C1RXF11EID_bit at C1RXF11EID.B13;
    sbit  EID12_C1RXF11EID_bit at C1RXF11EID.B12;
    sbit  EID11_C1RXF11EID_bit at C1RXF11EID.B11;
    sbit  EID10_C1RXF11EID_bit at C1RXF11EID.B10;
    sbit  EID9_C1RXF11EID_bit at C1RXF11EID.B9;
    sbit  EID8_C1RXF11EID_bit at C1RXF11EID.B8;
    sbit  EID7_C1RXF11EID_bit at C1RXF11EID.B7;
    sbit  EID6_C1RXF11EID_bit at C1RXF11EID.B6;
    sbit  EID5_C1RXF11EID_bit at C1RXF11EID.B5;
    sbit  EID4_C1RXF11EID_bit at C1RXF11EID.B4;
    sbit  EID3_C1RXF11EID_bit at C1RXF11EID.B3;
    sbit  EID2_C1RXF11EID_bit at C1RXF11EID.B2;
    sbit  EID1_C1RXF11EID_bit at C1RXF11EID.B1;
    sbit  EID0_C1RXF11EID_bit at C1RXF11EID.B0;

    // C1RXF12SID bits
    sbit  SID10_C1RXF12SID_bit at C1RXF12SID.B15;
    sbit  SID9_C1RXF12SID_bit at C1RXF12SID.B14;
    sbit  SID8_C1RXF12SID_bit at C1RXF12SID.B13;
    sbit  SID7_C1RXF12SID_bit at C1RXF12SID.B12;
    sbit  SID6_C1RXF12SID_bit at C1RXF12SID.B11;
    sbit  SID5_C1RXF12SID_bit at C1RXF12SID.B10;
    sbit  SID4_C1RXF12SID_bit at C1RXF12SID.B9;
    sbit  SID3_C1RXF12SID_bit at C1RXF12SID.B8;
    sbit  SID2_C1RXF12SID_bit at C1RXF12SID.B7;
    sbit  SID1_C1RXF12SID_bit at C1RXF12SID.B6;
    sbit  SID0_C1RXF12SID_bit at C1RXF12SID.B5;
    sbit  EXIDE_C1RXF12SID_bit at C1RXF12SID.B3;
    sbit  EID17_C1RXF12SID_bit at C1RXF12SID.B1;
    sbit  EID16_C1RXF12SID_bit at C1RXF12SID.B0;

    // C1RXF12EID bits
    sbit  EID15_C1RXF12EID_bit at C1RXF12EID.B15;
    sbit  EID14_C1RXF12EID_bit at C1RXF12EID.B14;
    sbit  EID13_C1RXF12EID_bit at C1RXF12EID.B13;
    sbit  EID12_C1RXF12EID_bit at C1RXF12EID.B12;
    sbit  EID11_C1RXF12EID_bit at C1RXF12EID.B11;
    sbit  EID10_C1RXF12EID_bit at C1RXF12EID.B10;
    sbit  EID9_C1RXF12EID_bit at C1RXF12EID.B9;
    sbit  EID8_C1RXF12EID_bit at C1RXF12EID.B8;
    sbit  EID7_C1RXF12EID_bit at C1RXF12EID.B7;
    sbit  EID6_C1RXF12EID_bit at C1RXF12EID.B6;
    sbit  EID5_C1RXF12EID_bit at C1RXF12EID.B5;
    sbit  EID4_C1RXF12EID_bit at C1RXF12EID.B4;
    sbit  EID3_C1RXF12EID_bit at C1RXF12EID.B3;
    sbit  EID2_C1RXF12EID_bit at C1RXF12EID.B2;
    sbit  EID1_C1RXF12EID_bit at C1RXF12EID.B1;
    sbit  EID0_C1RXF12EID_bit at C1RXF12EID.B0;

    // C1RXF13SID bits
    sbit  SID10_C1RXF13SID_bit at C1RXF13SID.B15;
    sbit  SID9_C1RXF13SID_bit at C1RXF13SID.B14;
    sbit  SID8_C1RXF13SID_bit at C1RXF13SID.B13;
    sbit  SID7_C1RXF13SID_bit at C1RXF13SID.B12;
    sbit  SID6_C1RXF13SID_bit at C1RXF13SID.B11;
    sbit  SID5_C1RXF13SID_bit at C1RXF13SID.B10;
    sbit  SID4_C1RXF13SID_bit at C1RXF13SID.B9;
    sbit  SID3_C1RXF13SID_bit at C1RXF13SID.B8;
    sbit  SID2_C1RXF13SID_bit at C1RXF13SID.B7;
    sbit  SID1_C1RXF13SID_bit at C1RXF13SID.B6;
    sbit  SID0_C1RXF13SID_bit at C1RXF13SID.B5;
    sbit  EXIDE_C1RXF13SID_bit at C1RXF13SID.B3;
    sbit  EID17_C1RXF13SID_bit at C1RXF13SID.B1;
    sbit  EID16_C1RXF13SID_bit at C1RXF13SID.B0;

    // C1RXF13EID bits
    sbit  EID15_C1RXF13EID_bit at C1RXF13EID.B15;
    sbit  EID14_C1RXF13EID_bit at C1RXF13EID.B14;
    sbit  EID13_C1RXF13EID_bit at C1RXF13EID.B13;
    sbit  EID12_C1RXF13EID_bit at C1RXF13EID.B12;
    sbit  EID11_C1RXF13EID_bit at C1RXF13EID.B11;
    sbit  EID10_C1RXF13EID_bit at C1RXF13EID.B10;
    sbit  EID9_C1RXF13EID_bit at C1RXF13EID.B9;
    sbit  EID8_C1RXF13EID_bit at C1RXF13EID.B8;
    sbit  EID7_C1RXF13EID_bit at C1RXF13EID.B7;
    sbit  EID6_C1RXF13EID_bit at C1RXF13EID.B6;
    sbit  EID5_C1RXF13EID_bit at C1RXF13EID.B5;
    sbit  EID4_C1RXF13EID_bit at C1RXF13EID.B4;
    sbit  EID3_C1RXF13EID_bit at C1RXF13EID.B3;
    sbit  EID2_C1RXF13EID_bit at C1RXF13EID.B2;
    sbit  EID1_C1RXF13EID_bit at C1RXF13EID.B1;
    sbit  EID0_C1RXF13EID_bit at C1RXF13EID.B0;

    // C1RXF14SID bits
    sbit  SID10_C1RXF14SID_bit at C1RXF14SID.B15;
    sbit  SID9_C1RXF14SID_bit at C1RXF14SID.B14;
    sbit  SID8_C1RXF14SID_bit at C1RXF14SID.B13;
    sbit  SID7_C1RXF14SID_bit at C1RXF14SID.B12;
    sbit  SID6_C1RXF14SID_bit at C1RXF14SID.B11;
    sbit  SID5_C1RXF14SID_bit at C1RXF14SID.B10;
    sbit  SID4_C1RXF14SID_bit at C1RXF14SID.B9;
    sbit  SID3_C1RXF14SID_bit at C1RXF14SID.B8;
    sbit  SID2_C1RXF14SID_bit at C1RXF14SID.B7;
    sbit  SID1_C1RXF14SID_bit at C1RXF14SID.B6;
    sbit  SID0_C1RXF14SID_bit at C1RXF14SID.B5;
    sbit  EXIDE_C1RXF14SID_bit at C1RXF14SID.B3;
    sbit  EID17_C1RXF14SID_bit at C1RXF14SID.B1;
    sbit  EID16_C1RXF14SID_bit at C1RXF14SID.B0;

    // C1RXF14EID bits
    sbit  EID15_C1RXF14EID_bit at C1RXF14EID.B15;
    sbit  EID14_C1RXF14EID_bit at C1RXF14EID.B14;
    sbit  EID13_C1RXF14EID_bit at C1RXF14EID.B13;
    sbit  EID12_C1RXF14EID_bit at C1RXF14EID.B12;
    sbit  EID11_C1RXF14EID_bit at C1RXF14EID.B11;
    sbit  EID10_C1RXF14EID_bit at C1RXF14EID.B10;
    sbit  EID9_C1RXF14EID_bit at C1RXF14EID.B9;
    sbit  EID8_C1RXF14EID_bit at C1RXF14EID.B8;
    sbit  EID7_C1RXF14EID_bit at C1RXF14EID.B7;
    sbit  EID6_C1RXF14EID_bit at C1RXF14EID.B6;
    sbit  EID5_C1RXF14EID_bit at C1RXF14EID.B5;
    sbit  EID4_C1RXF14EID_bit at C1RXF14EID.B4;
    sbit  EID3_C1RXF14EID_bit at C1RXF14EID.B3;
    sbit  EID2_C1RXF14EID_bit at C1RXF14EID.B2;
    sbit  EID1_C1RXF14EID_bit at C1RXF14EID.B1;
    sbit  EID0_C1RXF14EID_bit at C1RXF14EID.B0;

    // C1RXF15SID bits
    sbit  SID10_C1RXF15SID_bit at C1RXF15SID.B15;
    sbit  SID9_C1RXF15SID_bit at C1RXF15SID.B14;
    sbit  SID8_C1RXF15SID_bit at C1RXF15SID.B13;
    sbit  SID7_C1RXF15SID_bit at C1RXF15SID.B12;
    sbit  SID6_C1RXF15SID_bit at C1RXF15SID.B11;
    sbit  SID5_C1RXF15SID_bit at C1RXF15SID.B10;
    sbit  SID4_C1RXF15SID_bit at C1RXF15SID.B9;
    sbit  SID3_C1RXF15SID_bit at C1RXF15SID.B8;
    sbit  SID2_C1RXF15SID_bit at C1RXF15SID.B7;
    sbit  SID1_C1RXF15SID_bit at C1RXF15SID.B6;
    sbit  SID0_C1RXF15SID_bit at C1RXF15SID.B5;
    sbit  EXIDE_C1RXF15SID_bit at C1RXF15SID.B3;
    sbit  EID17_C1RXF15SID_bit at C1RXF15SID.B1;
    sbit  EID16_C1RXF15SID_bit at C1RXF15SID.B0;

    // C1RXF15EID bits
    sbit  EID15_C1RXF15EID_bit at C1RXF15EID.B15;
    sbit  EID14_C1RXF15EID_bit at C1RXF15EID.B14;
    sbit  EID13_C1RXF15EID_bit at C1RXF15EID.B13;
    sbit  EID12_C1RXF15EID_bit at C1RXF15EID.B12;
    sbit  EID11_C1RXF15EID_bit at C1RXF15EID.B11;
    sbit  EID10_C1RXF15EID_bit at C1RXF15EID.B10;
    sbit  EID9_C1RXF15EID_bit at C1RXF15EID.B9;
    sbit  EID8_C1RXF15EID_bit at C1RXF15EID.B8;
    sbit  EID7_C1RXF15EID_bit at C1RXF15EID.B7;
    sbit  EID6_C1RXF15EID_bit at C1RXF15EID.B6;
    sbit  EID5_C1RXF15EID_bit at C1RXF15EID.B5;
    sbit  EID4_C1RXF15EID_bit at C1RXF15EID.B4;
    sbit  EID3_C1RXF15EID_bit at C1RXF15EID.B3;
    sbit  EID2_C1RXF15EID_bit at C1RXF15EID.B2;
    sbit  EID1_C1RXF15EID_bit at C1RXF15EID.B1;
    sbit  EID0_C1RXF15EID_bit at C1RXF15EID.B0;

    // U1OTGIR bits
    const register unsigned short int IDIF = 7;
    sbit  IDIF_bit at U1OTGIR.B7;
    const register unsigned short int T1MSECIF = 6;
    sbit  T1MSECIF_bit at U1OTGIR.B6;
    const register unsigned short int LSTATEIF = 5;
    sbit  LSTATEIF_bit at U1OTGIR.B5;
    const register unsigned short int ACTVIF = 4;
    sbit  ACTVIF_bit at U1OTGIR.B4;
    const register unsigned short int SESVDIF = 3;
    sbit  SESVDIF_bit at U1OTGIR.B3;
    const register unsigned short int SESENDIF = 2;
    sbit  SESENDIF_bit at U1OTGIR.B2;
    const register unsigned short int VBUSVDIF = 0;
    sbit  VBUSVDIF_bit at U1OTGIR.B0;

    // U1OTGIE bits
    const register unsigned short int IDIE = 7;
    sbit  IDIE_bit at U1OTGIE.B7;
    const register unsigned short int T1MSECIE = 6;
    sbit  T1MSECIE_bit at U1OTGIE.B6;
    const register unsigned short int LSTATEIE = 5;
    sbit  LSTATEIE_bit at U1OTGIE.B5;
    const register unsigned short int ACTVIE = 4;
    sbit  ACTVIE_bit at U1OTGIE.B4;
    const register unsigned short int SESVDIE = 3;
    sbit  SESVDIE_bit at U1OTGIE.B3;
    const register unsigned short int SESENDIE = 2;
    sbit  SESENDIE_bit at U1OTGIE.B2;
    const register unsigned short int VBUSVDIE = 0;
    sbit  VBUSVDIE_bit at U1OTGIE.B0;

    // U1OTGSTAT bits
    const register unsigned short int ID = 7;
    sbit  ID_bit at U1OTGSTAT.B7;
    const register unsigned short int LSTATE = 5;
    sbit  LSTATE_bit at U1OTGSTAT.B5;
    const register unsigned short int SESVD = 3;
    sbit  SESVD_bit at U1OTGSTAT.B3;
    const register unsigned short int SESEND = 2;
    sbit  SESEND_bit at U1OTGSTAT.B2;
    const register unsigned short int VBUSVD = 0;
    sbit  VBUSVD_bit at U1OTGSTAT.B0;

    // U1OTGCON bits
    const register unsigned short int DPPULUP = 7;
    sbit  DPPULUP_bit at U1OTGCON.B7;
    const register unsigned short int DMPULUP = 6;
    sbit  DMPULUP_bit at U1OTGCON.B6;
    const register unsigned short int DPPULDWN = 5;
    sbit  DPPULDWN_bit at U1OTGCON.B5;
    const register unsigned short int DMPULDWN = 4;
    sbit  DMPULDWN_bit at U1OTGCON.B4;
    const register unsigned short int VBUSON = 3;
    sbit  VBUSON_bit at U1OTGCON.B3;
    const register unsigned short int OTGEN = 2;
    sbit  OTGEN_bit at U1OTGCON.B2;
    const register unsigned short int VBUSCHG = 1;
    sbit  VBUSCHG_bit at U1OTGCON.B1;
    const register unsigned short int VBUSDIS = 0;
    sbit  VBUSDIS_bit at U1OTGCON.B0;

    // U1PWRC bits
    const register unsigned short int UACTPND = 7;
    sbit  UACTPND_bit at U1PWRC.B7;
    const register unsigned short int USLPGRD = 4;
    sbit  USLPGRD_bit at U1PWRC.B4;
    const register unsigned short int USUSPND = 1;
    const register unsigned short int USUSPEND = 1;
    sbit  USUSPEND_bit at U1PWRC.B1;
    sbit  USUSPND_bit at U1PWRC.B1;
    const register unsigned short int USBPWR = 0;
    sbit  USBPWR_bit at U1PWRC.B0;

    // U1IR bits
    const register unsigned short int STALLIF = 7;
    sbit  STALLIF_bit at U1IR.B7;
    const register unsigned short int RESUMEIF = 5;
    sbit  RESUMEIF_bit at U1IR.B5;
    const register unsigned short int IDLEIF = 4;
    sbit  IDLEIF_bit at U1IR.B4;
    const register unsigned short int TRNIF = 3;
    sbit  TRNIF_bit at U1IR.B3;
    const register unsigned short int SOFIF = 2;
    sbit  SOFIF_bit at U1IR.B2;
    const register unsigned short int UERRIF = 1;
    sbit  UERRIF_bit at U1IR.B1;
    const register unsigned short int URSTIF = 0;
    sbit  URSTIF_bit at U1IR.B0;

    // U1IE bits
    const register unsigned short int STALLIE = 7;
    sbit  STALLIE_bit at U1IE.B7;
    const register unsigned short int RESUMEIE = 5;
    sbit  RESUMEIE_bit at U1IE.B5;
    const register unsigned short int IDLEIE = 4;
    sbit  IDLEIE_bit at U1IE.B4;
    const register unsigned short int TRNIE = 3;
    sbit  TRNIE_bit at U1IE.B3;
    const register unsigned short int SOFIE = 2;
    sbit  SOFIE_bit at U1IE.B2;
    const register unsigned short int UERRIE = 1;
    sbit  UERRIE_bit at U1IE.B1;
    const register unsigned short int URSTIE = 0;
    sbit  URSTIE_bit at U1IE.B0;

    // U1EIR bits
    const register unsigned short int BTSEF = 7;
    sbit  BTSEF_bit at U1EIR.B7;
    const register unsigned short int BUSACCEF = 6;
    sbit  BUSACCEF_bit at U1EIR.B6;
    const register unsigned short int DMAEF = 5;
    sbit  DMAEF_bit at U1EIR.B5;
    const register unsigned short int BTOEF = 4;
    sbit  BTOEF_bit at U1EIR.B4;
    const register unsigned short int DFN8EF = 3;
    sbit  DFN8EF_bit at U1EIR.B3;
    const register unsigned short int CRC16EF = 2;
    sbit  CRC16EF_bit at U1EIR.B2;
    const register unsigned short int CRC5EF = 1;
    sbit  CRC5EF_bit at U1EIR.B1;
    const register unsigned short int PIDEF = 0;
    sbit  PIDEF_bit at U1EIR.B0;

    // U1EIE bits
    const register unsigned short int BTSEE = 7;
    sbit  BTSEE_bit at U1EIE.B7;
    const register unsigned short int BUSACCEE = 6;
    sbit  BUSACCEE_bit at U1EIE.B6;
    const register unsigned short int DMAEE = 5;
    sbit  DMAEE_bit at U1EIE.B5;
    const register unsigned short int BTOEE = 4;
    sbit  BTOEE_bit at U1EIE.B4;
    const register unsigned short int DFN8EE = 3;
    sbit  DFN8EE_bit at U1EIE.B3;
    const register unsigned short int CRC16EE = 2;
    sbit  CRC16EE_bit at U1EIE.B2;
    const register unsigned short int CRC5EE = 1;
    sbit  CRC5EE_bit at U1EIE.B1;
    const register unsigned short int PIDEE = 0;
    sbit  PIDEE_bit at U1EIE.B0;

    // U1STAT bits
    const register unsigned short int ENDPT_3 = 7;
    sbit  ENDPT_3_bit at U1STAT.B7;
    const register unsigned short int ENDPT_2 = 6;
    sbit  ENDPT_2_bit at U1STAT.B6;
    const register unsigned short int ENDPT_1 = 5;
    sbit  ENDPT_1_bit at U1STAT.B5;
    const register unsigned short int ENDPT_0 = 4;
    sbit  ENDPT_0_bit at U1STAT.B4;
    const register unsigned short int DIR_ = 3;
    sbit  DIR_bit at U1STAT.B3;
    const register unsigned short int PPBI = 2;
    sbit  PPBI_bit at U1STAT.B2;

    // U1CON bits
    const register unsigned short int SE0 = 6;
    sbit  SE0_bit at U1CON.B6;
    const register unsigned short int PKTDIS = 5;
    sbit  PKTDIS_bit at U1CON.B5;
    const register unsigned short int HOSTEN = 3;
    sbit  HOSTEN_bit at U1CON.B3;
    const register unsigned short int RESUME_ = 2;
    sbit  RESUME_bit at U1CON.B2;
    const register unsigned short int PPBRST = 1;
    sbit  PPBRST_bit at U1CON.B1;
    const register unsigned short int USBEN = 0;
    sbit  USBEN_bit at U1CON.B0;

    // U1ADDR bits
    const register unsigned short int LSPDEN = 7;
    sbit  LSPDEN_bit at U1ADDR.B7;
    const register unsigned short int DEVADDR_6 = 6;
    sbit  DEVADDR_6_bit at U1ADDR.B6;
    const register unsigned short int DEVADDR_5 = 5;
    sbit  DEVADDR_5_bit at U1ADDR.B5;
    const register unsigned short int DEVADDR_4 = 4;
    sbit  DEVADDR_4_bit at U1ADDR.B4;
    const register unsigned short int DEVADDR_3 = 3;
    sbit  DEVADDR_3_bit at U1ADDR.B3;
    const register unsigned short int DEVADDR_2 = 2;
    sbit  DEVADDR_2_bit at U1ADDR.B2;
    const register unsigned short int DEVADDR_1 = 1;
    sbit  DEVADDR_1_bit at U1ADDR.B1;
    const register unsigned short int DEVADDR_0 = 0;
    sbit  DEVADDR_0_bit at U1ADDR.B0;

    // U1BDTP1 bits
    const register unsigned short int BDTPTRL_6 = 7;
    sbit  BDTPTRL_6_bit at U1BDTP1.B7;
    const register unsigned short int BDTPTRL_5 = 6;
    sbit  BDTPTRL_5_bit at U1BDTP1.B6;
    const register unsigned short int BDTPTRL_4 = 5;
    sbit  BDTPTRL_4_bit at U1BDTP1.B5;
    const register unsigned short int BDTPTRL_3 = 4;
    sbit  BDTPTRL_3_bit at U1BDTP1.B4;
    const register unsigned short int BDTPTRL_2 = 3;
    sbit  BDTPTRL_2_bit at U1BDTP1.B3;
    const register unsigned short int BDTPTRL_1 = 2;
    sbit  BDTPTRL_1_bit at U1BDTP1.B2;
    const register unsigned short int BDTPTRL_0 = 1;
    sbit  BDTPTRL_0_bit at U1BDTP1.B1;

    // U1FRML bits
    const register unsigned short int FRM7 = 7;
    sbit  FRM7_bit at U1FRML.B7;
    const register unsigned short int FRM6 = 6;
    sbit  FRM6_bit at U1FRML.B6;
    const register unsigned short int FRM5 = 5;
    sbit  FRM5_bit at U1FRML.B5;
    const register unsigned short int FRM4 = 4;
    sbit  FRM4_bit at U1FRML.B4;
    const register unsigned short int FRM3 = 3;
    sbit  FRM3_bit at U1FRML.B3;
    const register unsigned short int FRM2 = 2;
    sbit  FRM2_bit at U1FRML.B2;
    const register unsigned short int FRM1 = 1;
    sbit  FRM1_bit at U1FRML.B1;
    const register unsigned short int FRM0 = 0;
    sbit  FRM0_bit at U1FRML.B0;

    // U1FRMH bits
    const register unsigned short int FRM10 = 2;
    sbit  FRM10_bit at U1FRMH.B2;
    const register unsigned short int FRM9 = 1;
    sbit  FRM9_bit at U1FRMH.B1;
    const register unsigned short int FRM8 = 0;
    sbit  FRM8_bit at U1FRMH.B0;

    // U1TOK bits
    const register unsigned short int PID3 = 7;
    sbit  PID3_bit at U1TOK.B7;
    const register unsigned short int PID2 = 6;
    sbit  PID2_bit at U1TOK.B6;
    const register unsigned short int PID1 = 5;
    sbit  PID1_bit at U1TOK.B5;
    const register unsigned short int PID0 = 4;
    sbit  PID0_bit at U1TOK.B4;
    const register unsigned short int EP3 = 3;
    sbit  EP3_bit at U1TOK.B3;
    const register unsigned short int EP2 = 2;
    sbit  EP2_bit at U1TOK.B2;
    const register unsigned short int EP1 = 1;
    sbit  EP1_bit at U1TOK.B1;
    const register unsigned short int EP0 = 0;
    sbit  EP0_bit at U1TOK.B0;

    // U1SOF bits
    const register unsigned short int CNT_7 = 7;
    sbit  CNT_7_bit at U1SOF.B7;
    sbit  CNT_7_U1SOF_bit at U1SOF.B7;
    const register unsigned short int CNT_6 = 6;
    sbit  CNT_6_bit at U1SOF.B6;
    sbit  CNT_6_U1SOF_bit at U1SOF.B6;
    const register unsigned short int CNT_5 = 5;
    sbit  CNT_5_bit at U1SOF.B5;
    sbit  CNT_5_U1SOF_bit at U1SOF.B5;
    const register unsigned short int CNT_4 = 4;
    sbit  CNT_4_bit at U1SOF.B4;
    sbit  CNT_4_U1SOF_bit at U1SOF.B4;
    const register unsigned short int CNT_3 = 3;
    sbit  CNT_3_bit at U1SOF.B3;
    sbit  CNT_3_U1SOF_bit at U1SOF.B3;
    const register unsigned short int CNT_2 = 2;
    sbit  CNT_2_bit at U1SOF.B2;
    sbit  CNT_2_U1SOF_bit at U1SOF.B2;
    const register unsigned short int CNT_1 = 1;
    sbit  CNT_1_bit at U1SOF.B1;
    sbit  CNT_1_U1SOF_bit at U1SOF.B1;
    const register unsigned short int CNT_0 = 0;
    sbit  CNT_0_bit at U1SOF.B0;
    sbit  CNT_0_U1SOF_bit at U1SOF.B0;

    // U1BDTP2 bits
    const register unsigned short int BDTPTRH_7 = 7;
    sbit  BDTPTRH_7_bit at U1BDTP2.B7;
    const register unsigned short int BDTPTRH_6 = 6;
    sbit  BDTPTRH_6_bit at U1BDTP2.B6;
    const register unsigned short int BDTPTRH_5 = 5;
    sbit  BDTPTRH_5_bit at U1BDTP2.B5;
    const register unsigned short int BDTPTRH_4 = 4;
    sbit  BDTPTRH_4_bit at U1BDTP2.B4;
    const register unsigned short int BDTPTRH_3 = 3;
    sbit  BDTPTRH_3_bit at U1BDTP2.B3;
    const register unsigned short int BDTPTRH_2 = 2;
    sbit  BDTPTRH_2_bit at U1BDTP2.B2;
    const register unsigned short int BDTPTRH_1 = 1;
    sbit  BDTPTRH_1_bit at U1BDTP2.B1;
    const register unsigned short int BDTPTRH_0 = 0;
    sbit  BDTPTRH_0_bit at U1BDTP2.B0;

    // U1BDTP3 bits
    const register unsigned short int BDTPTRU_7 = 7;
    sbit  BDTPTRU_7_bit at U1BDTP3.B7;
    const register unsigned short int BDTPTRU_6 = 6;
    sbit  BDTPTRU_6_bit at U1BDTP3.B6;
    const register unsigned short int BDTPTRU_5 = 5;
    sbit  BDTPTRU_5_bit at U1BDTP3.B5;
    const register unsigned short int BDTPTRU_4 = 4;
    sbit  BDTPTRU_4_bit at U1BDTP3.B4;
    const register unsigned short int BDTPTRU_3 = 3;
    sbit  BDTPTRU_3_bit at U1BDTP3.B3;
    const register unsigned short int BDTPTRU_2 = 2;
    sbit  BDTPTRU_2_bit at U1BDTP3.B2;
    const register unsigned short int BDTPTRU_1 = 1;
    sbit  BDTPTRU_1_bit at U1BDTP3.B1;
    const register unsigned short int BDTPTRU_0 = 0;
    sbit  BDTPTRU_0_bit at U1BDTP3.B0;

    // U1CNFG1 bits
    const register unsigned short int UTEYE = 7;
    sbit  UTEYE_bit at U1CNFG1.B7;
    const register unsigned short int UOEMON = 6;
    sbit  UOEMON_bit at U1CNFG1.B6;
    const register unsigned short int USBSIDL = 4;
    sbit  USBSIDL_bit at U1CNFG1.B4;

    // U1CNFG2 bits
    const register unsigned short int UVCMPSEL = 5;
    sbit  UVCMPSEL_bit at U1CNFG2.B5;
    const register unsigned short int PUVBUS = 4;
    sbit  PUVBUS_bit at U1CNFG2.B4;
    const register unsigned short int EXTI2CEN = 3;
    sbit  EXTI2CEN_bit at U1CNFG2.B3;
    const register unsigned short int UVBUSDIS = 2;
    sbit  UVBUSDIS_bit at U1CNFG2.B2;
    const register unsigned short int UVCMPDIS = 1;
    sbit  UVCMPDIS_bit at U1CNFG2.B1;
    const register unsigned short int UTRDIS = 0;
    sbit  UTRDIS_bit at U1CNFG2.B0;

    // U1EP0 bits
    const register unsigned short int LSPD = 7;
    sbit  LSPD_bit at U1EP0.B7;
    const register unsigned short int RETRYDIS = 6;
    sbit  RETRYDIS_bit at U1EP0.B6;
    const register unsigned short int EPCONDIS = 4;
    sbit  EPCONDIS_bit at U1EP0.B4;
    sbit  EPCONDIS_U1EP0_bit at U1EP0.B4;
    const register unsigned short int EPRXEN = 3;
    sbit  EPRXEN_bit at U1EP0.B3;
    sbit  EPRXEN_U1EP0_bit at U1EP0.B3;
    const register unsigned short int EPTXEN = 2;
    sbit  EPTXEN_bit at U1EP0.B2;
    sbit  EPTXEN_U1EP0_bit at U1EP0.B2;
    const register unsigned short int EPSTALL = 1;
    sbit  EPSTALL_bit at U1EP0.B1;
    sbit  EPSTALL_U1EP0_bit at U1EP0.B1;
    const register unsigned short int EPHSHK = 0;
    sbit  EPHSHK_bit at U1EP0.B0;
    sbit  EPHSHK_U1EP0_bit at U1EP0.B0;

    // U1EP1 bits
    sbit  EPCONDIS_U1EP1_bit at U1EP1.B4;
    sbit  EPRXEN_U1EP1_bit at U1EP1.B3;
    sbit  EPTXEN_U1EP1_bit at U1EP1.B2;
    sbit  EPSTALL_U1EP1_bit at U1EP1.B1;
    sbit  EPHSHK_U1EP1_bit at U1EP1.B0;

    // U1EP2 bits
    sbit  EPCONDIS_U1EP2_bit at U1EP2.B4;
    sbit  EPRXEN_U1EP2_bit at U1EP2.B3;
    sbit  EPTXEN_U1EP2_bit at U1EP2.B2;
    sbit  EPSTALL_U1EP2_bit at U1EP2.B1;
    sbit  EPHSHK_U1EP2_bit at U1EP2.B0;

    // U1EP3 bits
    sbit  EPCONDIS_U1EP3_bit at U1EP3.B4;
    sbit  EPRXEN_U1EP3_bit at U1EP3.B3;
    sbit  EPTXEN_U1EP3_bit at U1EP3.B2;
    sbit  EPSTALL_U1EP3_bit at U1EP3.B1;
    sbit  EPHSHK_U1EP3_bit at U1EP3.B0;

    // U1EP4 bits
    sbit  EPCONDIS_U1EP4_bit at U1EP4.B4;
    sbit  EPRXEN_U1EP4_bit at U1EP4.B3;
    sbit  EPTXEN_U1EP4_bit at U1EP4.B2;
    sbit  EPSTALL_U1EP4_bit at U1EP4.B1;
    sbit  EPHSHK_U1EP4_bit at U1EP4.B0;

    // U1EP5 bits
    sbit  EPCONDIS_U1EP5_bit at U1EP5.B4;
    sbit  EPRXEN_U1EP5_bit at U1EP5.B3;
    sbit  EPTXEN_U1EP5_bit at U1EP5.B2;
    sbit  EPSTALL_U1EP5_bit at U1EP5.B1;
    sbit  EPHSHK_U1EP5_bit at U1EP5.B0;

    // U1EP6 bits
    sbit  EPCONDIS_U1EP6_bit at U1EP6.B4;
    sbit  EPRXEN_U1EP6_bit at U1EP6.B3;
    sbit  EPTXEN_U1EP6_bit at U1EP6.B2;
    sbit  EPSTALL_U1EP6_bit at U1EP6.B1;
    sbit  EPHSHK_U1EP6_bit at U1EP6.B0;

    // U1EP7 bits
    sbit  EPCONDIS_U1EP7_bit at U1EP7.B4;
    sbit  EPRXEN_U1EP7_bit at U1EP7.B3;
    sbit  EPTXEN_U1EP7_bit at U1EP7.B2;
    sbit  EPSTALL_U1EP7_bit at U1EP7.B1;
    sbit  EPHSHK_U1EP7_bit at U1EP7.B0;

    // U1EP8 bits
    sbit  EPCONDIS_U1EP8_bit at U1EP8.B4;
    sbit  EPRXEN_U1EP8_bit at U1EP8.B3;
    sbit  EPTXEN_U1EP8_bit at U1EP8.B2;
    sbit  EPSTALL_U1EP8_bit at U1EP8.B1;
    sbit  EPHSHK_U1EP8_bit at U1EP8.B0;

    // U1EP9 bits
    sbit  EPCONDIS_U1EP9_bit at U1EP9.B4;
    sbit  EPRXEN_U1EP9_bit at U1EP9.B3;
    sbit  EPTXEN_U1EP9_bit at U1EP9.B2;
    sbit  EPSTALL_U1EP9_bit at U1EP9.B1;
    sbit  EPHSHK_U1EP9_bit at U1EP9.B0;

    // U1EP10 bits
    sbit  EPCONDIS_U1EP10_bit at U1EP10.B4;
    sbit  EPRXEN_U1EP10_bit at U1EP10.B3;
    sbit  EPTXEN_U1EP10_bit at U1EP10.B2;
    sbit  EPSTALL_U1EP10_bit at U1EP10.B1;
    sbit  EPHSHK_U1EP10_bit at U1EP10.B0;

    // U1EP11 bits
    sbit  EPCONDIS_U1EP11_bit at U1EP11.B4;
    sbit  EPRXEN_U1EP11_bit at U1EP11.B3;
    sbit  EPTXEN_U1EP11_bit at U1EP11.B2;
    sbit  EPSTALL_U1EP11_bit at U1EP11.B1;
    sbit  EPHSHK_U1EP11_bit at U1EP11.B0;

    // U1EP12 bits
    sbit  EPCONDIS_U1EP12_bit at U1EP12.B4;
    sbit  EPRXEN_U1EP12_bit at U1EP12.B3;
    sbit  EPTXEN_U1EP12_bit at U1EP12.B2;
    sbit  EPSTALL_U1EP12_bit at U1EP12.B1;
    sbit  EPHSHK_U1EP12_bit at U1EP12.B0;

    // U1EP13 bits
    sbit  EPCONDIS_U1EP13_bit at U1EP13.B4;
    sbit  EPRXEN_U1EP13_bit at U1EP13.B3;
    sbit  EPTXEN_U1EP13_bit at U1EP13.B2;
    sbit  EPSTALL_U1EP13_bit at U1EP13.B1;
    sbit  EPHSHK_U1EP13_bit at U1EP13.B0;

    // U1EP14 bits
    sbit  EPCONDIS_U1EP14_bit at U1EP14.B4;
    sbit  EPRXEN_U1EP14_bit at U1EP14.B3;
    sbit  EPTXEN_U1EP14_bit at U1EP14.B2;
    sbit  EPSTALL_U1EP14_bit at U1EP14.B1;
    sbit  EPHSHK_U1EP14_bit at U1EP14.B0;

    // U1EP15 bits
    sbit  EPCONDIS_U1EP15_bit at U1EP15.B4;
    sbit  EPRXEN_U1EP15_bit at U1EP15.B3;
    sbit  EPTXEN_U1EP15_bit at U1EP15.B2;
    sbit  EPSTALL_U1EP15_bit at U1EP15.B1;
    sbit  EPHSHK_U1EP15_bit at U1EP15.B0;

    // C2CTRL1 bits
    sbit  CSIDL_C2CTRL1_bit at C2CTRL1.B13;
    sbit  ABAT_C2CTRL1_bit at C2CTRL1.B12;
    sbit  CANCKS_C2CTRL1_bit at C2CTRL1.B11;
    sbit  REQOP_2_C2CTRL1_bit at C2CTRL1.B10;
    sbit  REQOP_1_C2CTRL1_bit at C2CTRL1.B9;
    sbit  REQOP_0_C2CTRL1_bit at C2CTRL1.B8;
    sbit  OPMODE_2_C2CTRL1_bit at C2CTRL1.B7;
    sbit  OPMODE_1_C2CTRL1_bit at C2CTRL1.B6;
    sbit  OPMODE_0_C2CTRL1_bit at C2CTRL1.B5;
    sbit  CANCAP_C2CTRL1_bit at C2CTRL1.B3;
    sbit  WIN_C2CTRL1_bit at C2CTRL1.B0;

    // C2CTRL2 bits
    sbit  DNCNT_4_C2CTRL2_bit at C2CTRL2.B4;
    sbit  DNCNT_3_C2CTRL2_bit at C2CTRL2.B3;
    sbit  DNCNT_2_C2CTRL2_bit at C2CTRL2.B2;
    sbit  DNCNT_1_C2CTRL2_bit at C2CTRL2.B1;
    sbit  DNCNT_0_C2CTRL2_bit at C2CTRL2.B0;

    // C2VEC bits
    sbit  FILHIT_4_C2VEC_bit at C2VEC.B12;
    sbit  FILHIT_3_C2VEC_bit at C2VEC.B11;
    sbit  FILHIT_2_C2VEC_bit at C2VEC.B10;
    sbit  FILHIT_1_C2VEC_bit at C2VEC.B9;
    sbit  FILHIT_0_C2VEC_bit at C2VEC.B8;
    sbit  ICODE_6_C2VEC_bit at C2VEC.B6;
    sbit  ICODE_5_C2VEC_bit at C2VEC.B5;
    sbit  ICODE_4_C2VEC_bit at C2VEC.B4;
    sbit  ICODE_3_C2VEC_bit at C2VEC.B3;
    sbit  ICODE_2_C2VEC_bit at C2VEC.B2;
    sbit  ICODE_1_C2VEC_bit at C2VEC.B1;
    sbit  ICODE_0_C2VEC_bit at C2VEC.B0;

    // C2FCTRL bits
    sbit  DMABS_2_C2FCTRL_bit at C2FCTRL.B15;
    sbit  DMABS_1_C2FCTRL_bit at C2FCTRL.B14;
    sbit  DMABS_0_C2FCTRL_bit at C2FCTRL.B13;
    sbit  FSA_4_C2FCTRL_bit at C2FCTRL.B4;
    sbit  FSA_3_C2FCTRL_bit at C2FCTRL.B3;
    sbit  FSA_2_C2FCTRL_bit at C2FCTRL.B2;
    sbit  FSA_1_C2FCTRL_bit at C2FCTRL.B1;
    sbit  FSA_0_C2FCTRL_bit at C2FCTRL.B0;

    // C2FIFO bits
    sbit  FBP_5_C2FIFO_bit at C2FIFO.B13;
    sbit  FBP_4_C2FIFO_bit at C2FIFO.B12;
    sbit  FBP_3_C2FIFO_bit at C2FIFO.B11;
    sbit  FBP_2_C2FIFO_bit at C2FIFO.B10;
    sbit  FBP_1_C2FIFO_bit at C2FIFO.B9;
    sbit  FBP_0_C2FIFO_bit at C2FIFO.B8;
    sbit  FNRB_5_C2FIFO_bit at C2FIFO.B5;
    sbit  FNRB_4_C2FIFO_bit at C2FIFO.B4;
    sbit  FNRB_3_C2FIFO_bit at C2FIFO.B3;
    sbit  FNRB_2_C2FIFO_bit at C2FIFO.B2;
    sbit  FNRB_1_C2FIFO_bit at C2FIFO.B1;
    sbit  FNRB_0_C2FIFO_bit at C2FIFO.B0;

    // C2INTF bits
    sbit  TXBO_C2INTF_bit at C2INTF.B13;
    sbit  TXBP_C2INTF_bit at C2INTF.B12;
    sbit  RXBP_C2INTF_bit at C2INTF.B11;
    sbit  TXWAR_C2INTF_bit at C2INTF.B10;
    sbit  RXWAR_C2INTF_bit at C2INTF.B9;
    sbit  EWARN_C2INTF_bit at C2INTF.B8;
    sbit  IVRIF_C2INTF_bit at C2INTF.B7;
    sbit  WAKIF_C2INTF_bit at C2INTF.B6;
    sbit  ERRIF_C2INTF_bit at C2INTF.B5;
    sbit  FIFOIF_C2INTF_bit at C2INTF.B3;
    sbit  RBOVIF_C2INTF_bit at C2INTF.B2;
    sbit  RBIF_C2INTF_bit at C2INTF.B1;
    sbit  TBIF_C2INTF_bit at C2INTF.B0;

    // C2INTE bits
    sbit  IVRIE_C2INTE_bit at C2INTE.B7;
    sbit  WAKIE_C2INTE_bit at C2INTE.B6;
    sbit  ERRIE_C2INTE_bit at C2INTE.B5;
    sbit  FIFOIE_C2INTE_bit at C2INTE.B3;
    sbit  RBOVIE_C2INTE_bit at C2INTE.B2;
    sbit  RBIE_C2INTE_bit at C2INTE.B1;
    sbit  TBIE_C2INTE_bit at C2INTE.B0;

    // C2EC bits
    sbit  TERRCNT_7_C2EC_bit at C2EC.B15;
    sbit  TERRCNT_6_C2EC_bit at C2EC.B14;
    sbit  TERRCNT_5_C2EC_bit at C2EC.B13;
    sbit  TERRCNT_4_C2EC_bit at C2EC.B12;
    sbit  TERRCNT_3_C2EC_bit at C2EC.B11;
    sbit  TERRCNT_2_C2EC_bit at C2EC.B10;
    sbit  TERRCNT_1_C2EC_bit at C2EC.B9;
    sbit  TERRCNT_0_C2EC_bit at C2EC.B8;
    sbit  RERRCNT_7_C2EC_bit at C2EC.B7;
    sbit  RERRCNT_6_C2EC_bit at C2EC.B6;
    sbit  RERRCNT_5_C2EC_bit at C2EC.B5;
    sbit  RERRCNT_4_C2EC_bit at C2EC.B4;
    sbit  RERRCNT_3_C2EC_bit at C2EC.B3;
    sbit  RERRCNT_2_C2EC_bit at C2EC.B2;
    sbit  RERRCNT_1_C2EC_bit at C2EC.B1;
    sbit  RERRCNT_0_C2EC_bit at C2EC.B0;

    // C2CFG1 bits
    sbit  SJW_1_C2CFG1_bit at C2CFG1.B7;
    sbit  SJW_0_C2CFG1_bit at C2CFG1.B6;
    sbit  BRP_5_C2CFG1_bit at C2CFG1.B5;
    sbit  BRP_4_C2CFG1_bit at C2CFG1.B4;
    sbit  BRP_3_C2CFG1_bit at C2CFG1.B3;
    sbit  BRP_2_C2CFG1_bit at C2CFG1.B2;
    sbit  BRP_1_C2CFG1_bit at C2CFG1.B1;
    sbit  BRP_0_C2CFG1_bit at C2CFG1.B0;

    // C2CFG2 bits
    sbit  WAKFIL_C2CFG2_bit at C2CFG2.B14;
    sbit  SEG2PH_2_C2CFG2_bit at C2CFG2.B10;
    sbit  SEG2PH_1_C2CFG2_bit at C2CFG2.B9;
    sbit  SEG2PH_0_C2CFG2_bit at C2CFG2.B8;
    sbit  SEG2PHTS_C2CFG2_bit at C2CFG2.B7;
    sbit  SAM_C2CFG2_bit at C2CFG2.B6;
    sbit  SEG1PH_2_C2CFG2_bit at C2CFG2.B5;
    sbit  SEG1PH_1_C2CFG2_bit at C2CFG2.B4;
    sbit  SEG1PH_0_C2CFG2_bit at C2CFG2.B3;
    sbit  PRSEG_2_C2CFG2_bit at C2CFG2.B2;
    sbit  PRSEG_1_C2CFG2_bit at C2CFG2.B1;
    sbit  PRSEG_0_C2CFG2_bit at C2CFG2.B0;

    // C2FEN1 bits
    sbit  FLTEN15_C2FEN1_bit at C2FEN1.B15;
    sbit  FLTEN14_C2FEN1_bit at C2FEN1.B14;
    sbit  FLTEN13_C2FEN1_bit at C2FEN1.B13;
    sbit  FLTEN12_C2FEN1_bit at C2FEN1.B12;
    sbit  FLTEN11_C2FEN1_bit at C2FEN1.B11;
    sbit  FLTEN10_C2FEN1_bit at C2FEN1.B10;
    sbit  FLTEN9_C2FEN1_bit at C2FEN1.B9;
    sbit  FLTEN8_C2FEN1_bit at C2FEN1.B8;
    sbit  FLTEN7_C2FEN1_bit at C2FEN1.B7;
    sbit  FLTEN6_C2FEN1_bit at C2FEN1.B6;
    sbit  FLTEN5_C2FEN1_bit at C2FEN1.B5;
    sbit  FLTEN4_C2FEN1_bit at C2FEN1.B4;
    sbit  FLTEN3_C2FEN1_bit at C2FEN1.B3;
    sbit  FLTEN2_C2FEN1_bit at C2FEN1.B2;
    sbit  FLTEN1_C2FEN1_bit at C2FEN1.B1;
    sbit  FLTEN0_C2FEN1_bit at C2FEN1.B0;

    // C2FMSKSEL1 bits
    sbit  F7MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B15;
    sbit  F7MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B14;
    sbit  F6MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B13;
    sbit  F6MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B12;
    sbit  F5MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B11;
    sbit  F5MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B10;
    sbit  F4MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B9;
    sbit  F4MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B8;
    sbit  F3MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B7;
    sbit  F3MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B6;
    sbit  F2MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B5;
    sbit  F2MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B4;
    sbit  F1MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B3;
    sbit  F1MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B2;
    sbit  F0MSK_1_C2FMSKSEL1_bit at C2FMSKSEL1.B1;
    sbit  F0MSK_0_C2FMSKSEL1_bit at C2FMSKSEL1.B0;

    // C2FMSKSEL2 bits
    sbit  F15MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B15;
    sbit  F15MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B14;
    sbit  F14MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B13;
    sbit  F14MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B12;
    sbit  F13MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B11;
    sbit  F13MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B10;
    sbit  F12MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B9;
    sbit  F12MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B8;
    sbit  F11MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B7;
    sbit  F11MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B6;
    sbit  F10MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B5;
    sbit  F10MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B4;
    sbit  F9MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B3;
    sbit  F9MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B2;
    sbit  F8MSK_1_C2FMSKSEL2_bit at C2FMSKSEL2.B1;
    sbit  F8MSK_0_C2FMSKSEL2_bit at C2FMSKSEL2.B0;

    // C2RXFUL1 bits
    sbit  RXFUL15_C2RXFUL1_bit at C2RXFUL1.B15;
    sbit  RXFUL14_C2RXFUL1_bit at C2RXFUL1.B14;
    sbit  RXFUL13_C2RXFUL1_bit at C2RXFUL1.B13;
    sbit  RXFUL12_C2RXFUL1_bit at C2RXFUL1.B12;
    sbit  RXFUL11_C2RXFUL1_bit at C2RXFUL1.B11;
    sbit  RXFUL10_C2RXFUL1_bit at C2RXFUL1.B10;
    sbit  RXFUL9_C2RXFUL1_bit at C2RXFUL1.B9;
    sbit  RXFUL8_C2RXFUL1_bit at C2RXFUL1.B8;
    sbit  RXFUL7_C2RXFUL1_bit at C2RXFUL1.B7;
    sbit  RXFUL6_C2RXFUL1_bit at C2RXFUL1.B6;
    sbit  RXFUL5_C2RXFUL1_bit at C2RXFUL1.B5;
    sbit  RXFUL4_C2RXFUL1_bit at C2RXFUL1.B4;
    sbit  RXFUL3_C2RXFUL1_bit at C2RXFUL1.B3;
    sbit  RXFUL2_C2RXFUL1_bit at C2RXFUL1.B2;
    sbit  RXFUL1_C2RXFUL1_bit at C2RXFUL1.B1;
    sbit  RXFUL0_C2RXFUL1_bit at C2RXFUL1.B0;

    // C2RXFUL2 bits
    sbit  RXFUL31_C2RXFUL2_bit at C2RXFUL2.B15;
    sbit  RXFUL30_C2RXFUL2_bit at C2RXFUL2.B14;
    sbit  RXFUL29_C2RXFUL2_bit at C2RXFUL2.B13;
    sbit  RXFUL28_C2RXFUL2_bit at C2RXFUL2.B12;
    sbit  RXFUL27_C2RXFUL2_bit at C2RXFUL2.B11;
    sbit  RXFUL26_C2RXFUL2_bit at C2RXFUL2.B10;
    sbit  RXFUL25_C2RXFUL2_bit at C2RXFUL2.B9;
    sbit  RXFUL24_C2RXFUL2_bit at C2RXFUL2.B8;
    sbit  RXFUL23_C2RXFUL2_bit at C2RXFUL2.B7;
    sbit  RXFUL22_C2RXFUL2_bit at C2RXFUL2.B6;
    sbit  RXFUL21_C2RXFUL2_bit at C2RXFUL2.B5;
    sbit  RXFUL20_C2RXFUL2_bit at C2RXFUL2.B4;
    sbit  RXFUL19_C2RXFUL2_bit at C2RXFUL2.B3;
    sbit  RXFUL18_C2RXFUL2_bit at C2RXFUL2.B2;
    sbit  RXFUL17_C2RXFUL2_bit at C2RXFUL2.B1;
    sbit  RXFUL16_C2RXFUL2_bit at C2RXFUL2.B0;

    // C2BUFPNT3 bits
    sbit  F11BP_3_C2BUFPNT3_bit at C2BUFPNT3.B15;
    sbit  F11BP_2_C2BUFPNT3_bit at C2BUFPNT3.B14;
    sbit  F11BP_1_C2BUFPNT3_bit at C2BUFPNT3.B13;
    sbit  F11BP_0_C2BUFPNT3_bit at C2BUFPNT3.B12;
    sbit  F10BP_3_C2BUFPNT3_bit at C2BUFPNT3.B11;
    sbit  F10BP_2_C2BUFPNT3_bit at C2BUFPNT3.B10;
    sbit  F10BP_1_C2BUFPNT3_bit at C2BUFPNT3.B9;
    sbit  F10BP_0_C2BUFPNT3_bit at C2BUFPNT3.B8;
    sbit  F9BP_3_C2BUFPNT3_bit at C2BUFPNT3.B7;
    sbit  F9BP_2_C2BUFPNT3_bit at C2BUFPNT3.B6;
    sbit  F9BP_1_C2BUFPNT3_bit at C2BUFPNT3.B5;
    sbit  F9BP_0_C2BUFPNT3_bit at C2BUFPNT3.B4;
    sbit  F8BP_3_C2BUFPNT3_bit at C2BUFPNT3.B3;
    sbit  F8BP_2_C2BUFPNT3_bit at C2BUFPNT3.B2;
    sbit  F8BP_1_C2BUFPNT3_bit at C2BUFPNT3.B1;
    sbit  F8BP_0_C2BUFPNT3_bit at C2BUFPNT3.B0;

    // C2BUFPNT4 bits
    sbit  F15BP_3_C2BUFPNT4_bit at C2BUFPNT4.B15;
    sbit  F15BP_2_C2BUFPNT4_bit at C2BUFPNT4.B14;
    sbit  F15BP_1_C2BUFPNT4_bit at C2BUFPNT4.B13;
    sbit  F15BP_0_C2BUFPNT4_bit at C2BUFPNT4.B12;
    sbit  F14BP_3_C2BUFPNT4_bit at C2BUFPNT4.B11;
    sbit  F14BP_2_C2BUFPNT4_bit at C2BUFPNT4.B10;
    sbit  F14BP_1_C2BUFPNT4_bit at C2BUFPNT4.B9;
    sbit  F14BP_0_C2BUFPNT4_bit at C2BUFPNT4.B8;
    sbit  F13BP_3_C2BUFPNT4_bit at C2BUFPNT4.B7;
    sbit  F13BP_2_C2BUFPNT4_bit at C2BUFPNT4.B6;
    sbit  F13BP_1_C2BUFPNT4_bit at C2BUFPNT4.B5;
    sbit  F13BP_0_C2BUFPNT4_bit at C2BUFPNT4.B4;
    sbit  F12BP_3_C2BUFPNT4_bit at C2BUFPNT4.B3;
    sbit  F12BP_2_C2BUFPNT4_bit at C2BUFPNT4.B2;
    sbit  F12BP_1_C2BUFPNT4_bit at C2BUFPNT4.B1;
    sbit  F12BP_0_C2BUFPNT4_bit at C2BUFPNT4.B0;

    // C2RXOVF1 bits
    sbit  RXOVF15_C2RXOVF1_bit at C2RXOVF1.B15;
    sbit  RXOVF14_C2RXOVF1_bit at C2RXOVF1.B14;
    sbit  RXOVF13_C2RXOVF1_bit at C2RXOVF1.B13;
    sbit  RXOVF12_C2RXOVF1_bit at C2RXOVF1.B12;
    sbit  RXOVF11_C2RXOVF1_bit at C2RXOVF1.B11;
    sbit  RXOVF10_C2RXOVF1_bit at C2RXOVF1.B10;
    sbit  RXOVF9_C2RXOVF1_bit at C2RXOVF1.B9;
    sbit  RXOVF8_C2RXOVF1_bit at C2RXOVF1.B8;
    sbit  RXOVF7_C2RXOVF1_bit at C2RXOVF1.B7;
    sbit  RXOVF6_C2RXOVF1_bit at C2RXOVF1.B6;
    sbit  RXOVF5_C2RXOVF1_bit at C2RXOVF1.B5;
    sbit  RXOVF4_C2RXOVF1_bit at C2RXOVF1.B4;
    sbit  RXOVF3_C2RXOVF1_bit at C2RXOVF1.B3;
    sbit  RXOVF2_C2RXOVF1_bit at C2RXOVF1.B2;
    sbit  RXOVF1_C2RXOVF1_bit at C2RXOVF1.B1;
    sbit  RXOVF0_C2RXOVF1_bit at C2RXOVF1.B0;

    // C2RXOVF2 bits
    sbit  RXOVF31_C2RXOVF2_bit at C2RXOVF2.B15;
    sbit  RXOVF30_C2RXOVF2_bit at C2RXOVF2.B14;
    sbit  RXOVF29_C2RXOVF2_bit at C2RXOVF2.B13;
    sbit  RXOVF28_C2RXOVF2_bit at C2RXOVF2.B12;
    sbit  RXOVF27_C2RXOVF2_bit at C2RXOVF2.B11;
    sbit  RXOVF26_C2RXOVF2_bit at C2RXOVF2.B10;
    sbit  RXOVF25_C2RXOVF2_bit at C2RXOVF2.B9;
    sbit  RXOVF24_C2RXOVF2_bit at C2RXOVF2.B8;
    sbit  RXOVF23_C2RXOVF2_bit at C2RXOVF2.B7;
    sbit  RXOVF22_C2RXOVF2_bit at C2RXOVF2.B6;
    sbit  RXOVF21_C2RXOVF2_bit at C2RXOVF2.B5;
    sbit  RXOVF20_C2RXOVF2_bit at C2RXOVF2.B4;
    sbit  RXOVF19_C2RXOVF2_bit at C2RXOVF2.B3;
    sbit  RXOVF18_C2RXOVF2_bit at C2RXOVF2.B2;
    sbit  RXOVF17_C2RXOVF2_bit at C2RXOVF2.B1;
    sbit  RXOVF16_C2RXOVF2_bit at C2RXOVF2.B0;

    // C2TR01CON bits
    sbit  TXEN1_C2TR01CON_bit at C2TR01CON.B15;
    sbit  TXABT1_C2TR01CON_bit at C2TR01CON.B14;
    sbit  TXLARB1_C2TR01CON_bit at C2TR01CON.B13;
    sbit  TXERR1_C2TR01CON_bit at C2TR01CON.B12;
    sbit  TXREQ1_C2TR01CON_bit at C2TR01CON.B11;
    sbit  RTREN1_C2TR01CON_bit at C2TR01CON.B10;
    sbit  TX1PRI_1_C2TR01CON_bit at C2TR01CON.B9;
    sbit  TX1PRI_0_C2TR01CON_bit at C2TR01CON.B8;
    sbit  TXEN0_C2TR01CON_bit at C2TR01CON.B7;
    sbit  TXABT0_C2TR01CON_bit at C2TR01CON.B6;
    sbit  TXLARB0_C2TR01CON_bit at C2TR01CON.B5;
    sbit  TXERR0_C2TR01CON_bit at C2TR01CON.B4;
    sbit  TXREQ0_C2TR01CON_bit at C2TR01CON.B3;
    sbit  RTREN0_C2TR01CON_bit at C2TR01CON.B2;
    sbit  TX0PRI_1_C2TR01CON_bit at C2TR01CON.B1;
    sbit  TX0PRI_0_C2TR01CON_bit at C2TR01CON.B0;

    // C2TR23CON bits
    sbit  TXEN3_C2TR23CON_bit at C2TR23CON.B15;
    sbit  TXABT3_C2TR23CON_bit at C2TR23CON.B14;
    sbit  TXLARB3_C2TR23CON_bit at C2TR23CON.B13;
    sbit  TXERR3_C2TR23CON_bit at C2TR23CON.B12;
    sbit  TXREQ3_C2TR23CON_bit at C2TR23CON.B11;
    sbit  RTREN3_C2TR23CON_bit at C2TR23CON.B10;
    sbit  TX3PRI_1_C2TR23CON_bit at C2TR23CON.B9;
    sbit  TX3PRI_0_C2TR23CON_bit at C2TR23CON.B8;
    sbit  TXEN2_C2TR23CON_bit at C2TR23CON.B7;
    sbit  TXABT2_C2TR23CON_bit at C2TR23CON.B6;
    sbit  TXLARB2_C2TR23CON_bit at C2TR23CON.B5;
    sbit  TXERR2_C2TR23CON_bit at C2TR23CON.B4;
    sbit  TXREQ2_C2TR23CON_bit at C2TR23CON.B3;
    sbit  RTREN2_C2TR23CON_bit at C2TR23CON.B2;
    sbit  TX2PRI_1_C2TR23CON_bit at C2TR23CON.B1;
    sbit  TX2PRI_0_C2TR23CON_bit at C2TR23CON.B0;

    // C2TR45CON bits
    sbit  TXEN5_C2TR45CON_bit at C2TR45CON.B15;
    sbit  TXABT5_C2TR45CON_bit at C2TR45CON.B14;
    sbit  TXLARB5_C2TR45CON_bit at C2TR45CON.B13;
    sbit  TXERR5_C2TR45CON_bit at C2TR45CON.B12;
    sbit  TXREQ5_C2TR45CON_bit at C2TR45CON.B11;
    sbit  RTREN5_C2TR45CON_bit at C2TR45CON.B10;
    sbit  TX5PRI_1_C2TR45CON_bit at C2TR45CON.B9;
    sbit  TX5PRI_0_C2TR45CON_bit at C2TR45CON.B8;
    sbit  TXEN4_C2TR45CON_bit at C2TR45CON.B7;
    sbit  TXABT4_C2TR45CON_bit at C2TR45CON.B6;
    sbit  TXLARB4_C2TR45CON_bit at C2TR45CON.B5;
    sbit  TXERR4_C2TR45CON_bit at C2TR45CON.B4;
    sbit  TXREQ4_C2TR45CON_bit at C2TR45CON.B3;
    sbit  RTREN4_C2TR45CON_bit at C2TR45CON.B2;
    sbit  TX4PRI_1_C2TR45CON_bit at C2TR45CON.B1;
    sbit  TX4PRI_0_C2TR45CON_bit at C2TR45CON.B0;

    // C2TR67CON bits
    sbit  TXEN7_C2TR67CON_bit at C2TR67CON.B15;
    sbit  TXABT7_C2TR67CON_bit at C2TR67CON.B14;
    sbit  TXLARB7_C2TR67CON_bit at C2TR67CON.B13;
    sbit  TXERR7_C2TR67CON_bit at C2TR67CON.B12;
    sbit  TXREQ7_C2TR67CON_bit at C2TR67CON.B11;
    sbit  RTREN7_C2TR67CON_bit at C2TR67CON.B10;
    sbit  TX7PRI_1_C2TR67CON_bit at C2TR67CON.B9;
    sbit  TX7PRI_0_C2TR67CON_bit at C2TR67CON.B8;
    sbit  TXEN6_C2TR67CON_bit at C2TR67CON.B7;
    sbit  TXABT6_C2TR67CON_bit at C2TR67CON.B6;
    sbit  TXLARB6_C2TR67CON_bit at C2TR67CON.B5;
    sbit  TXERR6_C2TR67CON_bit at C2TR67CON.B4;
    sbit  TXREQ6_C2TR67CON_bit at C2TR67CON.B3;
    sbit  RTREN6_C2TR67CON_bit at C2TR67CON.B2;
    sbit  TX6PRI_1_C2TR67CON_bit at C2TR67CON.B1;
    sbit  TX6PRI_0_C2TR67CON_bit at C2TR67CON.B0;

    // C2RXM2SID bits
    sbit  SID10_C2RXM2SID_bit at C2RXM2SID.B15;
    sbit  SID9_C2RXM2SID_bit at C2RXM2SID.B14;
    sbit  SID8_C2RXM2SID_bit at C2RXM2SID.B13;
    sbit  SID7_C2RXM2SID_bit at C2RXM2SID.B12;
    sbit  SID6_C2RXM2SID_bit at C2RXM2SID.B11;
    sbit  SID5_C2RXM2SID_bit at C2RXM2SID.B10;
    sbit  SID4_C2RXM2SID_bit at C2RXM2SID.B9;
    sbit  SID3_C2RXM2SID_bit at C2RXM2SID.B8;
    sbit  SID2_C2RXM2SID_bit at C2RXM2SID.B7;
    sbit  SID1_C2RXM2SID_bit at C2RXM2SID.B6;
    sbit  SID0_C2RXM2SID_bit at C2RXM2SID.B5;
    sbit  MIDE_C2RXM2SID_bit at C2RXM2SID.B3;
    sbit  EID17_C2RXM2SID_bit at C2RXM2SID.B1;
    sbit  EID16_C2RXM2SID_bit at C2RXM2SID.B0;

    // C2RXM2EID bits
    sbit  EID15_C2RXM2EID_bit at C2RXM2EID.B15;
    sbit  EID14_C2RXM2EID_bit at C2RXM2EID.B14;
    sbit  EID13_C2RXM2EID_bit at C2RXM2EID.B13;
    sbit  EID12_C2RXM2EID_bit at C2RXM2EID.B12;
    sbit  EID11_C2RXM2EID_bit at C2RXM2EID.B11;
    sbit  EID10_C2RXM2EID_bit at C2RXM2EID.B10;
    sbit  EID9_C2RXM2EID_bit at C2RXM2EID.B9;
    sbit  EID8_C2RXM2EID_bit at C2RXM2EID.B8;
    sbit  EID7_C2RXM2EID_bit at C2RXM2EID.B7;
    sbit  EID6_C2RXM2EID_bit at C2RXM2EID.B6;
    sbit  EID5_C2RXM2EID_bit at C2RXM2EID.B5;
    sbit  EID4_C2RXM2EID_bit at C2RXM2EID.B4;
    sbit  EID3_C2RXM2EID_bit at C2RXM2EID.B3;
    sbit  EID2_C2RXM2EID_bit at C2RXM2EID.B2;
    sbit  EID1_C2RXM2EID_bit at C2RXM2EID.B1;
    sbit  EID0_C2RXM2EID_bit at C2RXM2EID.B0;

    // C2RXD bits
    const register unsigned short int C2RXD_15 = 15;
    sbit  C2RXD_15_bit at C2RXD.B15;
    const register unsigned short int C2RXD_14 = 14;
    sbit  C2RXD_14_bit at C2RXD.B14;
    const register unsigned short int C2RXD_13 = 13;
    sbit  C2RXD_13_bit at C2RXD.B13;
    const register unsigned short int C2RXD_12 = 12;
    sbit  C2RXD_12_bit at C2RXD.B12;
    const register unsigned short int C2RXD_11 = 11;
    sbit  C2RXD_11_bit at C2RXD.B11;
    const register unsigned short int C2RXD_10 = 10;
    sbit  C2RXD_10_bit at C2RXD.B10;
    const register unsigned short int C2RXD_9 = 9;
    sbit  C2RXD_9_bit at C2RXD.B9;
    const register unsigned short int C2RXD_8 = 8;
    sbit  C2RXD_8_bit at C2RXD.B8;
    const register unsigned short int C2RXD_7 = 7;
    sbit  C2RXD_7_bit at C2RXD.B7;
    const register unsigned short int C2RXD_6 = 6;
    sbit  C2RXD_6_bit at C2RXD.B6;
    const register unsigned short int C2RXD_5 = 5;
    sbit  C2RXD_5_bit at C2RXD.B5;
    const register unsigned short int C2RXD_4 = 4;
    sbit  C2RXD_4_bit at C2RXD.B4;
    const register unsigned short int C2RXD_3 = 3;
    sbit  C2RXD_3_bit at C2RXD.B3;
    const register unsigned short int C2RXD_2 = 2;
    sbit  C2RXD_2_bit at C2RXD.B2;
    const register unsigned short int C2RXD_1 = 1;
    sbit  C2RXD_1_bit at C2RXD.B1;
    const register unsigned short int C2RXD_0 = 0;
    sbit  C2RXD_0_bit at C2RXD.B0;

    // C2TXD bits
    const register unsigned short int C2TXD_15 = 15;
    sbit  C2TXD_15_bit at C2TXD.B15;
    const register unsigned short int C2TXD_14 = 14;
    sbit  C2TXD_14_bit at C2TXD.B14;
    const register unsigned short int C2TXD_13 = 13;
    sbit  C2TXD_13_bit at C2TXD.B13;
    const register unsigned short int C2TXD_12 = 12;
    sbit  C2TXD_12_bit at C2TXD.B12;
    const register unsigned short int C2TXD_11 = 11;
    sbit  C2TXD_11_bit at C2TXD.B11;
    const register unsigned short int C2TXD_10 = 10;
    sbit  C2TXD_10_bit at C2TXD.B10;
    const register unsigned short int C2TXD_9 = 9;
    sbit  C2TXD_9_bit at C2TXD.B9;
    const register unsigned short int C2TXD_8 = 8;
    sbit  C2TXD_8_bit at C2TXD.B8;
    const register unsigned short int C2TXD_7 = 7;
    sbit  C2TXD_7_bit at C2TXD.B7;
    const register unsigned short int C2TXD_6 = 6;
    sbit  C2TXD_6_bit at C2TXD.B6;
    const register unsigned short int C2TXD_5 = 5;
    sbit  C2TXD_5_bit at C2TXD.B5;
    const register unsigned short int C2TXD_4 = 4;
    sbit  C2TXD_4_bit at C2TXD.B4;
    const register unsigned short int C2TXD_3 = 3;
    sbit  C2TXD_3_bit at C2TXD.B3;
    const register unsigned short int C2TXD_2 = 2;
    sbit  C2TXD_2_bit at C2TXD.B2;
    const register unsigned short int C2TXD_1 = 1;
    sbit  C2TXD_1_bit at C2TXD.B1;
    const register unsigned short int C2TXD_0 = 0;
    sbit  C2TXD_0_bit at C2TXD.B0;

    // C2RXF1SID bits
    sbit  SID10_C2RXF1SID_bit at C2RXF1SID.B15;
    sbit  SID9_C2RXF1SID_bit at C2RXF1SID.B14;
    sbit  SID8_C2RXF1SID_bit at C2RXF1SID.B13;
    sbit  SID7_C2RXF1SID_bit at C2RXF1SID.B12;
    sbit  SID6_C2RXF1SID_bit at C2RXF1SID.B11;
    sbit  SID5_C2RXF1SID_bit at C2RXF1SID.B10;
    sbit  SID4_C2RXF1SID_bit at C2RXF1SID.B9;
    sbit  SID3_C2RXF1SID_bit at C2RXF1SID.B8;
    sbit  SID2_C2RXF1SID_bit at C2RXF1SID.B7;
    sbit  SID1_C2RXF1SID_bit at C2RXF1SID.B6;
    sbit  SID0_C2RXF1SID_bit at C2RXF1SID.B5;
    sbit  EXIDE_C2RXF1SID_bit at C2RXF1SID.B3;
    sbit  EID17_C2RXF1SID_bit at C2RXF1SID.B1;
    sbit  EID16_C2RXF1SID_bit at C2RXF1SID.B0;

    // C2RXF1EID bits
    sbit  EID15_C2RXF1EID_bit at C2RXF1EID.B15;
    sbit  EID14_C2RXF1EID_bit at C2RXF1EID.B14;
    sbit  EID13_C2RXF1EID_bit at C2RXF1EID.B13;
    sbit  EID12_C2RXF1EID_bit at C2RXF1EID.B12;
    sbit  EID11_C2RXF1EID_bit at C2RXF1EID.B11;
    sbit  EID10_C2RXF1EID_bit at C2RXF1EID.B10;
    sbit  EID9_C2RXF1EID_bit at C2RXF1EID.B9;
    sbit  EID8_C2RXF1EID_bit at C2RXF1EID.B8;
    sbit  EID7_C2RXF1EID_bit at C2RXF1EID.B7;
    sbit  EID6_C2RXF1EID_bit at C2RXF1EID.B6;
    sbit  EID5_C2RXF1EID_bit at C2RXF1EID.B5;
    sbit  EID4_C2RXF1EID_bit at C2RXF1EID.B4;
    sbit  EID3_C2RXF1EID_bit at C2RXF1EID.B3;
    sbit  EID2_C2RXF1EID_bit at C2RXF1EID.B2;
    sbit  EID1_C2RXF1EID_bit at C2RXF1EID.B1;
    sbit  EID0_C2RXF1EID_bit at C2RXF1EID.B0;

    // C2RXF2SID bits
    sbit  SID10_C2RXF2SID_bit at C2RXF2SID.B15;
    sbit  SID9_C2RXF2SID_bit at C2RXF2SID.B14;
    sbit  SID8_C2RXF2SID_bit at C2RXF2SID.B13;
    sbit  SID7_C2RXF2SID_bit at C2RXF2SID.B12;
    sbit  SID6_C2RXF2SID_bit at C2RXF2SID.B11;
    sbit  SID5_C2RXF2SID_bit at C2RXF2SID.B10;
    sbit  SID4_C2RXF2SID_bit at C2RXF2SID.B9;
    sbit  SID3_C2RXF2SID_bit at C2RXF2SID.B8;
    sbit  SID2_C2RXF2SID_bit at C2RXF2SID.B7;
    sbit  SID1_C2RXF2SID_bit at C2RXF2SID.B6;
    sbit  SID0_C2RXF2SID_bit at C2RXF2SID.B5;
    sbit  EXIDE_C2RXF2SID_bit at C2RXF2SID.B3;
    sbit  EID17_C2RXF2SID_bit at C2RXF2SID.B1;
    sbit  EID16_C2RXF2SID_bit at C2RXF2SID.B0;

    // C2RXF2EID bits
    sbit  EID15_C2RXF2EID_bit at C2RXF2EID.B15;
    sbit  EID14_C2RXF2EID_bit at C2RXF2EID.B14;
    sbit  EID13_C2RXF2EID_bit at C2RXF2EID.B13;
    sbit  EID12_C2RXF2EID_bit at C2RXF2EID.B12;
    sbit  EID11_C2RXF2EID_bit at C2RXF2EID.B11;
    sbit  EID10_C2RXF2EID_bit at C2RXF2EID.B10;
    sbit  EID9_C2RXF2EID_bit at C2RXF2EID.B9;
    sbit  EID8_C2RXF2EID_bit at C2RXF2EID.B8;
    sbit  EID7_C2RXF2EID_bit at C2RXF2EID.B7;
    sbit  EID6_C2RXF2EID_bit at C2RXF2EID.B6;
    sbit  EID5_C2RXF2EID_bit at C2RXF2EID.B5;
    sbit  EID4_C2RXF2EID_bit at C2RXF2EID.B4;
    sbit  EID3_C2RXF2EID_bit at C2RXF2EID.B3;
    sbit  EID2_C2RXF2EID_bit at C2RXF2EID.B2;
    sbit  EID1_C2RXF2EID_bit at C2RXF2EID.B1;
    sbit  EID0_C2RXF2EID_bit at C2RXF2EID.B0;

    // C2RXF3SID bits
    sbit  SID10_C2RXF3SID_bit at C2RXF3SID.B15;
    sbit  SID9_C2RXF3SID_bit at C2RXF3SID.B14;
    sbit  SID8_C2RXF3SID_bit at C2RXF3SID.B13;
    sbit  SID7_C2RXF3SID_bit at C2RXF3SID.B12;
    sbit  SID6_C2RXF3SID_bit at C2RXF3SID.B11;
    sbit  SID5_C2RXF3SID_bit at C2RXF3SID.B10;
    sbit  SID4_C2RXF3SID_bit at C2RXF3SID.B9;
    sbit  SID3_C2RXF3SID_bit at C2RXF3SID.B8;
    sbit  SID2_C2RXF3SID_bit at C2RXF3SID.B7;
    sbit  SID1_C2RXF3SID_bit at C2RXF3SID.B6;
    sbit  SID0_C2RXF3SID_bit at C2RXF3SID.B5;
    sbit  EXIDE_C2RXF3SID_bit at C2RXF3SID.B3;
    sbit  EID17_C2RXF3SID_bit at C2RXF3SID.B1;
    sbit  EID16_C2RXF3SID_bit at C2RXF3SID.B0;

    // C2RXF3EID bits
    sbit  EID15_C2RXF3EID_bit at C2RXF3EID.B15;
    sbit  EID14_C2RXF3EID_bit at C2RXF3EID.B14;
    sbit  EID13_C2RXF3EID_bit at C2RXF3EID.B13;
    sbit  EID12_C2RXF3EID_bit at C2RXF3EID.B12;
    sbit  EID11_C2RXF3EID_bit at C2RXF3EID.B11;
    sbit  EID10_C2RXF3EID_bit at C2RXF3EID.B10;
    sbit  EID9_C2RXF3EID_bit at C2RXF3EID.B9;
    sbit  EID8_C2RXF3EID_bit at C2RXF3EID.B8;
    sbit  EID7_C2RXF3EID_bit at C2RXF3EID.B7;
    sbit  EID6_C2RXF3EID_bit at C2RXF3EID.B6;
    sbit  EID5_C2RXF3EID_bit at C2RXF3EID.B5;
    sbit  EID4_C2RXF3EID_bit at C2RXF3EID.B4;
    sbit  EID3_C2RXF3EID_bit at C2RXF3EID.B3;
    sbit  EID2_C2RXF3EID_bit at C2RXF3EID.B2;
    sbit  EID1_C2RXF3EID_bit at C2RXF3EID.B1;
    sbit  EID0_C2RXF3EID_bit at C2RXF3EID.B0;

    // C2RXF4SID bits
    sbit  SID10_C2RXF4SID_bit at C2RXF4SID.B15;
    sbit  SID9_C2RXF4SID_bit at C2RXF4SID.B14;
    sbit  SID8_C2RXF4SID_bit at C2RXF4SID.B13;
    sbit  SID7_C2RXF4SID_bit at C2RXF4SID.B12;
    sbit  SID6_C2RXF4SID_bit at C2RXF4SID.B11;
    sbit  SID5_C2RXF4SID_bit at C2RXF4SID.B10;
    sbit  SID4_C2RXF4SID_bit at C2RXF4SID.B9;
    sbit  SID3_C2RXF4SID_bit at C2RXF4SID.B8;
    sbit  SID2_C2RXF4SID_bit at C2RXF4SID.B7;
    sbit  SID1_C2RXF4SID_bit at C2RXF4SID.B6;
    sbit  SID0_C2RXF4SID_bit at C2RXF4SID.B5;
    sbit  EXIDE_C2RXF4SID_bit at C2RXF4SID.B3;
    sbit  EID17_C2RXF4SID_bit at C2RXF4SID.B1;
    sbit  EID16_C2RXF4SID_bit at C2RXF4SID.B0;

    // C2RXF4EID bits
    sbit  EID15_C2RXF4EID_bit at C2RXF4EID.B15;
    sbit  EID14_C2RXF4EID_bit at C2RXF4EID.B14;
    sbit  EID13_C2RXF4EID_bit at C2RXF4EID.B13;
    sbit  EID12_C2RXF4EID_bit at C2RXF4EID.B12;
    sbit  EID11_C2RXF4EID_bit at C2RXF4EID.B11;
    sbit  EID10_C2RXF4EID_bit at C2RXF4EID.B10;
    sbit  EID9_C2RXF4EID_bit at C2RXF4EID.B9;
    sbit  EID8_C2RXF4EID_bit at C2RXF4EID.B8;
    sbit  EID7_C2RXF4EID_bit at C2RXF4EID.B7;
    sbit  EID6_C2RXF4EID_bit at C2RXF4EID.B6;
    sbit  EID5_C2RXF4EID_bit at C2RXF4EID.B5;
    sbit  EID4_C2RXF4EID_bit at C2RXF4EID.B4;
    sbit  EID3_C2RXF4EID_bit at C2RXF4EID.B3;
    sbit  EID2_C2RXF4EID_bit at C2RXF4EID.B2;
    sbit  EID1_C2RXF4EID_bit at C2RXF4EID.B1;
    sbit  EID0_C2RXF4EID_bit at C2RXF4EID.B0;

    // C2RXF5SID bits
    sbit  SID10_C2RXF5SID_bit at C2RXF5SID.B15;
    sbit  SID9_C2RXF5SID_bit at C2RXF5SID.B14;
    sbit  SID8_C2RXF5SID_bit at C2RXF5SID.B13;
    sbit  SID7_C2RXF5SID_bit at C2RXF5SID.B12;
    sbit  SID6_C2RXF5SID_bit at C2RXF5SID.B11;
    sbit  SID5_C2RXF5SID_bit at C2RXF5SID.B10;
    sbit  SID4_C2RXF5SID_bit at C2RXF5SID.B9;
    sbit  SID3_C2RXF5SID_bit at C2RXF5SID.B8;
    sbit  SID2_C2RXF5SID_bit at C2RXF5SID.B7;
    sbit  SID1_C2RXF5SID_bit at C2RXF5SID.B6;
    sbit  SID0_C2RXF5SID_bit at C2RXF5SID.B5;
    sbit  EXIDE_C2RXF5SID_bit at C2RXF5SID.B3;
    sbit  EID17_C2RXF5SID_bit at C2RXF5SID.B1;
    sbit  EID16_C2RXF5SID_bit at C2RXF5SID.B0;

    // C2RXF5EID bits
    sbit  EID15_C2RXF5EID_bit at C2RXF5EID.B15;
    sbit  EID14_C2RXF5EID_bit at C2RXF5EID.B14;
    sbit  EID13_C2RXF5EID_bit at C2RXF5EID.B13;
    sbit  EID12_C2RXF5EID_bit at C2RXF5EID.B12;
    sbit  EID11_C2RXF5EID_bit at C2RXF5EID.B11;
    sbit  EID10_C2RXF5EID_bit at C2RXF5EID.B10;
    sbit  EID9_C2RXF5EID_bit at C2RXF5EID.B9;
    sbit  EID8_C2RXF5EID_bit at C2RXF5EID.B8;
    sbit  EID7_C2RXF5EID_bit at C2RXF5EID.B7;
    sbit  EID6_C2RXF5EID_bit at C2RXF5EID.B6;
    sbit  EID5_C2RXF5EID_bit at C2RXF5EID.B5;
    sbit  EID4_C2RXF5EID_bit at C2RXF5EID.B4;
    sbit  EID3_C2RXF5EID_bit at C2RXF5EID.B3;
    sbit  EID2_C2RXF5EID_bit at C2RXF5EID.B2;
    sbit  EID1_C2RXF5EID_bit at C2RXF5EID.B1;
    sbit  EID0_C2RXF5EID_bit at C2RXF5EID.B0;

    // C2RXF6SID bits
    sbit  SID10_C2RXF6SID_bit at C2RXF6SID.B15;
    sbit  SID9_C2RXF6SID_bit at C2RXF6SID.B14;
    sbit  SID8_C2RXF6SID_bit at C2RXF6SID.B13;
    sbit  SID7_C2RXF6SID_bit at C2RXF6SID.B12;
    sbit  SID6_C2RXF6SID_bit at C2RXF6SID.B11;
    sbit  SID5_C2RXF6SID_bit at C2RXF6SID.B10;
    sbit  SID4_C2RXF6SID_bit at C2RXF6SID.B9;
    sbit  SID3_C2RXF6SID_bit at C2RXF6SID.B8;
    sbit  SID2_C2RXF6SID_bit at C2RXF6SID.B7;
    sbit  SID1_C2RXF6SID_bit at C2RXF6SID.B6;
    sbit  SID0_C2RXF6SID_bit at C2RXF6SID.B5;
    sbit  EXIDE_C2RXF6SID_bit at C2RXF6SID.B3;
    sbit  EID17_C2RXF6SID_bit at C2RXF6SID.B1;
    sbit  EID16_C2RXF6SID_bit at C2RXF6SID.B0;

    // C2RXF6EID bits
    sbit  EID15_C2RXF6EID_bit at C2RXF6EID.B15;
    sbit  EID14_C2RXF6EID_bit at C2RXF6EID.B14;
    sbit  EID13_C2RXF6EID_bit at C2RXF6EID.B13;
    sbit  EID12_C2RXF6EID_bit at C2RXF6EID.B12;
    sbit  EID11_C2RXF6EID_bit at C2RXF6EID.B11;
    sbit  EID10_C2RXF6EID_bit at C2RXF6EID.B10;
    sbit  EID9_C2RXF6EID_bit at C2RXF6EID.B9;
    sbit  EID8_C2RXF6EID_bit at C2RXF6EID.B8;
    sbit  EID7_C2RXF6EID_bit at C2RXF6EID.B7;
    sbit  EID6_C2RXF6EID_bit at C2RXF6EID.B6;
    sbit  EID5_C2RXF6EID_bit at C2RXF6EID.B5;
    sbit  EID4_C2RXF6EID_bit at C2RXF6EID.B4;
    sbit  EID3_C2RXF6EID_bit at C2RXF6EID.B3;
    sbit  EID2_C2RXF6EID_bit at C2RXF6EID.B2;
    sbit  EID1_C2RXF6EID_bit at C2RXF6EID.B1;
    sbit  EID0_C2RXF6EID_bit at C2RXF6EID.B0;

    // C2RXF7SID bits
    sbit  SID10_C2RXF7SID_bit at C2RXF7SID.B15;
    sbit  SID9_C2RXF7SID_bit at C2RXF7SID.B14;
    sbit  SID8_C2RXF7SID_bit at C2RXF7SID.B13;
    sbit  SID7_C2RXF7SID_bit at C2RXF7SID.B12;
    sbit  SID6_C2RXF7SID_bit at C2RXF7SID.B11;
    sbit  SID5_C2RXF7SID_bit at C2RXF7SID.B10;
    sbit  SID4_C2RXF7SID_bit at C2RXF7SID.B9;
    sbit  SID3_C2RXF7SID_bit at C2RXF7SID.B8;
    sbit  SID2_C2RXF7SID_bit at C2RXF7SID.B7;
    sbit  SID1_C2RXF7SID_bit at C2RXF7SID.B6;
    sbit  SID0_C2RXF7SID_bit at C2RXF7SID.B5;
    sbit  EXIDE_C2RXF7SID_bit at C2RXF7SID.B3;
    sbit  EID17_C2RXF7SID_bit at C2RXF7SID.B1;
    sbit  EID16_C2RXF7SID_bit at C2RXF7SID.B0;

    // C2RXF7EID bits
    sbit  EID15_C2RXF7EID_bit at C2RXF7EID.B15;
    sbit  EID14_C2RXF7EID_bit at C2RXF7EID.B14;
    sbit  EID13_C2RXF7EID_bit at C2RXF7EID.B13;
    sbit  EID12_C2RXF7EID_bit at C2RXF7EID.B12;
    sbit  EID11_C2RXF7EID_bit at C2RXF7EID.B11;
    sbit  EID10_C2RXF7EID_bit at C2RXF7EID.B10;
    sbit  EID9_C2RXF7EID_bit at C2RXF7EID.B9;
    sbit  EID8_C2RXF7EID_bit at C2RXF7EID.B8;
    sbit  EID7_C2RXF7EID_bit at C2RXF7EID.B7;
    sbit  EID6_C2RXF7EID_bit at C2RXF7EID.B6;
    sbit  EID5_C2RXF7EID_bit at C2RXF7EID.B5;
    sbit  EID4_C2RXF7EID_bit at C2RXF7EID.B4;
    sbit  EID3_C2RXF7EID_bit at C2RXF7EID.B3;
    sbit  EID2_C2RXF7EID_bit at C2RXF7EID.B2;
    sbit  EID1_C2RXF7EID_bit at C2RXF7EID.B1;
    sbit  EID0_C2RXF7EID_bit at C2RXF7EID.B0;

    // C2RXF8SID bits
    sbit  SID10_C2RXF8SID_bit at C2RXF8SID.B15;
    sbit  SID9_C2RXF8SID_bit at C2RXF8SID.B14;
    sbit  SID8_C2RXF8SID_bit at C2RXF8SID.B13;
    sbit  SID7_C2RXF8SID_bit at C2RXF8SID.B12;
    sbit  SID6_C2RXF8SID_bit at C2RXF8SID.B11;
    sbit  SID5_C2RXF8SID_bit at C2RXF8SID.B10;
    sbit  SID4_C2RXF8SID_bit at C2RXF8SID.B9;
    sbit  SID3_C2RXF8SID_bit at C2RXF8SID.B8;
    sbit  SID2_C2RXF8SID_bit at C2RXF8SID.B7;
    sbit  SID1_C2RXF8SID_bit at C2RXF8SID.B6;
    sbit  SID0_C2RXF8SID_bit at C2RXF8SID.B5;
    sbit  EXIDE_C2RXF8SID_bit at C2RXF8SID.B3;
    sbit  EID17_C2RXF8SID_bit at C2RXF8SID.B1;
    sbit  EID16_C2RXF8SID_bit at C2RXF8SID.B0;

    // C2RXF8EID bits
    sbit  EID15_C2RXF8EID_bit at C2RXF8EID.B15;
    sbit  EID14_C2RXF8EID_bit at C2RXF8EID.B14;
    sbit  EID13_C2RXF8EID_bit at C2RXF8EID.B13;
    sbit  EID12_C2RXF8EID_bit at C2RXF8EID.B12;
    sbit  EID11_C2RXF8EID_bit at C2RXF8EID.B11;
    sbit  EID10_C2RXF8EID_bit at C2RXF8EID.B10;
    sbit  EID9_C2RXF8EID_bit at C2RXF8EID.B9;
    sbit  EID8_C2RXF8EID_bit at C2RXF8EID.B8;
    sbit  EID7_C2RXF8EID_bit at C2RXF8EID.B7;
    sbit  EID6_C2RXF8EID_bit at C2RXF8EID.B6;
    sbit  EID5_C2RXF8EID_bit at C2RXF8EID.B5;
    sbit  EID4_C2RXF8EID_bit at C2RXF8EID.B4;
    sbit  EID3_C2RXF8EID_bit at C2RXF8EID.B3;
    sbit  EID2_C2RXF8EID_bit at C2RXF8EID.B2;
    sbit  EID1_C2RXF8EID_bit at C2RXF8EID.B1;
    sbit  EID0_C2RXF8EID_bit at C2RXF8EID.B0;

    // C2RXF9SID bits
    sbit  SID10_C2RXF9SID_bit at C2RXF9SID.B15;
    sbit  SID9_C2RXF9SID_bit at C2RXF9SID.B14;
    sbit  SID8_C2RXF9SID_bit at C2RXF9SID.B13;
    sbit  SID7_C2RXF9SID_bit at C2RXF9SID.B12;
    sbit  SID6_C2RXF9SID_bit at C2RXF9SID.B11;
    sbit  SID5_C2RXF9SID_bit at C2RXF9SID.B10;
    sbit  SID4_C2RXF9SID_bit at C2RXF9SID.B9;
    sbit  SID3_C2RXF9SID_bit at C2RXF9SID.B8;
    sbit  SID2_C2RXF9SID_bit at C2RXF9SID.B7;
    sbit  SID1_C2RXF9SID_bit at C2RXF9SID.B6;
    sbit  SID0_C2RXF9SID_bit at C2RXF9SID.B5;
    sbit  EXIDE_C2RXF9SID_bit at C2RXF9SID.B3;
    sbit  EID17_C2RXF9SID_bit at C2RXF9SID.B1;
    sbit  EID16_C2RXF9SID_bit at C2RXF9SID.B0;

    // C2RXF9EID bits
    sbit  EID15_C2RXF9EID_bit at C2RXF9EID.B15;
    sbit  EID14_C2RXF9EID_bit at C2RXF9EID.B14;
    sbit  EID13_C2RXF9EID_bit at C2RXF9EID.B13;
    sbit  EID12_C2RXF9EID_bit at C2RXF9EID.B12;
    sbit  EID11_C2RXF9EID_bit at C2RXF9EID.B11;
    sbit  EID10_C2RXF9EID_bit at C2RXF9EID.B10;
    sbit  EID9_C2RXF9EID_bit at C2RXF9EID.B9;
    sbit  EID8_C2RXF9EID_bit at C2RXF9EID.B8;
    sbit  EID7_C2RXF9EID_bit at C2RXF9EID.B7;
    sbit  EID6_C2RXF9EID_bit at C2RXF9EID.B6;
    sbit  EID5_C2RXF9EID_bit at C2RXF9EID.B5;
    sbit  EID4_C2RXF9EID_bit at C2RXF9EID.B4;
    sbit  EID3_C2RXF9EID_bit at C2RXF9EID.B3;
    sbit  EID2_C2RXF9EID_bit at C2RXF9EID.B2;
    sbit  EID1_C2RXF9EID_bit at C2RXF9EID.B1;
    sbit  EID0_C2RXF9EID_bit at C2RXF9EID.B0;

    // C2RXF10SID bits
    sbit  SID10_C2RXF10SID_bit at C2RXF10SID.B15;
    sbit  SID9_C2RXF10SID_bit at C2RXF10SID.B14;
    sbit  SID8_C2RXF10SID_bit at C2RXF10SID.B13;
    sbit  SID7_C2RXF10SID_bit at C2RXF10SID.B12;
    sbit  SID6_C2RXF10SID_bit at C2RXF10SID.B11;
    sbit  SID5_C2RXF10SID_bit at C2RXF10SID.B10;
    sbit  SID4_C2RXF10SID_bit at C2RXF10SID.B9;
    sbit  SID3_C2RXF10SID_bit at C2RXF10SID.B8;
    sbit  SID2_C2RXF10SID_bit at C2RXF10SID.B7;
    sbit  SID1_C2RXF10SID_bit at C2RXF10SID.B6;
    sbit  SID0_C2RXF10SID_bit at C2RXF10SID.B5;
    sbit  EXIDE_C2RXF10SID_bit at C2RXF10SID.B3;
    sbit  EID17_C2RXF10SID_bit at C2RXF10SID.B1;
    sbit  EID16_C2RXF10SID_bit at C2RXF10SID.B0;

    // C2RXF10EID bits
    sbit  EID15_C2RXF10EID_bit at C2RXF10EID.B15;
    sbit  EID14_C2RXF10EID_bit at C2RXF10EID.B14;
    sbit  EID13_C2RXF10EID_bit at C2RXF10EID.B13;
    sbit  EID12_C2RXF10EID_bit at C2RXF10EID.B12;
    sbit  EID11_C2RXF10EID_bit at C2RXF10EID.B11;
    sbit  EID10_C2RXF10EID_bit at C2RXF10EID.B10;
    sbit  EID9_C2RXF10EID_bit at C2RXF10EID.B9;
    sbit  EID8_C2RXF10EID_bit at C2RXF10EID.B8;
    sbit  EID7_C2RXF10EID_bit at C2RXF10EID.B7;
    sbit  EID6_C2RXF10EID_bit at C2RXF10EID.B6;
    sbit  EID5_C2RXF10EID_bit at C2RXF10EID.B5;
    sbit  EID4_C2RXF10EID_bit at C2RXF10EID.B4;
    sbit  EID3_C2RXF10EID_bit at C2RXF10EID.B3;
    sbit  EID2_C2RXF10EID_bit at C2RXF10EID.B2;
    sbit  EID1_C2RXF10EID_bit at C2RXF10EID.B1;
    sbit  EID0_C2RXF10EID_bit at C2RXF10EID.B0;

    // C2RXF11SID bits
    sbit  SID10_C2RXF11SID_bit at C2RXF11SID.B15;
    sbit  SID9_C2RXF11SID_bit at C2RXF11SID.B14;
    sbit  SID8_C2RXF11SID_bit at C2RXF11SID.B13;
    sbit  SID7_C2RXF11SID_bit at C2RXF11SID.B12;
    sbit  SID6_C2RXF11SID_bit at C2RXF11SID.B11;
    sbit  SID5_C2RXF11SID_bit at C2RXF11SID.B10;
    sbit  SID4_C2RXF11SID_bit at C2RXF11SID.B9;
    sbit  SID3_C2RXF11SID_bit at C2RXF11SID.B8;
    sbit  SID2_C2RXF11SID_bit at C2RXF11SID.B7;
    sbit  SID1_C2RXF11SID_bit at C2RXF11SID.B6;
    sbit  SID0_C2RXF11SID_bit at C2RXF11SID.B5;
    sbit  EXIDE_C2RXF11SID_bit at C2RXF11SID.B3;
    sbit  EID17_C2RXF11SID_bit at C2RXF11SID.B1;
    sbit  EID16_C2RXF11SID_bit at C2RXF11SID.B0;

    // C2RXF11EID bits
    sbit  EID15_C2RXF11EID_bit at C2RXF11EID.B15;
    sbit  EID14_C2RXF11EID_bit at C2RXF11EID.B14;
    sbit  EID13_C2RXF11EID_bit at C2RXF11EID.B13;
    sbit  EID12_C2RXF11EID_bit at C2RXF11EID.B12;
    sbit  EID11_C2RXF11EID_bit at C2RXF11EID.B11;
    sbit  EID10_C2RXF11EID_bit at C2RXF11EID.B10;
    sbit  EID9_C2RXF11EID_bit at C2RXF11EID.B9;
    sbit  EID8_C2RXF11EID_bit at C2RXF11EID.B8;
    sbit  EID7_C2RXF11EID_bit at C2RXF11EID.B7;
    sbit  EID6_C2RXF11EID_bit at C2RXF11EID.B6;
    sbit  EID5_C2RXF11EID_bit at C2RXF11EID.B5;
    sbit  EID4_C2RXF11EID_bit at C2RXF11EID.B4;
    sbit  EID3_C2RXF11EID_bit at C2RXF11EID.B3;
    sbit  EID2_C2RXF11EID_bit at C2RXF11EID.B2;
    sbit  EID1_C2RXF11EID_bit at C2RXF11EID.B1;
    sbit  EID0_C2RXF11EID_bit at C2RXF11EID.B0;

    // C2RXF12SID bits
    sbit  SID10_C2RXF12SID_bit at C2RXF12SID.B15;
    sbit  SID9_C2RXF12SID_bit at C2RXF12SID.B14;
    sbit  SID8_C2RXF12SID_bit at C2RXF12SID.B13;
    sbit  SID7_C2RXF12SID_bit at C2RXF12SID.B12;
    sbit  SID6_C2RXF12SID_bit at C2RXF12SID.B11;
    sbit  SID5_C2RXF12SID_bit at C2RXF12SID.B10;
    sbit  SID4_C2RXF12SID_bit at C2RXF12SID.B9;
    sbit  SID3_C2RXF12SID_bit at C2RXF12SID.B8;
    sbit  SID2_C2RXF12SID_bit at C2RXF12SID.B7;
    sbit  SID1_C2RXF12SID_bit at C2RXF12SID.B6;
    sbit  SID0_C2RXF12SID_bit at C2RXF12SID.B5;
    sbit  EXIDE_C2RXF12SID_bit at C2RXF12SID.B3;
    sbit  EID17_C2RXF12SID_bit at C2RXF12SID.B1;
    sbit  EID16_C2RXF12SID_bit at C2RXF12SID.B0;

    // C2RXF12EID bits
    sbit  EID15_C2RXF12EID_bit at C2RXF12EID.B15;
    sbit  EID14_C2RXF12EID_bit at C2RXF12EID.B14;
    sbit  EID13_C2RXF12EID_bit at C2RXF12EID.B13;
    sbit  EID12_C2RXF12EID_bit at C2RXF12EID.B12;
    sbit  EID11_C2RXF12EID_bit at C2RXF12EID.B11;
    sbit  EID10_C2RXF12EID_bit at C2RXF12EID.B10;
    sbit  EID9_C2RXF12EID_bit at C2RXF12EID.B9;
    sbit  EID8_C2RXF12EID_bit at C2RXF12EID.B8;
    sbit  EID7_C2RXF12EID_bit at C2RXF12EID.B7;
    sbit  EID6_C2RXF12EID_bit at C2RXF12EID.B6;
    sbit  EID5_C2RXF12EID_bit at C2RXF12EID.B5;
    sbit  EID4_C2RXF12EID_bit at C2RXF12EID.B4;
    sbit  EID3_C2RXF12EID_bit at C2RXF12EID.B3;
    sbit  EID2_C2RXF12EID_bit at C2RXF12EID.B2;
    sbit  EID1_C2RXF12EID_bit at C2RXF12EID.B1;
    sbit  EID0_C2RXF12EID_bit at C2RXF12EID.B0;

    // C2RXF13SID bits
    sbit  SID10_C2RXF13SID_bit at C2RXF13SID.B15;
    sbit  SID9_C2RXF13SID_bit at C2RXF13SID.B14;
    sbit  SID8_C2RXF13SID_bit at C2RXF13SID.B13;
    sbit  SID7_C2RXF13SID_bit at C2RXF13SID.B12;
    sbit  SID6_C2RXF13SID_bit at C2RXF13SID.B11;
    sbit  SID5_C2RXF13SID_bit at C2RXF13SID.B10;
    sbit  SID4_C2RXF13SID_bit at C2RXF13SID.B9;
    sbit  SID3_C2RXF13SID_bit at C2RXF13SID.B8;
    sbit  SID2_C2RXF13SID_bit at C2RXF13SID.B7;
    sbit  SID1_C2RXF13SID_bit at C2RXF13SID.B6;
    sbit  SID0_C2RXF13SID_bit at C2RXF13SID.B5;
    sbit  EXIDE_C2RXF13SID_bit at C2RXF13SID.B3;
    sbit  EID17_C2RXF13SID_bit at C2RXF13SID.B1;
    sbit  EID16_C2RXF13SID_bit at C2RXF13SID.B0;

    // C2RXF13EID bits
    sbit  EID15_C2RXF13EID_bit at C2RXF13EID.B15;
    sbit  EID14_C2RXF13EID_bit at C2RXF13EID.B14;
    sbit  EID13_C2RXF13EID_bit at C2RXF13EID.B13;
    sbit  EID12_C2RXF13EID_bit at C2RXF13EID.B12;
    sbit  EID11_C2RXF13EID_bit at C2RXF13EID.B11;
    sbit  EID10_C2RXF13EID_bit at C2RXF13EID.B10;
    sbit  EID9_C2RXF13EID_bit at C2RXF13EID.B9;
    sbit  EID8_C2RXF13EID_bit at C2RXF13EID.B8;
    sbit  EID7_C2RXF13EID_bit at C2RXF13EID.B7;
    sbit  EID6_C2RXF13EID_bit at C2RXF13EID.B6;
    sbit  EID5_C2RXF13EID_bit at C2RXF13EID.B5;
    sbit  EID4_C2RXF13EID_bit at C2RXF13EID.B4;
    sbit  EID3_C2RXF13EID_bit at C2RXF13EID.B3;
    sbit  EID2_C2RXF13EID_bit at C2RXF13EID.B2;
    sbit  EID1_C2RXF13EID_bit at C2RXF13EID.B1;
    sbit  EID0_C2RXF13EID_bit at C2RXF13EID.B0;

    // C2RXF14SID bits
    sbit  SID10_C2RXF14SID_bit at C2RXF14SID.B15;
    sbit  SID9_C2RXF14SID_bit at C2RXF14SID.B14;
    sbit  SID8_C2RXF14SID_bit at C2RXF14SID.B13;
    sbit  SID7_C2RXF14SID_bit at C2RXF14SID.B12;
    sbit  SID6_C2RXF14SID_bit at C2RXF14SID.B11;
    sbit  SID5_C2RXF14SID_bit at C2RXF14SID.B10;
    sbit  SID4_C2RXF14SID_bit at C2RXF14SID.B9;
    sbit  SID3_C2RXF14SID_bit at C2RXF14SID.B8;
    sbit  SID2_C2RXF14SID_bit at C2RXF14SID.B7;
    sbit  SID1_C2RXF14SID_bit at C2RXF14SID.B6;
    sbit  SID0_C2RXF14SID_bit at C2RXF14SID.B5;
    sbit  EXIDE_C2RXF14SID_bit at C2RXF14SID.B3;
    sbit  EID17_C2RXF14SID_bit at C2RXF14SID.B1;
    sbit  EID16_C2RXF14SID_bit at C2RXF14SID.B0;

    // C2RXF14EID bits
    sbit  EID15_C2RXF14EID_bit at C2RXF14EID.B15;
    sbit  EID14_C2RXF14EID_bit at C2RXF14EID.B14;
    sbit  EID13_C2RXF14EID_bit at C2RXF14EID.B13;
    sbit  EID12_C2RXF14EID_bit at C2RXF14EID.B12;
    sbit  EID11_C2RXF14EID_bit at C2RXF14EID.B11;
    sbit  EID10_C2RXF14EID_bit at C2RXF14EID.B10;
    sbit  EID9_C2RXF14EID_bit at C2RXF14EID.B9;
    sbit  EID8_C2RXF14EID_bit at C2RXF14EID.B8;
    sbit  EID7_C2RXF14EID_bit at C2RXF14EID.B7;
    sbit  EID6_C2RXF14EID_bit at C2RXF14EID.B6;
    sbit  EID5_C2RXF14EID_bit at C2RXF14EID.B5;
    sbit  EID4_C2RXF14EID_bit at C2RXF14EID.B4;
    sbit  EID3_C2RXF14EID_bit at C2RXF14EID.B3;
    sbit  EID2_C2RXF14EID_bit at C2RXF14EID.B2;
    sbit  EID1_C2RXF14EID_bit at C2RXF14EID.B1;
    sbit  EID0_C2RXF14EID_bit at C2RXF14EID.B0;

    // C2RXF15SID bits
    sbit  SID10_C2RXF15SID_bit at C2RXF15SID.B15;
    sbit  SID9_C2RXF15SID_bit at C2RXF15SID.B14;
    sbit  SID8_C2RXF15SID_bit at C2RXF15SID.B13;
    sbit  SID7_C2RXF15SID_bit at C2RXF15SID.B12;
    sbit  SID6_C2RXF15SID_bit at C2RXF15SID.B11;
    sbit  SID5_C2RXF15SID_bit at C2RXF15SID.B10;
    sbit  SID4_C2RXF15SID_bit at C2RXF15SID.B9;
    sbit  SID3_C2RXF15SID_bit at C2RXF15SID.B8;
    sbit  SID2_C2RXF15SID_bit at C2RXF15SID.B7;
    sbit  SID1_C2RXF15SID_bit at C2RXF15SID.B6;
    sbit  SID0_C2RXF15SID_bit at C2RXF15SID.B5;
    sbit  EXIDE_C2RXF15SID_bit at C2RXF15SID.B3;
    sbit  EID17_C2RXF15SID_bit at C2RXF15SID.B1;
    sbit  EID16_C2RXF15SID_bit at C2RXF15SID.B0;

    // C2RXF15EID bits
    sbit  EID15_C2RXF15EID_bit at C2RXF15EID.B15;
    sbit  EID14_C2RXF15EID_bit at C2RXF15EID.B14;
    sbit  EID13_C2RXF15EID_bit at C2RXF15EID.B13;
    sbit  EID12_C2RXF15EID_bit at C2RXF15EID.B12;
    sbit  EID11_C2RXF15EID_bit at C2RXF15EID.B11;
    sbit  EID10_C2RXF15EID_bit at C2RXF15EID.B10;
    sbit  EID9_C2RXF15EID_bit at C2RXF15EID.B9;
    sbit  EID8_C2RXF15EID_bit at C2RXF15EID.B8;
    sbit  EID7_C2RXF15EID_bit at C2RXF15EID.B7;
    sbit  EID6_C2RXF15EID_bit at C2RXF15EID.B6;
    sbit  EID5_C2RXF15EID_bit at C2RXF15EID.B5;
    sbit  EID4_C2RXF15EID_bit at C2RXF15EID.B4;
    sbit  EID3_C2RXF15EID_bit at C2RXF15EID.B3;
    sbit  EID2_C2RXF15EID_bit at C2RXF15EID.B2;
    sbit  EID1_C2RXF15EID_bit at C2RXF15EID.B1;
    sbit  EID0_C2RXF15EID_bit at C2RXF15EID.B0;

    // U1PWMRRS bits
    const register unsigned short int DC_7 = 15;
    sbit  DC_7_bit at U1PWMRRS.B15;
    const register unsigned short int DC_6 = 14;
    sbit  DC_6_bit at U1PWMRRS.B14;
    const register unsigned short int DC_5 = 13;
    sbit  DC_5_bit at U1PWMRRS.B13;
    const register unsigned short int DC_4 = 12;
    sbit  DC_4_bit at U1PWMRRS.B12;
    const register unsigned short int DC_3 = 11;
    sbit  DC_3_bit at U1PWMRRS.B11;
    const register unsigned short int DC_2 = 10;
    sbit  DC_2_bit at U1PWMRRS.B10;
    const register unsigned short int DC_1 = 9;
    sbit  DC_1_bit at U1PWMRRS.B9;
    const register unsigned short int DC_0 = 8;
    sbit  DC_0_bit at U1PWMRRS.B8;
    const register unsigned short int PER_7 = 7;
    sbit  PER_7_bit at U1PWMRRS.B7;
    const register unsigned short int PER_6 = 6;
    sbit  PER_6_bit at U1PWMRRS.B6;
    const register unsigned short int PER_5 = 5;
    sbit  PER_5_bit at U1PWMRRS.B5;
    const register unsigned short int PER_4 = 4;
    sbit  PER_4_bit at U1PWMRRS.B4;
    const register unsigned short int PER_3 = 3;
    sbit  PER_3_bit at U1PWMRRS.B3;
    const register unsigned short int PER_2 = 2;
    sbit  PER_2_bit at U1PWMRRS.B2;
    const register unsigned short int PER_1 = 1;
    sbit  PER_1_bit at U1PWMRRS.B1;
    const register unsigned short int PER_0 = 0;
    sbit  PER_0_bit at U1PWMRRS.B0;

    // U1PWMCON bits
    const register unsigned short int PWMEN = 15;
    sbit  PWMEN_bit at U1PWMCON.B15;
    const register unsigned short int PWMPOL = 9;
    sbit  PWMPOL_bit at U1PWMCON.B9;
    const register unsigned short int CNTEN = 8;
    sbit  CNTEN_bit at U1PWMCON.B8;

    // QEI2CON bits
    sbit  QEIEN_QEI2CON_bit at QEI2CON.B15;
    sbit  QEISIDL_QEI2CON_bit at QEI2CON.B13;
    sbit  PIMOD_2_QEI2CON_bit at QEI2CON.B12;
    sbit  PIMOD_1_QEI2CON_bit at QEI2CON.B11;
    sbit  PIMOD_0_QEI2CON_bit at QEI2CON.B10;
    sbit  IMV_1_QEI2CON_bit at QEI2CON.B9;
    sbit  IMV_0_QEI2CON_bit at QEI2CON.B8;
    sbit  INTDIV_2_QEI2CON_bit at QEI2CON.B6;
    sbit  INTDIV_1_QEI2CON_bit at QEI2CON.B5;
    sbit  INTDIV_0_QEI2CON_bit at QEI2CON.B4;
    sbit  CNTPOL_QEI2CON_bit at QEI2CON.B3;
    sbit  GATEN_QEI2CON_bit at QEI2CON.B2;
    sbit  CCM_1_QEI2CON_bit at QEI2CON.B1;
    sbit  CCM_0_QEI2CON_bit at QEI2CON.B0;

    // QEI2IOC bits
    sbit  QCAPEN_QEI2IOC_bit at QEI2IOC.B15;
    sbit  FLTREN_QEI2IOC_bit at QEI2IOC.B14;
    sbit  QFDIV_2_QEI2IOC_bit at QEI2IOC.B13;
    sbit  QFDIV_1_QEI2IOC_bit at QEI2IOC.B12;
    sbit  QFDIV_0_QEI2IOC_bit at QEI2IOC.B11;
    sbit  OUTFNC_1_QEI2IOC_bit at QEI2IOC.B10;
    sbit  OUTFNC_0_QEI2IOC_bit at QEI2IOC.B9;
    sbit  SWPAB_QEI2IOC_bit at QEI2IOC.B8;
    sbit  HOMPOL_QEI2IOC_bit at QEI2IOC.B7;
    sbit  IDXPOL_QEI2IOC_bit at QEI2IOC.B6;
    sbit  QEBPOL_QEI2IOC_bit at QEI2IOC.B5;
    sbit  QEAPOL_QEI2IOC_bit at QEI2IOC.B4;
    sbit  HOME_QEI2IOC_bit at QEI2IOC.B3;
    sbit  INDEX__QEI2IOC_bit at QEI2IOC.B2;
    sbit  QEB_QEI2IOC_bit at QEI2IOC.B1;
    sbit  QEA_QEI2IOC_bit at QEI2IOC.B0;

    // QEI2STAT bits
    sbit  PCHEQIRQ_QEI2STAT_bit at QEI2STAT.B13;
    sbit  PCHEQIEN_QEI2STAT_bit at QEI2STAT.B12;
    sbit  PCLEQIRQ_QEI2STAT_bit at QEI2STAT.B11;
    sbit  PCLEQIEN_QEI2STAT_bit at QEI2STAT.B10;
    sbit  POSOVIRQ_QEI2STAT_bit at QEI2STAT.B9;
    sbit  POSOVIEN_QEI2STAT_bit at QEI2STAT.B8;
    sbit  PCIIRQ_QEI2STAT_bit at QEI2STAT.B7;
    sbit  PCIIEN_QEI2STAT_bit at QEI2STAT.B6;
    sbit  VELOVIRQ_QEI2STAT_bit at QEI2STAT.B5;
    sbit  VELOVIEN_QEI2STAT_bit at QEI2STAT.B4;
    sbit  HOMIRQ_QEI2STAT_bit at QEI2STAT.B3;
    sbit  HOMIEN_QEI2STAT_bit at QEI2STAT.B2;
    sbit  IDXIRQ_QEI2STAT_bit at QEI2STAT.B1;
    sbit  IDXIEN_QEI2STAT_bit at QEI2STAT.B0;

    // POS2CNTL bits
    sbit  POSCNTL_15_POS2CNTL_bit at POS2CNTL.B15;
    sbit  POSCNTL_14_POS2CNTL_bit at POS2CNTL.B14;
    sbit  POSCNTL_13_POS2CNTL_bit at POS2CNTL.B13;
    sbit  POSCNTL_12_POS2CNTL_bit at POS2CNTL.B12;
    sbit  POSCNTL_11_POS2CNTL_bit at POS2CNTL.B11;
    sbit  POSCNTL_10_POS2CNTL_bit at POS2CNTL.B10;
    sbit  POSCNTL_9_POS2CNTL_bit at POS2CNTL.B9;
    sbit  POSCNTL_8_POS2CNTL_bit at POS2CNTL.B8;
    sbit  POSCNTL_7_POS2CNTL_bit at POS2CNTL.B7;
    sbit  POSCNTL_6_POS2CNTL_bit at POS2CNTL.B6;
    sbit  POSCNTL_5_POS2CNTL_bit at POS2CNTL.B5;
    sbit  POSCNTL_4_POS2CNTL_bit at POS2CNTL.B4;
    sbit  POSCNTL_3_POS2CNTL_bit at POS2CNTL.B3;
    sbit  POSCNTL_2_POS2CNTL_bit at POS2CNTL.B2;
    sbit  POSCNTL_1_POS2CNTL_bit at POS2CNTL.B1;
    sbit  POSCNTL_0_POS2CNTL_bit at POS2CNTL.B0;

    // POS2CNTH bits
    sbit  POSCNTH_15_POS2CNTH_bit at POS2CNTH.B15;
    sbit  POSCNTH_14_POS2CNTH_bit at POS2CNTH.B14;
    sbit  POSCNTH_13_POS2CNTH_bit at POS2CNTH.B13;
    sbit  POSCNTH_12_POS2CNTH_bit at POS2CNTH.B12;
    sbit  POSCNTH_11_POS2CNTH_bit at POS2CNTH.B11;
    sbit  POSCNTH_10_POS2CNTH_bit at POS2CNTH.B10;
    sbit  POSCNTH_9_POS2CNTH_bit at POS2CNTH.B9;
    sbit  POSCNTH_8_POS2CNTH_bit at POS2CNTH.B8;
    sbit  POSCNTH_7_POS2CNTH_bit at POS2CNTH.B7;
    sbit  POSCNTH_6_POS2CNTH_bit at POS2CNTH.B6;
    sbit  POSCNTH_5_POS2CNTH_bit at POS2CNTH.B5;
    sbit  POSCNTH_4_POS2CNTH_bit at POS2CNTH.B4;
    sbit  POSCNTH_3_POS2CNTH_bit at POS2CNTH.B3;
    sbit  POSCNTH_2_POS2CNTH_bit at POS2CNTH.B2;
    sbit  POSCNTH_1_POS2CNTH_bit at POS2CNTH.B1;
    sbit  POSCNTH_0_POS2CNTH_bit at POS2CNTH.B0;

    // POS2HLD bits
    sbit  POSHLD_15_POS2HLD_bit at POS2HLD.B15;
    sbit  POSHLD_14_POS2HLD_bit at POS2HLD.B14;
    sbit  POSHLD_13_POS2HLD_bit at POS2HLD.B13;
    sbit  POSHLD_12_POS2HLD_bit at POS2HLD.B12;
    sbit  POSHLD_11_POS2HLD_bit at POS2HLD.B11;
    sbit  POSHLD_10_POS2HLD_bit at POS2HLD.B10;
    sbit  POSHLD_9_POS2HLD_bit at POS2HLD.B9;
    sbit  POSHLD_8_POS2HLD_bit at POS2HLD.B8;
    sbit  POSHLD_7_POS2HLD_bit at POS2HLD.B7;
    sbit  POSHLD_6_POS2HLD_bit at POS2HLD.B6;
    sbit  POSHLD_5_POS2HLD_bit at POS2HLD.B5;
    sbit  POSHLD_4_POS2HLD_bit at POS2HLD.B4;
    sbit  POSHLD_3_POS2HLD_bit at POS2HLD.B3;
    sbit  POSHLD_2_POS2HLD_bit at POS2HLD.B2;
    sbit  POSHLD_1_POS2HLD_bit at POS2HLD.B1;
    sbit  POSHLD_0_POS2HLD_bit at POS2HLD.B0;

    // VEL2CNT bits
    sbit  VELCNT_15_VEL2CNT_bit at VEL2CNT.B15;
    sbit  VELCNT_14_VEL2CNT_bit at VEL2CNT.B14;
    sbit  VELCNT_13_VEL2CNT_bit at VEL2CNT.B13;
    sbit  VELCNT_12_VEL2CNT_bit at VEL2CNT.B12;
    sbit  VELCNT_11_VEL2CNT_bit at VEL2CNT.B11;
    sbit  VELCNT_10_VEL2CNT_bit at VEL2CNT.B10;
    sbit  VELCNT_9_VEL2CNT_bit at VEL2CNT.B9;
    sbit  VELCNT_8_VEL2CNT_bit at VEL2CNT.B8;
    sbit  VELCNT_7_VEL2CNT_bit at VEL2CNT.B7;
    sbit  VELCNT_6_VEL2CNT_bit at VEL2CNT.B6;
    sbit  VELCNT_5_VEL2CNT_bit at VEL2CNT.B5;
    sbit  VELCNT_4_VEL2CNT_bit at VEL2CNT.B4;
    sbit  VELCNT_3_VEL2CNT_bit at VEL2CNT.B3;
    sbit  VELCNT_2_VEL2CNT_bit at VEL2CNT.B2;
    sbit  VELCNT_1_VEL2CNT_bit at VEL2CNT.B1;
    sbit  VELCNT_0_VEL2CNT_bit at VEL2CNT.B0;

    // INT2TMRL bits
    sbit  INTTMRL_15_INT2TMRL_bit at INT2TMRL.B15;
    sbit  INTTMRL_14_INT2TMRL_bit at INT2TMRL.B14;
    sbit  INTTMRL_13_INT2TMRL_bit at INT2TMRL.B13;
    sbit  INTTMRL_12_INT2TMRL_bit at INT2TMRL.B12;
    sbit  INTTMRL_11_INT2TMRL_bit at INT2TMRL.B11;
    sbit  INTTMRL_10_INT2TMRL_bit at INT2TMRL.B10;
    sbit  INTTMRL_9_INT2TMRL_bit at INT2TMRL.B9;
    sbit  INTTMRL_8_INT2TMRL_bit at INT2TMRL.B8;
    sbit  INTTMRL_7_INT2TMRL_bit at INT2TMRL.B7;
    sbit  INTTMRL_6_INT2TMRL_bit at INT2TMRL.B6;
    sbit  INTTMRL_5_INT2TMRL_bit at INT2TMRL.B5;
    sbit  INTTMRL_4_INT2TMRL_bit at INT2TMRL.B4;
    sbit  INTTMRL_3_INT2TMRL_bit at INT2TMRL.B3;
    sbit  INTTMRL_2_INT2TMRL_bit at INT2TMRL.B2;
    sbit  INTTMRL_1_INT2TMRL_bit at INT2TMRL.B1;
    sbit  INTTMRL_0_INT2TMRL_bit at INT2TMRL.B0;

    // INT2TMRH bits
    sbit  INTTMRH_15_INT2TMRH_bit at INT2TMRH.B15;
    sbit  INTTMRH_14_INT2TMRH_bit at INT2TMRH.B14;
    sbit  INTTMRH_13_INT2TMRH_bit at INT2TMRH.B13;
    sbit  INTTMRH_12_INT2TMRH_bit at INT2TMRH.B12;
    sbit  INTTMRH_11_INT2TMRH_bit at INT2TMRH.B11;
    sbit  INTTMRH_10_INT2TMRH_bit at INT2TMRH.B10;
    sbit  INTTMRH_9_INT2TMRH_bit at INT2TMRH.B9;
    sbit  INTTMRH_8_INT2TMRH_bit at INT2TMRH.B8;
    sbit  INTTMRH_7_INT2TMRH_bit at INT2TMRH.B7;
    sbit  INTTMRH_6_INT2TMRH_bit at INT2TMRH.B6;
    sbit  INTTMRH_5_INT2TMRH_bit at INT2TMRH.B5;
    sbit  INTTMRH_4_INT2TMRH_bit at INT2TMRH.B4;
    sbit  INTTMRH_3_INT2TMRH_bit at INT2TMRH.B3;
    sbit  INTTMRH_2_INT2TMRH_bit at INT2TMRH.B2;
    sbit  INTTMRH_1_INT2TMRH_bit at INT2TMRH.B1;
    sbit  INTTMRH_0_INT2TMRH_bit at INT2TMRH.B0;

    // INT2HLDL bits
    sbit  INTHLDL_15_INT2HLDL_bit at INT2HLDL.B15;
    sbit  INTHLDL_14_INT2HLDL_bit at INT2HLDL.B14;
    sbit  INTHLDL_13_INT2HLDL_bit at INT2HLDL.B13;
    sbit  INTHLDL_12_INT2HLDL_bit at INT2HLDL.B12;
    sbit  INTHLDL_11_INT2HLDL_bit at INT2HLDL.B11;
    sbit  INTHLDL_10_INT2HLDL_bit at INT2HLDL.B10;
    sbit  INTHLDL_9_INT2HLDL_bit at INT2HLDL.B9;
    sbit  INTHLDL_8_INT2HLDL_bit at INT2HLDL.B8;
    sbit  INTHLDL_7_INT2HLDL_bit at INT2HLDL.B7;
    sbit  INTHLDL_6_INT2HLDL_bit at INT2HLDL.B6;
    sbit  INTHLDL_5_INT2HLDL_bit at INT2HLDL.B5;
    sbit  INTHLDL_4_INT2HLDL_bit at INT2HLDL.B4;
    sbit  INTHLDL_3_INT2HLDL_bit at INT2HLDL.B3;
    sbit  INTHLDL_2_INT2HLDL_bit at INT2HLDL.B2;
    sbit  INTHLDL_1_INT2HLDL_bit at INT2HLDL.B1;
    sbit  INTHLDL_0_INT2HLDL_bit at INT2HLDL.B0;

    // INT2HLDH bits
    sbit  INTHLDH_15_INT2HLDH_bit at INT2HLDH.B15;
    sbit  INTHLDH_14_INT2HLDH_bit at INT2HLDH.B14;
    sbit  INTHLDH_13_INT2HLDH_bit at INT2HLDH.B13;
    sbit  INTHLDH_12_INT2HLDH_bit at INT2HLDH.B12;
    sbit  INTHLDH_11_INT2HLDH_bit at INT2HLDH.B11;
    sbit  INTHLDH_10_INT2HLDH_bit at INT2HLDH.B10;
    sbit  INTHLDH_9_INT2HLDH_bit at INT2HLDH.B9;
    sbit  INTHLDH_8_INT2HLDH_bit at INT2HLDH.B8;
    sbit  INTHLDH_7_INT2HLDH_bit at INT2HLDH.B7;
    sbit  INTHLDH_6_INT2HLDH_bit at INT2HLDH.B6;
    sbit  INTHLDH_5_INT2HLDH_bit at INT2HLDH.B5;
    sbit  INTHLDH_4_INT2HLDH_bit at INT2HLDH.B4;
    sbit  INTHLDH_3_INT2HLDH_bit at INT2HLDH.B3;
    sbit  INTHLDH_2_INT2HLDH_bit at INT2HLDH.B2;
    sbit  INTHLDH_1_INT2HLDH_bit at INT2HLDH.B1;
    sbit  INTHLDH_0_INT2HLDH_bit at INT2HLDH.B0;

    // INDX2CNTL bits
    sbit  INDXCNTL_15_INDX2CNTL_bit at INDX2CNTL.B15;
    sbit  INDXCNTL_14_INDX2CNTL_bit at INDX2CNTL.B14;
    sbit  INDXCNTL_13_INDX2CNTL_bit at INDX2CNTL.B13;
    sbit  INDXCNTL_12_INDX2CNTL_bit at INDX2CNTL.B12;
    sbit  INDXCNTL_11_INDX2CNTL_bit at INDX2CNTL.B11;
    sbit  INDXCNTL_10_INDX2CNTL_bit at INDX2CNTL.B10;
    sbit  INDXCNTL_9_INDX2CNTL_bit at INDX2CNTL.B9;
    sbit  INDXCNTL_8_INDX2CNTL_bit at INDX2CNTL.B8;
    sbit  INDXCNTL_7_INDX2CNTL_bit at INDX2CNTL.B7;
    sbit  INDXCNTL_6_INDX2CNTL_bit at INDX2CNTL.B6;
    sbit  INDXCNTL_5_INDX2CNTL_bit at INDX2CNTL.B5;
    sbit  INDXCNTL_4_INDX2CNTL_bit at INDX2CNTL.B4;
    sbit  INDXCNTL_3_INDX2CNTL_bit at INDX2CNTL.B3;
    sbit  INDXCNTL_2_INDX2CNTL_bit at INDX2CNTL.B2;
    sbit  INDXCNTL_1_INDX2CNTL_bit at INDX2CNTL.B1;
    sbit  INDXCNTL_0_INDX2CNTL_bit at INDX2CNTL.B0;

    // INDX2CNTH bits
    sbit  INDXCNTH_15_INDX2CNTH_bit at INDX2CNTH.B15;
    sbit  INDXCNTH_14_INDX2CNTH_bit at INDX2CNTH.B14;
    sbit  INDXCNTH_13_INDX2CNTH_bit at INDX2CNTH.B13;
    sbit  INDXCNTH_12_INDX2CNTH_bit at INDX2CNTH.B12;
    sbit  INDXCNTH_11_INDX2CNTH_bit at INDX2CNTH.B11;
    sbit  INDXCNTH_10_INDX2CNTH_bit at INDX2CNTH.B10;
    sbit  INDXCNTH_9_INDX2CNTH_bit at INDX2CNTH.B9;
    sbit  INDXCNTH_8_INDX2CNTH_bit at INDX2CNTH.B8;
    sbit  INDXCNTH_7_INDX2CNTH_bit at INDX2CNTH.B7;
    sbit  INDXCNTH_6_INDX2CNTH_bit at INDX2CNTH.B6;
    sbit  INDXCNTH_5_INDX2CNTH_bit at INDX2CNTH.B5;
    sbit  INDXCNTH_4_INDX2CNTH_bit at INDX2CNTH.B4;
    sbit  INDXCNTH_3_INDX2CNTH_bit at INDX2CNTH.B3;
    sbit  INDXCNTH_2_INDX2CNTH_bit at INDX2CNTH.B2;
    sbit  INDXCNTH_1_INDX2CNTH_bit at INDX2CNTH.B1;
    sbit  INDXCNTH_0_INDX2CNTH_bit at INDX2CNTH.B0;

    // INDX2HLD bits
    sbit  INDXHLD_15_INDX2HLD_bit at INDX2HLD.B15;
    sbit  INDXHLD_14_INDX2HLD_bit at INDX2HLD.B14;
    sbit  INDXHLD_13_INDX2HLD_bit at INDX2HLD.B13;
    sbit  INDXHLD_12_INDX2HLD_bit at INDX2HLD.B12;
    sbit  INDXHLD_11_INDX2HLD_bit at INDX2HLD.B11;
    sbit  INDXHLD_10_INDX2HLD_bit at INDX2HLD.B10;
    sbit  INDXHLD_9_INDX2HLD_bit at INDX2HLD.B9;
    sbit  INDXHLD_8_INDX2HLD_bit at INDX2HLD.B8;
    sbit  INDXHLD_7_INDX2HLD_bit at INDX2HLD.B7;
    sbit  INDXHLD_6_INDX2HLD_bit at INDX2HLD.B6;
    sbit  INDXHLD_5_INDX2HLD_bit at INDX2HLD.B5;
    sbit  INDXHLD_4_INDX2HLD_bit at INDX2HLD.B4;
    sbit  INDXHLD_3_INDX2HLD_bit at INDX2HLD.B3;
    sbit  INDXHLD_2_INDX2HLD_bit at INDX2HLD.B2;
    sbit  INDXHLD_1_INDX2HLD_bit at INDX2HLD.B1;
    sbit  INDXHLD_0_INDX2HLD_bit at INDX2HLD.B0;

    // QEI2GECL bits
    sbit  QEIGEC_15_QEI2GECL_bit at QEI2GECL.B15;
    sbit  QEIGEC_14_QEI2GECL_bit at QEI2GECL.B14;
    sbit  QEIGEC_13_QEI2GECL_bit at QEI2GECL.B13;
    sbit  QEIGEC_12_QEI2GECL_bit at QEI2GECL.B12;
    sbit  QEIGEC_11_QEI2GECL_bit at QEI2GECL.B11;
    sbit  QEIGEC_10_QEI2GECL_bit at QEI2GECL.B10;
    sbit  QEIGEC_9_QEI2GECL_bit at QEI2GECL.B9;
    sbit  QEIGEC_8_QEI2GECL_bit at QEI2GECL.B8;
    sbit  QEIGEC_7_QEI2GECL_bit at QEI2GECL.B7;
    sbit  QEIGEC_6_QEI2GECL_bit at QEI2GECL.B6;
    sbit  QEIGEC_5_QEI2GECL_bit at QEI2GECL.B5;
    sbit  QEIGEC_4_QEI2GECL_bit at QEI2GECL.B4;
    sbit  QEIGEC_3_QEI2GECL_bit at QEI2GECL.B3;
    sbit  QEIGEC_2_QEI2GECL_bit at QEI2GECL.B2;
    sbit  QEIGEC_1_QEI2GECL_bit at QEI2GECL.B1;
    sbit  QEIGEC_0_QEI2GECL_bit at QEI2GECL.B0;

    // QEI2GECH bits
    sbit  QEIGEC_15_QEI2GECH_bit at QEI2GECH.B15;
    sbit  QEIGEC_14_QEI2GECH_bit at QEI2GECH.B14;
    sbit  QEIGEC_13_QEI2GECH_bit at QEI2GECH.B13;
    sbit  QEIGEC_12_QEI2GECH_bit at QEI2GECH.B12;
    sbit  QEIGEC_11_QEI2GECH_bit at QEI2GECH.B11;
    sbit  QEIGEC_10_QEI2GECH_bit at QEI2GECH.B10;
    sbit  QEIGEC_9_QEI2GECH_bit at QEI2GECH.B9;
    sbit  QEIGEC_8_QEI2GECH_bit at QEI2GECH.B8;
    sbit  QEIGEC_7_QEI2GECH_bit at QEI2GECH.B7;
    sbit  QEIGEC_6_QEI2GECH_bit at QEI2GECH.B6;
    sbit  QEIGEC_5_QEI2GECH_bit at QEI2GECH.B5;
    sbit  QEIGEC_4_QEI2GECH_bit at QEI2GECH.B4;
    sbit  QEIGEC_3_QEI2GECH_bit at QEI2GECH.B3;
    sbit  QEIGEC_2_QEI2GECH_bit at QEI2GECH.B2;
    sbit  QEIGEC_1_QEI2GECH_bit at QEI2GECH.B1;
    sbit  QEIGEC_0_QEI2GECH_bit at QEI2GECH.B0;

    // QEI2LECL bits
    sbit  QEILEC_15_QEI2LECL_bit at QEI2LECL.B15;
    sbit  QEILEC_14_QEI2LECL_bit at QEI2LECL.B14;
    sbit  QEILEC_13_QEI2LECL_bit at QEI2LECL.B13;
    sbit  QEILEC_12_QEI2LECL_bit at QEI2LECL.B12;
    sbit  QEILEC_11_QEI2LECL_bit at QEI2LECL.B11;
    sbit  QEILEC_10_QEI2LECL_bit at QEI2LECL.B10;
    sbit  QEILEC_9_QEI2LECL_bit at QEI2LECL.B9;
    sbit  QEILEC_8_QEI2LECL_bit at QEI2LECL.B8;
    sbit  QEILEC_7_QEI2LECL_bit at QEI2LECL.B7;
    sbit  QEILEC_6_QEI2LECL_bit at QEI2LECL.B6;
    sbit  QEILEC_5_QEI2LECL_bit at QEI2LECL.B5;
    sbit  QEILEC_4_QEI2LECL_bit at QEI2LECL.B4;
    sbit  QEILEC_3_QEI2LECL_bit at QEI2LECL.B3;
    sbit  QEILEC_2_QEI2LECL_bit at QEI2LECL.B2;
    sbit  QEILEC_1_QEI2LECL_bit at QEI2LECL.B1;
    sbit  QEILEC_0_QEI2LECL_bit at QEI2LECL.B0;

    // QEI2LECH bits
    sbit  QEILEC_15_QEI2LECH_bit at QEI2LECH.B15;
    sbit  QEILEC_14_QEI2LECH_bit at QEI2LECH.B14;
    sbit  QEILEC_13_QEI2LECH_bit at QEI2LECH.B13;
    sbit  QEILEC_12_QEI2LECH_bit at QEI2LECH.B12;
    sbit  QEILEC_11_QEI2LECH_bit at QEI2LECH.B11;
    sbit  QEILEC_10_QEI2LECH_bit at QEI2LECH.B10;
    sbit  QEILEC_9_QEI2LECH_bit at QEI2LECH.B9;
    sbit  QEILEC_8_QEI2LECH_bit at QEI2LECH.B8;
    sbit  QEILEC_7_QEI2LECH_bit at QEI2LECH.B7;
    sbit  QEILEC_6_QEI2LECH_bit at QEI2LECH.B6;
    sbit  QEILEC_5_QEI2LECH_bit at QEI2LECH.B5;
    sbit  QEILEC_4_QEI2LECH_bit at QEI2LECH.B4;
    sbit  QEILEC_3_QEI2LECH_bit at QEI2LECH.B3;
    sbit  QEILEC_2_QEI2LECH_bit at QEI2LECH.B2;
    sbit  QEILEC_1_QEI2LECH_bit at QEI2LECH.B1;
    sbit  QEILEC_0_QEI2LECH_bit at QEI2LECH.B0;

    // PMCON bits
    const register unsigned short int PMPEN = 15;
    sbit  PMPEN_bit at PMCON.B15;
    const register unsigned short int PSIDL = 13;
    sbit  PSIDL_bit at PMCON.B13;
    const register unsigned short int ADRMUX_1 = 12;
    sbit  ADRMUX_1_bit at PMCON.B12;
    const register unsigned short int ADRMUX_0 = 11;
    sbit  ADRMUX_0_bit at PMCON.B11;
    const register unsigned short int PTBEEN = 10;
    sbit  PTBEEN_bit at PMCON.B10;
    const register unsigned short int PTWREN = 9;
    sbit  PTWREN_bit at PMCON.B9;
    const register unsigned short int PTRDEN = 8;
    sbit  PTRDEN_bit at PMCON.B8;
    const register unsigned short int CSF_1 = 7;
    sbit  CSF_1_bit at PMCON.B7;
    const register unsigned short int CSF_0 = 6;
    sbit  CSF_0_bit at PMCON.B6;
    const register unsigned short int ALP = 5;
    sbit  ALP_bit at PMCON.B5;
    const register unsigned short int CS2P = 4;
    sbit  CS2P_bit at PMCON.B4;
    const register unsigned short int CS1P = 3;
    sbit  CS1P_bit at PMCON.B3;
    const register unsigned short int BEP = 2;
    sbit  BEP_bit at PMCON.B2;
    const register unsigned short int WRSP = 1;
    sbit  WRSP_bit at PMCON.B1;
    const register unsigned short int RDSP = 0;
    sbit  RDSP_bit at PMCON.B0;

    // PMMODE bits
    const register unsigned short int BUSY = 15;
    sbit  BUSY_bit at PMMODE.B15;
    const register unsigned short int IRQM_1 = 14;
    sbit  IRQM_1_bit at PMMODE.B14;
    const register unsigned short int IRQM_0 = 13;
    sbit  IRQM_0_bit at PMMODE.B13;
    const register unsigned short int INCM_1 = 12;
    sbit  INCM_1_bit at PMMODE.B12;
    const register unsigned short int INCM_0 = 11;
    sbit  INCM_0_bit at PMMODE.B11;
    sbit  MODE16_PMMODE_bit at PMMODE.B10;
    const register unsigned short int MODE_1 = 9;
    sbit  MODE_1_bit at PMMODE.B9;
    sbit  MODE_1_PMMODE_bit at PMMODE.B9;
    const register unsigned short int MODE_0 = 8;
    sbit  MODE_0_bit at PMMODE.B8;
    sbit  MODE_0_PMMODE_bit at PMMODE.B8;
    const register unsigned short int WAITB_1 = 7;
    sbit  WAITB_1_bit at PMMODE.B7;
    const register unsigned short int WAITB_0 = 6;
    sbit  WAITB_0_bit at PMMODE.B6;
    const register unsigned short int WAITM_3 = 5;
    sbit  WAITM_3_bit at PMMODE.B5;
    const register unsigned short int WAITM_2 = 4;
    sbit  WAITM_2_bit at PMMODE.B4;
    const register unsigned short int WAITM_1 = 3;
    sbit  WAITM_1_bit at PMMODE.B3;
    const register unsigned short int WAITM_0 = 2;
    sbit  WAITM_0_bit at PMMODE.B2;
    const register unsigned short int WAITE_1 = 1;
    sbit  WAITE_1_bit at PMMODE.B1;
    const register unsigned short int WAITE_0 = 0;
    sbit  WAITE_0_bit at PMMODE.B0;

    // PMADDR bits
    const register unsigned short int CS2 = 15;
    sbit  CS2_bit at PMADDR.B15;
    const register unsigned short int CS1 = 14;
    sbit  CS1_bit at PMADDR.B14;
    const register unsigned short int ADDR_13 = 13;
    sbit  ADDR_13_bit at PMADDR.B13;
    const register unsigned short int ADDR_12 = 12;
    sbit  ADDR_12_bit at PMADDR.B12;
    const register unsigned short int ADDR_11 = 11;
    sbit  ADDR_11_bit at PMADDR.B11;
    const register unsigned short int ADDR_10 = 10;
    sbit  ADDR_10_bit at PMADDR.B10;
    const register unsigned short int ADDR_9 = 9;
    sbit  ADDR_9_bit at PMADDR.B9;
    const register unsigned short int ADDR_8 = 8;
    sbit  ADDR_8_bit at PMADDR.B8;
    const register unsigned short int ADDR_7 = 7;
    sbit  ADDR_7_bit at PMADDR.B7;
    const register unsigned short int ADDR_6 = 6;
    sbit  ADDR_6_bit at PMADDR.B6;
    const register unsigned short int ADDR_5 = 5;
    sbit  ADDR_5_bit at PMADDR.B5;
    const register unsigned short int ADDR_4 = 4;
    sbit  ADDR_4_bit at PMADDR.B4;
    const register unsigned short int ADDR_3 = 3;
    sbit  ADDR_3_bit at PMADDR.B3;
    const register unsigned short int ADDR_2 = 2;
    sbit  ADDR_2_bit at PMADDR.B2;
    const register unsigned short int ADDR_1 = 1;
    sbit  ADDR_1_bit at PMADDR.B1;
    const register unsigned short int ADDR_0 = 0;
    sbit  ADDR_0_bit at PMADDR.B0;

    // PMDOUT2 bits
    const register unsigned short int PMDOUT2_15 = 15;
    sbit  PMDOUT2_15_bit at PMDOUT2.B15;
    const register unsigned short int PMDOUT2_14 = 14;
    sbit  PMDOUT2_14_bit at PMDOUT2.B14;
    const register unsigned short int PMDOUT2_13 = 13;
    sbit  PMDOUT2_13_bit at PMDOUT2.B13;
    const register unsigned short int PMDOUT2_12 = 12;
    sbit  PMDOUT2_12_bit at PMDOUT2.B12;
    const register unsigned short int PMDOUT2_11 = 11;
    sbit  PMDOUT2_11_bit at PMDOUT2.B11;
    const register unsigned short int PMDOUT2_10 = 10;
    sbit  PMDOUT2_10_bit at PMDOUT2.B10;
    const register unsigned short int PMDOUT2_9 = 9;
    sbit  PMDOUT2_9_bit at PMDOUT2.B9;
    const register unsigned short int PMDOUT2_8 = 8;
    sbit  PMDOUT2_8_bit at PMDOUT2.B8;
    const register unsigned short int PMDOUT2_7 = 7;
    sbit  PMDOUT2_7_bit at PMDOUT2.B7;
    const register unsigned short int PMDOUT2_6 = 6;
    sbit  PMDOUT2_6_bit at PMDOUT2.B6;
    const register unsigned short int PMDOUT2_5 = 5;
    sbit  PMDOUT2_5_bit at PMDOUT2.B5;
    const register unsigned short int PMDOUT2_4 = 4;
    sbit  PMDOUT2_4_bit at PMDOUT2.B4;
    const register unsigned short int PMDOUT2_3 = 3;
    sbit  PMDOUT2_3_bit at PMDOUT2.B3;
    const register unsigned short int PMDOUT2_2 = 2;
    sbit  PMDOUT2_2_bit at PMDOUT2.B2;
    const register unsigned short int PMDOUT2_1 = 1;
    sbit  PMDOUT2_1_bit at PMDOUT2.B1;
    const register unsigned short int PMDOUT2_0 = 0;
    sbit  PMDOUT2_0_bit at PMDOUT2.B0;

    // PMDIN1 bits
    const register unsigned short int PMDIN1_15 = 15;
    sbit  PMDIN1_15_bit at PMDIN1.B15;
    const register unsigned short int PMDIN1_14 = 14;
    sbit  PMDIN1_14_bit at PMDIN1.B14;
    const register unsigned short int PMDIN1_13 = 13;
    sbit  PMDIN1_13_bit at PMDIN1.B13;
    const register unsigned short int PMDIN1_12 = 12;
    sbit  PMDIN1_12_bit at PMDIN1.B12;
    const register unsigned short int PMDIN1_11 = 11;
    sbit  PMDIN1_11_bit at PMDIN1.B11;
    const register unsigned short int PMDIN1_10 = 10;
    sbit  PMDIN1_10_bit at PMDIN1.B10;
    const register unsigned short int PMDIN1_9 = 9;
    sbit  PMDIN1_9_bit at PMDIN1.B9;
    const register unsigned short int PMDIN1_8 = 8;
    sbit  PMDIN1_8_bit at PMDIN1.B8;
    const register unsigned short int PMDIN1_7 = 7;
    sbit  PMDIN1_7_bit at PMDIN1.B7;
    const register unsigned short int PMDIN1_6 = 6;
    sbit  PMDIN1_6_bit at PMDIN1.B6;
    const register unsigned short int PMDIN1_5 = 5;
    sbit  PMDIN1_5_bit at PMDIN1.B5;
    const register unsigned short int PMDIN1_4 = 4;
    sbit  PMDIN1_4_bit at PMDIN1.B4;
    const register unsigned short int PMDIN1_3 = 3;
    sbit  PMDIN1_3_bit at PMDIN1.B3;
    const register unsigned short int PMDIN1_2 = 2;
    sbit  PMDIN1_2_bit at PMDIN1.B2;
    const register unsigned short int PMDIN1_1 = 1;
    sbit  PMDIN1_1_bit at PMDIN1.B1;
    const register unsigned short int PMDIN1_0 = 0;
    sbit  PMDIN1_0_bit at PMDIN1.B0;

    // PMDIN2 bits
    const register unsigned short int PMDIN2_15 = 15;
    sbit  PMDIN2_15_bit at PMDIN2.B15;
    const register unsigned short int PMDIN2_14 = 14;
    sbit  PMDIN2_14_bit at PMDIN2.B14;
    const register unsigned short int PMDIN2_13 = 13;
    sbit  PMDIN2_13_bit at PMDIN2.B13;
    const register unsigned short int PMDIN2_12 = 12;
    sbit  PMDIN2_12_bit at PMDIN2.B12;
    const register unsigned short int PMDIN2_11 = 11;
    sbit  PMDIN2_11_bit at PMDIN2.B11;
    const register unsigned short int PMDIN2_10 = 10;
    sbit  PMDIN2_10_bit at PMDIN2.B10;
    const register unsigned short int PMDIN2_9 = 9;
    sbit  PMDIN2_9_bit at PMDIN2.B9;
    const register unsigned short int PMDIN2_8 = 8;
    sbit  PMDIN2_8_bit at PMDIN2.B8;
    const register unsigned short int PMDIN2_7 = 7;
    sbit  PMDIN2_7_bit at PMDIN2.B7;
    const register unsigned short int PMDIN2_6 = 6;
    sbit  PMDIN2_6_bit at PMDIN2.B6;
    const register unsigned short int PMDIN2_5 = 5;
    sbit  PMDIN2_5_bit at PMDIN2.B5;
    const register unsigned short int PMDIN2_4 = 4;
    sbit  PMDIN2_4_bit at PMDIN2.B4;
    const register unsigned short int PMDIN2_3 = 3;
    sbit  PMDIN2_3_bit at PMDIN2.B3;
    const register unsigned short int PMDIN2_2 = 2;
    sbit  PMDIN2_2_bit at PMDIN2.B2;
    const register unsigned short int PMDIN2_1 = 1;
    sbit  PMDIN2_1_bit at PMDIN2.B1;
    const register unsigned short int PMDIN2_0 = 0;
    sbit  PMDIN2_0_bit at PMDIN2.B0;

    // PMAEN bits
    const register unsigned short int PTEN15 = 15;
    sbit  PTEN15_bit at PMAEN.B15;
    const register unsigned short int PTEN14 = 14;
    sbit  PTEN14_bit at PMAEN.B14;
    const register unsigned short int PTEN13 = 13;
    sbit  PTEN13_bit at PMAEN.B13;
    const register unsigned short int PTEN12 = 12;
    sbit  PTEN12_bit at PMAEN.B12;
    const register unsigned short int PTEN11 = 11;
    sbit  PTEN11_bit at PMAEN.B11;
    const register unsigned short int PTEN10 = 10;
    sbit  PTEN10_bit at PMAEN.B10;
    const register unsigned short int PTEN9 = 9;
    sbit  PTEN9_bit at PMAEN.B9;
    const register unsigned short int PTEN8 = 8;
    sbit  PTEN8_bit at PMAEN.B8;
    const register unsigned short int PTEN7 = 7;
    sbit  PTEN7_bit at PMAEN.B7;
    const register unsigned short int PTEN6 = 6;
    sbit  PTEN6_bit at PMAEN.B6;
    const register unsigned short int PTEN5 = 5;
    sbit  PTEN5_bit at PMAEN.B5;
    const register unsigned short int PTEN4 = 4;
    sbit  PTEN4_bit at PMAEN.B4;
    const register unsigned short int PTEN3 = 3;
    sbit  PTEN3_bit at PMAEN.B3;
    const register unsigned short int PTEN2 = 2;
    sbit  PTEN2_bit at PMAEN.B2;
    const register unsigned short int PTEN1 = 1;
    sbit  PTEN1_bit at PMAEN.B1;
    const register unsigned short int PTEN0 = 0;
    sbit  PTEN0_bit at PMAEN.B0;

    // PMSTAT bits
    const register unsigned short int IBF = 15;
    sbit  IBF_bit at PMSTAT.B15;
    const register unsigned short int IBOV = 14;
    sbit  IBOV_bit at PMSTAT.B14;
    const register unsigned short int IB3F = 11;
    sbit  IB3F_bit at PMSTAT.B11;
    const register unsigned short int IB2F = 10;
    sbit  IB2F_bit at PMSTAT.B10;
    const register unsigned short int IB1F = 9;
    sbit  IB1F_bit at PMSTAT.B9;
    const register unsigned short int IB0F = 8;
    sbit  IB0F_bit at PMSTAT.B8;
    const register unsigned short int OBE = 7;
    sbit  OBE_bit at PMSTAT.B7;
    const register unsigned short int OBUF = 6;
    sbit  OBUF_bit at PMSTAT.B6;
    const register unsigned short int OB3E = 3;
    sbit  OB3E_bit at PMSTAT.B3;
    const register unsigned short int OB2E = 2;
    sbit  OB2E_bit at PMSTAT.B2;
    const register unsigned short int OB1E = 1;
    sbit  OB1E_bit at PMSTAT.B1;
    const register unsigned short int OB0E = 0;
    sbit  OB0E_bit at PMSTAT.B0;

    // ALRMVAL bits
    const register unsigned short int ALRMVAL_15 = 15;
    sbit  ALRMVAL_15_bit at ALRMVAL.B15;
    const register unsigned short int ALRMVAL_14 = 14;
    sbit  ALRMVAL_14_bit at ALRMVAL.B14;
    const register unsigned short int ALRMVAL_13 = 13;
    sbit  ALRMVAL_13_bit at ALRMVAL.B13;
    const register unsigned short int ALRMVAL_12 = 12;
    sbit  ALRMVAL_12_bit at ALRMVAL.B12;
    const register unsigned short int ALRMVAL_11 = 11;
    sbit  ALRMVAL_11_bit at ALRMVAL.B11;
    const register unsigned short int ALRMVAL_10 = 10;
    sbit  ALRMVAL_10_bit at ALRMVAL.B10;
    const register unsigned short int ALRMVAL_9 = 9;
    sbit  ALRMVAL_9_bit at ALRMVAL.B9;
    const register unsigned short int ALRMVAL_8 = 8;
    sbit  ALRMVAL_8_bit at ALRMVAL.B8;
    const register unsigned short int ALRMVAL_7 = 7;
    sbit  ALRMVAL_7_bit at ALRMVAL.B7;
    const register unsigned short int ALRMVAL_6 = 6;
    sbit  ALRMVAL_6_bit at ALRMVAL.B6;
    const register unsigned short int ALRMVAL_5 = 5;
    sbit  ALRMVAL_5_bit at ALRMVAL.B5;
    const register unsigned short int ALRMVAL_4 = 4;
    sbit  ALRMVAL_4_bit at ALRMVAL.B4;
    const register unsigned short int ALRMVAL_3 = 3;
    sbit  ALRMVAL_3_bit at ALRMVAL.B3;
    const register unsigned short int ALRMVAL_2 = 2;
    sbit  ALRMVAL_2_bit at ALRMVAL.B2;
    const register unsigned short int ALRMVAL_1 = 1;
    sbit  ALRMVAL_1_bit at ALRMVAL.B1;
    const register unsigned short int ALRMVAL_0 = 0;
    sbit  ALRMVAL_0_bit at ALRMVAL.B0;

    // ALCFGRPT bits
    const register unsigned short int ALRMEN = 15;
    sbit  ALRMEN_bit at ALCFGRPT.B15;
    const register unsigned short int CHIME = 14;
    sbit  CHIME_bit at ALCFGRPT.B14;
    const register unsigned short int AMASK_3 = 13;
    sbit  AMASK_3_bit at ALCFGRPT.B13;
    const register unsigned short int AMASK_2 = 12;
    sbit  AMASK_2_bit at ALCFGRPT.B12;
    const register unsigned short int AMASK_1 = 11;
    sbit  AMASK_1_bit at ALCFGRPT.B11;
    const register unsigned short int AMASK_0 = 10;
    sbit  AMASK_0_bit at ALCFGRPT.B10;
    const register unsigned short int ALRMPTR_1 = 9;
    sbit  ALRMPTR_1_bit at ALCFGRPT.B9;
    const register unsigned short int ALRMPTR_0 = 8;
    sbit  ALRMPTR_0_bit at ALCFGRPT.B8;
    const register unsigned short int ARPT_7 = 7;
    sbit  ARPT_7_bit at ALCFGRPT.B7;
    const register unsigned short int ARPT_6 = 6;
    sbit  ARPT_6_bit at ALCFGRPT.B6;
    const register unsigned short int ARPT_5 = 5;
    sbit  ARPT_5_bit at ALCFGRPT.B5;
    const register unsigned short int ARPT_4 = 4;
    sbit  ARPT_4_bit at ALCFGRPT.B4;
    const register unsigned short int ARPT_3 = 3;
    sbit  ARPT_3_bit at ALCFGRPT.B3;
    const register unsigned short int ARPT_2 = 2;
    sbit  ARPT_2_bit at ALCFGRPT.B2;
    const register unsigned short int ARPT_1 = 1;
    sbit  ARPT_1_bit at ALCFGRPT.B1;
    const register unsigned short int ARPT_0 = 0;
    sbit  ARPT_0_bit at ALCFGRPT.B0;

    // RTCVAL bits
    const register unsigned short int RTCVAL_15 = 15;
    sbit  RTCVAL_15_bit at RTCVAL.B15;
    const register unsigned short int RTCVAL_14 = 14;
    sbit  RTCVAL_14_bit at RTCVAL.B14;
    const register unsigned short int RTCVAL_13 = 13;
    sbit  RTCVAL_13_bit at RTCVAL.B13;
    const register unsigned short int RTCVAL_12 = 12;
    sbit  RTCVAL_12_bit at RTCVAL.B12;
    const register unsigned short int RTCVAL_11 = 11;
    sbit  RTCVAL_11_bit at RTCVAL.B11;
    const register unsigned short int RTCVAL_10 = 10;
    sbit  RTCVAL_10_bit at RTCVAL.B10;
    const register unsigned short int RTCVAL_9 = 9;
    sbit  RTCVAL_9_bit at RTCVAL.B9;
    const register unsigned short int RTCVAL_8 = 8;
    sbit  RTCVAL_8_bit at RTCVAL.B8;
    const register unsigned short int RTCVAL_7 = 7;
    sbit  RTCVAL_7_bit at RTCVAL.B7;
    const register unsigned short int RTCVAL_6 = 6;
    sbit  RTCVAL_6_bit at RTCVAL.B6;
    const register unsigned short int RTCVAL_5 = 5;
    sbit  RTCVAL_5_bit at RTCVAL.B5;
    const register unsigned short int RTCVAL_4 = 4;
    sbit  RTCVAL_4_bit at RTCVAL.B4;
    const register unsigned short int RTCVAL_3 = 3;
    sbit  RTCVAL_3_bit at RTCVAL.B3;
    const register unsigned short int RTCVAL_2 = 2;
    sbit  RTCVAL_2_bit at RTCVAL.B2;
    const register unsigned short int RTCVAL_1 = 1;
    sbit  RTCVAL_1_bit at RTCVAL.B1;
    const register unsigned short int RTCVAL_0 = 0;
    sbit  RTCVAL_0_bit at RTCVAL.B0;

    // RCFGCAL bits
    const register unsigned short int RTCEN = 15;
    sbit  RTCEN_bit at RCFGCAL.B15;
    const register unsigned short int RTCWREN = 13;
    sbit  RTCWREN_bit at RCFGCAL.B13;
    const register unsigned short int RTCSYNC = 12;
    sbit  RTCSYNC_bit at RCFGCAL.B12;
    const register unsigned short int HALFSEC = 11;
    sbit  HALFSEC_bit at RCFGCAL.B11;
    const register unsigned short int RTCOE = 10;
    sbit  RTCOE_bit at RCFGCAL.B10;
    const register unsigned short int RTCPTR_1 = 9;
    sbit  RTCPTR_1_bit at RCFGCAL.B9;
    const register unsigned short int RTCPTR_0 = 8;
    sbit  RTCPTR_0_bit at RCFGCAL.B8;
    const register unsigned short int CAL_7 = 7;
    sbit  CAL_7_bit at RCFGCAL.B7;
    const register unsigned short int CAL_6 = 6;
    sbit  CAL_6_bit at RCFGCAL.B6;
    const register unsigned short int CAL_5 = 5;
    sbit  CAL_5_bit at RCFGCAL.B5;
    const register unsigned short int CAL_4 = 4;
    sbit  CAL_4_bit at RCFGCAL.B4;
    const register unsigned short int CAL_3 = 3;
    sbit  CAL_3_bit at RCFGCAL.B3;
    const register unsigned short int CAL_2 = 2;
    sbit  CAL_2_bit at RCFGCAL.B2;
    const register unsigned short int CAL_1 = 1;
    sbit  CAL_1_bit at RCFGCAL.B1;
    const register unsigned short int CAL_0 = 0;
    sbit  CAL_0_bit at RCFGCAL.B0;

    // CRCCON1 bits
    const register unsigned short int CRCEN = 15;
    sbit  CRCEN_bit at CRCCON1.B15;
    sbit  CSIDL_CRCCON1_bit at CRCCON1.B13;
    const register unsigned short int VWORD_4 = 12;
    sbit  VWORD_4_bit at CRCCON1.B12;
    const register unsigned short int VWORD_3 = 11;
    sbit  VWORD_3_bit at CRCCON1.B11;
    const register unsigned short int VWORD_2 = 10;
    sbit  VWORD_2_bit at CRCCON1.B10;
    const register unsigned short int VWORD_1 = 9;
    sbit  VWORD_1_bit at CRCCON1.B9;
    const register unsigned short int VWORD_0 = 8;
    sbit  VWORD_0_bit at CRCCON1.B8;
    const register unsigned short int CRCFUL = 7;
    sbit  CRCFUL_bit at CRCCON1.B7;
    const register unsigned short int CRCMPT = 6;
    sbit  CRCMPT_bit at CRCCON1.B6;
    const register unsigned short int CRCISEL = 5;
    sbit  CRCISEL_bit at CRCCON1.B5;
    const register unsigned short int CRCGO = 4;
    sbit  CRCGO_bit at CRCCON1.B4;
    const register unsigned short int LENDIAN = 3;
    sbit  LENDIAN_bit at CRCCON1.B3;

    // CRCCON2 bits
    const register unsigned short int DWIDTH_4 = 12;
    sbit  DWIDTH_4_bit at CRCCON2.B12;
    const register unsigned short int DWIDTH_3 = 11;
    sbit  DWIDTH_3_bit at CRCCON2.B11;
    const register unsigned short int DWIDTH_2 = 10;
    sbit  DWIDTH_2_bit at CRCCON2.B10;
    const register unsigned short int DWIDTH_1 = 9;
    sbit  DWIDTH_1_bit at CRCCON2.B9;
    const register unsigned short int DWIDTH_0 = 8;
    sbit  DWIDTH_0_bit at CRCCON2.B8;
    const register unsigned short int PLEN_4 = 4;
    sbit  PLEN_4_bit at CRCCON2.B4;
    const register unsigned short int PLEN_3 = 3;
    sbit  PLEN_3_bit at CRCCON2.B3;
    const register unsigned short int PLEN_2 = 2;
    sbit  PLEN_2_bit at CRCCON2.B2;
    const register unsigned short int PLEN_1 = 1;
    sbit  PLEN_1_bit at CRCCON2.B1;
    const register unsigned short int PLEN_0 = 0;
    sbit  PLEN_0_bit at CRCCON2.B0;

    // CRCXORL bits
    const register unsigned short int X15 = 15;
    sbit  X15_bit at CRCXORL.B15;
    const register unsigned short int X14 = 14;
    sbit  X14_bit at CRCXORL.B14;
    const register unsigned short int X13 = 13;
    sbit  X13_bit at CRCXORL.B13;
    const register unsigned short int X12 = 12;
    sbit  X12_bit at CRCXORL.B12;
    const register unsigned short int X11 = 11;
    sbit  X11_bit at CRCXORL.B11;
    const register unsigned short int X10 = 10;
    sbit  X10_bit at CRCXORL.B10;
    const register unsigned short int X9 = 9;
    sbit  X9_bit at CRCXORL.B9;
    const register unsigned short int X8 = 8;
    sbit  X8_bit at CRCXORL.B8;
    const register unsigned short int X7 = 7;
    sbit  X7_bit at CRCXORL.B7;
    const register unsigned short int X6 = 6;
    sbit  X6_bit at CRCXORL.B6;
    const register unsigned short int X5 = 5;
    sbit  X5_bit at CRCXORL.B5;
    const register unsigned short int X4 = 4;
    sbit  X4_bit at CRCXORL.B4;
    const register unsigned short int X3 = 3;
    sbit  X3_bit at CRCXORL.B3;
    const register unsigned short int X2 = 2;
    sbit  X2_bit at CRCXORL.B2;
    const register unsigned short int X1 = 1;
    sbit  X1_bit at CRCXORL.B1;

    // CRCXORH bits
    const register unsigned short int X31 = 15;
    sbit  X31_bit at CRCXORH.B15;
    const register unsigned short int X30 = 14;
    sbit  X30_bit at CRCXORH.B14;
    const register unsigned short int X29 = 13;
    sbit  X29_bit at CRCXORH.B13;
    const register unsigned short int X28 = 12;
    sbit  X28_bit at CRCXORH.B12;
    const register unsigned short int X27 = 11;
    sbit  X27_bit at CRCXORH.B11;
    const register unsigned short int X26 = 10;
    sbit  X26_bit at CRCXORH.B10;
    const register unsigned short int X25 = 9;
    sbit  X25_bit at CRCXORH.B9;
    const register unsigned short int X24 = 8;
    sbit  X24_bit at CRCXORH.B8;
    const register unsigned short int X23 = 7;
    sbit  X23_bit at CRCXORH.B7;
    const register unsigned short int X22 = 6;
    sbit  X22_bit at CRCXORH.B6;
    const register unsigned short int X21 = 5;
    sbit  X21_bit at CRCXORH.B5;
    const register unsigned short int X20 = 4;
    sbit  X20_bit at CRCXORH.B4;
    const register unsigned short int X19 = 3;
    sbit  X19_bit at CRCXORH.B3;
    const register unsigned short int X18 = 2;
    sbit  X18_bit at CRCXORH.B2;
    const register unsigned short int X17 = 1;
    sbit  X17_bit at CRCXORH.B1;
    const register unsigned short int X16 = 0;
    sbit  X16_bit at CRCXORH.B0;

    // CRCDATL bits
    const register unsigned short int CRCDATL_15 = 15;
    sbit  CRCDATL_15_bit at CRCDATL.B15;
    const register unsigned short int CRCDATL_14 = 14;
    sbit  CRCDATL_14_bit at CRCDATL.B14;
    const register unsigned short int CRCDATL_13 = 13;
    sbit  CRCDATL_13_bit at CRCDATL.B13;
    const register unsigned short int CRCDATL_12 = 12;
    sbit  CRCDATL_12_bit at CRCDATL.B12;
    const register unsigned short int CRCDATL_11 = 11;
    sbit  CRCDATL_11_bit at CRCDATL.B11;
    const register unsigned short int CRCDATL_10 = 10;
    sbit  CRCDATL_10_bit at CRCDATL.B10;
    const register unsigned short int CRCDATL_9 = 9;
    sbit  CRCDATL_9_bit at CRCDATL.B9;
    const register unsigned short int CRCDATL_8 = 8;
    sbit  CRCDATL_8_bit at CRCDATL.B8;
    const register unsigned short int CRCDATL_7 = 7;
    sbit  CRCDATL_7_bit at CRCDATL.B7;
    const register unsigned short int CRCDATL_6 = 6;
    sbit  CRCDATL_6_bit at CRCDATL.B6;
    const register unsigned short int CRCDATL_5 = 5;
    sbit  CRCDATL_5_bit at CRCDATL.B5;
    const register unsigned short int CRCDATL_4 = 4;
    sbit  CRCDATL_4_bit at CRCDATL.B4;
    const register unsigned short int CRCDATL_3 = 3;
    sbit  CRCDATL_3_bit at CRCDATL.B3;
    const register unsigned short int CRCDATL_2 = 2;
    sbit  CRCDATL_2_bit at CRCDATL.B2;
    const register unsigned short int CRCDATL_1 = 1;
    sbit  CRCDATL_1_bit at CRCDATL.B1;
    const register unsigned short int CRCDATL_0 = 0;
    sbit  CRCDATL_0_bit at CRCDATL.B0;

    // CRCDATH bits
    const register unsigned short int CRCDATH_15 = 15;
    sbit  CRCDATH_15_bit at CRCDATH.B15;
    const register unsigned short int CRCDATH_14 = 14;
    sbit  CRCDATH_14_bit at CRCDATH.B14;
    const register unsigned short int CRCDATH_13 = 13;
    sbit  CRCDATH_13_bit at CRCDATH.B13;
    const register unsigned short int CRCDATH_12 = 12;
    sbit  CRCDATH_12_bit at CRCDATH.B12;
    const register unsigned short int CRCDATH_11 = 11;
    sbit  CRCDATH_11_bit at CRCDATH.B11;
    const register unsigned short int CRCDATH_10 = 10;
    sbit  CRCDATH_10_bit at CRCDATH.B10;
    const register unsigned short int CRCDATH_9 = 9;
    sbit  CRCDATH_9_bit at CRCDATH.B9;
    const register unsigned short int CRCDATH_8 = 8;
    sbit  CRCDATH_8_bit at CRCDATH.B8;
    const register unsigned short int CRCDATH_7 = 7;
    sbit  CRCDATH_7_bit at CRCDATH.B7;
    const register unsigned short int CRCDATH_6 = 6;
    sbit  CRCDATH_6_bit at CRCDATH.B6;
    const register unsigned short int CRCDATH_5 = 5;
    sbit  CRCDATH_5_bit at CRCDATH.B5;
    const register unsigned short int CRCDATH_4 = 4;
    sbit  CRCDATH_4_bit at CRCDATH.B4;
    const register unsigned short int CRCDATH_3 = 3;
    sbit  CRCDATH_3_bit at CRCDATH.B3;
    const register unsigned short int CRCDATH_2 = 2;
    sbit  CRCDATH_2_bit at CRCDATH.B2;
    const register unsigned short int CRCDATH_1 = 1;
    sbit  CRCDATH_1_bit at CRCDATH.B1;
    const register unsigned short int CRCDATH_0 = 0;
    sbit  CRCDATH_0_bit at CRCDATH.B0;

    // CRCWDATL bits
    const register unsigned short int CRCWDATL_15 = 15;
    sbit  CRCWDATL_15_bit at CRCWDATL.B15;
    const register unsigned short int CRCWDATL_14 = 14;
    sbit  CRCWDATL_14_bit at CRCWDATL.B14;
    const register unsigned short int CRCWDATL_13 = 13;
    sbit  CRCWDATL_13_bit at CRCWDATL.B13;
    const register unsigned short int CRCWDATL_12 = 12;
    sbit  CRCWDATL_12_bit at CRCWDATL.B12;
    const register unsigned short int CRCWDATL_11 = 11;
    sbit  CRCWDATL_11_bit at CRCWDATL.B11;
    const register unsigned short int CRCWDATL_10 = 10;
    sbit  CRCWDATL_10_bit at CRCWDATL.B10;
    const register unsigned short int CRCWDATL_9 = 9;
    sbit  CRCWDATL_9_bit at CRCWDATL.B9;
    const register unsigned short int CRCWDATL_8 = 8;
    sbit  CRCWDATL_8_bit at CRCWDATL.B8;
    const register unsigned short int CRCWDATL_7 = 7;
    sbit  CRCWDATL_7_bit at CRCWDATL.B7;
    const register unsigned short int CRCWDATL_6 = 6;
    sbit  CRCWDATL_6_bit at CRCWDATL.B6;
    const register unsigned short int CRCWDATL_5 = 5;
    sbit  CRCWDATL_5_bit at CRCWDATL.B5;
    const register unsigned short int CRCWDATL_4 = 4;
    sbit  CRCWDATL_4_bit at CRCWDATL.B4;
    const register unsigned short int CRCWDATL_3 = 3;
    sbit  CRCWDATL_3_bit at CRCWDATL.B3;
    const register unsigned short int CRCWDATL_2 = 2;
    sbit  CRCWDATL_2_bit at CRCWDATL.B2;
    const register unsigned short int CRCWDATL_1 = 1;
    sbit  CRCWDATL_1_bit at CRCWDATL.B1;
    const register unsigned short int CRCWDATL_0 = 0;
    sbit  CRCWDATL_0_bit at CRCWDATL.B0;

    // CRCWDATH bits
    const register unsigned short int CRCWDATH_15 = 15;
    sbit  CRCWDATH_15_bit at CRCWDATH.B15;
    const register unsigned short int CRCWDATH_14 = 14;
    sbit  CRCWDATH_14_bit at CRCWDATH.B14;
    const register unsigned short int CRCWDATH_13 = 13;
    sbit  CRCWDATH_13_bit at CRCWDATH.B13;
    const register unsigned short int CRCWDATH_12 = 12;
    sbit  CRCWDATH_12_bit at CRCWDATH.B12;
    const register unsigned short int CRCWDATH_11 = 11;
    sbit  CRCWDATH_11_bit at CRCWDATH.B11;
    const register unsigned short int CRCWDATH_10 = 10;
    sbit  CRCWDATH_10_bit at CRCWDATH.B10;
    const register unsigned short int CRCWDATH_9 = 9;
    sbit  CRCWDATH_9_bit at CRCWDATH.B9;
    const register unsigned short int CRCWDATH_8 = 8;
    sbit  CRCWDATH_8_bit at CRCWDATH.B8;
    const register unsigned short int CRCWDATH_7 = 7;
    sbit  CRCWDATH_7_bit at CRCWDATH.B7;
    const register unsigned short int CRCWDATH_6 = 6;
    sbit  CRCWDATH_6_bit at CRCWDATH.B6;
    const register unsigned short int CRCWDATH_5 = 5;
    sbit  CRCWDATH_5_bit at CRCWDATH.B5;
    const register unsigned short int CRCWDATH_4 = 4;
    sbit  CRCWDATH_4_bit at CRCWDATH.B4;
    const register unsigned short int CRCWDATH_3 = 3;
    sbit  CRCWDATH_3_bit at CRCWDATH.B3;
    const register unsigned short int CRCWDATH_2 = 2;
    sbit  CRCWDATH_2_bit at CRCWDATH.B2;
    const register unsigned short int CRCWDATH_1 = 1;
    sbit  CRCWDATH_1_bit at CRCWDATH.B1;
    const register unsigned short int CRCWDATH_0 = 0;
    sbit  CRCWDATH_0_bit at CRCWDATH.B0;

    // RPOR0 bits
    const register unsigned short int RP65R_5 = 13;
    sbit  RP65R_5_bit at RPOR0.B13;
    const register unsigned short int RP65R_4 = 12;
    sbit  RP65R_4_bit at RPOR0.B12;
    const register unsigned short int RP65R_3 = 11;
    sbit  RP65R_3_bit at RPOR0.B11;
    const register unsigned short int RP65R_2 = 10;
    sbit  RP65R_2_bit at RPOR0.B10;
    const register unsigned short int RP65R_1 = 9;
    sbit  RP65R_1_bit at RPOR0.B9;
    const register unsigned short int RP65R_0 = 8;
    sbit  RP65R_0_bit at RPOR0.B8;
    const register unsigned short int RP64R_5 = 5;
    sbit  RP64R_5_bit at RPOR0.B5;
    const register unsigned short int RP64R_4 = 4;
    sbit  RP64R_4_bit at RPOR0.B4;
    const register unsigned short int RP64R_3 = 3;
    sbit  RP64R_3_bit at RPOR0.B3;
    const register unsigned short int RP64R_2 = 2;
    sbit  RP64R_2_bit at RPOR0.B2;
    const register unsigned short int RP64R_1 = 1;
    sbit  RP64R_1_bit at RPOR0.B1;
    const register unsigned short int RP64R_0 = 0;
    sbit  RP64R_0_bit at RPOR0.B0;

    // RPOR1 bits
    const register unsigned short int RP67R_5 = 13;
    sbit  RP67R_5_bit at RPOR1.B13;
    const register unsigned short int RP67R_4 = 12;
    sbit  RP67R_4_bit at RPOR1.B12;
    const register unsigned short int RP67R_3 = 11;
    sbit  RP67R_3_bit at RPOR1.B11;
    const register unsigned short int RP67R_2 = 10;
    sbit  RP67R_2_bit at RPOR1.B10;
    const register unsigned short int RP67R_1 = 9;
    sbit  RP67R_1_bit at RPOR1.B9;
    const register unsigned short int RP67R_0 = 8;
    sbit  RP67R_0_bit at RPOR1.B8;
    const register unsigned short int RP66R_5 = 5;
    sbit  RP66R_5_bit at RPOR1.B5;
    const register unsigned short int RP66R_4 = 4;
    sbit  RP66R_4_bit at RPOR1.B4;
    const register unsigned short int RP66R_3 = 3;
    sbit  RP66R_3_bit at RPOR1.B3;
    const register unsigned short int RP66R_2 = 2;
    sbit  RP66R_2_bit at RPOR1.B2;
    const register unsigned short int RP66R_1 = 1;
    sbit  RP66R_1_bit at RPOR1.B1;
    const register unsigned short int RP66R_0 = 0;
    sbit  RP66R_0_bit at RPOR1.B0;

    // RPOR2 bits
    const register unsigned short int RP69R_5 = 13;
    sbit  RP69R_5_bit at RPOR2.B13;
    const register unsigned short int RP69R_4 = 12;
    sbit  RP69R_4_bit at RPOR2.B12;
    const register unsigned short int RP69R_3 = 11;
    sbit  RP69R_3_bit at RPOR2.B11;
    const register unsigned short int RP69R_2 = 10;
    sbit  RP69R_2_bit at RPOR2.B10;
    const register unsigned short int RP69R_1 = 9;
    sbit  RP69R_1_bit at RPOR2.B9;
    const register unsigned short int RP69R_0 = 8;
    sbit  RP69R_0_bit at RPOR2.B8;
    const register unsigned short int RP68R_5 = 5;
    sbit  RP68R_5_bit at RPOR2.B5;
    const register unsigned short int RP68R_4 = 4;
    sbit  RP68R_4_bit at RPOR2.B4;
    const register unsigned short int RP68R_3 = 3;
    sbit  RP68R_3_bit at RPOR2.B3;
    const register unsigned short int RP68R_2 = 2;
    sbit  RP68R_2_bit at RPOR2.B2;
    const register unsigned short int RP68R_1 = 1;
    sbit  RP68R_1_bit at RPOR2.B1;
    const register unsigned short int RP68R_0 = 0;
    sbit  RP68R_0_bit at RPOR2.B0;

    // RPOR3 bits
    const register unsigned short int RP71R_5 = 13;
    sbit  RP71R_5_bit at RPOR3.B13;
    const register unsigned short int RP71R_4 = 12;
    sbit  RP71R_4_bit at RPOR3.B12;
    const register unsigned short int RP71R_3 = 11;
    sbit  RP71R_3_bit at RPOR3.B11;
    const register unsigned short int RP71R_2 = 10;
    sbit  RP71R_2_bit at RPOR3.B10;
    const register unsigned short int RP71R_1 = 9;
    sbit  RP71R_1_bit at RPOR3.B9;
    const register unsigned short int RP71R_0 = 8;
    sbit  RP71R_0_bit at RPOR3.B8;
    const register unsigned short int RP70R_5 = 5;
    sbit  RP70R_5_bit at RPOR3.B5;
    const register unsigned short int RP70R_4 = 4;
    sbit  RP70R_4_bit at RPOR3.B4;
    const register unsigned short int RP70R_3 = 3;
    sbit  RP70R_3_bit at RPOR3.B3;
    const register unsigned short int RP70R_2 = 2;
    sbit  RP70R_2_bit at RPOR3.B2;
    const register unsigned short int RP70R_1 = 1;
    sbit  RP70R_1_bit at RPOR3.B1;
    const register unsigned short int RP70R_0 = 0;
    sbit  RP70R_0_bit at RPOR3.B0;

    // RPOR4 bits
    const register unsigned short int RP80R_5 = 13;
    sbit  RP80R_5_bit at RPOR4.B13;
    const register unsigned short int RP80R_4 = 12;
    sbit  RP80R_4_bit at RPOR4.B12;
    const register unsigned short int RP80R_3 = 11;
    sbit  RP80R_3_bit at RPOR4.B11;
    const register unsigned short int RP80R_2 = 10;
    sbit  RP80R_2_bit at RPOR4.B10;
    const register unsigned short int RP80R_1 = 9;
    sbit  RP80R_1_bit at RPOR4.B9;
    const register unsigned short int RP80R_0 = 8;
    sbit  RP80R_0_bit at RPOR4.B8;
    const register unsigned short int RP79R_5 = 5;
    sbit  RP79R_5_bit at RPOR4.B5;
    const register unsigned short int RP79R_4 = 4;
    sbit  RP79R_4_bit at RPOR4.B4;
    const register unsigned short int RP79R_3 = 3;
    sbit  RP79R_3_bit at RPOR4.B3;
    const register unsigned short int RP79R_2 = 2;
    sbit  RP79R_2_bit at RPOR4.B2;
    const register unsigned short int RP79R_1 = 1;
    sbit  RP79R_1_bit at RPOR4.B1;
    const register unsigned short int RP79R_0 = 0;
    sbit  RP79R_0_bit at RPOR4.B0;

    // RPOR5 bits
    const register unsigned short int RP84R_5 = 13;
    sbit  RP84R_5_bit at RPOR5.B13;
    const register unsigned short int RP84R_4 = 12;
    sbit  RP84R_4_bit at RPOR5.B12;
    const register unsigned short int RP84R_3 = 11;
    sbit  RP84R_3_bit at RPOR5.B11;
    const register unsigned short int RP84R_2 = 10;
    sbit  RP84R_2_bit at RPOR5.B10;
    const register unsigned short int RP84R_1 = 9;
    sbit  RP84R_1_bit at RPOR5.B9;
    const register unsigned short int RP84R_0 = 8;
    sbit  RP84R_0_bit at RPOR5.B8;
    const register unsigned short int RP82R_5 = 5;
    sbit  RP82R_5_bit at RPOR5.B5;
    const register unsigned short int RP82R_4 = 4;
    sbit  RP82R_4_bit at RPOR5.B4;
    const register unsigned short int RP82R_3 = 3;
    sbit  RP82R_3_bit at RPOR5.B3;
    const register unsigned short int RP82R_2 = 2;
    sbit  RP82R_2_bit at RPOR5.B2;
    const register unsigned short int RP82R_1 = 1;
    sbit  RP82R_1_bit at RPOR5.B1;
    const register unsigned short int RP82R_0 = 0;
    sbit  RP82R_0_bit at RPOR5.B0;

    // RPOR6 bits
    const register unsigned short int RP87R_5 = 13;
    sbit  RP87R_5_bit at RPOR6.B13;
    const register unsigned short int RP87R_4 = 12;
    sbit  RP87R_4_bit at RPOR6.B12;
    const register unsigned short int RP87R_3 = 11;
    sbit  RP87R_3_bit at RPOR6.B11;
    const register unsigned short int RP87R_2 = 10;
    sbit  RP87R_2_bit at RPOR6.B10;
    const register unsigned short int RP87R_1 = 9;
    sbit  RP87R_1_bit at RPOR6.B9;
    const register unsigned short int RP87R_0 = 8;
    sbit  RP87R_0_bit at RPOR6.B8;
    const register unsigned short int RP85R_5 = 5;
    sbit  RP85R_5_bit at RPOR6.B5;
    const register unsigned short int RP85R_4 = 4;
    sbit  RP85R_4_bit at RPOR6.B4;
    const register unsigned short int RP85R_3 = 3;
    sbit  RP85R_3_bit at RPOR6.B3;
    const register unsigned short int RP85R_2 = 2;
    sbit  RP85R_2_bit at RPOR6.B2;
    const register unsigned short int RP85R_1 = 1;
    sbit  RP85R_1_bit at RPOR6.B1;
    const register unsigned short int RP85R_0 = 0;
    sbit  RP85R_0_bit at RPOR6.B0;

    // RPOR7 bits
    const register unsigned short int RP97R_5 = 13;
    sbit  RP97R_5_bit at RPOR7.B13;
    const register unsigned short int RP97R_4 = 12;
    sbit  RP97R_4_bit at RPOR7.B12;
    const register unsigned short int RP97R_3 = 11;
    sbit  RP97R_3_bit at RPOR7.B11;
    const register unsigned short int RP97R_2 = 10;
    sbit  RP97R_2_bit at RPOR7.B10;
    const register unsigned short int RP97R_1 = 9;
    sbit  RP97R_1_bit at RPOR7.B9;
    const register unsigned short int RP97R_0 = 8;
    sbit  RP97R_0_bit at RPOR7.B8;
    const register unsigned short int RP96R_5 = 5;
    sbit  RP96R_5_bit at RPOR7.B5;
    const register unsigned short int RP96R_4 = 4;
    sbit  RP96R_4_bit at RPOR7.B4;
    const register unsigned short int RP96R_3 = 3;
    sbit  RP96R_3_bit at RPOR7.B3;
    const register unsigned short int RP96R_2 = 2;
    sbit  RP96R_2_bit at RPOR7.B2;
    const register unsigned short int RP96R_1 = 1;
    sbit  RP96R_1_bit at RPOR7.B1;
    const register unsigned short int RP96R_0 = 0;
    sbit  RP96R_0_bit at RPOR7.B0;

    // RPOR8 bits
    const register unsigned short int RP99R_5 = 13;
    sbit  RP99R_5_bit at RPOR8.B13;
    const register unsigned short int RP99R_4 = 12;
    sbit  RP99R_4_bit at RPOR8.B12;
    const register unsigned short int RP99R_3 = 11;
    sbit  RP99R_3_bit at RPOR8.B11;
    const register unsigned short int RP99R_2 = 10;
    sbit  RP99R_2_bit at RPOR8.B10;
    const register unsigned short int RP99R_1 = 9;
    sbit  RP99R_1_bit at RPOR8.B9;
    const register unsigned short int RP99R_0 = 8;
    sbit  RP99R_0_bit at RPOR8.B8;
    const register unsigned short int RP98R_5 = 5;
    sbit  RP98R_5_bit at RPOR8.B5;
    const register unsigned short int RP98R_4 = 4;
    sbit  RP98R_4_bit at RPOR8.B4;
    const register unsigned short int RP98R_3 = 3;
    sbit  RP98R_3_bit at RPOR8.B3;
    const register unsigned short int RP98R_2 = 2;
    sbit  RP98R_2_bit at RPOR8.B2;
    const register unsigned short int RP98R_1 = 1;
    sbit  RP98R_1_bit at RPOR8.B1;
    const register unsigned short int RP98R_0 = 0;
    sbit  RP98R_0_bit at RPOR8.B0;

    // RPOR9 bits
    const register unsigned short int RP101R_5 = 13;
    sbit  RP101R_5_bit at RPOR9.B13;
    const register unsigned short int RP101R_4 = 12;
    sbit  RP101R_4_bit at RPOR9.B12;
    const register unsigned short int RP101R_3 = 11;
    sbit  RP101R_3_bit at RPOR9.B11;
    const register unsigned short int RP101R_2 = 10;
    sbit  RP101R_2_bit at RPOR9.B10;
    const register unsigned short int RP101R_1 = 9;
    sbit  RP101R_1_bit at RPOR9.B9;
    const register unsigned short int RP101R_0 = 8;
    sbit  RP101R_0_bit at RPOR9.B8;
    const register unsigned short int RP100R_5 = 5;
    sbit  RP100R_5_bit at RPOR9.B5;
    const register unsigned short int RP100R_4 = 4;
    sbit  RP100R_4_bit at RPOR9.B4;
    const register unsigned short int RP100R_3 = 3;
    sbit  RP100R_3_bit at RPOR9.B3;
    const register unsigned short int RP100R_2 = 2;
    sbit  RP100R_2_bit at RPOR9.B2;
    const register unsigned short int RP100R_1 = 1;
    sbit  RP100R_1_bit at RPOR9.B1;
    const register unsigned short int RP100R_0 = 0;
    sbit  RP100R_0_bit at RPOR9.B0;

    // RPOR11 bits
    const register unsigned short int RP108R_5 = 13;
    sbit  RP108R_5_bit at RPOR11.B13;
    const register unsigned short int RP108R_4 = 12;
    sbit  RP108R_4_bit at RPOR11.B12;
    const register unsigned short int RP108R_3 = 11;
    sbit  RP108R_3_bit at RPOR11.B11;
    const register unsigned short int RP108R_2 = 10;
    sbit  RP108R_2_bit at RPOR11.B10;
    const register unsigned short int RP108R_1 = 9;
    sbit  RP108R_1_bit at RPOR11.B9;
    const register unsigned short int RP108R_0 = 8;
    sbit  RP108R_0_bit at RPOR11.B8;
    const register unsigned short int RP104R_5 = 5;
    sbit  RP104R_5_bit at RPOR11.B5;
    const register unsigned short int RP104R_4 = 4;
    sbit  RP104R_4_bit at RPOR11.B4;
    const register unsigned short int RP104R_3 = 3;
    sbit  RP104R_3_bit at RPOR11.B3;
    const register unsigned short int RP104R_2 = 2;
    sbit  RP104R_2_bit at RPOR11.B2;
    const register unsigned short int RP104R_1 = 1;
    sbit  RP104R_1_bit at RPOR11.B1;
    const register unsigned short int RP104R_0 = 0;
    sbit  RP104R_0_bit at RPOR11.B0;

    // RPOR12 bits
    const register unsigned short int RP112R_5 = 13;
    sbit  RP112R_5_bit at RPOR12.B13;
    const register unsigned short int RP112R_4 = 12;
    sbit  RP112R_4_bit at RPOR12.B12;
    const register unsigned short int RP112R_3 = 11;
    sbit  RP112R_3_bit at RPOR12.B11;
    const register unsigned short int RP112R_2 = 10;
    sbit  RP112R_2_bit at RPOR12.B10;
    const register unsigned short int RP112R_1 = 9;
    sbit  RP112R_1_bit at RPOR12.B9;
    const register unsigned short int RP112R_0 = 8;
    sbit  RP112R_0_bit at RPOR12.B8;
    const register unsigned short int RP109R_5 = 5;
    sbit  RP109R_5_bit at RPOR12.B5;
    const register unsigned short int RP109R_4 = 4;
    sbit  RP109R_4_bit at RPOR12.B4;
    const register unsigned short int RP109R_3 = 3;
    sbit  RP109R_3_bit at RPOR12.B3;
    const register unsigned short int RP109R_2 = 2;
    sbit  RP109R_2_bit at RPOR12.B2;
    const register unsigned short int RP109R_1 = 1;
    sbit  RP109R_1_bit at RPOR12.B1;
    const register unsigned short int RP109R_0 = 0;
    sbit  RP109R_0_bit at RPOR12.B0;

    // RPOR13 bits
    const register unsigned short int RP118R_5 = 13;
    sbit  RP118R_5_bit at RPOR13.B13;
    const register unsigned short int RP118R_4 = 12;
    sbit  RP118R_4_bit at RPOR13.B12;
    const register unsigned short int RP118R_3 = 11;
    sbit  RP118R_3_bit at RPOR13.B11;
    const register unsigned short int RP118R_2 = 10;
    sbit  RP118R_2_bit at RPOR13.B10;
    const register unsigned short int RP118R_1 = 9;
    sbit  RP118R_1_bit at RPOR13.B9;
    const register unsigned short int RP118R_0 = 8;
    sbit  RP118R_0_bit at RPOR13.B8;
    const register unsigned short int RP113R_5 = 5;
    sbit  RP113R_5_bit at RPOR13.B5;
    const register unsigned short int RP113R_4 = 4;
    sbit  RP113R_4_bit at RPOR13.B4;
    const register unsigned short int RP113R_3 = 3;
    sbit  RP113R_3_bit at RPOR13.B3;
    const register unsigned short int RP113R_2 = 2;
    sbit  RP113R_2_bit at RPOR13.B2;
    const register unsigned short int RP113R_1 = 1;
    sbit  RP113R_1_bit at RPOR13.B1;
    const register unsigned short int RP113R_0 = 0;
    sbit  RP113R_0_bit at RPOR13.B0;

    // RPOR14 bits
    const register unsigned short int RP125R_5 = 13;
    sbit  RP125R_5_bit at RPOR14.B13;
    const register unsigned short int RP125R_4 = 12;
    sbit  RP125R_4_bit at RPOR14.B12;
    const register unsigned short int RP125R_3 = 11;
    sbit  RP125R_3_bit at RPOR14.B11;
    const register unsigned short int RP125R_2 = 10;
    sbit  RP125R_2_bit at RPOR14.B10;
    const register unsigned short int RP125R_1 = 9;
    sbit  RP125R_1_bit at RPOR14.B9;
    const register unsigned short int RP125R_0 = 8;
    sbit  RP125R_0_bit at RPOR14.B8;
    const register unsigned short int RP120R_5 = 5;
    sbit  RP120R_5_bit at RPOR14.B5;
    const register unsigned short int RP120R_4 = 4;
    sbit  RP120R_4_bit at RPOR14.B4;
    const register unsigned short int RP120R_3 = 3;
    sbit  RP120R_3_bit at RPOR14.B3;
    const register unsigned short int RP120R_2 = 2;
    sbit  RP120R_2_bit at RPOR14.B2;
    const register unsigned short int RP120R_1 = 1;
    sbit  RP120R_1_bit at RPOR14.B1;
    const register unsigned short int RP120R_0 = 0;
    sbit  RP120R_0_bit at RPOR14.B0;

    // RPOR15 bits
    const register unsigned short int RP127R_5 = 13;
    sbit  RP127R_5_bit at RPOR15.B13;
    const register unsigned short int RP127R_4 = 12;
    sbit  RP127R_4_bit at RPOR15.B12;
    const register unsigned short int RP127R_3 = 11;
    sbit  RP127R_3_bit at RPOR15.B11;
    const register unsigned short int RP127R_2 = 10;
    sbit  RP127R_2_bit at RPOR15.B10;
    const register unsigned short int RP127R_1 = 9;
    sbit  RP127R_1_bit at RPOR15.B9;
    const register unsigned short int RP127R_0 = 8;
    sbit  RP127R_0_bit at RPOR15.B8;
    const register unsigned short int RP126R_5 = 5;
    sbit  RP126R_5_bit at RPOR15.B5;
    const register unsigned short int RP126R_4 = 4;
    sbit  RP126R_4_bit at RPOR15.B4;
    const register unsigned short int RP126R_3 = 3;
    sbit  RP126R_3_bit at RPOR15.B3;
    const register unsigned short int RP126R_2 = 2;
    sbit  RP126R_2_bit at RPOR15.B2;
    const register unsigned short int RP126R_1 = 1;
    sbit  RP126R_1_bit at RPOR15.B1;
    const register unsigned short int RP126R_0 = 0;
    sbit  RP126R_0_bit at RPOR15.B0;

    // RPINR0 bits
    const register unsigned short int INT1R_6 = 14;
    sbit  INT1R_6_bit at RPINR0.B14;
    const register unsigned short int INT1R_5 = 13;
    sbit  INT1R_5_bit at RPINR0.B13;
    const register unsigned short int INT1R_4 = 12;
    sbit  INT1R_4_bit at RPINR0.B12;
    const register unsigned short int INT1R_3 = 11;
    sbit  INT1R_3_bit at RPINR0.B11;
    const register unsigned short int INT1R_2 = 10;
    sbit  INT1R_2_bit at RPINR0.B10;
    const register unsigned short int INT1R_1 = 9;
    sbit  INT1R_1_bit at RPINR0.B9;
    const register unsigned short int INT1R_0 = 8;
    sbit  INT1R_0_bit at RPINR0.B8;

    // RPINR1 bits
    const register unsigned short int INT3R_6 = 14;
    sbit  INT3R_6_bit at RPINR1.B14;
    const register unsigned short int INT3R_5 = 13;
    sbit  INT3R_5_bit at RPINR1.B13;
    const register unsigned short int INT3R_4 = 12;
    sbit  INT3R_4_bit at RPINR1.B12;
    const register unsigned short int INT3R_3 = 11;
    sbit  INT3R_3_bit at RPINR1.B11;
    const register unsigned short int INT3R_2 = 10;
    sbit  INT3R_2_bit at RPINR1.B10;
    const register unsigned short int INT3R_1 = 9;
    sbit  INT3R_1_bit at RPINR1.B9;
    const register unsigned short int INT3R_0 = 8;
    sbit  INT3R_0_bit at RPINR1.B8;
    const register unsigned short int INT2R_6 = 6;
    sbit  INT2R_6_bit at RPINR1.B6;
    const register unsigned short int INT2R_5 = 5;
    sbit  INT2R_5_bit at RPINR1.B5;
    const register unsigned short int INT2R_4 = 4;
    sbit  INT2R_4_bit at RPINR1.B4;
    const register unsigned short int INT2R_3 = 3;
    sbit  INT2R_3_bit at RPINR1.B3;
    const register unsigned short int INT2R_2 = 2;
    sbit  INT2R_2_bit at RPINR1.B2;
    const register unsigned short int INT2R_1 = 1;
    sbit  INT2R_1_bit at RPINR1.B1;
    const register unsigned short int INT2R_0 = 0;
    sbit  INT2R_0_bit at RPINR1.B0;

    // RPINR2 bits
    const register unsigned short int RSVR_6 = 14;
    sbit  RSVR_6_bit at RPINR2.B14;
    const register unsigned short int RSVR_5 = 13;
    sbit  RSVR_5_bit at RPINR2.B13;
    const register unsigned short int RSVR_4 = 12;
    sbit  RSVR_4_bit at RPINR2.B12;
    const register unsigned short int RSVR_3 = 11;
    sbit  RSVR_3_bit at RPINR2.B11;
    const register unsigned short int RSVR_2 = 10;
    sbit  RSVR_2_bit at RPINR2.B10;
    const register unsigned short int RSVR_1 = 9;
    sbit  RSVR_1_bit at RPINR2.B9;
    const register unsigned short int RSVR_0 = 8;
    sbit  RSVR_0_bit at RPINR2.B8;
    const register unsigned short int INT4R_6 = 6;
    sbit  INT4R_6_bit at RPINR2.B6;
    const register unsigned short int INT4R_5 = 5;
    sbit  INT4R_5_bit at RPINR2.B5;
    const register unsigned short int INT4R_4 = 4;
    sbit  INT4R_4_bit at RPINR2.B4;
    const register unsigned short int INT4R_3 = 3;
    sbit  INT4R_3_bit at RPINR2.B3;
    const register unsigned short int INT4R_2 = 2;
    sbit  INT4R_2_bit at RPINR2.B2;
    const register unsigned short int INT4R_1 = 1;
    sbit  INT4R_1_bit at RPINR2.B1;
    const register unsigned short int INT4R_0 = 0;
    sbit  INT4R_0_bit at RPINR2.B0;

    // RPINR3 bits
    const register unsigned short int T3CKR_6 = 14;
    sbit  T3CKR_6_bit at RPINR3.B14;
    const register unsigned short int T3CKR_5 = 13;
    sbit  T3CKR_5_bit at RPINR3.B13;
    const register unsigned short int T3CKR_4 = 12;
    sbit  T3CKR_4_bit at RPINR3.B12;
    const register unsigned short int T3CKR_3 = 11;
    sbit  T3CKR_3_bit at RPINR3.B11;
    const register unsigned short int T3CKR_2 = 10;
    sbit  T3CKR_2_bit at RPINR3.B10;
    const register unsigned short int T3CKR_1 = 9;
    sbit  T3CKR_1_bit at RPINR3.B9;
    const register unsigned short int T3CKR_0 = 8;
    sbit  T3CKR_0_bit at RPINR3.B8;
    const register unsigned short int T2CKR_6 = 6;
    sbit  T2CKR_6_bit at RPINR3.B6;
    const register unsigned short int T2CKR_5 = 5;
    sbit  T2CKR_5_bit at RPINR3.B5;
    const register unsigned short int T2CKR_4 = 4;
    sbit  T2CKR_4_bit at RPINR3.B4;
    const register unsigned short int T2CKR_3 = 3;
    sbit  T2CKR_3_bit at RPINR3.B3;
    const register unsigned short int T2CKR_2 = 2;
    sbit  T2CKR_2_bit at RPINR3.B2;
    const register unsigned short int T2CKR_1 = 1;
    sbit  T2CKR_1_bit at RPINR3.B1;
    const register unsigned short int T2CKR_0 = 0;
    sbit  T2CKR_0_bit at RPINR3.B0;

    // RPINR4 bits
    const register unsigned short int T5CKR_6 = 14;
    sbit  T5CKR_6_bit at RPINR4.B14;
    const register unsigned short int T5CKR_5 = 13;
    sbit  T5CKR_5_bit at RPINR4.B13;
    const register unsigned short int T5CKR_4 = 12;
    sbit  T5CKR_4_bit at RPINR4.B12;
    const register unsigned short int T5CKR_3 = 11;
    sbit  T5CKR_3_bit at RPINR4.B11;
    const register unsigned short int T5CKR_2 = 10;
    sbit  T5CKR_2_bit at RPINR4.B10;
    const register unsigned short int T5CKR_1 = 9;
    sbit  T5CKR_1_bit at RPINR4.B9;
    const register unsigned short int T5CKR_0 = 8;
    sbit  T5CKR_0_bit at RPINR4.B8;
    const register unsigned short int T4CKR_6 = 6;
    sbit  T4CKR_6_bit at RPINR4.B6;
    const register unsigned short int T4CKR_5 = 5;
    sbit  T4CKR_5_bit at RPINR4.B5;
    const register unsigned short int T4CKR_4 = 4;
    sbit  T4CKR_4_bit at RPINR4.B4;
    const register unsigned short int T4CKR_3 = 3;
    sbit  T4CKR_3_bit at RPINR4.B3;
    const register unsigned short int T4CKR_2 = 2;
    sbit  T4CKR_2_bit at RPINR4.B2;
    const register unsigned short int T4CKR_1 = 1;
    sbit  T4CKR_1_bit at RPINR4.B1;
    const register unsigned short int T4CKR_0 = 0;
    sbit  T4CKR_0_bit at RPINR4.B0;

    // RPINR5 bits
    const register unsigned short int T7CKR_6 = 14;
    sbit  T7CKR_6_bit at RPINR5.B14;
    const register unsigned short int T7CKR_5 = 13;
    sbit  T7CKR_5_bit at RPINR5.B13;
    const register unsigned short int T7CKR_4 = 12;
    sbit  T7CKR_4_bit at RPINR5.B12;
    const register unsigned short int T7CKR_3 = 11;
    sbit  T7CKR_3_bit at RPINR5.B11;
    const register unsigned short int T7CKR_2 = 10;
    sbit  T7CKR_2_bit at RPINR5.B10;
    const register unsigned short int T7CKR_1 = 9;
    sbit  T7CKR_1_bit at RPINR5.B9;
    const register unsigned short int T7CKR_0 = 8;
    sbit  T7CKR_0_bit at RPINR5.B8;
    const register unsigned short int T6CKR_6 = 6;
    sbit  T6CKR_6_bit at RPINR5.B6;
    const register unsigned short int T6CKR_5 = 5;
    sbit  T6CKR_5_bit at RPINR5.B5;
    const register unsigned short int T6CKR_4 = 4;
    sbit  T6CKR_4_bit at RPINR5.B4;
    const register unsigned short int T6CKR_3 = 3;
    sbit  T6CKR_3_bit at RPINR5.B3;
    const register unsigned short int T6CKR_2 = 2;
    sbit  T6CKR_2_bit at RPINR5.B2;
    const register unsigned short int T6CKR_1 = 1;
    sbit  T6CKR_1_bit at RPINR5.B1;
    const register unsigned short int T6CKR_0 = 0;
    sbit  T6CKR_0_bit at RPINR5.B0;

    // RPINR6 bits
    const register unsigned short int T9CKR_6 = 14;
    sbit  T9CKR_6_bit at RPINR6.B14;
    const register unsigned short int T9CKR_5 = 13;
    sbit  T9CKR_5_bit at RPINR6.B13;
    const register unsigned short int T9CKR_4 = 12;
    sbit  T9CKR_4_bit at RPINR6.B12;
    const register unsigned short int T9CKR_3 = 11;
    sbit  T9CKR_3_bit at RPINR6.B11;
    const register unsigned short int T9CKR_2 = 10;
    sbit  T9CKR_2_bit at RPINR6.B10;
    const register unsigned short int T9CKR_1 = 9;
    sbit  T9CKR_1_bit at RPINR6.B9;
    const register unsigned short int T9CKR_0 = 8;
    sbit  T9CKR_0_bit at RPINR6.B8;
    const register unsigned short int T8CKR_6 = 6;
    sbit  T8CKR_6_bit at RPINR6.B6;
    const register unsigned short int T8CKR_5 = 5;
    sbit  T8CKR_5_bit at RPINR6.B5;
    const register unsigned short int T8CKR_4 = 4;
    sbit  T8CKR_4_bit at RPINR6.B4;
    const register unsigned short int T8CKR_3 = 3;
    sbit  T8CKR_3_bit at RPINR6.B3;
    const register unsigned short int T8CKR_2 = 2;
    sbit  T8CKR_2_bit at RPINR6.B2;
    const register unsigned short int T8CKR_1 = 1;
    sbit  T8CKR_1_bit at RPINR6.B1;
    const register unsigned short int T8CKR_0 = 0;
    sbit  T8CKR_0_bit at RPINR6.B0;

    // RPINR7 bits
    const register unsigned short int IC2R_6 = 14;
    sbit  IC2R_6_bit at RPINR7.B14;
    const register unsigned short int IC2R_5 = 13;
    sbit  IC2R_5_bit at RPINR7.B13;
    const register unsigned short int IC2R_4 = 12;
    sbit  IC2R_4_bit at RPINR7.B12;
    const register unsigned short int IC2R_3 = 11;
    sbit  IC2R_3_bit at RPINR7.B11;
    const register unsigned short int IC2R_2 = 10;
    sbit  IC2R_2_bit at RPINR7.B10;
    const register unsigned short int IC2R_1 = 9;
    sbit  IC2R_1_bit at RPINR7.B9;
    const register unsigned short int IC2R_0 = 8;
    sbit  IC2R_0_bit at RPINR7.B8;
    const register unsigned short int IC1R_6 = 6;
    sbit  IC1R_6_bit at RPINR7.B6;
    const register unsigned short int IC1R_5 = 5;
    sbit  IC1R_5_bit at RPINR7.B5;
    const register unsigned short int IC1R_4 = 4;
    sbit  IC1R_4_bit at RPINR7.B4;
    const register unsigned short int IC1R_3 = 3;
    sbit  IC1R_3_bit at RPINR7.B3;
    const register unsigned short int IC1R_2 = 2;
    sbit  IC1R_2_bit at RPINR7.B2;
    const register unsigned short int IC1R_1 = 1;
    sbit  IC1R_1_bit at RPINR7.B1;
    const register unsigned short int IC1R_0 = 0;
    sbit  IC1R_0_bit at RPINR7.B0;

    // RPINR8 bits
    const register unsigned short int IC4R_6 = 14;
    sbit  IC4R_6_bit at RPINR8.B14;
    const register unsigned short int IC4R_5 = 13;
    sbit  IC4R_5_bit at RPINR8.B13;
    const register unsigned short int IC4R_4 = 12;
    sbit  IC4R_4_bit at RPINR8.B12;
    const register unsigned short int IC4R_3 = 11;
    sbit  IC4R_3_bit at RPINR8.B11;
    const register unsigned short int IC4R_2 = 10;
    sbit  IC4R_2_bit at RPINR8.B10;
    const register unsigned short int IC4R_1 = 9;
    sbit  IC4R_1_bit at RPINR8.B9;
    const register unsigned short int IC4R_0 = 8;
    sbit  IC4R_0_bit at RPINR8.B8;
    const register unsigned short int IC3R_6 = 6;
    sbit  IC3R_6_bit at RPINR8.B6;
    const register unsigned short int IC3R_5 = 5;
    sbit  IC3R_5_bit at RPINR8.B5;
    const register unsigned short int IC3R_4 = 4;
    sbit  IC3R_4_bit at RPINR8.B4;
    const register unsigned short int IC3R_3 = 3;
    sbit  IC3R_3_bit at RPINR8.B3;
    const register unsigned short int IC3R_2 = 2;
    sbit  IC3R_2_bit at RPINR8.B2;
    const register unsigned short int IC3R_1 = 1;
    sbit  IC3R_1_bit at RPINR8.B1;
    const register unsigned short int IC3R_0 = 0;
    sbit  IC3R_0_bit at RPINR8.B0;

    // RPINR9 bits
    const register unsigned short int IC6R_6 = 14;
    sbit  IC6R_6_bit at RPINR9.B14;
    const register unsigned short int IC6R_5 = 13;
    sbit  IC6R_5_bit at RPINR9.B13;
    const register unsigned short int IC6R_4 = 12;
    sbit  IC6R_4_bit at RPINR9.B12;
    const register unsigned short int IC6R_3 = 11;
    sbit  IC6R_3_bit at RPINR9.B11;
    const register unsigned short int IC6R_2 = 10;
    sbit  IC6R_2_bit at RPINR9.B10;
    const register unsigned short int IC6R_1 = 9;
    sbit  IC6R_1_bit at RPINR9.B9;
    const register unsigned short int IC6R_0 = 8;
    sbit  IC6R_0_bit at RPINR9.B8;
    const register unsigned short int IC5R_6 = 6;
    sbit  IC5R_6_bit at RPINR9.B6;
    const register unsigned short int IC5R_5 = 5;
    sbit  IC5R_5_bit at RPINR9.B5;
    const register unsigned short int IC5R_4 = 4;
    sbit  IC5R_4_bit at RPINR9.B4;
    const register unsigned short int IC5R_3 = 3;
    sbit  IC5R_3_bit at RPINR9.B3;
    const register unsigned short int IC5R_2 = 2;
    sbit  IC5R_2_bit at RPINR9.B2;
    const register unsigned short int IC5R_1 = 1;
    sbit  IC5R_1_bit at RPINR9.B1;
    const register unsigned short int IC5R_0 = 0;
    sbit  IC5R_0_bit at RPINR9.B0;

    // RPINR10 bits
    const register unsigned short int IC8R_6 = 14;
    sbit  IC8R_6_bit at RPINR10.B14;
    const register unsigned short int IC8R_5 = 13;
    sbit  IC8R_5_bit at RPINR10.B13;
    const register unsigned short int IC8R_4 = 12;
    sbit  IC8R_4_bit at RPINR10.B12;
    const register unsigned short int IC8R_3 = 11;
    sbit  IC8R_3_bit at RPINR10.B11;
    const register unsigned short int IC8R_2 = 10;
    sbit  IC8R_2_bit at RPINR10.B10;
    const register unsigned short int IC8R_1 = 9;
    sbit  IC8R_1_bit at RPINR10.B9;
    const register unsigned short int IC8R_0 = 8;
    sbit  IC8R_0_bit at RPINR10.B8;
    const register unsigned short int IC7R_6 = 6;
    sbit  IC7R_6_bit at RPINR10.B6;
    const register unsigned short int IC7R_5 = 5;
    sbit  IC7R_5_bit at RPINR10.B5;
    const register unsigned short int IC7R_4 = 4;
    sbit  IC7R_4_bit at RPINR10.B4;
    const register unsigned short int IC7R_3 = 3;
    sbit  IC7R_3_bit at RPINR10.B3;
    const register unsigned short int IC7R_2 = 2;
    sbit  IC7R_2_bit at RPINR10.B2;
    const register unsigned short int IC7R_1 = 1;
    sbit  IC7R_1_bit at RPINR10.B1;
    const register unsigned short int IC7R_0 = 0;
    sbit  IC7R_0_bit at RPINR10.B0;

    // RPINR11 bits
    const register unsigned short int OCFBR_6 = 14;
    sbit  OCFBR_6_bit at RPINR11.B14;
    const register unsigned short int OCFBR_5 = 13;
    sbit  OCFBR_5_bit at RPINR11.B13;
    const register unsigned short int OCFBR_4 = 12;
    sbit  OCFBR_4_bit at RPINR11.B12;
    const register unsigned short int OCFBR_3 = 11;
    sbit  OCFBR_3_bit at RPINR11.B11;
    const register unsigned short int OCFBR_2 = 10;
    sbit  OCFBR_2_bit at RPINR11.B10;
    const register unsigned short int OCFBR_1 = 9;
    sbit  OCFBR_1_bit at RPINR11.B9;
    const register unsigned short int OCFBR_0 = 8;
    sbit  OCFBR_0_bit at RPINR11.B8;
    const register unsigned short int OCFAR_6 = 6;
    sbit  OCFAR_6_bit at RPINR11.B6;
    const register unsigned short int OCFAR_5 = 5;
    sbit  OCFAR_5_bit at RPINR11.B5;
    const register unsigned short int OCFAR_4 = 4;
    sbit  OCFAR_4_bit at RPINR11.B4;
    const register unsigned short int OCFAR_3 = 3;
    sbit  OCFAR_3_bit at RPINR11.B3;
    const register unsigned short int OCFAR_2 = 2;
    sbit  OCFAR_2_bit at RPINR11.B2;
    const register unsigned short int OCFAR_1 = 1;
    sbit  OCFAR_1_bit at RPINR11.B1;
    const register unsigned short int OCFAR_0 = 0;
    sbit  OCFAR_0_bit at RPINR11.B0;

    // RPINR12 bits
    const register unsigned short int FLT2R_6 = 14;
    sbit  FLT2R_6_bit at RPINR12.B14;
    const register unsigned short int FLT2R_5 = 13;
    sbit  FLT2R_5_bit at RPINR12.B13;
    const register unsigned short int FLT2R_4 = 12;
    sbit  FLT2R_4_bit at RPINR12.B12;
    const register unsigned short int FLT2R_3 = 11;
    sbit  FLT2R_3_bit at RPINR12.B11;
    const register unsigned short int FLT2R_2 = 10;
    sbit  FLT2R_2_bit at RPINR12.B10;
    const register unsigned short int FLT2R_1 = 9;
    sbit  FLT2R_1_bit at RPINR12.B9;
    const register unsigned short int FLT2R_0 = 8;
    sbit  FLT2R_0_bit at RPINR12.B8;
    const register unsigned short int FLT1R_6 = 6;
    sbit  FLT1R_6_bit at RPINR12.B6;
    const register unsigned short int FLT1R_5 = 5;
    sbit  FLT1R_5_bit at RPINR12.B5;
    const register unsigned short int FLT1R_4 = 4;
    sbit  FLT1R_4_bit at RPINR12.B4;
    const register unsigned short int FLT1R_3 = 3;
    sbit  FLT1R_3_bit at RPINR12.B3;
    const register unsigned short int FLT1R_2 = 2;
    sbit  FLT1R_2_bit at RPINR12.B2;
    const register unsigned short int FLT1R_1 = 1;
    sbit  FLT1R_1_bit at RPINR12.B1;
    const register unsigned short int FLT1R_0 = 0;
    sbit  FLT1R_0_bit at RPINR12.B0;

    // RPINR13 bits
    const register unsigned short int FLT4R_6 = 14;
    sbit  FLT4R_6_bit at RPINR13.B14;
    const register unsigned short int FLT4R_5 = 13;
    sbit  FLT4R_5_bit at RPINR13.B13;
    const register unsigned short int FLT4R_4 = 12;
    sbit  FLT4R_4_bit at RPINR13.B12;
    const register unsigned short int FLT4R_3 = 11;
    sbit  FLT4R_3_bit at RPINR13.B11;
    const register unsigned short int FLT4R_2 = 10;
    sbit  FLT4R_2_bit at RPINR13.B10;
    const register unsigned short int FLT4R_1 = 9;
    sbit  FLT4R_1_bit at RPINR13.B9;
    const register unsigned short int FLT4R_0 = 8;
    sbit  FLT4R_0_bit at RPINR13.B8;
    const register unsigned short int FLT3R_6 = 6;
    sbit  FLT3R_6_bit at RPINR13.B6;
    const register unsigned short int FLT3R_5 = 5;
    sbit  FLT3R_5_bit at RPINR13.B5;
    const register unsigned short int FLT3R_4 = 4;
    sbit  FLT3R_4_bit at RPINR13.B4;
    const register unsigned short int FLT3R_3 = 3;
    sbit  FLT3R_3_bit at RPINR13.B3;
    const register unsigned short int FLT3R_2 = 2;
    sbit  FLT3R_2_bit at RPINR13.B2;
    const register unsigned short int FLT3R_1 = 1;
    sbit  FLT3R_1_bit at RPINR13.B1;
    const register unsigned short int FLT3R_0 = 0;
    sbit  FLT3R_0_bit at RPINR13.B0;

    // RPINR14 bits
    const register unsigned short int QEB1R_6 = 14;
    sbit  QEB1R_6_bit at RPINR14.B14;
    const register unsigned short int QEB1R_5 = 13;
    sbit  QEB1R_5_bit at RPINR14.B13;
    const register unsigned short int QEB1R_4 = 12;
    sbit  QEB1R_4_bit at RPINR14.B12;
    const register unsigned short int QEB1R_3 = 11;
    sbit  QEB1R_3_bit at RPINR14.B11;
    const register unsigned short int QEB1R_2 = 10;
    sbit  QEB1R_2_bit at RPINR14.B10;
    const register unsigned short int QEB1R_1 = 9;
    sbit  QEB1R_1_bit at RPINR14.B9;
    const register unsigned short int QEB1R_0 = 8;
    sbit  QEB1R_0_bit at RPINR14.B8;
    const register unsigned short int QEA1R_6 = 6;
    sbit  QEA1R_6_bit at RPINR14.B6;
    const register unsigned short int QEA1R_5 = 5;
    sbit  QEA1R_5_bit at RPINR14.B5;
    const register unsigned short int QEA1R_4 = 4;
    sbit  QEA1R_4_bit at RPINR14.B4;
    const register unsigned short int QEA1R_3 = 3;
    sbit  QEA1R_3_bit at RPINR14.B3;
    const register unsigned short int QEA1R_2 = 2;
    sbit  QEA1R_2_bit at RPINR14.B2;
    const register unsigned short int QEA1R_1 = 1;
    sbit  QEA1R_1_bit at RPINR14.B1;
    const register unsigned short int QEA1R_0 = 0;
    sbit  QEA1R_0_bit at RPINR14.B0;

    // RPINR15 bits
    const register unsigned short int HOME1R_6 = 14;
    sbit  HOME1R_6_bit at RPINR15.B14;
    const register unsigned short int HOME1R_5 = 13;
    sbit  HOME1R_5_bit at RPINR15.B13;
    const register unsigned short int HOME1R_4 = 12;
    sbit  HOME1R_4_bit at RPINR15.B12;
    const register unsigned short int HOME1R_3 = 11;
    sbit  HOME1R_3_bit at RPINR15.B11;
    const register unsigned short int HOME1R_2 = 10;
    sbit  HOME1R_2_bit at RPINR15.B10;
    const register unsigned short int HOME1R_1 = 9;
    sbit  HOME1R_1_bit at RPINR15.B9;
    const register unsigned short int HOME1R_0 = 8;
    sbit  HOME1R_0_bit at RPINR15.B8;
    const register unsigned short int INDX1R_6 = 6;
    sbit  INDX1R_6_bit at RPINR15.B6;
    const register unsigned short int INDX1R_5 = 5;
    sbit  INDX1R_5_bit at RPINR15.B5;
    const register unsigned short int INDX1R_4 = 4;
    sbit  INDX1R_4_bit at RPINR15.B4;
    const register unsigned short int INDX1R_3 = 3;
    sbit  INDX1R_3_bit at RPINR15.B3;
    const register unsigned short int INDX1R_2 = 2;
    sbit  INDX1R_2_bit at RPINR15.B2;
    const register unsigned short int INDX1R_1 = 1;
    sbit  INDX1R_1_bit at RPINR15.B1;
    const register unsigned short int INDX1R_0 = 0;
    sbit  INDX1R_0_bit at RPINR15.B0;

    // RPINR16 bits
    const register unsigned short int QEB2R_6 = 14;
    sbit  QEB2R_6_bit at RPINR16.B14;
    const register unsigned short int QEB2R_5 = 13;
    sbit  QEB2R_5_bit at RPINR16.B13;
    const register unsigned short int QEB2R_4 = 12;
    sbit  QEB2R_4_bit at RPINR16.B12;
    const register unsigned short int QEB2R_3 = 11;
    sbit  QEB2R_3_bit at RPINR16.B11;
    const register unsigned short int QEB2R_2 = 10;
    sbit  QEB2R_2_bit at RPINR16.B10;
    const register unsigned short int QEB2R_1 = 9;
    sbit  QEB2R_1_bit at RPINR16.B9;
    const register unsigned short int QEB2R_0 = 8;
    sbit  QEB2R_0_bit at RPINR16.B8;
    const register unsigned short int QEA2R_6 = 6;
    sbit  QEA2R_6_bit at RPINR16.B6;
    const register unsigned short int QEA2R_5 = 5;
    sbit  QEA2R_5_bit at RPINR16.B5;
    const register unsigned short int QEA2R_4 = 4;
    sbit  QEA2R_4_bit at RPINR16.B4;
    const register unsigned short int QEA2R_3 = 3;
    sbit  QEA2R_3_bit at RPINR16.B3;
    const register unsigned short int QEA2R_2 = 2;
    sbit  QEA2R_2_bit at RPINR16.B2;
    const register unsigned short int QEA2R_1 = 1;
    sbit  QEA2R_1_bit at RPINR16.B1;
    const register unsigned short int QEA2R_0 = 0;
    sbit  QEA2R_0_bit at RPINR16.B0;

    // RPINR17 bits
    const register unsigned short int HOME2R_6 = 14;
    sbit  HOME2R_6_bit at RPINR17.B14;
    const register unsigned short int HOME2R_5 = 13;
    sbit  HOME2R_5_bit at RPINR17.B13;
    const register unsigned short int HOME2R_4 = 12;
    sbit  HOME2R_4_bit at RPINR17.B12;
    const register unsigned short int HOME2R_3 = 11;
    sbit  HOME2R_3_bit at RPINR17.B11;
    const register unsigned short int HOME2R_2 = 10;
    sbit  HOME2R_2_bit at RPINR17.B10;
    const register unsigned short int HOME2R_1 = 9;
    sbit  HOME2R_1_bit at RPINR17.B9;
    const register unsigned short int HOME2R_0 = 8;
    sbit  HOME2R_0_bit at RPINR17.B8;
    const register unsigned short int INDX2R_6 = 6;
    sbit  INDX2R_6_bit at RPINR17.B6;
    const register unsigned short int INDX2R_5 = 5;
    sbit  INDX2R_5_bit at RPINR17.B5;
    const register unsigned short int INDX2R_4 = 4;
    sbit  INDX2R_4_bit at RPINR17.B4;
    const register unsigned short int INDX2R_3 = 3;
    sbit  INDX2R_3_bit at RPINR17.B3;
    const register unsigned short int INDX2R_2 = 2;
    sbit  INDX2R_2_bit at RPINR17.B2;
    const register unsigned short int INDX2R_1 = 1;
    sbit  INDX2R_1_bit at RPINR17.B1;
    const register unsigned short int INDX2R_0 = 0;
    sbit  INDX2R_0_bit at RPINR17.B0;

    // RPINR18 bits
    const register unsigned short int U1CTSR_6 = 14;
    sbit  U1CTSR_6_bit at RPINR18.B14;
    const register unsigned short int U1CTSR_5 = 13;
    sbit  U1CTSR_5_bit at RPINR18.B13;
    const register unsigned short int U1CTSR_4 = 12;
    sbit  U1CTSR_4_bit at RPINR18.B12;
    const register unsigned short int U1CTSR_3 = 11;
    sbit  U1CTSR_3_bit at RPINR18.B11;
    const register unsigned short int U1CTSR_2 = 10;
    sbit  U1CTSR_2_bit at RPINR18.B10;
    const register unsigned short int U1CTSR_1 = 9;
    sbit  U1CTSR_1_bit at RPINR18.B9;
    const register unsigned short int U1CTSR_0 = 8;
    sbit  U1CTSR_0_bit at RPINR18.B8;
    const register unsigned short int U1RXR_6 = 6;
    sbit  U1RXR_6_bit at RPINR18.B6;
    const register unsigned short int U1RXR_5 = 5;
    sbit  U1RXR_5_bit at RPINR18.B5;
    const register unsigned short int U1RXR_4 = 4;
    sbit  U1RXR_4_bit at RPINR18.B4;
    const register unsigned short int U1RXR_3 = 3;
    sbit  U1RXR_3_bit at RPINR18.B3;
    const register unsigned short int U1RXR_2 = 2;
    sbit  U1RXR_2_bit at RPINR18.B2;
    const register unsigned short int U1RXR_1 = 1;
    sbit  U1RXR_1_bit at RPINR18.B1;
    const register unsigned short int U1RXR_0 = 0;
    sbit  U1RXR_0_bit at RPINR18.B0;

    // RPINR19 bits
    const register unsigned short int U2CTSR_6 = 14;
    sbit  U2CTSR_6_bit at RPINR19.B14;
    const register unsigned short int U2CTSR_5 = 13;
    sbit  U2CTSR_5_bit at RPINR19.B13;
    const register unsigned short int U2CTSR_4 = 12;
    sbit  U2CTSR_4_bit at RPINR19.B12;
    const register unsigned short int U2CTSR_3 = 11;
    sbit  U2CTSR_3_bit at RPINR19.B11;
    const register unsigned short int U2CTSR_2 = 10;
    sbit  U2CTSR_2_bit at RPINR19.B10;
    const register unsigned short int U2CTSR_1 = 9;
    sbit  U2CTSR_1_bit at RPINR19.B9;
    const register unsigned short int U2CTSR_0 = 8;
    sbit  U2CTSR_0_bit at RPINR19.B8;
    const register unsigned short int U2RXR_6 = 6;
    sbit  U2RXR_6_bit at RPINR19.B6;
    const register unsigned short int U2RXR_5 = 5;
    sbit  U2RXR_5_bit at RPINR19.B5;
    const register unsigned short int U2RXR_4 = 4;
    sbit  U2RXR_4_bit at RPINR19.B4;
    const register unsigned short int U2RXR_3 = 3;
    sbit  U2RXR_3_bit at RPINR19.B3;
    const register unsigned short int U2RXR_2 = 2;
    sbit  U2RXR_2_bit at RPINR19.B2;
    const register unsigned short int U2RXR_1 = 1;
    sbit  U2RXR_1_bit at RPINR19.B1;
    const register unsigned short int U2RXR_0 = 0;
    sbit  U2RXR_0_bit at RPINR19.B0;

    // RPINR20 bits
    const register unsigned short int SCK1R_6 = 14;
    sbit  SCK1R_6_bit at RPINR20.B14;
    const register unsigned short int SCK1R_5 = 13;
    sbit  SCK1R_5_bit at RPINR20.B13;
    const register unsigned short int SCK1R_4 = 12;
    sbit  SCK1R_4_bit at RPINR20.B12;
    const register unsigned short int SCK1R_3 = 11;
    sbit  SCK1R_3_bit at RPINR20.B11;
    const register unsigned short int SCK1R_2 = 10;
    sbit  SCK1R_2_bit at RPINR20.B10;
    const register unsigned short int SCK1R_1 = 9;
    sbit  SCK1R_1_bit at RPINR20.B9;
    const register unsigned short int SCK1R_0 = 8;
    sbit  SCK1R_0_bit at RPINR20.B8;
    const register unsigned short int SDI1R_6 = 6;
    sbit  SDI1R_6_bit at RPINR20.B6;
    const register unsigned short int SDI1R_5 = 5;
    sbit  SDI1R_5_bit at RPINR20.B5;
    const register unsigned short int SDI1R_4 = 4;
    sbit  SDI1R_4_bit at RPINR20.B4;
    const register unsigned short int SDI1R_3 = 3;
    sbit  SDI1R_3_bit at RPINR20.B3;
    const register unsigned short int SDI1R_2 = 2;
    sbit  SDI1R_2_bit at RPINR20.B2;
    const register unsigned short int SDI1R_1 = 1;
    sbit  SDI1R_1_bit at RPINR20.B1;
    const register unsigned short int SDI1R_0 = 0;
    sbit  SDI1R_0_bit at RPINR20.B0;

    // RPINR21 bits
    const register unsigned short int SS1R_6 = 6;
    sbit  SS1R_6_bit at RPINR21.B6;
    const register unsigned short int SS1R_5 = 5;
    sbit  SS1R_5_bit at RPINR21.B5;
    const register unsigned short int SS1R_4 = 4;
    sbit  SS1R_4_bit at RPINR21.B4;
    const register unsigned short int SS1R_3 = 3;
    sbit  SS1R_3_bit at RPINR21.B3;
    const register unsigned short int SS1R_2 = 2;
    sbit  SS1R_2_bit at RPINR21.B2;
    const register unsigned short int SS1R_1 = 1;
    sbit  SS1R_1_bit at RPINR21.B1;
    const register unsigned short int SS1R_0 = 0;
    sbit  SS1R_0_bit at RPINR21.B0;

    // RPINR23 bits
    const register unsigned short int SS2R_6 = 6;
    sbit  SS2R_6_bit at RPINR23.B6;
    const register unsigned short int SS2R_5 = 5;
    sbit  SS2R_5_bit at RPINR23.B5;
    const register unsigned short int SS2R_4 = 4;
    sbit  SS2R_4_bit at RPINR23.B4;
    const register unsigned short int SS2R_3 = 3;
    sbit  SS2R_3_bit at RPINR23.B3;
    const register unsigned short int SS2R_2 = 2;
    sbit  SS2R_2_bit at RPINR23.B2;
    const register unsigned short int SS2R_1 = 1;
    sbit  SS2R_1_bit at RPINR23.B1;
    const register unsigned short int SS2R_0 = 0;
    sbit  SS2R_0_bit at RPINR23.B0;

    // RPINR24 bits
    const register unsigned short int CSCKR_6 = 14;
    sbit  CSCKR_6_bit at RPINR24.B14;
    const register unsigned short int CSCKR_5 = 13;
    sbit  CSCKR_5_bit at RPINR24.B13;
    const register unsigned short int CSCKR_4 = 12;
    sbit  CSCKR_4_bit at RPINR24.B12;
    const register unsigned short int CSCKR_3 = 11;
    sbit  CSCKR_3_bit at RPINR24.B11;
    const register unsigned short int CSCKR_2 = 10;
    sbit  CSCKR_2_bit at RPINR24.B10;
    const register unsigned short int CSCKR_1 = 9;
    sbit  CSCKR_1_bit at RPINR24.B9;
    const register unsigned short int CSCKR_0 = 8;
    sbit  CSCKR_0_bit at RPINR24.B8;
    const register unsigned short int CSDIR_6 = 6;
    sbit  CSDIR_6_bit at RPINR24.B6;
    const register unsigned short int CSDIR_5 = 5;
    sbit  CSDIR_5_bit at RPINR24.B5;
    const register unsigned short int CSDIR_4 = 4;
    sbit  CSDIR_4_bit at RPINR24.B4;
    const register unsigned short int CSDIR_3 = 3;
    sbit  CSDIR_3_bit at RPINR24.B3;
    const register unsigned short int CSDIR_2 = 2;
    sbit  CSDIR_2_bit at RPINR24.B2;
    const register unsigned short int CSDIR_1 = 1;
    sbit  CSDIR_1_bit at RPINR24.B1;
    const register unsigned short int CSDIR_0 = 0;
    sbit  CSDIR_0_bit at RPINR24.B0;

    // RPINR25 bits
    const register unsigned short int COFSR_6 = 6;
    sbit  COFSR_6_bit at RPINR25.B6;
    const register unsigned short int COFSR_5 = 5;
    sbit  COFSR_5_bit at RPINR25.B5;
    const register unsigned short int COFSR_4 = 4;
    sbit  COFSR_4_bit at RPINR25.B4;
    const register unsigned short int COFSR_3 = 3;
    sbit  COFSR_3_bit at RPINR25.B3;
    const register unsigned short int COFSR_2 = 2;
    sbit  COFSR_2_bit at RPINR25.B2;
    const register unsigned short int COFSR_1 = 1;
    sbit  COFSR_1_bit at RPINR25.B1;
    const register unsigned short int COFSR_0 = 0;
    sbit  COFSR_0_bit at RPINR25.B0;

    // RPINR26 bits
    const register unsigned short int C2RXR_6 = 14;
    sbit  C2RXR_6_bit at RPINR26.B14;
    const register unsigned short int C2RXR_5 = 13;
    sbit  C2RXR_5_bit at RPINR26.B13;
    const register unsigned short int C2RXR_4 = 12;
    sbit  C2RXR_4_bit at RPINR26.B12;
    const register unsigned short int C2RXR_3 = 11;
    sbit  C2RXR_3_bit at RPINR26.B11;
    const register unsigned short int C2RXR_2 = 10;
    sbit  C2RXR_2_bit at RPINR26.B10;
    const register unsigned short int C2RXR_1 = 9;
    sbit  C2RXR_1_bit at RPINR26.B9;
    const register unsigned short int C2RXR_0 = 8;
    sbit  C2RXR_0_bit at RPINR26.B8;
    const register unsigned short int C1RXR_6 = 6;
    sbit  C1RXR_6_bit at RPINR26.B6;
    const register unsigned short int C1RXR_5 = 5;
    sbit  C1RXR_5_bit at RPINR26.B5;
    const register unsigned short int C1RXR_4 = 4;
    sbit  C1RXR_4_bit at RPINR26.B4;
    const register unsigned short int C1RXR_3 = 3;
    sbit  C1RXR_3_bit at RPINR26.B3;
    const register unsigned short int C1RXR_2 = 2;
    sbit  C1RXR_2_bit at RPINR26.B2;
    const register unsigned short int C1RXR_1 = 1;
    sbit  C1RXR_1_bit at RPINR26.B1;
    const register unsigned short int C1RXR_0 = 0;
    sbit  C1RXR_0_bit at RPINR26.B0;

    // RPINR27 bits
    const register unsigned short int U3CTSR_6 = 14;
    sbit  U3CTSR_6_bit at RPINR27.B14;
    const register unsigned short int U3CTSR_5 = 13;
    sbit  U3CTSR_5_bit at RPINR27.B13;
    const register unsigned short int U3CTSR_4 = 12;
    sbit  U3CTSR_4_bit at RPINR27.B12;
    const register unsigned short int U3CTSR_3 = 11;
    sbit  U3CTSR_3_bit at RPINR27.B11;
    const register unsigned short int U3CTSR_2 = 10;
    sbit  U3CTSR_2_bit at RPINR27.B10;
    const register unsigned short int U3CTSR_1 = 9;
    sbit  U3CTSR_1_bit at RPINR27.B9;
    const register unsigned short int U3CTSR_0 = 8;
    sbit  U3CTSR_0_bit at RPINR27.B8;
    const register unsigned short int U3RXR_6 = 6;
    sbit  U3RXR_6_bit at RPINR27.B6;
    const register unsigned short int U3RXR_5 = 5;
    sbit  U3RXR_5_bit at RPINR27.B5;
    const register unsigned short int U3RXR_4 = 4;
    sbit  U3RXR_4_bit at RPINR27.B4;
    const register unsigned short int U3RXR_3 = 3;
    sbit  U3RXR_3_bit at RPINR27.B3;
    const register unsigned short int U3RXR_2 = 2;
    sbit  U3RXR_2_bit at RPINR27.B2;
    const register unsigned short int U3RXR_1 = 1;
    sbit  U3RXR_1_bit at RPINR27.B1;
    const register unsigned short int U3RXR_0 = 0;
    sbit  U3RXR_0_bit at RPINR27.B0;

    // RPINR28 bits
    const register unsigned short int U4CTSR_6 = 14;
    sbit  U4CTSR_6_bit at RPINR28.B14;
    const register unsigned short int U4CTSR_5 = 13;
    sbit  U4CTSR_5_bit at RPINR28.B13;
    const register unsigned short int U4CTSR_4 = 12;
    sbit  U4CTSR_4_bit at RPINR28.B12;
    const register unsigned short int U4CTSR_3 = 11;
    sbit  U4CTSR_3_bit at RPINR28.B11;
    const register unsigned short int U4CTSR_2 = 10;
    sbit  U4CTSR_2_bit at RPINR28.B10;
    const register unsigned short int U4CTSR_1 = 9;
    sbit  U4CTSR_1_bit at RPINR28.B9;
    const register unsigned short int U4CTSR_0 = 8;
    sbit  U4CTSR_0_bit at RPINR28.B8;
    const register unsigned short int U4RXR_6 = 6;
    sbit  U4RXR_6_bit at RPINR28.B6;
    const register unsigned short int U4RXR_5 = 5;
    sbit  U4RXR_5_bit at RPINR28.B5;
    const register unsigned short int U4RXR_4 = 4;
    sbit  U4RXR_4_bit at RPINR28.B4;
    const register unsigned short int U4RXR_3 = 3;
    sbit  U4RXR_3_bit at RPINR28.B3;
    const register unsigned short int U4RXR_2 = 2;
    sbit  U4RXR_2_bit at RPINR28.B2;
    const register unsigned short int U4RXR_1 = 1;
    sbit  U4RXR_1_bit at RPINR28.B1;
    const register unsigned short int U4RXR_0 = 0;
    sbit  U4RXR_0_bit at RPINR28.B0;

    // RPINR29 bits
    const register unsigned short int SCK3R_6 = 14;
    sbit  SCK3R_6_bit at RPINR29.B14;
    const register unsigned short int SCK3R_5 = 13;
    sbit  SCK3R_5_bit at RPINR29.B13;
    const register unsigned short int SCK3R_4 = 12;
    sbit  SCK3R_4_bit at RPINR29.B12;
    const register unsigned short int SCK3R_3 = 11;
    sbit  SCK3R_3_bit at RPINR29.B11;
    const register unsigned short int SCK3R_2 = 10;
    sbit  SCK3R_2_bit at RPINR29.B10;
    const register unsigned short int SCK3R_1 = 9;
    sbit  SCK3R_1_bit at RPINR29.B9;
    const register unsigned short int SCK3R_0 = 8;
    sbit  SCK3R_0_bit at RPINR29.B8;
    const register unsigned short int SDI3R_6 = 6;
    sbit  SDI3R_6_bit at RPINR29.B6;
    const register unsigned short int SDI3R_5 = 5;
    sbit  SDI3R_5_bit at RPINR29.B5;
    const register unsigned short int SDI3R_4 = 4;
    sbit  SDI3R_4_bit at RPINR29.B4;
    const register unsigned short int SDI3R_3 = 3;
    sbit  SDI3R_3_bit at RPINR29.B3;
    const register unsigned short int SDI3R_2 = 2;
    sbit  SDI3R_2_bit at RPINR29.B2;
    const register unsigned short int SDI3R_1 = 1;
    sbit  SDI3R_1_bit at RPINR29.B1;
    const register unsigned short int SDI3R_0 = 0;
    sbit  SDI3R_0_bit at RPINR29.B0;

    // RPINR30 bits
    const register unsigned short int SS3R_6 = 6;
    sbit  SS3R_6_bit at RPINR30.B6;
    const register unsigned short int SS3R_5 = 5;
    sbit  SS3R_5_bit at RPINR30.B5;
    const register unsigned short int SS3R_4 = 4;
    sbit  SS3R_4_bit at RPINR30.B4;
    const register unsigned short int SS3R_3 = 3;
    sbit  SS3R_3_bit at RPINR30.B3;
    const register unsigned short int SS3R_2 = 2;
    sbit  SS3R_2_bit at RPINR30.B2;
    const register unsigned short int SS3R_1 = 1;
    sbit  SS3R_1_bit at RPINR30.B1;
    const register unsigned short int SS3R_0 = 0;
    sbit  SS3R_0_bit at RPINR30.B0;

    // RPINR31 bits
    const register unsigned short int SCK4R_6 = 14;
    sbit  SCK4R_6_bit at RPINR31.B14;
    const register unsigned short int SCK4R_5 = 13;
    sbit  SCK4R_5_bit at RPINR31.B13;
    const register unsigned short int SCK4R_4 = 12;
    sbit  SCK4R_4_bit at RPINR31.B12;
    const register unsigned short int SCK4R_3 = 11;
    sbit  SCK4R_3_bit at RPINR31.B11;
    const register unsigned short int SCK4R_2 = 10;
    sbit  SCK4R_2_bit at RPINR31.B10;
    const register unsigned short int SCK4R_1 = 9;
    sbit  SCK4R_1_bit at RPINR31.B9;
    const register unsigned short int SCK4R_0 = 8;
    sbit  SCK4R_0_bit at RPINR31.B8;
    const register unsigned short int SDI4R_6 = 6;
    sbit  SDI4R_6_bit at RPINR31.B6;
    const register unsigned short int SDI4R_5 = 5;
    sbit  SDI4R_5_bit at RPINR31.B5;
    const register unsigned short int SDI4R_4 = 4;
    sbit  SDI4R_4_bit at RPINR31.B4;
    const register unsigned short int SDI4R_3 = 3;
    sbit  SDI4R_3_bit at RPINR31.B3;
    const register unsigned short int SDI4R_2 = 2;
    sbit  SDI4R_2_bit at RPINR31.B2;
    const register unsigned short int SDI4R_1 = 1;
    sbit  SDI4R_1_bit at RPINR31.B1;
    const register unsigned short int SDI4R_0 = 0;
    sbit  SDI4R_0_bit at RPINR31.B0;

    // RPINR32 bits
    const register unsigned short int SS4R_6 = 6;
    sbit  SS4R_6_bit at RPINR32.B6;
    const register unsigned short int SS4R_5 = 5;
    sbit  SS4R_5_bit at RPINR32.B5;
    const register unsigned short int SS4R_4 = 4;
    sbit  SS4R_4_bit at RPINR32.B4;
    const register unsigned short int SS4R_3 = 3;
    sbit  SS4R_3_bit at RPINR32.B3;
    const register unsigned short int SS4R_2 = 2;
    sbit  SS4R_2_bit at RPINR32.B2;
    const register unsigned short int SS4R_1 = 1;
    sbit  SS4R_1_bit at RPINR32.B1;
    const register unsigned short int SS4R_0 = 0;
    sbit  SS4R_0_bit at RPINR32.B0;

    // RPINR33 bits
    const register unsigned short int IC10R_6 = 14;
    sbit  IC10R_6_bit at RPINR33.B14;
    const register unsigned short int IC10R_5 = 13;
    sbit  IC10R_5_bit at RPINR33.B13;
    const register unsigned short int IC10R_4 = 12;
    sbit  IC10R_4_bit at RPINR33.B12;
    const register unsigned short int IC10R_3 = 11;
    sbit  IC10R_3_bit at RPINR33.B11;
    const register unsigned short int IC10R_2 = 10;
    sbit  IC10R_2_bit at RPINR33.B10;
    const register unsigned short int IC10R_1 = 9;
    sbit  IC10R_1_bit at RPINR33.B9;
    const register unsigned short int IC10R_0 = 8;
    sbit  IC10R_0_bit at RPINR33.B8;
    const register unsigned short int IC9R_6 = 6;
    sbit  IC9R_6_bit at RPINR33.B6;
    const register unsigned short int IC9R_5 = 5;
    sbit  IC9R_5_bit at RPINR33.B5;
    const register unsigned short int IC9R_4 = 4;
    sbit  IC9R_4_bit at RPINR33.B4;
    const register unsigned short int IC9R_3 = 3;
    sbit  IC9R_3_bit at RPINR33.B3;
    const register unsigned short int IC9R_2 = 2;
    sbit  IC9R_2_bit at RPINR33.B2;
    const register unsigned short int IC9R_1 = 1;
    sbit  IC9R_1_bit at RPINR33.B1;
    const register unsigned short int IC9R_0 = 0;
    sbit  IC9R_0_bit at RPINR33.B0;

    // RPINR34 bits
    const register unsigned short int IC12R_6 = 14;
    sbit  IC12R_6_bit at RPINR34.B14;
    const register unsigned short int IC12R_5 = 13;
    sbit  IC12R_5_bit at RPINR34.B13;
    const register unsigned short int IC12R_4 = 12;
    sbit  IC12R_4_bit at RPINR34.B12;
    const register unsigned short int IC12R_3 = 11;
    sbit  IC12R_3_bit at RPINR34.B11;
    const register unsigned short int IC12R_2 = 10;
    sbit  IC12R_2_bit at RPINR34.B10;
    const register unsigned short int IC12R_1 = 9;
    sbit  IC12R_1_bit at RPINR34.B9;
    const register unsigned short int IC12R_0 = 8;
    sbit  IC12R_0_bit at RPINR34.B8;
    const register unsigned short int IC11R_6 = 6;
    sbit  IC11R_6_bit at RPINR34.B6;
    const register unsigned short int IC11R_5 = 5;
    sbit  IC11R_5_bit at RPINR34.B5;
    const register unsigned short int IC11R_4 = 4;
    sbit  IC11R_4_bit at RPINR34.B4;
    const register unsigned short int IC11R_3 = 3;
    sbit  IC11R_3_bit at RPINR34.B3;
    const register unsigned short int IC11R_2 = 2;
    sbit  IC11R_2_bit at RPINR34.B2;
    const register unsigned short int IC11R_1 = 1;
    sbit  IC11R_1_bit at RPINR34.B1;
    const register unsigned short int IC11R_0 = 0;
    sbit  IC11R_0_bit at RPINR34.B0;

    // RPINR35 bits
    const register unsigned short int IC14R_6 = 14;
    sbit  IC14R_6_bit at RPINR35.B14;
    const register unsigned short int IC14R_5 = 13;
    sbit  IC14R_5_bit at RPINR35.B13;
    const register unsigned short int IC14R_4 = 12;
    sbit  IC14R_4_bit at RPINR35.B12;
    const register unsigned short int IC14R_3 = 11;
    sbit  IC14R_3_bit at RPINR35.B11;
    const register unsigned short int IC14R_2 = 10;
    sbit  IC14R_2_bit at RPINR35.B10;
    const register unsigned short int IC14R_1 = 9;
    sbit  IC14R_1_bit at RPINR35.B9;
    const register unsigned short int IC14R_0 = 8;
    sbit  IC14R_0_bit at RPINR35.B8;
    const register unsigned short int IC13R_6 = 6;
    sbit  IC13R_6_bit at RPINR35.B6;
    const register unsigned short int IC13R_5 = 5;
    sbit  IC13R_5_bit at RPINR35.B5;
    const register unsigned short int IC13R_4 = 4;
    sbit  IC13R_4_bit at RPINR35.B4;
    const register unsigned short int IC13R_3 = 3;
    sbit  IC13R_3_bit at RPINR35.B3;
    const register unsigned short int IC13R_2 = 2;
    sbit  IC13R_2_bit at RPINR35.B2;
    const register unsigned short int IC13R_1 = 1;
    sbit  IC13R_1_bit at RPINR35.B1;
    const register unsigned short int IC13R_0 = 0;
    sbit  IC13R_0_bit at RPINR35.B0;

    // RPINR36 bits
    const register unsigned short int IC16R_6 = 14;
    sbit  IC16R_6_bit at RPINR36.B14;
    const register unsigned short int IC16R_5 = 13;
    sbit  IC16R_5_bit at RPINR36.B13;
    const register unsigned short int IC16R_4 = 12;
    sbit  IC16R_4_bit at RPINR36.B12;
    const register unsigned short int IC16R_3 = 11;
    sbit  IC16R_3_bit at RPINR36.B11;
    const register unsigned short int IC16R_2 = 10;
    sbit  IC16R_2_bit at RPINR36.B10;
    const register unsigned short int IC16R_1 = 9;
    sbit  IC16R_1_bit at RPINR36.B9;
    const register unsigned short int IC16R_0 = 8;
    sbit  IC16R_0_bit at RPINR36.B8;
    const register unsigned short int IC15R_6 = 6;
    sbit  IC15R_6_bit at RPINR36.B6;
    const register unsigned short int IC15R_5 = 5;
    sbit  IC15R_5_bit at RPINR36.B5;
    const register unsigned short int IC15R_4 = 4;
    sbit  IC15R_4_bit at RPINR36.B4;
    const register unsigned short int IC15R_3 = 3;
    sbit  IC15R_3_bit at RPINR36.B3;
    const register unsigned short int IC15R_2 = 2;
    sbit  IC15R_2_bit at RPINR36.B2;
    const register unsigned short int IC15R_1 = 1;
    sbit  IC15R_1_bit at RPINR36.B1;
    const register unsigned short int IC15R_0 = 0;
    sbit  IC15R_0_bit at RPINR36.B0;

    // RPINR37 bits
    const register unsigned short int SYNCI1R_6 = 14;
    sbit  SYNCI1R_6_bit at RPINR37.B14;
    const register unsigned short int SYNCI1R_5 = 13;
    sbit  SYNCI1R_5_bit at RPINR37.B13;
    const register unsigned short int SYNCI1R_4 = 12;
    sbit  SYNCI1R_4_bit at RPINR37.B12;
    const register unsigned short int SYNCI1R_3 = 11;
    sbit  SYNCI1R_3_bit at RPINR37.B11;
    const register unsigned short int SYNCI1R_2 = 10;
    sbit  SYNCI1R_2_bit at RPINR37.B10;
    const register unsigned short int SYNCI1R_1 = 9;
    sbit  SYNCI1R_1_bit at RPINR37.B9;
    const register unsigned short int SYNCI1R_0 = 8;
    sbit  SYNCI1R_0_bit at RPINR37.B8;
    const register unsigned short int OCFCR_6 = 6;
    sbit  OCFCR_6_bit at RPINR37.B6;
    const register unsigned short int OCFCR_5 = 5;
    sbit  OCFCR_5_bit at RPINR37.B5;
    const register unsigned short int OCFCR_4 = 4;
    sbit  OCFCR_4_bit at RPINR37.B4;
    const register unsigned short int OCFCR_3 = 3;
    sbit  OCFCR_3_bit at RPINR37.B3;
    const register unsigned short int OCFCR_2 = 2;
    sbit  OCFCR_2_bit at RPINR37.B2;
    const register unsigned short int OCFCR_1 = 1;
    sbit  OCFCR_1_bit at RPINR37.B1;
    const register unsigned short int OCFCR_0 = 0;
    sbit  OCFCR_0_bit at RPINR37.B0;

    // RPINR38 bits
    const register unsigned short int DTCMP1R_6 = 14;
    sbit  DTCMP1R_6_bit at RPINR38.B14;
    const register unsigned short int DTCMP1R_5 = 13;
    sbit  DTCMP1R_5_bit at RPINR38.B13;
    const register unsigned short int DTCMP1R_4 = 12;
    sbit  DTCMP1R_4_bit at RPINR38.B12;
    const register unsigned short int DTCMP1R_3 = 11;
    sbit  DTCMP1R_3_bit at RPINR38.B11;
    const register unsigned short int DTCMP1R_2 = 10;
    sbit  DTCMP1R_2_bit at RPINR38.B10;
    const register unsigned short int DTCMP1R_1 = 9;
    sbit  DTCMP1R_1_bit at RPINR38.B9;
    const register unsigned short int DTCMP1R_0 = 8;
    sbit  DTCMP1R_0_bit at RPINR38.B8;
    const register unsigned short int SYNCI2R_6 = 6;
    sbit  SYNCI2R_6_bit at RPINR38.B6;
    const register unsigned short int SYNCI2R_5 = 5;
    sbit  SYNCI2R_5_bit at RPINR38.B5;
    const register unsigned short int SYNCI2R_4 = 4;
    sbit  SYNCI2R_4_bit at RPINR38.B4;
    const register unsigned short int SYNCI2R_3 = 3;
    sbit  SYNCI2R_3_bit at RPINR38.B3;
    const register unsigned short int SYNCI2R_2 = 2;
    sbit  SYNCI2R_2_bit at RPINR38.B2;
    const register unsigned short int SYNCI2R_1 = 1;
    sbit  SYNCI2R_1_bit at RPINR38.B1;
    const register unsigned short int SYNCI2R_0 = 0;
    sbit  SYNCI2R_0_bit at RPINR38.B0;

    // RPINR39 bits
    const register unsigned short int DTCMP3R_6 = 14;
    sbit  DTCMP3R_6_bit at RPINR39.B14;
    const register unsigned short int DTCMP3R_5 = 13;
    sbit  DTCMP3R_5_bit at RPINR39.B13;
    const register unsigned short int DTCMP3R_4 = 12;
    sbit  DTCMP3R_4_bit at RPINR39.B12;
    const register unsigned short int DTCMP3R_3 = 11;
    sbit  DTCMP3R_3_bit at RPINR39.B11;
    const register unsigned short int DTCMP3R_2 = 10;
    sbit  DTCMP3R_2_bit at RPINR39.B10;
    const register unsigned short int DTCMP3R_1 = 9;
    sbit  DTCMP3R_1_bit at RPINR39.B9;
    const register unsigned short int DTCMP3R_0 = 8;
    sbit  DTCMP3R_0_bit at RPINR39.B8;
    const register unsigned short int DTCMP2R_6 = 6;
    sbit  DTCMP2R_6_bit at RPINR39.B6;
    const register unsigned short int DTCMP2R_5 = 5;
    sbit  DTCMP2R_5_bit at RPINR39.B5;
    const register unsigned short int DTCMP2R_4 = 4;
    sbit  DTCMP2R_4_bit at RPINR39.B4;
    const register unsigned short int DTCMP2R_3 = 3;
    sbit  DTCMP2R_3_bit at RPINR39.B3;
    const register unsigned short int DTCMP2R_2 = 2;
    sbit  DTCMP2R_2_bit at RPINR39.B2;
    const register unsigned short int DTCMP2R_1 = 1;
    sbit  DTCMP2R_1_bit at RPINR39.B1;
    const register unsigned short int DTCMP2R_0 = 0;
    sbit  DTCMP2R_0_bit at RPINR39.B0;

    // RPINR40 bits
    const register unsigned short int DTCMP5R_6 = 14;
    sbit  DTCMP5R_6_bit at RPINR40.B14;
    const register unsigned short int DTCMP5R_5 = 13;
    sbit  DTCMP5R_5_bit at RPINR40.B13;
    const register unsigned short int DTCMP5R_4 = 12;
    sbit  DTCMP5R_4_bit at RPINR40.B12;
    const register unsigned short int DTCMP5R_3 = 11;
    sbit  DTCMP5R_3_bit at RPINR40.B11;
    const register unsigned short int DTCMP5R_2 = 10;
    sbit  DTCMP5R_2_bit at RPINR40.B10;
    const register unsigned short int DTCMP5R_1 = 9;
    sbit  DTCMP5R_1_bit at RPINR40.B9;
    const register unsigned short int DTCMP5R_0 = 8;
    sbit  DTCMP5R_0_bit at RPINR40.B8;
    const register unsigned short int DTCMP4R_6 = 6;
    sbit  DTCMP4R_6_bit at RPINR40.B6;
    const register unsigned short int DTCMP4R_5 = 5;
    sbit  DTCMP4R_5_bit at RPINR40.B5;
    const register unsigned short int DTCMP4R_4 = 4;
    sbit  DTCMP4R_4_bit at RPINR40.B4;
    const register unsigned short int DTCMP4R_3 = 3;
    sbit  DTCMP4R_3_bit at RPINR40.B3;
    const register unsigned short int DTCMP4R_2 = 2;
    sbit  DTCMP4R_2_bit at RPINR40.B2;
    const register unsigned short int DTCMP4R_1 = 1;
    sbit  DTCMP4R_1_bit at RPINR40.B1;
    const register unsigned short int DTCMP4R_0 = 0;
    sbit  DTCMP4R_0_bit at RPINR40.B0;

    // RPINR41 bits
    const register unsigned short int DTCMP7R_6 = 14;
    sbit  DTCMP7R_6_bit at RPINR41.B14;
    const register unsigned short int DTCMP7R_5 = 13;
    sbit  DTCMP7R_5_bit at RPINR41.B13;
    const register unsigned short int DTCMP7R_4 = 12;
    sbit  DTCMP7R_4_bit at RPINR41.B12;
    const register unsigned short int DTCMP7R_3 = 11;
    sbit  DTCMP7R_3_bit at RPINR41.B11;
    const register unsigned short int DTCMP7R_2 = 10;
    sbit  DTCMP7R_2_bit at RPINR41.B10;
    const register unsigned short int DTCMP7R_1 = 9;
    sbit  DTCMP7R_1_bit at RPINR41.B9;
    const register unsigned short int DTCMP7R_0 = 8;
    sbit  DTCMP7R_0_bit at RPINR41.B8;
    const register unsigned short int DTCMP6R_6 = 6;
    sbit  DTCMP6R_6_bit at RPINR41.B6;
    const register unsigned short int DTCMP6R_5 = 5;
    sbit  DTCMP6R_5_bit at RPINR41.B5;
    const register unsigned short int DTCMP6R_4 = 4;
    sbit  DTCMP6R_4_bit at RPINR41.B4;
    const register unsigned short int DTCMP6R_3 = 3;
    sbit  DTCMP6R_3_bit at RPINR41.B3;
    const register unsigned short int DTCMP6R_2 = 2;
    sbit  DTCMP6R_2_bit at RPINR41.B2;
    const register unsigned short int DTCMP6R_1 = 1;
    sbit  DTCMP6R_1_bit at RPINR41.B1;
    const register unsigned short int DTCMP6R_0 = 0;
    sbit  DTCMP6R_0_bit at RPINR41.B0;

    // RPINR42 bits
    const register unsigned short int FLT6R_6 = 14;
    sbit  FLT6R_6_bit at RPINR42.B14;
    const register unsigned short int FLT6R_5 = 13;
    sbit  FLT6R_5_bit at RPINR42.B13;
    const register unsigned short int FLT6R_4 = 12;
    sbit  FLT6R_4_bit at RPINR42.B12;
    const register unsigned short int FLT6R_3 = 11;
    sbit  FLT6R_3_bit at RPINR42.B11;
    const register unsigned short int FLT6R_2 = 10;
    sbit  FLT6R_2_bit at RPINR42.B10;
    const register unsigned short int FLT6R_1 = 9;
    sbit  FLT6R_1_bit at RPINR42.B9;
    const register unsigned short int FLT6R_0 = 8;
    sbit  FLT6R_0_bit at RPINR42.B8;
    const register unsigned short int FLT5R_6 = 6;
    sbit  FLT5R_6_bit at RPINR42.B6;
    const register unsigned short int FLT5R_5 = 5;
    sbit  FLT5R_5_bit at RPINR42.B5;
    const register unsigned short int FLT5R_4 = 4;
    sbit  FLT5R_4_bit at RPINR42.B4;
    const register unsigned short int FLT5R_3 = 3;
    sbit  FLT5R_3_bit at RPINR42.B3;
    const register unsigned short int FLT5R_2 = 2;
    sbit  FLT5R_2_bit at RPINR42.B2;
    const register unsigned short int FLT5R_1 = 1;
    sbit  FLT5R_1_bit at RPINR42.B1;
    const register unsigned short int FLT5R_0 = 0;
    sbit  FLT5R_0_bit at RPINR42.B0;

    // RPINR43 bits
    const register unsigned short int FLT7R_6 = 6;
    sbit  FLT7R_6_bit at RPINR43.B6;
    const register unsigned short int FLT7R_5 = 5;
    sbit  FLT7R_5_bit at RPINR43.B5;
    const register unsigned short int FLT7R_4 = 4;
    sbit  FLT7R_4_bit at RPINR43.B4;
    const register unsigned short int FLT7R_3 = 3;
    sbit  FLT7R_3_bit at RPINR43.B3;
    const register unsigned short int FLT7R_2 = 2;
    sbit  FLT7R_2_bit at RPINR43.B2;
    const register unsigned short int FLT7R_1 = 1;
    sbit  FLT7R_1_bit at RPINR43.B1;
    const register unsigned short int FLT7R_0 = 0;
    sbit  FLT7R_0_bit at RPINR43.B0;

    // NVMCON bits
    const register unsigned short int WR = 15;
    sbit  WR_bit at NVMCON.B15;
    const register unsigned short int WREN = 14;
    sbit  WREN_bit at NVMCON.B14;
    const register unsigned short int WRERR = 13;
    sbit  WRERR_bit at NVMCON.B13;
    const register unsigned short int NVMSIDL = 12;
    sbit  NVMSIDL_bit at NVMCON.B12;
    const register unsigned short int NVMOP_3 = 3;
    sbit  NVMOP_3_bit at NVMCON.B3;
    const register unsigned short int NVMOP_2 = 2;
    sbit  NVMOP_2_bit at NVMCON.B2;
    const register unsigned short int NVMOP_1 = 1;
    sbit  NVMOP_1_bit at NVMCON.B1;
    const register unsigned short int NVMOP_0 = 0;
    sbit  NVMOP_0_bit at NVMCON.B0;

    // NVMADR bits
    const register unsigned short int NVMADR_15 = 15;
    sbit  NVMADR_15_bit at NVMADR.B15;
    const register unsigned short int NVMADR_14 = 14;
    sbit  NVMADR_14_bit at NVMADR.B14;
    const register unsigned short int NVMADR_13 = 13;
    sbit  NVMADR_13_bit at NVMADR.B13;
    const register unsigned short int NVMADR_12 = 12;
    sbit  NVMADR_12_bit at NVMADR.B12;
    const register unsigned short int NVMADR_11 = 11;
    sbit  NVMADR_11_bit at NVMADR.B11;
    const register unsigned short int NVMADR_10 = 10;
    sbit  NVMADR_10_bit at NVMADR.B10;
    const register unsigned short int NVMADR_9 = 9;
    sbit  NVMADR_9_bit at NVMADR.B9;
    const register unsigned short int NVMADR_8 = 8;
    sbit  NVMADR_8_bit at NVMADR.B8;
    const register unsigned short int NVMADR_7 = 7;
    sbit  NVMADR_7_bit at NVMADR.B7;
    const register unsigned short int NVMADR_6 = 6;
    sbit  NVMADR_6_bit at NVMADR.B6;
    const register unsigned short int NVMADR_5 = 5;
    sbit  NVMADR_5_bit at NVMADR.B5;
    const register unsigned short int NVMADR_4 = 4;
    sbit  NVMADR_4_bit at NVMADR.B4;
    const register unsigned short int NVMADR_3 = 3;
    sbit  NVMADR_3_bit at NVMADR.B3;
    const register unsigned short int NVMADR_2 = 2;
    sbit  NVMADR_2_bit at NVMADR.B2;
    const register unsigned short int NVMADR_1 = 1;
    sbit  NVMADR_1_bit at NVMADR.B1;
    const register unsigned short int NVMADR_0 = 0;
    sbit  NVMADR_0_bit at NVMADR.B0;

    // NVMADRU bits
    const register unsigned short int NVMADRU_23 = 7;
    sbit  NVMADRU_23_bit at NVMADRU.B7;
    const register unsigned short int NVMADRU_22 = 6;
    sbit  NVMADRU_22_bit at NVMADRU.B6;
    const register unsigned short int NVMADRU_21 = 5;
    sbit  NVMADRU_21_bit at NVMADRU.B5;
    const register unsigned short int NVMADRU_20 = 4;
    sbit  NVMADRU_20_bit at NVMADRU.B4;
    const register unsigned short int NVMADRU_19 = 3;
    sbit  NVMADRU_19_bit at NVMADRU.B3;
    const register unsigned short int NVMADRU_18 = 2;
    sbit  NVMADRU_18_bit at NVMADRU.B2;
    const register unsigned short int NVMADRU_17 = 1;
    sbit  NVMADRU_17_bit at NVMADRU.B1;
    const register unsigned short int NVMADRU_16 = 0;
    sbit  NVMADRU_16_bit at NVMADRU.B0;

    // NVMKEY bits
    const register unsigned short int NVMKEY_7 = 7;
    sbit  NVMKEY_7_bit at NVMKEY.B7;
    const register unsigned short int NVMKEY_6 = 6;
    sbit  NVMKEY_6_bit at NVMKEY.B6;
    const register unsigned short int NVMKEY_5 = 5;
    sbit  NVMKEY_5_bit at NVMKEY.B5;
    const register unsigned short int NVMKEY_4 = 4;
    sbit  NVMKEY_4_bit at NVMKEY.B4;
    const register unsigned short int NVMKEY_3 = 3;
    sbit  NVMKEY_3_bit at NVMKEY.B3;
    const register unsigned short int NVMKEY_2 = 2;
    sbit  NVMKEY_2_bit at NVMKEY.B2;
    const register unsigned short int NVMKEY_1 = 1;
    sbit  NVMKEY_1_bit at NVMKEY.B1;
    const register unsigned short int NVMKEY_0 = 0;
    sbit  NVMKEY_0_bit at NVMKEY.B0;

    // RCON bits
    const register unsigned short int TRAPR = 15;
    sbit  TRAPR_bit at RCON.B15;
    const register unsigned short int IOPUWR = 14;
    sbit  IOPUWR_bit at RCON.B14;
    const register unsigned short int VREGSF = 11;
    sbit  VREGSF_bit at RCON.B11;
    const register unsigned short int CM = 9;
    sbit  CM_bit at RCON.B9;
    const register unsigned short int VREGS = 8;
    sbit  VREGS_bit at RCON.B8;
    const register unsigned short int EXTR = 7;
    sbit  EXTR_bit at RCON.B7;
    const register unsigned short int SWR = 6;
    sbit  SWR_bit at RCON.B6;
    const register unsigned short int SWDTEN = 5;
    sbit  SWDTEN_bit at RCON.B5;
    const register unsigned short int WDTO = 4;
    sbit  WDTO_bit at RCON.B4;
    const register unsigned short int SLEEP = 3;
    sbit  SLEEP_bit at RCON.B3;
    const register unsigned short int IDLE = 2;
    sbit  IDLE_bit at RCON.B2;
    const register unsigned short int BOR = 1;
    sbit  BOR_bit at RCON.B1;
    const register unsigned short int POR = 0;
    sbit  POR_bit at RCON.B0;

    // OSCCON bits
    const register unsigned short int COSC_2 = 14;
    sbit  COSC_2_bit at OSCCON.B14;
    const register unsigned short int COSC_1 = 13;
    sbit  COSC_1_bit at OSCCON.B13;
    const register unsigned short int COSC_0 = 12;
    sbit  COSC_0_bit at OSCCON.B12;
    const register unsigned short int NOSC_2 = 10;
    sbit  NOSC_2_bit at OSCCON.B10;
    const register unsigned short int NOSC_1 = 9;
    sbit  NOSC_1_bit at OSCCON.B9;
    const register unsigned short int NOSC_0 = 8;
    sbit  NOSC_0_bit at OSCCON.B8;
    const register unsigned short int CLKLOCK = 7;
    sbit  CLKLOCK_bit at OSCCON.B7;
    const register unsigned short int IOLOCK = 6;
    sbit  IOLOCK_bit at OSCCON.B6;
    const register unsigned short int LOCK_ = 5;
    sbit  LOCK_bit at OSCCON.B5;
    const register unsigned short int CF = 3;
    sbit  CF_bit at OSCCON.B3;
    const register unsigned short int LPOSCEN = 1;
    sbit  LPOSCEN_bit at OSCCON.B1;
    const register unsigned short int OSWEN = 0;
    sbit  OSWEN_bit at OSCCON.B0;

    // CLKDIV bits
    const register unsigned short int ROI = 15;
    sbit  ROI_bit at CLKDIV.B15;
    const register unsigned short int DOZE_2 = 14;
    sbit  DOZE_2_bit at CLKDIV.B14;
    const register unsigned short int DOZE_1 = 13;
    sbit  DOZE_1_bit at CLKDIV.B13;
    const register unsigned short int DOZE_0 = 12;
    sbit  DOZE_0_bit at CLKDIV.B12;
    const register unsigned short int DOZEN = 11;
    sbit  DOZEN_bit at CLKDIV.B11;
    const register unsigned short int FRCDIV_2 = 10;
    sbit  FRCDIV_2_bit at CLKDIV.B10;
    const register unsigned short int FRCDIV_1 = 9;
    sbit  FRCDIV_1_bit at CLKDIV.B9;
    const register unsigned short int FRCDIV_0 = 8;
    sbit  FRCDIV_0_bit at CLKDIV.B8;
    const register unsigned short int PLLPOST_1 = 7;
    sbit  PLLPOST_1_bit at CLKDIV.B7;
    const register unsigned short int PLLPOST_0 = 6;
    sbit  PLLPOST_0_bit at CLKDIV.B6;
    const register unsigned short int PLLPRE_4 = 4;
    sbit  PLLPRE_4_bit at CLKDIV.B4;
    const register unsigned short int PLLPRE_3 = 3;
    sbit  PLLPRE_3_bit at CLKDIV.B3;
    const register unsigned short int PLLPRE_2 = 2;
    sbit  PLLPRE_2_bit at CLKDIV.B2;
    const register unsigned short int PLLPRE_1 = 1;
    sbit  PLLPRE_1_bit at CLKDIV.B1;
    const register unsigned short int PLLPRE_0 = 0;
    sbit  PLLPRE_0_bit at CLKDIV.B0;

    // PLLFBD bits
    const register unsigned short int PLLDIV_8 = 8;
    sbit  PLLDIV_8_bit at PLLFBD.B8;
    const register unsigned short int PLLDIV_7 = 7;
    sbit  PLLDIV_7_bit at PLLFBD.B7;
    const register unsigned short int PLLDIV_6 = 6;
    sbit  PLLDIV_6_bit at PLLFBD.B6;
    const register unsigned short int PLLDIV_5 = 5;
    sbit  PLLDIV_5_bit at PLLFBD.B5;
    const register unsigned short int PLLDIV_4 = 4;
    sbit  PLLDIV_4_bit at PLLFBD.B4;
    const register unsigned short int PLLDIV_3 = 3;
    sbit  PLLDIV_3_bit at PLLFBD.B3;
    const register unsigned short int PLLDIV_2 = 2;
    sbit  PLLDIV_2_bit at PLLFBD.B2;
    const register unsigned short int PLLDIV_1 = 1;
    sbit  PLLDIV_1_bit at PLLFBD.B1;
    const register unsigned short int PLLDIV_0 = 0;
    sbit  PLLDIV_0_bit at PLLFBD.B0;

    // OSCTUN bits
    const register unsigned short int TUN_5 = 5;
    sbit  TUN_5_bit at OSCTUN.B5;
    const register unsigned short int TUN_4 = 4;
    sbit  TUN_4_bit at OSCTUN.B4;
    const register unsigned short int TUN_3 = 3;
    sbit  TUN_3_bit at OSCTUN.B3;
    const register unsigned short int TUN_2 = 2;
    sbit  TUN_2_bit at OSCTUN.B2;
    const register unsigned short int TUN_1 = 1;
    sbit  TUN_1_bit at OSCTUN.B1;
    const register unsigned short int TUN_0 = 0;
    sbit  TUN_0_bit at OSCTUN.B0;

    // REFOCON bits
    const register unsigned short int ROON = 15;
    sbit  ROON_bit at REFOCON.B15;
    const register unsigned short int ROSSLP = 13;
    sbit  ROSSLP_bit at REFOCON.B13;
    const register unsigned short int ROSEL = 12;
    sbit  ROSEL_bit at REFOCON.B12;
    const register unsigned short int RODIV_3 = 11;
    sbit  RODIV_3_bit at REFOCON.B11;
    const register unsigned short int RODIV_2 = 10;
    sbit  RODIV_2_bit at REFOCON.B10;
    const register unsigned short int RODIV_1 = 9;
    sbit  RODIV_1_bit at REFOCON.B9;
    const register unsigned short int RODIV_0 = 8;
    sbit  RODIV_0_bit at REFOCON.B8;

    // ACLKCON3 bits
    const register unsigned short int ENAPLL = 15;
    sbit  ENAPLL_bit at ACLKCON3.B15;
    const register unsigned short int APLLCK = 14;
    sbit  APLLCK_bit at ACLKCON3.B14;
    const register unsigned short int SELACLK = 13;
    sbit  SELACLK_bit at ACLKCON3.B13;
    const register unsigned short int AOSCMD_1 = 12;
    sbit  AOSCMD_1_bit at ACLKCON3.B12;
    const register unsigned short int AOSCMD_0 = 11;
    sbit  AOSCMD_0_bit at ACLKCON3.B11;
    const register unsigned short int ASRCSEL = 10;
    sbit  ASRCSEL_bit at ACLKCON3.B10;
    const register unsigned short int FRCSEL = 9;
    sbit  FRCSEL_bit at ACLKCON3.B9;
    const register unsigned short int APLLPOST_2 = 7;
    sbit  APLLPOST_2_bit at ACLKCON3.B7;
    const register unsigned short int APLLPOST_1 = 6;
    sbit  APLLPOST_1_bit at ACLKCON3.B6;
    const register unsigned short int APLLPOST_0 = 5;
    sbit  APLLPOST_0_bit at ACLKCON3.B5;
    const register unsigned short int APLLPRE_2 = 2;
    sbit  APLLPRE_2_bit at ACLKCON3.B2;
    const register unsigned short int APLLPRE_1 = 1;
    sbit  APLLPRE_1_bit at ACLKCON3.B1;
    const register unsigned short int APLLPRE_0 = 0;
    sbit  APLLPRE_0_bit at ACLKCON3.B0;

    // ACLKDIV3 bits
    const register unsigned short int APLLDIV_2 = 2;
    sbit  APLLDIV_2_bit at ACLKDIV3.B2;
    const register unsigned short int APLLDIV_1 = 1;
    sbit  APLLDIV_1_bit at ACLKDIV3.B1;
    const register unsigned short int APLLDIV_0 = 0;
    sbit  APLLDIV_0_bit at ACLKDIV3.B0;

    // PMD1 bits
    const register unsigned short int T5MD = 15;
    sbit  T5MD_bit at PMD1.B15;
    const register unsigned short int T4MD = 14;
    sbit  T4MD_bit at PMD1.B14;
    const register unsigned short int T3MD = 13;
    sbit  T3MD_bit at PMD1.B13;
    const register unsigned short int T2MD = 12;
    sbit  T2MD_bit at PMD1.B12;
    const register unsigned short int T1MD = 11;
    sbit  T1MD_bit at PMD1.B11;
    const register unsigned short int QEI1MD = 10;
    sbit  QEI1MD_bit at PMD1.B10;
    const register unsigned short int PWMMD = 9;
    sbit  PWMMD_bit at PMD1.B9;
    const register unsigned short int DCIMD = 8;
    sbit  DCIMD_bit at PMD1.B8;
    const register unsigned short int I2C1MD = 7;
    sbit  I2C1MD_bit at PMD1.B7;
    const register unsigned short int U2MD = 6;
    sbit  U2MD_bit at PMD1.B6;
    const register unsigned short int U1MD = 5;
    sbit  U1MD_bit at PMD1.B5;
    const register unsigned short int SPI2MD = 4;
    sbit  SPI2MD_bit at PMD1.B4;
    const register unsigned short int SPI1MD = 3;
    sbit  SPI1MD_bit at PMD1.B3;
    const register unsigned short int C2MD = 2;
    sbit  C2MD_bit at PMD1.B2;
    const register unsigned short int C1MD = 1;
    sbit  C1MD_bit at PMD1.B1;
    const register unsigned short int AD1MD = 0;
    sbit  AD1MD_bit at PMD1.B0;

    // PMD2 bits
    const register unsigned short int IC8MD = 15;
    sbit  IC8MD_bit at PMD2.B15;
    const register unsigned short int IC7MD = 14;
    sbit  IC7MD_bit at PMD2.B14;
    const register unsigned short int IC6MD = 13;
    sbit  IC6MD_bit at PMD2.B13;
    const register unsigned short int IC5MD = 12;
    sbit  IC5MD_bit at PMD2.B12;
    const register unsigned short int IC4MD = 11;
    sbit  IC4MD_bit at PMD2.B11;
    const register unsigned short int IC3MD = 10;
    sbit  IC3MD_bit at PMD2.B10;
    const register unsigned short int IC2MD = 9;
    sbit  IC2MD_bit at PMD2.B9;
    const register unsigned short int IC1MD = 8;
    sbit  IC1MD_bit at PMD2.B8;
    const register unsigned short int OC8MD = 7;
    sbit  OC8MD_bit at PMD2.B7;
    const register unsigned short int OC7MD = 6;
    sbit  OC7MD_bit at PMD2.B6;
    const register unsigned short int OC6MD = 5;
    sbit  OC6MD_bit at PMD2.B5;
    const register unsigned short int OC5MD = 4;
    sbit  OC5MD_bit at PMD2.B4;
    const register unsigned short int OC4MD = 3;
    sbit  OC4MD_bit at PMD2.B3;
    const register unsigned short int OC3MD = 2;
    sbit  OC3MD_bit at PMD2.B2;
    const register unsigned short int OC2MD = 1;
    sbit  OC2MD_bit at PMD2.B1;
    const register unsigned short int OC1MD = 0;
    sbit  OC1MD_bit at PMD2.B0;

    // PMD3 bits
    const register unsigned short int T9MD = 15;
    sbit  T9MD_bit at PMD3.B15;
    const register unsigned short int T8MD = 14;
    sbit  T8MD_bit at PMD3.B14;
    const register unsigned short int T7MD = 13;
    sbit  T7MD_bit at PMD3.B13;
    const register unsigned short int T6MD = 12;
    sbit  T6MD_bit at PMD3.B12;
    const register unsigned short int CMPMD = 10;
    sbit  CMPMD_bit at PMD3.B10;
    const register unsigned short int RTCCMD = 9;
    sbit  RTCCMD_bit at PMD3.B9;
    const register unsigned short int PMPMD = 8;
    sbit  PMPMD_bit at PMD3.B8;
    const register unsigned short int CRCMD = 7;
    sbit  CRCMD_bit at PMD3.B7;
    const register unsigned short int DAC1MD = 6;
    sbit  DAC1MD_bit at PMD3.B6;
    const register unsigned short int QEI2MD = 5;
    sbit  QEI2MD_bit at PMD3.B5;
    const register unsigned short int U3MD = 3;
    sbit  U3MD_bit at PMD3.B3;
    const register unsigned short int I2C2MD = 1;
    sbit  I2C2MD_bit at PMD3.B1;
    const register unsigned short int AD2MD = 0;
    sbit  AD2MD_bit at PMD3.B0;

    // PMD4 bits
    const register unsigned short int U4MD = 5;
    sbit  U4MD_bit at PMD4.B5;
    const register unsigned short int REFOMD = 3;
    sbit  REFOMD_bit at PMD4.B3;
    const register unsigned short int USB1MD = 0;
    sbit  USB1MD_bit at PMD4.B0;

    // PMD5 bits
    const register unsigned short int IC16MD = 15;
    sbit  IC16MD_bit at PMD5.B15;
    const register unsigned short int IC15MD = 14;
    sbit  IC15MD_bit at PMD5.B14;
    const register unsigned short int IC14MD = 13;
    sbit  IC14MD_bit at PMD5.B13;
    const register unsigned short int IC13MD = 12;
    sbit  IC13MD_bit at PMD5.B12;
    const register unsigned short int IC12MD = 11;
    sbit  IC12MD_bit at PMD5.B11;
    const register unsigned short int IC11MD = 10;
    sbit  IC11MD_bit at PMD5.B10;
    const register unsigned short int IC10MD = 9;
    sbit  IC10MD_bit at PMD5.B9;
    const register unsigned short int IC9MD = 8;
    sbit  IC9MD_bit at PMD5.B8;
    const register unsigned short int OC16MD = 7;
    sbit  OC16MD_bit at PMD5.B7;
    const register unsigned short int OC15MD = 6;
    sbit  OC15MD_bit at PMD5.B6;
    const register unsigned short int OC14MD = 5;
    sbit  OC14MD_bit at PMD5.B5;
    const register unsigned short int OC13MD = 4;
    sbit  OC13MD_bit at PMD5.B4;
    const register unsigned short int OC12MD = 3;
    sbit  OC12MD_bit at PMD5.B3;
    const register unsigned short int OC11MD = 2;
    sbit  OC11MD_bit at PMD5.B2;
    const register unsigned short int OC10MD = 1;
    sbit  OC10MD_bit at PMD5.B1;
    const register unsigned short int OC9MD = 0;
    sbit  OC9MD_bit at PMD5.B0;

    // PMD6 bits
    const register unsigned short int PWM7MD = 14;
    sbit  PWM7MD_bit at PMD6.B14;
    const register unsigned short int PWM6MD = 13;
    sbit  PWM6MD_bit at PMD6.B13;
    const register unsigned short int PWM5MD = 12;
    sbit  PWM5MD_bit at PMD6.B12;
    const register unsigned short int PWM4MD = 11;
    sbit  PWM4MD_bit at PMD6.B11;
    const register unsigned short int PWM3MD = 10;
    sbit  PWM3MD_bit at PMD6.B10;
    const register unsigned short int PWM2MD = 9;
    sbit  PWM2MD_bit at PMD6.B9;
    const register unsigned short int PWM1MD = 8;
    sbit  PWM1MD_bit at PMD6.B8;
    const register unsigned short int SPI4MD = 1;
    sbit  SPI4MD_bit at PMD6.B1;
    const register unsigned short int SPI3MD = 0;
    sbit  SPI3MD_bit at PMD6.B0;

    // PMD7 bits
    const register unsigned short int DMA12MD = 7;
    sbit  DMA12MD_bit at PMD7.B7;
    const register unsigned short int DMA8MD = 6;
    sbit  DMA8MD_bit at PMD7.B6;
    const register unsigned short int DMA4MD = 5;
    sbit  DMA4MD_bit at PMD7.B5;
    const register unsigned short int DMA0MD = 4;
    sbit  DMA0MD_bit at PMD7.B4;

    // IFS0 bits
    const register unsigned short int NVMIF = 15;
    sbit  NVMIF_bit at IFS0.B15;
    const register unsigned short int DMA1IF = 14;
    sbit  DMA1IF_bit at IFS0.B14;
    const register unsigned short int AD1IF = 13;
    sbit  AD1IF_bit at IFS0.B13;
    const register unsigned short int U1TXIF = 12;
    sbit  U1TXIF_bit at IFS0.B12;
    const register unsigned short int U1RXIF = 11;
    sbit  U1RXIF_bit at IFS0.B11;
    const register unsigned short int SPI1IF = 10;
    sbit  SPI1IF_bit at IFS0.B10;
    const register unsigned short int SPI1EIF = 9;
    sbit  SPI1EIF_bit at IFS0.B9;
    const register unsigned short int T3IF = 8;
    sbit  T3IF_bit at IFS0.B8;
    const register unsigned short int T2IF = 7;
    sbit  T2IF_bit at IFS0.B7;
    const register unsigned short int OC2IF = 6;
    sbit  OC2IF_bit at IFS0.B6;
    const register unsigned short int IC2IF = 5;
    sbit  IC2IF_bit at IFS0.B5;
    const register unsigned short int DMA0IF = 4;
    sbit  DMA0IF_bit at IFS0.B4;
    const register unsigned short int T1IF = 3;
    sbit  T1IF_bit at IFS0.B3;
    const register unsigned short int OC1IF = 2;
    sbit  OC1IF_bit at IFS0.B2;
    const register unsigned short int IC1IF = 1;
    sbit  IC1IF_bit at IFS0.B1;
    const register unsigned short int INT0IF = 0;
    sbit  INT0IF_bit at IFS0.B0;

    // IFS1 bits
    const register unsigned short int U2TXIF = 15;
    sbit  U2TXIF_bit at IFS1.B15;
    const register unsigned short int U2RXIF = 14;
    sbit  U2RXIF_bit at IFS1.B14;
    const register unsigned short int INT2IF = 13;
    sbit  INT2IF_bit at IFS1.B13;
    const register unsigned short int T5IF = 12;
    sbit  T5IF_bit at IFS1.B12;
    const register unsigned short int T4IF = 11;
    sbit  T4IF_bit at IFS1.B11;
    const register unsigned short int OC4IF = 10;
    sbit  OC4IF_bit at IFS1.B10;
    const register unsigned short int OC3IF = 9;
    sbit  OC3IF_bit at IFS1.B9;
    const register unsigned short int DMA2IF = 8;
    sbit  DMA2IF_bit at IFS1.B8;
    const register unsigned short int IC8IF = 7;
    sbit  IC8IF_bit at IFS1.B7;
    const register unsigned short int IC7IF = 6;
    sbit  IC7IF_bit at IFS1.B6;
    const register unsigned short int AD2IF = 5;
    sbit  AD2IF_bit at IFS1.B5;
    const register unsigned short int INT1IF = 4;
    sbit  INT1IF_bit at IFS1.B4;
    const register unsigned short int CNIF = 3;
    sbit  CNIF_bit at IFS1.B3;
    const register unsigned short int CMIF = 2;
    sbit  CMIF_bit at IFS1.B2;
    const register unsigned short int MI2C1IF = 1;
    sbit  MI2C1IF_bit at IFS1.B1;
    const register unsigned short int SI2C1IF = 0;
    sbit  SI2C1IF_bit at IFS1.B0;

    // IFS2 bits
    const register unsigned short int T6IF = 15;
    sbit  T6IF_bit at IFS2.B15;
    const register unsigned short int DMA4IF = 14;
    sbit  DMA4IF_bit at IFS2.B14;
    const register unsigned short int PMPIF = 13;
    sbit  PMPIF_bit at IFS2.B13;
    const register unsigned short int OC8IF = 12;
    sbit  OC8IF_bit at IFS2.B12;
    const register unsigned short int OC7IF = 11;
    sbit  OC7IF_bit at IFS2.B11;
    const register unsigned short int OC6IF = 10;
    sbit  OC6IF_bit at IFS2.B10;
    const register unsigned short int OC5IF = 9;
    sbit  OC5IF_bit at IFS2.B9;
    const register unsigned short int IC6IF = 8;
    sbit  IC6IF_bit at IFS2.B8;
    const register unsigned short int IC5IF = 7;
    sbit  IC5IF_bit at IFS2.B7;
    const register unsigned short int IC4IF = 6;
    sbit  IC4IF_bit at IFS2.B6;
    const register unsigned short int IC3IF = 5;
    sbit  IC3IF_bit at IFS2.B5;
    const register unsigned short int DMA3IF = 4;
    sbit  DMA3IF_bit at IFS2.B4;
    const register unsigned short int C1IF = 3;
    sbit  C1IF_bit at IFS2.B3;
    const register unsigned short int C1RXIF = 2;
    sbit  C1RXIF_bit at IFS2.B2;
    const register unsigned short int SPI2IF = 1;
    sbit  SPI2IF_bit at IFS2.B1;
    const register unsigned short int SPI2EIF = 0;
    sbit  SPI2EIF_bit at IFS2.B0;

    // IFS3 bits
    const register unsigned short int RTCIF = 14;
    sbit  RTCIF_bit at IFS3.B14;
    const register unsigned short int DMA5IF = 13;
    sbit  DMA5IF_bit at IFS3.B13;
    const register unsigned short int DCIIF = 12;
    sbit  DCIIF_bit at IFS3.B12;
    const register unsigned short int DCIEIF = 11;
    sbit  DCIEIF_bit at IFS3.B11;
    const register unsigned short int QEI1IF = 10;
    sbit  QEI1IF_bit at IFS3.B10;
    const register unsigned short int PSEMIF = 9;
    sbit  PSEMIF_bit at IFS3.B9;
    const register unsigned short int C2IF = 8;
    sbit  C2IF_bit at IFS3.B8;
    const register unsigned short int C2RXIF = 7;
    sbit  C2RXIF_bit at IFS3.B7;
    const register unsigned short int INT4IF = 6;
    sbit  INT4IF_bit at IFS3.B6;
    const register unsigned short int INT3IF = 5;
    sbit  INT3IF_bit at IFS3.B5;
    const register unsigned short int T9IF = 4;
    sbit  T9IF_bit at IFS3.B4;
    const register unsigned short int T8IF = 3;
    sbit  T8IF_bit at IFS3.B3;
    const register unsigned short int MI2C2IF = 2;
    sbit  MI2C2IF_bit at IFS3.B2;
    const register unsigned short int SI2C2IF = 1;
    sbit  SI2C2IF_bit at IFS3.B1;
    const register unsigned short int T7IF = 0;
    sbit  T7IF_bit at IFS3.B0;

    // IFS4 bits
    const register unsigned short int QEI2IF = 11;
    sbit  QEI2IF_bit at IFS4.B11;
    const register unsigned short int PSESMIF = 9;
    sbit  PSESMIF_bit at IFS4.B9;
    const register unsigned short int C2TXIF = 7;
    sbit  C2TXIF_bit at IFS4.B7;
    const register unsigned short int C1TXIF = 6;
    sbit  C1TXIF_bit at IFS4.B6;
    const register unsigned short int DMA7IF = 5;
    sbit  DMA7IF_bit at IFS4.B5;
    const register unsigned short int DMA6IF = 4;
    sbit  DMA6IF_bit at IFS4.B4;
    const register unsigned short int CRCIF = 3;
    sbit  CRCIF_bit at IFS4.B3;
    const register unsigned short int U2EIF = 2;
    sbit  U2EIF_bit at IFS4.B2;
    const register unsigned short int U1EIF = 1;
    sbit  U1EIF_bit at IFS4.B1;

    // IFS5 bits
    const register unsigned short int PWM2IF = 15;
    sbit  PWM2IF_bit at IFS5.B15;
    const register unsigned short int PWM1IF = 14;
    sbit  PWM1IF_bit at IFS5.B14;
    const register unsigned short int IC9IF = 13;
    sbit  IC9IF_bit at IFS5.B13;
    const register unsigned short int OC9IF = 12;
    sbit  OC9IF_bit at IFS5.B12;
    const register unsigned short int SPI3IF = 11;
    sbit  SPI3IF_bit at IFS5.B11;
    const register unsigned short int SPI3EIF = 10;
    sbit  SPI3EIF_bit at IFS5.B10;
    const register unsigned short int U4TXIF = 9;
    sbit  U4TXIF_bit at IFS5.B9;
    const register unsigned short int U4RXIF = 8;
    sbit  U4RXIF_bit at IFS5.B8;
    const register unsigned short int U4EIF = 7;
    sbit  U4EIF_bit at IFS5.B7;
    const register unsigned short int USB1IF = 6;
    sbit  USB1IF_bit at IFS5.B6;
    const register unsigned short int U3TXIF = 3;
    sbit  U3TXIF_bit at IFS5.B3;
    const register unsigned short int U3RXIF = 2;
    sbit  U3RXIF_bit at IFS5.B2;
    const register unsigned short int U3EIF = 1;
    sbit  U3EIF_bit at IFS5.B1;

    // IFS6 bits
    const register unsigned short int PWM7IF = 4;
    sbit  PWM7IF_bit at IFS6.B4;
    const register unsigned short int PWM6IF = 3;
    sbit  PWM6IF_bit at IFS6.B3;
    const register unsigned short int PWM5IF = 2;
    sbit  PWM5IF_bit at IFS6.B2;
    const register unsigned short int PWM4IF = 1;
    sbit  PWM4IF_bit at IFS6.B1;
    const register unsigned short int PWM3IF = 0;
    sbit  PWM3IF_bit at IFS6.B0;

    // IFS7 bits
    const register unsigned short int IC11IF = 15;
    sbit  IC11IF_bit at IFS7.B15;
    const register unsigned short int OC11IF = 14;
    sbit  OC11IF_bit at IFS7.B14;
    const register unsigned short int IC10IF = 13;
    sbit  IC10IF_bit at IFS7.B13;
    const register unsigned short int OC10IF = 12;
    sbit  OC10IF_bit at IFS7.B12;
    const register unsigned short int SPI4IF = 11;
    sbit  SPI4IF_bit at IFS7.B11;
    const register unsigned short int SPI4EIF = 10;
    sbit  SPI4EIF_bit at IFS7.B10;
    const register unsigned short int DMA11IF = 9;
    sbit  DMA11IF_bit at IFS7.B9;
    const register unsigned short int DMA10IF = 8;
    sbit  DMA10IF_bit at IFS7.B8;
    const register unsigned short int DMA9IF = 7;
    sbit  DMA9IF_bit at IFS7.B7;
    const register unsigned short int DMA8IF = 6;
    sbit  DMA8IF_bit at IFS7.B6;

    // IFS8 bits
    const register unsigned short int ICDIF = 14;
    sbit  ICDIF_bit at IFS8.B14;
    sbit  ICDIF_IFS8_bit at IFS8.B14;
    const register unsigned short int IC16IF = 13;
    sbit  IC16IF_bit at IFS8.B13;
    const register unsigned short int OC16IF = 12;
    sbit  OC16IF_bit at IFS8.B12;
    const register unsigned short int IC15IF = 11;
    sbit  IC15IF_bit at IFS8.B11;
    const register unsigned short int OC15IF = 10;
    sbit  OC15IF_bit at IFS8.B10;
    const register unsigned short int IC14IF = 9;
    sbit  IC14IF_bit at IFS8.B9;
    const register unsigned short int OC14IF = 8;
    sbit  OC14IF_bit at IFS8.B8;
    const register unsigned short int IC13IF = 7;
    sbit  IC13IF_bit at IFS8.B7;
    const register unsigned short int OC13IF = 6;
    sbit  OC13IF_bit at IFS8.B6;
    const register unsigned short int DMA14IF = 4;
    sbit  DMA14IF_bit at IFS8.B4;
    const register unsigned short int DMA13IF = 3;
    sbit  DMA13IF_bit at IFS8.B3;
    const register unsigned short int DMA12IF = 2;
    sbit  DMA12IF_bit at IFS8.B2;
    const register unsigned short int IC12IF = 1;
    sbit  IC12IF_bit at IFS8.B1;
    const register unsigned short int OC12IF = 0;
    sbit  OC12IF_bit at IFS8.B0;

    // IEC0 bits
    const register unsigned short int NVMIE = 15;
    sbit  NVMIE_bit at IEC0.B15;
    const register unsigned short int DMA1IE = 14;
    sbit  DMA1IE_bit at IEC0.B14;
    const register unsigned short int AD1IE = 13;
    sbit  AD1IE_bit at IEC0.B13;
    const register unsigned short int U1TXIE = 12;
    sbit  U1TXIE_bit at IEC0.B12;
    const register unsigned short int U1RXIE = 11;
    sbit  U1RXIE_bit at IEC0.B11;
    const register unsigned short int SPI1IE = 10;
    sbit  SPI1IE_bit at IEC0.B10;
    const register unsigned short int SPI1EIE = 9;
    sbit  SPI1EIE_bit at IEC0.B9;
    const register unsigned short int T3IE = 8;
    sbit  T3IE_bit at IEC0.B8;
    const register unsigned short int T2IE = 7;
    sbit  T2IE_bit at IEC0.B7;
    const register unsigned short int OC2IE = 6;
    sbit  OC2IE_bit at IEC0.B6;
    const register unsigned short int IC2IE = 5;
    sbit  IC2IE_bit at IEC0.B5;
    const register unsigned short int DMA0IE = 4;
    sbit  DMA0IE_bit at IEC0.B4;
    const register unsigned short int T1IE = 3;
    sbit  T1IE_bit at IEC0.B3;
    const register unsigned short int OC1IE = 2;
    sbit  OC1IE_bit at IEC0.B2;
    const register unsigned short int IC1IE = 1;
    sbit  IC1IE_bit at IEC0.B1;
    const register unsigned short int INT0IE = 0;
    sbit  INT0IE_bit at IEC0.B0;

    // IEC1 bits
    const register unsigned short int U2TXIE = 15;
    sbit  U2TXIE_bit at IEC1.B15;
    const register unsigned short int U2RXIE = 14;
    sbit  U2RXIE_bit at IEC1.B14;
    const register unsigned short int INT2IE = 13;
    sbit  INT2IE_bit at IEC1.B13;
    const register unsigned short int T5IE = 12;
    sbit  T5IE_bit at IEC1.B12;
    const register unsigned short int T4IE = 11;
    sbit  T4IE_bit at IEC1.B11;
    const register unsigned short int OC4IE = 10;
    sbit  OC4IE_bit at IEC1.B10;
    const register unsigned short int OC3IE = 9;
    sbit  OC3IE_bit at IEC1.B9;
    const register unsigned short int DMA2IE = 8;
    sbit  DMA2IE_bit at IEC1.B8;
    const register unsigned short int IC8IE = 7;
    sbit  IC8IE_bit at IEC1.B7;
    const register unsigned short int IC7IE = 6;
    sbit  IC7IE_bit at IEC1.B6;
    const register unsigned short int AD2IE = 5;
    sbit  AD2IE_bit at IEC1.B5;
    const register unsigned short int INT1IE = 4;
    sbit  INT1IE_bit at IEC1.B4;
    const register unsigned short int CNIE = 3;
    sbit  CNIE_bit at IEC1.B3;
    const register unsigned short int CMIE = 2;
    sbit  CMIE_bit at IEC1.B2;
    const register unsigned short int MI2C1IE = 1;
    sbit  MI2C1IE_bit at IEC1.B1;
    const register unsigned short int SI2C1IE = 0;
    sbit  SI2C1IE_bit at IEC1.B0;

    // IEC2 bits
    const register unsigned short int T6IE = 15;
    sbit  T6IE_bit at IEC2.B15;
    const register unsigned short int DMA4IE = 14;
    sbit  DMA4IE_bit at IEC2.B14;
    const register unsigned short int PMPIE = 13;
    sbit  PMPIE_bit at IEC2.B13;
    const register unsigned short int OC8IE = 12;
    sbit  OC8IE_bit at IEC2.B12;
    const register unsigned short int OC7IE = 11;
    sbit  OC7IE_bit at IEC2.B11;
    const register unsigned short int OC6IE = 10;
    sbit  OC6IE_bit at IEC2.B10;
    const register unsigned short int OC5IE = 9;
    sbit  OC5IE_bit at IEC2.B9;
    const register unsigned short int IC6IE = 8;
    sbit  IC6IE_bit at IEC2.B8;
    const register unsigned short int IC5IE = 7;
    sbit  IC5IE_bit at IEC2.B7;
    const register unsigned short int IC4IE = 6;
    sbit  IC4IE_bit at IEC2.B6;
    const register unsigned short int IC3IE = 5;
    sbit  IC3IE_bit at IEC2.B5;
    const register unsigned short int DMA3IE = 4;
    sbit  DMA3IE_bit at IEC2.B4;
    const register unsigned short int C1IE = 3;
    sbit  C1IE_bit at IEC2.B3;
    const register unsigned short int C1RXIE = 2;
    sbit  C1RXIE_bit at IEC2.B2;
    const register unsigned short int SPI2IE = 1;
    sbit  SPI2IE_bit at IEC2.B1;
    const register unsigned short int SPI2EIE = 0;
    sbit  SPI2EIE_bit at IEC2.B0;

    // IEC3 bits
    const register unsigned short int RTCIE = 14;
    sbit  RTCIE_bit at IEC3.B14;
    const register unsigned short int DMA5IE = 13;
    sbit  DMA5IE_bit at IEC3.B13;
    const register unsigned short int DCIIE = 12;
    sbit  DCIIE_bit at IEC3.B12;
    const register unsigned short int DCIEIE = 11;
    sbit  DCIEIE_bit at IEC3.B11;
    const register unsigned short int QEI1IE = 10;
    sbit  QEI1IE_bit at IEC3.B10;
    const register unsigned short int PSEMIE = 9;
    sbit  PSEMIE_bit at IEC3.B9;
    const register unsigned short int C2IE = 8;
    sbit  C2IE_bit at IEC3.B8;
    const register unsigned short int C2RXIE = 7;
    sbit  C2RXIE_bit at IEC3.B7;
    const register unsigned short int INT4IE = 6;
    sbit  INT4IE_bit at IEC3.B6;
    const register unsigned short int INT3IE = 5;
    sbit  INT3IE_bit at IEC3.B5;
    const register unsigned short int T9IE = 4;
    sbit  T9IE_bit at IEC3.B4;
    const register unsigned short int T8IE = 3;
    sbit  T8IE_bit at IEC3.B3;
    const register unsigned short int MI2C2IE = 2;
    sbit  MI2C2IE_bit at IEC3.B2;
    const register unsigned short int SI2C2IE = 1;
    sbit  SI2C2IE_bit at IEC3.B1;
    const register unsigned short int T7IE = 0;
    sbit  T7IE_bit at IEC3.B0;

    // IEC4 bits
    const register unsigned short int QEI2IE = 11;
    sbit  QEI2IE_bit at IEC4.B11;
    const register unsigned short int PSESMIE = 9;
    sbit  PSESMIE_bit at IEC4.B9;
    const register unsigned short int C2TXIE = 7;
    sbit  C2TXIE_bit at IEC4.B7;
    const register unsigned short int C1TXIE = 6;
    sbit  C1TXIE_bit at IEC4.B6;
    const register unsigned short int DMA7IE = 5;
    sbit  DMA7IE_bit at IEC4.B5;
    const register unsigned short int DMA6IE = 4;
    sbit  DMA6IE_bit at IEC4.B4;
    const register unsigned short int CRCIE = 3;
    sbit  CRCIE_bit at IEC4.B3;
    const register unsigned short int U2EIE = 2;
    sbit  U2EIE_bit at IEC4.B2;
    const register unsigned short int U1EIE_ = 1;
    sbit  U1EIE_bit at IEC4.B1;

    // IEC5 bits
    const register unsigned short int PWM2IE = 15;
    sbit  PWM2IE_bit at IEC5.B15;
    const register unsigned short int PWM1IE = 14;
    sbit  PWM1IE_bit at IEC5.B14;
    const register unsigned short int IC9IE = 13;
    sbit  IC9IE_bit at IEC5.B13;
    const register unsigned short int OC9IE = 12;
    sbit  OC9IE_bit at IEC5.B12;
    const register unsigned short int SPI3IE = 11;
    sbit  SPI3IE_bit at IEC5.B11;
    const register unsigned short int SPI3EIE = 10;
    sbit  SPI3EIE_bit at IEC5.B10;
    const register unsigned short int U4TXIE = 9;
    sbit  U4TXIE_bit at IEC5.B9;
    const register unsigned short int U4RXIE = 8;
    sbit  U4RXIE_bit at IEC5.B8;
    const register unsigned short int U4EIE = 7;
    sbit  U4EIE_bit at IEC5.B7;
    const register unsigned short int USB1IE = 6;
    sbit  USB1IE_bit at IEC5.B6;
    const register unsigned short int U3TXIE = 3;
    sbit  U3TXIE_bit at IEC5.B3;
    const register unsigned short int U3RXIE = 2;
    sbit  U3RXIE_bit at IEC5.B2;
    const register unsigned short int U3EIE = 1;
    sbit  U3EIE_bit at IEC5.B1;

    // IEC6 bits
    const register unsigned short int PWM7IE = 4;
    sbit  PWM7IE_bit at IEC6.B4;
    const register unsigned short int PWM6IE = 3;
    sbit  PWM6IE_bit at IEC6.B3;
    const register unsigned short int PWM5IE = 2;
    sbit  PWM5IE_bit at IEC6.B2;
    const register unsigned short int PWM4IE = 1;
    sbit  PWM4IE_bit at IEC6.B1;
    const register unsigned short int PWM3IE = 0;
    sbit  PWM3IE_bit at IEC6.B0;

    // IEC7 bits
    const register unsigned short int IC11IE = 15;
    sbit  IC11IE_bit at IEC7.B15;
    const register unsigned short int OC11IE = 14;
    sbit  OC11IE_bit at IEC7.B14;
    const register unsigned short int IC10IE = 13;
    sbit  IC10IE_bit at IEC7.B13;
    const register unsigned short int OC10IE = 12;
    sbit  OC10IE_bit at IEC7.B12;
    const register unsigned short int SPI4IE = 11;
    sbit  SPI4IE_bit at IEC7.B11;
    const register unsigned short int SPI4EIE = 10;
    sbit  SPI4EIE_bit at IEC7.B10;
    const register unsigned short int DMA11IE = 9;
    sbit  DMA11IE_bit at IEC7.B9;
    const register unsigned short int DMA10IE = 8;
    sbit  DMA10IE_bit at IEC7.B8;
    const register unsigned short int DMA9IE = 7;
    sbit  DMA9IE_bit at IEC7.B7;
    const register unsigned short int DMA8IE = 6;
    sbit  DMA8IE_bit at IEC7.B6;

    // IEC8 bits
    sbit  ICDIF_IEC8_bit at IEC8.B14;
    const register unsigned short int IC16IE = 13;
    sbit  IC16IE_bit at IEC8.B13;
    const register unsigned short int OC16IE = 12;
    sbit  OC16IE_bit at IEC8.B12;
    const register unsigned short int IC15IE = 11;
    sbit  IC15IE_bit at IEC8.B11;
    const register unsigned short int OC15IE = 10;
    sbit  OC15IE_bit at IEC8.B10;
    const register unsigned short int IC14IE = 9;
    sbit  IC14IE_bit at IEC8.B9;
    const register unsigned short int OC14IE = 8;
    sbit  OC14IE_bit at IEC8.B8;
    const register unsigned short int IC13IE = 7;
    sbit  IC13IE_bit at IEC8.B7;
    const register unsigned short int OC13IE = 6;
    sbit  OC13IE_bit at IEC8.B6;
    const register unsigned short int DMA14IE = 4;
    sbit  DMA14IE_bit at IEC8.B4;
    const register unsigned short int DMA13IE = 3;
    sbit  DMA13IE_bit at IEC8.B3;
    const register unsigned short int DMA12IE = 2;
    sbit  DMA12IE_bit at IEC8.B2;
    const register unsigned short int IC12IE = 1;
    sbit  IC12IE_bit at IEC8.B1;
    const register unsigned short int OC12IE = 0;
    sbit  OC12IE_bit at IEC8.B0;

    // IPC0 bits
    const register unsigned short int T1IP_2 = 14;
    sbit  T1IP_2_bit at IPC0.B14;
    sbit  T1IP2_bit at IPC0.B14;
    const register unsigned short int T1IP_1 = 13;
    sbit  T1IP_1_bit at IPC0.B13;
    sbit  T1IP1_bit at IPC0.B13;
    const register unsigned short int T1IP_0 = 12;
    sbit  T1IP_0_bit at IPC0.B12;
    sbit  T1IP0_bit at IPC0.B12;
    const register unsigned short int OC1IP_2 = 10;
    sbit  OC1IP_2_bit at IPC0.B10;
    const register unsigned short int OC1IP_1 = 9;
    sbit  OC1IP_1_bit at IPC0.B9;
    const register unsigned short int OC1IP_0 = 8;
    sbit  OC1IP_0_bit at IPC0.B8;
    const register unsigned short int IC1IP_2 = 6;
    sbit  IC1IP_2_bit at IPC0.B6;
    const register unsigned short int IC1IP_1 = 5;
    sbit  IC1IP_1_bit at IPC0.B5;
    const register unsigned short int IC1IP_0 = 4;
    sbit  IC1IP_0_bit at IPC0.B4;
    const register unsigned short int INT0IP_2 = 2;
    sbit  INT0IP_2_bit at IPC0.B2;
    const register unsigned short int INT0IP_1 = 1;
    sbit  INT0IP_1_bit at IPC0.B1;
    const register unsigned short int INT0IP_0 = 0;
    sbit  INT0IP_0_bit at IPC0.B0;

    // IPC1 bits
    const register unsigned short int T2IP_2 = 14;
    sbit  T2IP_2_bit at IPC1.B14;
    const register unsigned short int T2IP_1 = 13;
    sbit  T2IP_1_bit at IPC1.B13;
    const register unsigned short int T2IP_0 = 12;
    sbit  T2IP_0_bit at IPC1.B12;
    const register unsigned short int OC2IP_2 = 10;
    sbit  OC2IP_2_bit at IPC1.B10;
    const register unsigned short int OC2IP_1 = 9;
    sbit  OC2IP_1_bit at IPC1.B9;
    const register unsigned short int OC2IP_0 = 8;
    sbit  OC2IP_0_bit at IPC1.B8;
    const register unsigned short int IC2IP_2 = 6;
    sbit  IC2IP_2_bit at IPC1.B6;
    const register unsigned short int IC2IP_1 = 5;
    sbit  IC2IP_1_bit at IPC1.B5;
    const register unsigned short int IC2IP_0 = 4;
    sbit  IC2IP_0_bit at IPC1.B4;
    const register unsigned short int DMA0IP_2 = 2;
    sbit  DMA0IP_2_bit at IPC1.B2;
    const register unsigned short int DMA0IP_1 = 1;
    sbit  DMA0IP_1_bit at IPC1.B1;
    const register unsigned short int DMA0IP_0 = 0;
    sbit  DMA0IP_0_bit at IPC1.B0;

    // IPC2 bits
    const register unsigned short int U1RXIP_2 = 14;
    sbit  U1RXIP_2_bit at IPC2.B14;
    const register unsigned short int U1RXIP_1 = 13;
    sbit  U1RXIP_1_bit at IPC2.B13;
    const register unsigned short int U1RXIP_0 = 12;
    sbit  U1RXIP_0_bit at IPC2.B12;
    const register unsigned short int SPI1IP_2 = 10;
    sbit  SPI1IP_2_bit at IPC2.B10;
    const register unsigned short int SPI1IP_1 = 9;
    sbit  SPI1IP_1_bit at IPC2.B9;
    const register unsigned short int SPI1IP_0 = 8;
    sbit  SPI1IP_0_bit at IPC2.B8;
    const register unsigned short int SPI1EIP_2 = 6;
    sbit  SPI1EIP_2_bit at IPC2.B6;
    const register unsigned short int SPI1EIP_1 = 5;
    sbit  SPI1EIP_1_bit at IPC2.B5;
    const register unsigned short int SPI1EIP_0 = 4;
    sbit  SPI1EIP_0_bit at IPC2.B4;
    const register unsigned short int T3IP_2 = 2;
    sbit  T3IP_2_bit at IPC2.B2;
    const register unsigned short int T3IP_1 = 1;
    sbit  T3IP_1_bit at IPC2.B1;
    const register unsigned short int T3IP_0 = 0;
    sbit  T3IP_0_bit at IPC2.B0;

    // IPC3 bits
    const register unsigned short int NVMIP_2 = 14;
    sbit  NVMIP_2_bit at IPC3.B14;
    const register unsigned short int NVMIP_1 = 13;
    sbit  NVMIP_1_bit at IPC3.B13;
    const register unsigned short int NVMIP_0 = 12;
    sbit  NVMIP_0_bit at IPC3.B12;
    const register unsigned short int DMA1IP_2 = 10;
    sbit  DMA1IP_2_bit at IPC3.B10;
    const register unsigned short int DMA1IP_1 = 9;
    sbit  DMA1IP_1_bit at IPC3.B9;
    const register unsigned short int DMA1IP_0 = 8;
    sbit  DMA1IP_0_bit at IPC3.B8;
    const register unsigned short int AD1IP_2 = 6;
    sbit  AD1IP_2_bit at IPC3.B6;
    const register unsigned short int AD1IP_1 = 5;
    sbit  AD1IP_1_bit at IPC3.B5;
    const register unsigned short int AD1IP_0 = 4;
    sbit  AD1IP_0_bit at IPC3.B4;
    const register unsigned short int U1TXIP_2 = 2;
    sbit  U1TXIP_2_bit at IPC3.B2;
    const register unsigned short int U1TXIP_1 = 1;
    sbit  U1TXIP_1_bit at IPC3.B1;
    const register unsigned short int U1TXIP_0 = 0;
    sbit  U1TXIP_0_bit at IPC3.B0;

    // IPC4 bits
    const register unsigned short int CNIP_2 = 14;
    sbit  CNIP_2_bit at IPC4.B14;
    const register unsigned short int CNIP_1 = 13;
    sbit  CNIP_1_bit at IPC4.B13;
    const register unsigned short int CNIP_0 = 12;
    sbit  CNIP_0_bit at IPC4.B12;
    const register unsigned short int CMIP_2 = 10;
    sbit  CMIP_2_bit at IPC4.B10;
    const register unsigned short int CMIP_1 = 9;
    sbit  CMIP_1_bit at IPC4.B9;
    const register unsigned short int CMIP_0 = 8;
    sbit  CMIP_0_bit at IPC4.B8;
    const register unsigned short int MI2C1IP_2 = 6;
    sbit  MI2C1IP_2_bit at IPC4.B6;
    const register unsigned short int MI2C1IP_1 = 5;
    sbit  MI2C1IP_1_bit at IPC4.B5;
    const register unsigned short int MI2C1IP_0 = 4;
    sbit  MI2C1IP_0_bit at IPC4.B4;
    const register unsigned short int SI2C1IP_2 = 2;
    sbit  SI2C1IP_2_bit at IPC4.B2;
    const register unsigned short int SI2C1IP_1 = 1;
    sbit  SI2C1IP_1_bit at IPC4.B1;
    const register unsigned short int SI2C1IP_0 = 0;
    sbit  SI2C1IP_0_bit at IPC4.B0;

    // IPC5 bits
    const register unsigned short int IC8IP_2 = 14;
    sbit  IC8IP_2_bit at IPC5.B14;
    const register unsigned short int IC8IP_1 = 13;
    sbit  IC8IP_1_bit at IPC5.B13;
    const register unsigned short int IC8IP_0 = 12;
    sbit  IC8IP_0_bit at IPC5.B12;
    const register unsigned short int IC7IP_2 = 10;
    sbit  IC7IP_2_bit at IPC5.B10;
    const register unsigned short int IC7IP_1 = 9;
    sbit  IC7IP_1_bit at IPC5.B9;
    const register unsigned short int IC7IP_0 = 8;
    sbit  IC7IP_0_bit at IPC5.B8;
    const register unsigned short int AD2IP_2 = 6;
    sbit  AD2IP_2_bit at IPC5.B6;
    const register unsigned short int AD2IP_1 = 5;
    sbit  AD2IP_1_bit at IPC5.B5;
    const register unsigned short int AD2IP_0 = 4;
    sbit  AD2IP_0_bit at IPC5.B4;
    const register unsigned short int INT1IP_2 = 2;
    const register unsigned short int INT1IP2 = 2;
    sbit  INT1IP_2_bit at IPC5.B2;
    const register unsigned short int INT1IP_1 = 1;
    const register unsigned short int INT1IP1 = 1;
    sbit  INT1IP_1_bit at IPC5.B1;
    const register unsigned short int INT1IP_0 = 0;
    const register unsigned short int INT1IP0 = 0;
    sbit  INT1IP_0_bit at IPC5.B0;

    // IPC6 bits
    const register unsigned short int T4IP_2 = 14;
    sbit  T4IP_2_bit at IPC6.B14;
    const register unsigned short int T4IP_1 = 13;
    sbit  T4IP_1_bit at IPC6.B13;
    const register unsigned short int T4IP_0 = 12;
    sbit  T4IP_0_bit at IPC6.B12;
    const register unsigned short int OC4IP_2 = 10;
    sbit  OC4IP_2_bit at IPC6.B10;
    const register unsigned short int OC4IP_1 = 9;
    sbit  OC4IP_1_bit at IPC6.B9;
    const register unsigned short int OC4IP_0 = 8;
    sbit  OC4IP_0_bit at IPC6.B8;
    const register unsigned short int OC3IP_2 = 6;
    sbit  OC3IP_2_bit at IPC6.B6;
    const register unsigned short int OC3IP_1 = 5;
    sbit  OC3IP_1_bit at IPC6.B5;
    const register unsigned short int OC3IP_0 = 4;
    sbit  OC3IP_0_bit at IPC6.B4;
    const register unsigned short int DMA2IP_2 = 2;
    sbit  DMA2IP_2_bit at IPC6.B2;
    const register unsigned short int DMA2IP_1 = 1;
    sbit  DMA2IP_1_bit at IPC6.B1;
    const register unsigned short int DMA2IP_0 = 0;
    sbit  DMA2IP_0_bit at IPC6.B0;

    // IPC7 bits
    const register unsigned short int U2TXIP_2 = 14;
    sbit  U2TXIP_2_bit at IPC7.B14;
    const register unsigned short int U2TXIP_1 = 13;
    sbit  U2TXIP_1_bit at IPC7.B13;
    const register unsigned short int U2TXIP_0 = 12;
    sbit  U2TXIP_0_bit at IPC7.B12;
    const register unsigned short int U2RXIP_2 = 10;
    sbit  U2RXIP_2_bit at IPC7.B10;
    const register unsigned short int U2RXIP_1 = 9;
    sbit  U2RXIP_1_bit at IPC7.B9;
    const register unsigned short int U2RXIP_0 = 8;
    sbit  U2RXIP_0_bit at IPC7.B8;
    const register unsigned short int INT2IP_2 = 6;
    const register unsigned short int INT2IP2 = 6;
    sbit  INT2IP_2_bit at IPC7.B6;
    const register unsigned short int INT2IP_1 = 5;
    const register unsigned short int INT2IP1= 5;
    sbit  INT2IP_1_bit at IPC7.B5;
    const register unsigned short int INT2IP_0 = 4;
    const register unsigned short int INT2IP0= 4;
    sbit  INT2IP_0_bit at IPC7.B4;
    const register unsigned short int T5IP_2 = 2;
    sbit  T5IP_2_bit at IPC7.B2;
    const register unsigned short int T5IP_1 = 1;
    sbit  T5IP_1_bit at IPC7.B1;
    const register unsigned short int T5IP_0 = 0;
    sbit  T5IP_0_bit at IPC7.B0;

    // IPC8 bits
    const register unsigned short int C1IP_2 = 14;
    sbit  C1IP_2_bit at IPC8.B14;
    const register unsigned short int C1IP_1 = 13;
    sbit  C1IP_1_bit at IPC8.B13;
    const register unsigned short int C1IP_0 = 12;
    sbit  C1IP_0_bit at IPC8.B12;
    const register unsigned short int C1RXIP_2 = 10;
    sbit  C1RXIP_2_bit at IPC8.B10;
    const register unsigned short int C1RXIP_1 = 9;
    sbit  C1RXIP_1_bit at IPC8.B9;
    const register unsigned short int C1RXIP_0 = 8;
    sbit  C1RXIP_0_bit at IPC8.B8;
    const register unsigned short int SPI2IP_2 = 6;
    sbit  SPI2IP_2_bit at IPC8.B6;
    const register unsigned short int SPI2IP_1 = 5;
    sbit  SPI2IP_1_bit at IPC8.B5;
    const register unsigned short int SPI2IP_0 = 4;
    sbit  SPI2IP_0_bit at IPC8.B4;
    const register unsigned short int SPI2EIP_2 = 2;
    sbit  SPI2EIP_2_bit at IPC8.B2;
    const register unsigned short int SPI2EIP_1 = 1;
    sbit  SPI2EIP_1_bit at IPC8.B1;
    const register unsigned short int SPI2EIP_0 = 0;
    sbit  SPI2EIP_0_bit at IPC8.B0;

    // IPC9 bits
    const register unsigned short int IC5IP_2 = 14;
    sbit  IC5IP_2_bit at IPC9.B14;
    const register unsigned short int IC5IP_1 = 13;
    sbit  IC5IP_1_bit at IPC9.B13;
    const register unsigned short int IC5IP_0 = 12;
    sbit  IC5IP_0_bit at IPC9.B12;
    const register unsigned short int IC4IP_2 = 10;
    sbit  IC4IP_2_bit at IPC9.B10;
    const register unsigned short int IC4IP_1 = 9;
    sbit  IC4IP_1_bit at IPC9.B9;
    const register unsigned short int IC4IP_0 = 8;
    sbit  IC4IP_0_bit at IPC9.B8;
    const register unsigned short int IC3IP_2 = 6;
    sbit  IC3IP_2_bit at IPC9.B6;
    const register unsigned short int IC3IP_1 = 5;
    sbit  IC3IP_1_bit at IPC9.B5;
    const register unsigned short int IC3IP_0 = 4;
    sbit  IC3IP_0_bit at IPC9.B4;
    const register unsigned short int DMA3IP_2 = 2;
    sbit  DMA3IP_2_bit at IPC9.B2;
    const register unsigned short int DMA3IP_1 = 1;
    sbit  DMA3IP_1_bit at IPC9.B1;
    const register unsigned short int DMA3IP_0 = 0;
    sbit  DMA3IP_0_bit at IPC9.B0;

    // IPC10 bits
    const register unsigned short int OC7IP_2 = 14;
    sbit  OC7IP_2_bit at IPC10.B14;
    const register unsigned short int OC7IP_1 = 13;
    sbit  OC7IP_1_bit at IPC10.B13;
    const register unsigned short int OC7IP_0 = 12;
    sbit  OC7IP_0_bit at IPC10.B12;
    const register unsigned short int OC6IP_2 = 10;
    sbit  OC6IP_2_bit at IPC10.B10;
    const register unsigned short int OC6IP_1 = 9;
    sbit  OC6IP_1_bit at IPC10.B9;
    const register unsigned short int OC6IP_0 = 8;
    sbit  OC6IP_0_bit at IPC10.B8;
    const register unsigned short int OC5IP_2 = 6;
    sbit  OC5IP_2_bit at IPC10.B6;
    const register unsigned short int OC5IP_1 = 5;
    sbit  OC5IP_1_bit at IPC10.B5;
    const register unsigned short int OC5IP_0 = 4;
    sbit  OC5IP_0_bit at IPC10.B4;
    const register unsigned short int IC6IP_2 = 2;
    sbit  IC6IP_2_bit at IPC10.B2;
    const register unsigned short int IC6IP_1 = 1;
    sbit  IC6IP_1_bit at IPC10.B1;
    const register unsigned short int IC6IP_0 = 0;
    sbit  IC6IP_0_bit at IPC10.B0;

    // IPC11 bits
    const register unsigned short int T6IP_2 = 14;
    sbit  T6IP_2_bit at IPC11.B14;
    const register unsigned short int T6IP_1 = 13;
    sbit  T6IP_1_bit at IPC11.B13;
    const register unsigned short int T6IP_0 = 12;
    sbit  T6IP_0_bit at IPC11.B12;
    const register unsigned short int DMA4IP_2 = 10;
    sbit  DMA4IP_2_bit at IPC11.B10;
    const register unsigned short int DMA4IP_1 = 9;
    sbit  DMA4IP_1_bit at IPC11.B9;
    const register unsigned short int DMA4IP_0 = 8;
    sbit  DMA4IP_0_bit at IPC11.B8;
    const register unsigned short int PMPIP_2 = 6;
    sbit  PMPIP_2_bit at IPC11.B6;
    const register unsigned short int PMPIP_1 = 5;
    sbit  PMPIP_1_bit at IPC11.B5;
    const register unsigned short int PMPIP_0 = 4;
    sbit  PMPIP_0_bit at IPC11.B4;
    const register unsigned short int OC8IP_2 = 2;
    sbit  OC8IP_2_bit at IPC11.B2;
    const register unsigned short int OC8IP_1 = 1;
    sbit  OC8IP_1_bit at IPC11.B1;
    const register unsigned short int OC8IP_0 = 0;
    sbit  OC8IP_0_bit at IPC11.B0;

    // IPC12 bits
    const register unsigned short int T8IP_2 = 14;
    sbit  T8IP_2_bit at IPC12.B14;
    const register unsigned short int T8IP_1 = 13;
    sbit  T8IP_1_bit at IPC12.B13;
    const register unsigned short int T8IP_0 = 12;
    sbit  T8IP_0_bit at IPC12.B12;
    const register unsigned short int MI2C2IP_2 = 10;
    sbit  MI2C2IP_2_bit at IPC12.B10;
    const register unsigned short int MI2C2IP_1 = 9;
    sbit  MI2C2IP_1_bit at IPC12.B9;
    const register unsigned short int MI2C2IP_0 = 8;
    sbit  MI2C2IP_0_bit at IPC12.B8;
    const register unsigned short int SI2C2IP_2 = 6;
    sbit  SI2C2IP_2_bit at IPC12.B6;
    const register unsigned short int SI2C2IP_1 = 5;
    sbit  SI2C2IP_1_bit at IPC12.B5;
    const register unsigned short int SI2C2IP_0 = 4;
    sbit  SI2C2IP_0_bit at IPC12.B4;
    const register unsigned short int T7IP_2 = 2;
    sbit  T7IP_2_bit at IPC12.B2;
    const register unsigned short int T7IP_1 = 1;
    sbit  T7IP_1_bit at IPC12.B1;
    const register unsigned short int T7IP_0 = 0;
    sbit  T7IP_0_bit at IPC12.B0;

    // IPC13 bits
    const register unsigned short int C2RXIP_2 = 14;
    sbit  C2RXIP_2_bit at IPC13.B14;
    const register unsigned short int C2RXIP_1 = 13;
    sbit  C2RXIP_1_bit at IPC13.B13;
    const register unsigned short int C2RXIP_0 = 12;
    sbit  C2RXIP_0_bit at IPC13.B12;
    const register unsigned short int INT4IP_2 = 10;
    sbit  INT4IP_2_bit at IPC13.B10;
    const register unsigned short int INT4IP_1 = 9;
    sbit  INT4IP_1_bit at IPC13.B9;
    const register unsigned short int INT4IP_0 = 8;
    sbit  INT4IP_0_bit at IPC13.B8;
    const register unsigned short int INT3IP_2 = 6;
    sbit  INT3IP_2_bit at IPC13.B6;
    const register unsigned short int INT3IP_1 = 5;
    sbit  INT3IP_1_bit at IPC13.B5;
    const register unsigned short int INT3IP_0 = 4;
    sbit  INT3IP_0_bit at IPC13.B4;
    const register unsigned short int T9IP_2 = 2;
    sbit  T9IP_2_bit at IPC13.B2;
    const register unsigned short int T9IP_1 = 1;
    sbit  T9IP_1_bit at IPC13.B1;
    const register unsigned short int T9IP_0 = 0;
    sbit  T9IP_0_bit at IPC13.B0;

    // IPC14 bits
    const register unsigned short int DCIEIP_2 = 14;
    sbit  DCIEIP_2_bit at IPC14.B14;
    const register unsigned short int DCIEIP_1 = 13;
    sbit  DCIEIP_1_bit at IPC14.B13;
    const register unsigned short int DCIEIP_0 = 12;
    sbit  DCIEIP_0_bit at IPC14.B12;
    const register unsigned short int QEI1IP_2 = 10;
    sbit  QEI1IP_2_bit at IPC14.B10;
    const register unsigned short int QEI1IP_1 = 9;
    sbit  QEI1IP_1_bit at IPC14.B9;
    const register unsigned short int QEI1IP_0 = 8;
    sbit  QEI1IP_0_bit at IPC14.B8;
    const register unsigned short int PSEMIP_2 = 6;
    sbit  PSEMIP_2_bit at IPC14.B6;
    const register unsigned short int PSEMIP_1 = 5;
    sbit  PSEMIP_1_bit at IPC14.B5;
    const register unsigned short int PSEMIP_0 = 4;
    sbit  PSEMIP_0_bit at IPC14.B4;
    const register unsigned short int C2IP_2 = 2;
    sbit  C2IP_2_bit at IPC14.B2;
    const register unsigned short int C2IP_1 = 1;
    sbit  C2IP_1_bit at IPC14.B1;
    const register unsigned short int C2IP_0 = 0;
    sbit  C2IP_0_bit at IPC14.B0;

    // IPC15 bits
    const register unsigned short int RTCIP_2 = 10;
    sbit  RTCIP_2_bit at IPC15.B10;
    const register unsigned short int RTCIP_1 = 9;
    sbit  RTCIP_1_bit at IPC15.B9;
    const register unsigned short int RTCIP_0 = 8;
    sbit  RTCIP_0_bit at IPC15.B8;
    const register unsigned short int DMA5IP_2 = 6;
    sbit  DMA5IP_2_bit at IPC15.B6;
    const register unsigned short int DMA5IP_1 = 5;
    sbit  DMA5IP_1_bit at IPC15.B5;
    const register unsigned short int DMA5IP_0 = 4;
    sbit  DMA5IP_0_bit at IPC15.B4;
    const register unsigned short int DCIIP_2 = 2;
    sbit  DCIIP_2_bit at IPC15.B2;
    const register unsigned short int DCIIP_1 = 1;
    sbit  DCIIP_1_bit at IPC15.B1;
    const register unsigned short int DCIIP_0 = 0;
    sbit  DCIIP_0_bit at IPC15.B0;

    // IPC16 bits
    const register unsigned short int CRCIP_2 = 14;
    sbit  CRCIP_2_bit at IPC16.B14;
    const register unsigned short int CRCIP_1 = 13;
    sbit  CRCIP_1_bit at IPC16.B13;
    const register unsigned short int CRCIP_0 = 12;
    sbit  CRCIP_0_bit at IPC16.B12;
    const register unsigned short int U2EIP_2 = 10;
    sbit  U2EIP_2_bit at IPC16.B10;
    const register unsigned short int U2EIP_1 = 9;
    sbit  U2EIP_1_bit at IPC16.B9;
    const register unsigned short int U2EIP_0 = 8;
    sbit  U2EIP_0_bit at IPC16.B8;
    const register unsigned short int U1EIP_2 = 6;
    sbit  U1EIP_2_bit at IPC16.B6;
    const register unsigned short int U1EIP_1 = 5;
    sbit  U1EIP_1_bit at IPC16.B5;
    const register unsigned short int U1EIP_0 = 4;
    sbit  U1EIP_0_bit at IPC16.B4;

    // IPC17 bits
    const register unsigned short int C2TXIP_2 = 14;
    sbit  C2TXIP_2_bit at IPC17.B14;
    const register unsigned short int C2TXIP_1 = 13;
    sbit  C2TXIP_1_bit at IPC17.B13;
    const register unsigned short int C2TXIP_0 = 12;
    sbit  C2TXIP_0_bit at IPC17.B12;
    const register unsigned short int C1TXIP_2 = 10;
    sbit  C1TXIP_2_bit at IPC17.B10;
    const register unsigned short int C1TXIP_1 = 9;
    sbit  C1TXIP_1_bit at IPC17.B9;
    const register unsigned short int C1TXIP_0 = 8;
    sbit  C1TXIP_0_bit at IPC17.B8;
    const register unsigned short int DMA7IP_2 = 6;
    sbit  DMA7IP_2_bit at IPC17.B6;
    const register unsigned short int DMA7IP_1 = 5;
    sbit  DMA7IP_1_bit at IPC17.B5;
    const register unsigned short int DMA7IP_0 = 4;
    sbit  DMA7IP_0_bit at IPC17.B4;
    const register unsigned short int DMA6IP_2 = 2;
    sbit  DMA6IP_2_bit at IPC17.B2;
    const register unsigned short int DMA6IP_1 = 1;
    sbit  DMA6IP_1_bit at IPC17.B1;
    const register unsigned short int DMA6IP_0 = 0;
    sbit  DMA6IP_0_bit at IPC17.B0;

    // IPC18 bits
    const register unsigned short int QEI2IP_2 = 14;
    sbit  QEI2IP_2_bit at IPC18.B14;
    const register unsigned short int QEI2IP_1 = 13;
    sbit  QEI2IP_1_bit at IPC18.B13;
    const register unsigned short int QEI2IP_0 = 12;
    sbit  QEI2IP_0_bit at IPC18.B12;
    const register unsigned short int PSESMIP_2 = 6;
    sbit  PSESMIP_2_bit at IPC18.B6;
    const register unsigned short int PSESMIP_1 = 5;
    sbit  PSESMIP_1_bit at IPC18.B5;
    const register unsigned short int PSESMIP_0 = 4;
    sbit  PSESMIP_0_bit at IPC18.B4;

    // IPC20 bits
    const register unsigned short int U3TXIP_2 = 14;
    sbit  U3TXIP_2_bit at IPC20.B14;
    const register unsigned short int U3TXIP_1 = 13;
    sbit  U3TXIP_1_bit at IPC20.B13;
    const register unsigned short int U3TXIP_0 = 12;
    sbit  U3TXIP_0_bit at IPC20.B12;
    const register unsigned short int U3RXIP_2 = 10;
    sbit  U3RXIP_2_bit at IPC20.B10;
    const register unsigned short int U3RXIP_1 = 9;
    sbit  U3RXIP_1_bit at IPC20.B9;
    const register unsigned short int U3RXIP_0 = 8;
    sbit  U3RXIP_0_bit at IPC20.B8;
    const register unsigned short int U3EIP_2 = 6;
    sbit  U3EIP_2_bit at IPC20.B6;
    const register unsigned short int U3EIP_1 = 5;
    sbit  U3EIP_1_bit at IPC20.B5;
    const register unsigned short int U3EIP_0 = 4;
    sbit  U3EIP_0_bit at IPC20.B4;

    // IPC21 bits
    const register unsigned short int U4EIP_2 = 14;
    sbit  U4EIP_2_bit at IPC21.B14;
    const register unsigned short int U4EIP_1 = 13;
    sbit  U4EIP_1_bit at IPC21.B13;
    const register unsigned short int U4EIP_0 = 12;
    sbit  U4EIP_0_bit at IPC21.B12;
    const register unsigned short int USB1IP_2 = 10;
    sbit  USB1IP_2_bit at IPC21.B10;
    const register unsigned short int USB1IP_1 = 9;
    sbit  USB1IP_1_bit at IPC21.B9;
    const register unsigned short int USB1IP_0 = 8;
    sbit  USB1IP_0_bit at IPC21.B8;

    // IPC22 bits
    const register unsigned short int SPI3IP_2 = 14;
    sbit  SPI3IP_2_bit at IPC22.B14;
    const register unsigned short int SPI3IP_1 = 13;
    sbit  SPI3IP_1_bit at IPC22.B13;
    const register unsigned short int SPI3IP_0 = 12;
    sbit  SPI3IP_0_bit at IPC22.B12;
    const register unsigned short int SPI3EIP_2 = 10;
    sbit  SPI3EIP_2_bit at IPC22.B10;
    const register unsigned short int SPI3EIP_1 = 9;
    sbit  SPI3EIP_1_bit at IPC22.B9;
    const register unsigned short int SPI3EIP_0 = 8;
    sbit  SPI3EIP_0_bit at IPC22.B8;
    const register unsigned short int U4TXIP_2 = 6;
    sbit  U4TXIP_2_bit at IPC22.B6;
    const register unsigned short int U4TXIP_1 = 5;
    sbit  U4TXIP_1_bit at IPC22.B5;
    const register unsigned short int U4TXIP_0 = 4;
    sbit  U4TXIP_0_bit at IPC22.B4;
    const register unsigned short int U4RXIP_2 = 2;
    sbit  U4RXIP_2_bit at IPC22.B2;
    const register unsigned short int U4RXIP_1 = 1;
    sbit  U4RXIP_1_bit at IPC22.B1;
    const register unsigned short int U4RXIP_0 = 0;
    sbit  U4RXIP_0_bit at IPC22.B0;

    // IPC23 bits
    const register unsigned short int PWM2IP_2 = 14;
    sbit  PWM2IP_2_bit at IPC23.B14;
    const register unsigned short int PWM2IP_1 = 13;
    sbit  PWM2IP_1_bit at IPC23.B13;
    const register unsigned short int PWM2IP_0 = 12;
    sbit  PWM2IP_0_bit at IPC23.B12;
    const register unsigned short int PWM1IP_2 = 10;
    sbit  PWM1IP_2_bit at IPC23.B10;
    const register unsigned short int PWM1IP_1 = 9;
    sbit  PWM1IP_1_bit at IPC23.B9;
    const register unsigned short int PWM1IP_0 = 8;
    sbit  PWM1IP_0_bit at IPC23.B8;
    const register unsigned short int IC9IP_2 = 6;
    sbit  IC9IP_2_bit at IPC23.B6;
    const register unsigned short int IC9IP_1 = 5;
    sbit  IC9IP_1_bit at IPC23.B5;
    const register unsigned short int IC9IP_0 = 4;
    sbit  IC9IP_0_bit at IPC23.B4;
    const register unsigned short int OC9IP_2 = 2;
    sbit  OC9IP_2_bit at IPC23.B2;
    const register unsigned short int OC9IP_1 = 1;
    sbit  OC9IP_1_bit at IPC23.B1;
    const register unsigned short int OC9IP_0 = 0;
    sbit  OC9IP_0_bit at IPC23.B0;

    // IPC24 bits
    const register unsigned short int PWM6IP_2 = 14;
    sbit  PWM6IP_2_bit at IPC24.B14;
    const register unsigned short int PWM6IP_1 = 13;
    sbit  PWM6IP_1_bit at IPC24.B13;
    const register unsigned short int PWM6IP_0 = 12;
    sbit  PWM6IP_0_bit at IPC24.B12;
    const register unsigned short int PWM5IP_2 = 10;
    sbit  PWM5IP_2_bit at IPC24.B10;
    const register unsigned short int PWM5IP_1 = 9;
    sbit  PWM5IP_1_bit at IPC24.B9;
    const register unsigned short int PWM5IP_0 = 8;
    sbit  PWM5IP_0_bit at IPC24.B8;
    const register unsigned short int PWM4IP_2 = 6;
    sbit  PWM4IP_2_bit at IPC24.B6;
    const register unsigned short int PWM4IP_1 = 5;
    sbit  PWM4IP_1_bit at IPC24.B5;
    const register unsigned short int PWM4IP_0 = 4;
    sbit  PWM4IP_0_bit at IPC24.B4;
    const register unsigned short int PWM3IP_2 = 2;
    sbit  PWM3IP_2_bit at IPC24.B2;
    const register unsigned short int PWM3IP_1 = 1;
    sbit  PWM3IP_1_bit at IPC24.B1;
    const register unsigned short int PWM3IP_0 = 0;
    sbit  PWM3IP_0_bit at IPC24.B0;

    // IPC25 bits
    const register unsigned short int PWM7IP_2 = 2;
    sbit  PWM7IP_2_bit at IPC25.B2;
    const register unsigned short int PWM7IP_1 = 1;
    sbit  PWM7IP_1_bit at IPC25.B1;
    const register unsigned short int PWM7IP_0 = 0;
    sbit  PWM7IP_0_bit at IPC25.B0;

    // IPC29 bits
    const register unsigned short int DMA9IP_2 = 14;
    sbit  DMA9IP_2_bit at IPC29.B14;
    const register unsigned short int DMA9IP_1 = 13;
    sbit  DMA9IP_1_bit at IPC29.B13;
    const register unsigned short int DMA9IP_0 = 12;
    sbit  DMA9IP_0_bit at IPC29.B12;
    const register unsigned short int DMA8IP_2 = 10;
    sbit  DMA8IP_2_bit at IPC29.B10;
    const register unsigned short int DMA8IP_1 = 9;
    sbit  DMA8IP_1_bit at IPC29.B9;
    const register unsigned short int DMA8IP_0 = 8;
    sbit  DMA8IP_0_bit at IPC29.B8;

    // IPC30 bits
    const register unsigned short int SPI4IP_2 = 14;
    sbit  SPI4IP_2_bit at IPC30.B14;
    const register unsigned short int SPI4IP_1 = 13;
    sbit  SPI4IP_1_bit at IPC30.B13;
    const register unsigned short int SPI4IP_0 = 12;
    sbit  SPI4IP_0_bit at IPC30.B12;
    const register unsigned short int SPI4EIP_2 = 10;
    sbit  SPI4EIP_2_bit at IPC30.B10;
    const register unsigned short int SPI4EIP_1 = 9;
    sbit  SPI4EIP_1_bit at IPC30.B9;
    const register unsigned short int SPI4EIP_0 = 8;
    sbit  SPI4EIP_0_bit at IPC30.B8;
    const register unsigned short int DMA11IP_2 = 6;
    sbit  DMA11IP_2_bit at IPC30.B6;
    const register unsigned short int DMA11IP_1 = 5;
    sbit  DMA11IP_1_bit at IPC30.B5;
    const register unsigned short int DMA11IP_0 = 4;
    sbit  DMA11IP_0_bit at IPC30.B4;
    const register unsigned short int DMA10IP_2 = 2;
    sbit  DMA10IP_2_bit at IPC30.B2;
    const register unsigned short int DMA10IP_1 = 1;
    sbit  DMA10IP_1_bit at IPC30.B1;
    const register unsigned short int DMA10IP_0 = 0;
    sbit  DMA10IP_0_bit at IPC30.B0;

    // IPC31 bits
    const register unsigned short int IC11IP_2 = 14;
    sbit  IC11IP_2_bit at IPC31.B14;
    const register unsigned short int IC11IP_1 = 13;
    sbit  IC11IP_1_bit at IPC31.B13;
    const register unsigned short int IC11IP_0 = 12;
    sbit  IC11IP_0_bit at IPC31.B12;
    const register unsigned short int OC11IP_2 = 10;
    sbit  OC11IP_2_bit at IPC31.B10;
    const register unsigned short int OC11IP_1 = 9;
    sbit  OC11IP_1_bit at IPC31.B9;
    const register unsigned short int OC11IP_0 = 8;
    sbit  OC11IP_0_bit at IPC31.B8;
    const register unsigned short int IC10IP_2 = 6;
    sbit  IC10IP_2_bit at IPC31.B6;
    const register unsigned short int IC10IP_1 = 5;
    sbit  IC10IP_1_bit at IPC31.B5;
    const register unsigned short int IC10IP_0 = 4;
    sbit  IC10IP_0_bit at IPC31.B4;
    const register unsigned short int OC10IP_2 = 2;
    sbit  OC10IP_2_bit at IPC31.B2;
    const register unsigned short int OC10IP_1 = 1;
    sbit  OC10IP_1_bit at IPC31.B1;
    const register unsigned short int OC10IP_0 = 0;
    sbit  OC10IP_0_bit at IPC31.B0;

    // IPC32 bits
    const register unsigned short int DMA13IP_2 = 14;
    sbit  DMA13IP_2_bit at IPC32.B14;
    const register unsigned short int DMA13IP_1 = 13;
    sbit  DMA13IP_1_bit at IPC32.B13;
    const register unsigned short int DMA13IP_0 = 12;
    sbit  DMA13IP_0_bit at IPC32.B12;
    const register unsigned short int DMA12IP_2 = 10;
    sbit  DMA12IP_2_bit at IPC32.B10;
    const register unsigned short int DMA12IP_1 = 9;
    sbit  DMA12IP_1_bit at IPC32.B9;
    const register unsigned short int DMA12IP_0 = 8;
    sbit  DMA12IP_0_bit at IPC32.B8;
    const register unsigned short int IC12IP_2 = 6;
    sbit  IC12IP_2_bit at IPC32.B6;
    const register unsigned short int IC12IP_1 = 5;
    sbit  IC12IP_1_bit at IPC32.B5;
    const register unsigned short int IC12IP_0 = 4;
    sbit  IC12IP_0_bit at IPC32.B4;
    const register unsigned short int OC12IP_2 = 2;
    sbit  OC12IP_2_bit at IPC32.B2;
    const register unsigned short int OC12IP_1 = 1;
    sbit  OC12IP_1_bit at IPC32.B1;
    const register unsigned short int OC12IP_0 = 0;
    sbit  OC12IP_0_bit at IPC32.B0;

    // IPC33 bits
    const register unsigned short int IC13IP_2 = 14;
    sbit  IC13IP_2_bit at IPC33.B14;
    const register unsigned short int IC13IP_1 = 13;
    sbit  IC13IP_1_bit at IPC33.B13;
    const register unsigned short int IC13IP_0 = 12;
    sbit  IC13IP_0_bit at IPC33.B12;
    const register unsigned short int OC13IP_2 = 10;
    sbit  OC13IP_2_bit at IPC33.B10;
    const register unsigned short int OC13IP_1 = 9;
    sbit  OC13IP_1_bit at IPC33.B9;
    const register unsigned short int OC13IP_0 = 8;
    sbit  OC13IP_0_bit at IPC33.B8;
    const register unsigned short int DMA14IP_2 = 2;
    sbit  DMA14IP_2_bit at IPC33.B2;
    const register unsigned short int DMA14IP_1 = 1;
    sbit  DMA14IP_1_bit at IPC33.B1;
    const register unsigned short int DMA14IP_0 = 0;
    sbit  DMA14IP_0_bit at IPC33.B0;

    // IPC34 bits
    const register unsigned short int IC15IP_2 = 14;
    sbit  IC15IP_2_bit at IPC34.B14;
    const register unsigned short int IC15IP_1 = 13;
    sbit  IC15IP_1_bit at IPC34.B13;
    const register unsigned short int IC15IP_0 = 12;
    sbit  IC15IP_0_bit at IPC34.B12;
    const register unsigned short int OC15IP_2 = 10;
    sbit  OC15IP_2_bit at IPC34.B10;
    const register unsigned short int OC15IP_1 = 9;
    sbit  OC15IP_1_bit at IPC34.B9;
    const register unsigned short int OC15IP_0 = 8;
    sbit  OC15IP_0_bit at IPC34.B8;
    const register unsigned short int IC14IP_2 = 6;
    sbit  IC14IP_2_bit at IPC34.B6;
    const register unsigned short int IC14IP_1 = 5;
    sbit  IC14IP_1_bit at IPC34.B5;
    const register unsigned short int IC14IP_0 = 4;
    sbit  IC14IP_0_bit at IPC34.B4;
    const register unsigned short int OC14IP_2 = 2;
    sbit  OC14IP_2_bit at IPC34.B2;
    const register unsigned short int OC14IP_1 = 1;
    sbit  OC14IP_1_bit at IPC34.B1;
    const register unsigned short int OC14IP_0 = 0;
    sbit  OC14IP_0_bit at IPC34.B0;

    // IPC35 bits
    const register unsigned short int ICDIP_2 = 10;
    sbit  ICDIP_2_bit at IPC35.B10;
    const register unsigned short int ICDIP_1 = 9;
    sbit  ICDIP_1_bit at IPC35.B9;
    const register unsigned short int ICDIP_0 = 8;
    sbit  ICDIP_0_bit at IPC35.B8;
    const register unsigned short int IC16IP_2 = 6;
    sbit  IC16IP_2_bit at IPC35.B6;
    const register unsigned short int IC16IP_1 = 5;
    sbit  IC16IP_1_bit at IPC35.B5;
    const register unsigned short int IC16IP_0 = 4;
    sbit  IC16IP_0_bit at IPC35.B4;
    const register unsigned short int OC16IP_2 = 2;
    sbit  OC16IP_2_bit at IPC35.B2;
    const register unsigned short int OC16IP_1 = 1;
    sbit  OC16IP_1_bit at IPC35.B1;
    const register unsigned short int OC16IP_0 = 0;
    sbit  OC16IP_0_bit at IPC35.B0;

    // INTCON1 bits
    const register unsigned short int NSTDIS = 15;
    sbit  NSTDIS_bit at INTCON1.B15;
    const register unsigned short int OVAERR = 14;
    sbit  OVAERR_bit at INTCON1.B14;
    const register unsigned short int OVBERR = 13;
    sbit  OVBERR_bit at INTCON1.B13;
    const register unsigned short int COVAERR = 12;
    sbit  COVAERR_bit at INTCON1.B12;
    const register unsigned short int COVBERR = 11;
    sbit  COVBERR_bit at INTCON1.B11;
    const register unsigned short int OVATE = 10;
    sbit  OVATE_bit at INTCON1.B10;
    const register unsigned short int OVBTE = 9;
    sbit  OVBTE_bit at INTCON1.B9;
    const register unsigned short int COVTE = 8;
    sbit  COVTE_bit at INTCON1.B8;
    const register unsigned short int SFTACERR = 7;
    sbit  SFTACERR_bit at INTCON1.B7;
    const register unsigned short int DIV0ERR = 6;
    sbit  DIV0ERR_bit at INTCON1.B6;
    const register unsigned short int DMACERR = 5;
    sbit  DMACERR_bit at INTCON1.B5;
    const register unsigned short int MATHERR = 4;
    sbit  MATHERR_bit at INTCON1.B4;
    const register unsigned short int ADDRERR = 3;
    sbit  ADDRERR_bit at INTCON1.B3;
    const register unsigned short int STKERR = 2;
    sbit  STKERR_bit at INTCON1.B2;
    const register unsigned short int OSCFAIL = 1;
    sbit  OSCFAIL_bit at INTCON1.B1;

    // INTCON2 bits
    const register unsigned short int GIE = 15;
    sbit  GIE_bit at INTCON2.B15;
    const register unsigned short int DISI = 14;
    sbit  DISI_bit at INTCON2.B14;
    const register unsigned short int SWTRAP = 13;
    sbit  SWTRAP_bit at INTCON2.B13;
    const register unsigned short int INT4EP = 4;
    sbit  INT4EP_bit at INTCON2.B4;
    const register unsigned short int INT3EP = 3;
    sbit  INT3EP_bit at INTCON2.B3;
    const register unsigned short int INT2EP = 2;
    sbit  INT2EP_bit at INTCON2.B2;
    const register unsigned short int INT1EP = 1;
    sbit  INT1EP_bit at INTCON2.B1;
    const register unsigned short int INT0EP = 0;
    sbit  INT0EP_bit at INTCON2.B0;

    // INTCON3 bits
    const register unsigned short int UAE = 6;
    sbit  UAE_bit at INTCON3.B6;
    const register unsigned short int DAE = 5;
    sbit  DAE_bit at INTCON3.B5;
    const register unsigned short int DOOVR = 4;
    sbit  DOOVR_bit at INTCON3.B4;

    // INTCON4 bits
    const register unsigned short int SGHT = 0;
    sbit  SGHT_bit at INTCON4.B0;

    // INTTREG bits
    const register unsigned short int ILR_3 = 11;
    sbit  ILR_3_bit at INTTREG.B11;
    const register unsigned short int ILR_2 = 10;
    sbit  ILR_2_bit at INTTREG.B10;
    const register unsigned short int ILR_1 = 9;
    sbit  ILR_1_bit at INTTREG.B9;
    const register unsigned short int ILR_0 = 8;
    sbit  ILR_0_bit at INTTREG.B8;
    const register unsigned short int VECNUM_7 = 7;
    sbit  VECNUM_7_bit at INTTREG.B7;
    const register unsigned short int VECNUM_6 = 6;
    sbit  VECNUM_6_bit at INTTREG.B6;
    const register unsigned short int VECNUM_5 = 5;
    sbit  VECNUM_5_bit at INTTREG.B5;
    const register unsigned short int VECNUM_4 = 4;
    sbit  VECNUM_4_bit at INTTREG.B4;
    const register unsigned short int VECNUM_3 = 3;
    sbit  VECNUM_3_bit at INTTREG.B3;
    const register unsigned short int VECNUM_2 = 2;
    sbit  VECNUM_2_bit at INTTREG.B2;
    const register unsigned short int VECNUM_1 = 1;
    sbit  VECNUM_1_bit at INTTREG.B1;
    const register unsigned short int VECNUM_0 = 0;
    sbit  VECNUM_0_bit at INTTREG.B0;

    // OC1CON1 bits
    const register unsigned short int OCSIDL = 13;
    sbit  OCSIDL_bit at OC1CON1.B13;
    sbit  OCSIDL_OC1CON1_bit at OC1CON1.B13;
    const register unsigned short int OCTSEL_2 = 12;
    sbit  OCTSEL_2_bit at OC1CON1.B12;
    sbit  OCTSEL_2_OC1CON1_bit at OC1CON1.B12;
    const register unsigned short int OCTSEL_1 = 11;
    sbit  OCTSEL_1_bit at OC1CON1.B11;
    sbit  OCTSEL_1_OC1CON1_bit at OC1CON1.B11;
    const register unsigned short int OCTSEL_0 = 10;
    sbit  OCTSEL_0_bit at OC1CON1.B10;
    sbit  OCTSEL_0_OC1CON1_bit at OC1CON1.B10;
    const register unsigned short int ENFLTC = 9;
    sbit  ENFLTC_bit at OC1CON1.B9;
    sbit  ENFLTC_OC1CON1_bit at OC1CON1.B9;
    const register unsigned short int ENFLTB = 8;
    sbit  ENFLTB_bit at OC1CON1.B8;
    sbit  ENFLTB_OC1CON1_bit at OC1CON1.B8;
    const register unsigned short int ENFLTA = 7;
    sbit  ENFLTA_bit at OC1CON1.B7;
    sbit  ENFLTA_OC1CON1_bit at OC1CON1.B7;
    const register unsigned short int OCFLTC = 6;
    sbit  OCFLTC_bit at OC1CON1.B6;
    sbit  OCFLTC_OC1CON1_bit at OC1CON1.B6;
    const register unsigned short int OCFLTB = 5;
    sbit  OCFLTB_bit at OC1CON1.B5;
    sbit  OCFLTB_OC1CON1_bit at OC1CON1.B5;
    const register unsigned short int OCFLTA = 4;
    sbit  OCFLTA_bit at OC1CON1.B4;
    sbit  OCFLTA_OC1CON1_bit at OC1CON1.B4;
    const register unsigned short int TRIGMODE = 3;
    sbit  TRIGMODE_bit at OC1CON1.B3;
    sbit  TRIGMODE_OC1CON1_bit at OC1CON1.B3;
    const register unsigned short int OCM_2 = 2;
    sbit  OCM_2_bit at OC1CON1.B2;
    sbit  OCM_2_OC1CON1_bit at OC1CON1.B2;
    const register unsigned short int OCM_1 = 1;
    sbit  OCM_1_bit at OC1CON1.B1;
    sbit  OCM_1_OC1CON1_bit at OC1CON1.B1;
    const register unsigned short int OCM_0 = 0;
    sbit  OCM_0_bit at OC1CON1.B0;
    sbit  OCM_0_OC1CON1_bit at OC1CON1.B0;

    // OC1CON2 bits
    const register unsigned short int FLTMD = 15;
    sbit  FLTMD_bit at OC1CON2.B15;
    sbit  FLTMD_OC1CON2_bit at OC1CON2.B15;
    const register unsigned short int FLTOUT = 14;
    sbit  FLTOUT_bit at OC1CON2.B14;
    sbit  FLTOUT_OC1CON2_bit at OC1CON2.B14;
    const register unsigned short int FLTTRIEN = 13;
    sbit  FLTTRIEN_bit at OC1CON2.B13;
    sbit  FLTTRIEN_OC1CON2_bit at OC1CON2.B13;
    const register unsigned short int OCINV = 12;
    sbit  OCINV_bit at OC1CON2.B12;
    sbit  OCINV_OC1CON2_bit at OC1CON2.B12;
    const register unsigned short int OC32 = 8;
    sbit  OC32_bit at OC1CON2.B8;
    sbit  OC32_OC1CON2_bit at OC1CON2.B8;
    const register unsigned short int OCTRIG = 7;
    sbit  OCTRIG_bit at OC1CON2.B7;
    sbit  OCTRIG_OC1CON2_bit at OC1CON2.B7;
    sbit  TRIGSTAT_OC1CON2_bit at OC1CON2.B6;
    const register unsigned short int OCTRIS = 5;
    sbit  OCTRIS_bit at OC1CON2.B5;
    sbit  OCTRIS_OC1CON2_bit at OC1CON2.B5;
    sbit  SYNCSEL_4_OC1CON2_bit at OC1CON2.B4;
    sbit  SYNCSEL_3_OC1CON2_bit at OC1CON2.B3;
    sbit  SYNCSEL_2_OC1CON2_bit at OC1CON2.B2;
    sbit  SYNCSEL_1_OC1CON2_bit at OC1CON2.B1;
    sbit  SYNCSEL_0_OC1CON2_bit at OC1CON2.B0;

    // OC1RS bits
    const register unsigned short int OC1RS_15 = 15;
    sbit  OC1RS_15_bit at OC1RS.B15;
    const register unsigned short int OC1RS_14 = 14;
    sbit  OC1RS_14_bit at OC1RS.B14;
    const register unsigned short int OC1RS_13 = 13;
    sbit  OC1RS_13_bit at OC1RS.B13;
    const register unsigned short int OC1RS_12 = 12;
    sbit  OC1RS_12_bit at OC1RS.B12;
    const register unsigned short int OC1RS_11 = 11;
    sbit  OC1RS_11_bit at OC1RS.B11;
    const register unsigned short int OC1RS_10 = 10;
    sbit  OC1RS_10_bit at OC1RS.B10;
    const register unsigned short int OC1RS_9 = 9;
    sbit  OC1RS_9_bit at OC1RS.B9;
    const register unsigned short int OC1RS_8 = 8;
    sbit  OC1RS_8_bit at OC1RS.B8;
    const register unsigned short int OC1RS_7 = 7;
    sbit  OC1RS_7_bit at OC1RS.B7;
    const register unsigned short int OC1RS_6 = 6;
    sbit  OC1RS_6_bit at OC1RS.B6;
    const register unsigned short int OC1RS_5 = 5;
    sbit  OC1RS_5_bit at OC1RS.B5;
    const register unsigned short int OC1RS_4 = 4;
    sbit  OC1RS_4_bit at OC1RS.B4;
    const register unsigned short int OC1RS_3 = 3;
    sbit  OC1RS_3_bit at OC1RS.B3;
    const register unsigned short int OC1RS_2 = 2;
    sbit  OC1RS_2_bit at OC1RS.B2;
    const register unsigned short int OC1RS_1 = 1;
    sbit  OC1RS_1_bit at OC1RS.B1;
    const register unsigned short int OC1RS_0 = 0;
    sbit  OC1RS_0_bit at OC1RS.B0;

    // OC1R bits
    const register unsigned short int OC1R_15 = 15;
    sbit  OC1R_15_bit at OC1R.B15;
    const register unsigned short int OC1R_14 = 14;
    sbit  OC1R_14_bit at OC1R.B14;
    const register unsigned short int OC1R_13 = 13;
    sbit  OC1R_13_bit at OC1R.B13;
    const register unsigned short int OC1R_12 = 12;
    sbit  OC1R_12_bit at OC1R.B12;
    const register unsigned short int OC1R_11 = 11;
    sbit  OC1R_11_bit at OC1R.B11;
    const register unsigned short int OC1R_10 = 10;
    sbit  OC1R_10_bit at OC1R.B10;
    const register unsigned short int OC1R_9 = 9;
    sbit  OC1R_9_bit at OC1R.B9;
    const register unsigned short int OC1R_8 = 8;
    sbit  OC1R_8_bit at OC1R.B8;
    const register unsigned short int OC1R_7 = 7;
    sbit  OC1R_7_bit at OC1R.B7;
    const register unsigned short int OC1R_6 = 6;
    sbit  OC1R_6_bit at OC1R.B6;
    const register unsigned short int OC1R_5 = 5;
    sbit  OC1R_5_bit at OC1R.B5;
    const register unsigned short int OC1R_4 = 4;
    sbit  OC1R_4_bit at OC1R.B4;
    const register unsigned short int OC1R_3 = 3;
    sbit  OC1R_3_bit at OC1R.B3;
    const register unsigned short int OC1R_2 = 2;
    sbit  OC1R_2_bit at OC1R.B2;
    const register unsigned short int OC1R_1 = 1;
    sbit  OC1R_1_bit at OC1R.B1;
    const register unsigned short int OC1R_0 = 0;
    sbit  OC1R_0_bit at OC1R.B0;

    // OC1TMR bits
    const register unsigned short int OC1TMR_15 = 15;
    sbit  OC1TMR_15_bit at OC1TMR.B15;
    const register unsigned short int OC1TMR_14 = 14;
    sbit  OC1TMR_14_bit at OC1TMR.B14;
    const register unsigned short int OC1TMR_13 = 13;
    sbit  OC1TMR_13_bit at OC1TMR.B13;
    const register unsigned short int OC1TMR_12 = 12;
    sbit  OC1TMR_12_bit at OC1TMR.B12;
    const register unsigned short int OC1TMR_11 = 11;
    sbit  OC1TMR_11_bit at OC1TMR.B11;
    const register unsigned short int OC1TMR_10 = 10;
    sbit  OC1TMR_10_bit at OC1TMR.B10;
    const register unsigned short int OC1TMR_9 = 9;
    sbit  OC1TMR_9_bit at OC1TMR.B9;
    const register unsigned short int OC1TMR_8 = 8;
    sbit  OC1TMR_8_bit at OC1TMR.B8;
    const register unsigned short int OC1TMR_7 = 7;
    sbit  OC1TMR_7_bit at OC1TMR.B7;
    const register unsigned short int OC1TMR_6 = 6;
    sbit  OC1TMR_6_bit at OC1TMR.B6;
    const register unsigned short int OC1TMR_5 = 5;
    sbit  OC1TMR_5_bit at OC1TMR.B5;
    const register unsigned short int OC1TMR_4 = 4;
    sbit  OC1TMR_4_bit at OC1TMR.B4;
    const register unsigned short int OC1TMR_3 = 3;
    sbit  OC1TMR_3_bit at OC1TMR.B3;
    const register unsigned short int OC1TMR_2 = 2;
    sbit  OC1TMR_2_bit at OC1TMR.B2;
    const register unsigned short int OC1TMR_1 = 1;
    sbit  OC1TMR_1_bit at OC1TMR.B1;
    const register unsigned short int OC1TMR_0 = 0;
    sbit  OC1TMR_0_bit at OC1TMR.B0;

    // OC2CON1 bits
    sbit  OCSIDL_OC2CON1_bit at OC2CON1.B13;
    sbit  OCTSEL_2_OC2CON1_bit at OC2CON1.B12;
    sbit  OCTSEL_1_OC2CON1_bit at OC2CON1.B11;
    sbit  OCTSEL_0_OC2CON1_bit at OC2CON1.B10;
    sbit  ENFLTC_OC2CON1_bit at OC2CON1.B9;
    sbit  ENFLTB_OC2CON1_bit at OC2CON1.B8;
    sbit  ENFLTA_OC2CON1_bit at OC2CON1.B7;
    sbit  OCFLTC_OC2CON1_bit at OC2CON1.B6;
    sbit  OCFLTB_OC2CON1_bit at OC2CON1.B5;
    sbit  OCFLTA_OC2CON1_bit at OC2CON1.B4;
    sbit  TRIGMODE_OC2CON1_bit at OC2CON1.B3;
    sbit  OCM_2_OC2CON1_bit at OC2CON1.B2;
    sbit  OCM_1_OC2CON1_bit at OC2CON1.B1;
    sbit  OCM_0_OC2CON1_bit at OC2CON1.B0;

    // OC2CON2 bits
    sbit  FLTMD_OC2CON2_bit at OC2CON2.B15;
    sbit  FLTOUT_OC2CON2_bit at OC2CON2.B14;
    sbit  FLTTRIEN_OC2CON2_bit at OC2CON2.B13;
    sbit  OCINV_OC2CON2_bit at OC2CON2.B12;
    sbit  OC32_OC2CON2_bit at OC2CON2.B8;
    sbit  OCTRIG_OC2CON2_bit at OC2CON2.B7;
    sbit  TRIGSTAT_OC2CON2_bit at OC2CON2.B6;
    sbit  OCTRIS_OC2CON2_bit at OC2CON2.B5;
    sbit  SYNCSEL_4_OC2CON2_bit at OC2CON2.B4;
    sbit  SYNCSEL_3_OC2CON2_bit at OC2CON2.B3;
    sbit  SYNCSEL_2_OC2CON2_bit at OC2CON2.B2;
    sbit  SYNCSEL_1_OC2CON2_bit at OC2CON2.B1;
    sbit  SYNCSEL_0_OC2CON2_bit at OC2CON2.B0;

    // OC2RS bits
    const register unsigned short int OC2RS_15 = 15;
    sbit  OC2RS_15_bit at OC2RS.B15;
    const register unsigned short int OC2RS_14 = 14;
    sbit  OC2RS_14_bit at OC2RS.B14;
    const register unsigned short int OC2RS_13 = 13;
    sbit  OC2RS_13_bit at OC2RS.B13;
    const register unsigned short int OC2RS_12 = 12;
    sbit  OC2RS_12_bit at OC2RS.B12;
    const register unsigned short int OC2RS_11 = 11;
    sbit  OC2RS_11_bit at OC2RS.B11;
    const register unsigned short int OC2RS_10 = 10;
    sbit  OC2RS_10_bit at OC2RS.B10;
    const register unsigned short int OC2RS_9 = 9;
    sbit  OC2RS_9_bit at OC2RS.B9;
    const register unsigned short int OC2RS_8 = 8;
    sbit  OC2RS_8_bit at OC2RS.B8;
    const register unsigned short int OC2RS_7 = 7;
    sbit  OC2RS_7_bit at OC2RS.B7;
    const register unsigned short int OC2RS_6 = 6;
    sbit  OC2RS_6_bit at OC2RS.B6;
    const register unsigned short int OC2RS_5 = 5;
    sbit  OC2RS_5_bit at OC2RS.B5;
    const register unsigned short int OC2RS_4 = 4;
    sbit  OC2RS_4_bit at OC2RS.B4;
    const register unsigned short int OC2RS_3 = 3;
    sbit  OC2RS_3_bit at OC2RS.B3;
    const register unsigned short int OC2RS_2 = 2;
    sbit  OC2RS_2_bit at OC2RS.B2;
    const register unsigned short int OC2RS_1 = 1;
    sbit  OC2RS_1_bit at OC2RS.B1;
    const register unsigned short int OC2RS_0 = 0;
    sbit  OC2RS_0_bit at OC2RS.B0;

    // OC2R bits
    const register unsigned short int OC2R_15 = 15;
    sbit  OC2R_15_bit at OC2R.B15;
    const register unsigned short int OC2R_14 = 14;
    sbit  OC2R_14_bit at OC2R.B14;
    const register unsigned short int OC2R_13 = 13;
    sbit  OC2R_13_bit at OC2R.B13;
    const register unsigned short int OC2R_12 = 12;
    sbit  OC2R_12_bit at OC2R.B12;
    const register unsigned short int OC2R_11 = 11;
    sbit  OC2R_11_bit at OC2R.B11;
    const register unsigned short int OC2R_10 = 10;
    sbit  OC2R_10_bit at OC2R.B10;
    const register unsigned short int OC2R_9 = 9;
    sbit  OC2R_9_bit at OC2R.B9;
    const register unsigned short int OC2R_8 = 8;
    sbit  OC2R_8_bit at OC2R.B8;
    const register unsigned short int OC2R_7 = 7;
    sbit  OC2R_7_bit at OC2R.B7;
    const register unsigned short int OC2R_6 = 6;
    sbit  OC2R_6_bit at OC2R.B6;
    const register unsigned short int OC2R_5 = 5;
    sbit  OC2R_5_bit at OC2R.B5;
    const register unsigned short int OC2R_4 = 4;
    sbit  OC2R_4_bit at OC2R.B4;
    const register unsigned short int OC2R_3 = 3;
    sbit  OC2R_3_bit at OC2R.B3;
    const register unsigned short int OC2R_2 = 2;
    sbit  OC2R_2_bit at OC2R.B2;
    const register unsigned short int OC2R_1 = 1;
    sbit  OC2R_1_bit at OC2R.B1;
    const register unsigned short int OC2R_0 = 0;
    sbit  OC2R_0_bit at OC2R.B0;

    // OC2TMR bits
    const register unsigned short int OC2TMR_15 = 15;
    sbit  OC2TMR_15_bit at OC2TMR.B15;
    const register unsigned short int OC2TMR_14 = 14;
    sbit  OC2TMR_14_bit at OC2TMR.B14;
    const register unsigned short int OC2TMR_13 = 13;
    sbit  OC2TMR_13_bit at OC2TMR.B13;
    const register unsigned short int OC2TMR_12 = 12;
    sbit  OC2TMR_12_bit at OC2TMR.B12;
    const register unsigned short int OC2TMR_11 = 11;
    sbit  OC2TMR_11_bit at OC2TMR.B11;
    const register unsigned short int OC2TMR_10 = 10;
    sbit  OC2TMR_10_bit at OC2TMR.B10;
    const register unsigned short int OC2TMR_9 = 9;
    sbit  OC2TMR_9_bit at OC2TMR.B9;
    const register unsigned short int OC2TMR_8 = 8;
    sbit  OC2TMR_8_bit at OC2TMR.B8;
    const register unsigned short int OC2TMR_7 = 7;
    sbit  OC2TMR_7_bit at OC2TMR.B7;
    const register unsigned short int OC2TMR_6 = 6;
    sbit  OC2TMR_6_bit at OC2TMR.B6;
    const register unsigned short int OC2TMR_5 = 5;
    sbit  OC2TMR_5_bit at OC2TMR.B5;
    const register unsigned short int OC2TMR_4 = 4;
    sbit  OC2TMR_4_bit at OC2TMR.B4;
    const register unsigned short int OC2TMR_3 = 3;
    sbit  OC2TMR_3_bit at OC2TMR.B3;
    const register unsigned short int OC2TMR_2 = 2;
    sbit  OC2TMR_2_bit at OC2TMR.B2;
    const register unsigned short int OC2TMR_1 = 1;
    sbit  OC2TMR_1_bit at OC2TMR.B1;
    const register unsigned short int OC2TMR_0 = 0;
    sbit  OC2TMR_0_bit at OC2TMR.B0;

    // OC3CON1 bits
    sbit  OCSIDL_OC3CON1_bit at OC3CON1.B13;
    sbit  OCTSEL_2_OC3CON1_bit at OC3CON1.B12;
    sbit  OCTSEL_1_OC3CON1_bit at OC3CON1.B11;
    sbit  OCTSEL_0_OC3CON1_bit at OC3CON1.B10;
    sbit  ENFLTC_OC3CON1_bit at OC3CON1.B9;
    sbit  ENFLTB_OC3CON1_bit at OC3CON1.B8;
    sbit  ENFLTA_OC3CON1_bit at OC3CON1.B7;
    sbit  OCFLTC_OC3CON1_bit at OC3CON1.B6;
    sbit  OCFLTB_OC3CON1_bit at OC3CON1.B5;
    sbit  OCFLTA_OC3CON1_bit at OC3CON1.B4;
    sbit  TRIGMODE_OC3CON1_bit at OC3CON1.B3;
    sbit  OCM_2_OC3CON1_bit at OC3CON1.B2;
    sbit  OCM_1_OC3CON1_bit at OC3CON1.B1;
    sbit  OCM_0_OC3CON1_bit at OC3CON1.B0;

    // OC3CON2 bits
    sbit  FLTMD_OC3CON2_bit at OC3CON2.B15;
    sbit  FLTOUT_OC3CON2_bit at OC3CON2.B14;
    sbit  FLTTRIEN_OC3CON2_bit at OC3CON2.B13;
    sbit  OCINV_OC3CON2_bit at OC3CON2.B12;
    sbit  OC32_OC3CON2_bit at OC3CON2.B8;
    sbit  OCTRIG_OC3CON2_bit at OC3CON2.B7;
    sbit  TRIGSTAT_OC3CON2_bit at OC3CON2.B6;
    sbit  OCTRIS_OC3CON2_bit at OC3CON2.B5;
    sbit  SYNCSEL_4_OC3CON2_bit at OC3CON2.B4;
    sbit  SYNCSEL_3_OC3CON2_bit at OC3CON2.B3;
    sbit  SYNCSEL_2_OC3CON2_bit at OC3CON2.B2;
    sbit  SYNCSEL_1_OC3CON2_bit at OC3CON2.B1;
    sbit  SYNCSEL_0_OC3CON2_bit at OC3CON2.B0;

    // OC3RS bits
    const register unsigned short int OC3RS_15 = 15;
    sbit  OC3RS_15_bit at OC3RS.B15;
    const register unsigned short int OC3RS_14 = 14;
    sbit  OC3RS_14_bit at OC3RS.B14;
    const register unsigned short int OC3RS_13 = 13;
    sbit  OC3RS_13_bit at OC3RS.B13;
    const register unsigned short int OC3RS_12 = 12;
    sbit  OC3RS_12_bit at OC3RS.B12;
    const register unsigned short int OC3RS_11 = 11;
    sbit  OC3RS_11_bit at OC3RS.B11;
    const register unsigned short int OC3RS_10 = 10;
    sbit  OC3RS_10_bit at OC3RS.B10;
    const register unsigned short int OC3RS_9 = 9;
    sbit  OC3RS_9_bit at OC3RS.B9;
    const register unsigned short int OC3RS_8 = 8;
    sbit  OC3RS_8_bit at OC3RS.B8;
    const register unsigned short int OC3RS_7 = 7;
    sbit  OC3RS_7_bit at OC3RS.B7;
    const register unsigned short int OC3RS_6 = 6;
    sbit  OC3RS_6_bit at OC3RS.B6;
    const register unsigned short int OC3RS_5 = 5;
    sbit  OC3RS_5_bit at OC3RS.B5;
    const register unsigned short int OC3RS_4 = 4;
    sbit  OC3RS_4_bit at OC3RS.B4;
    const register unsigned short int OC3RS_3 = 3;
    sbit  OC3RS_3_bit at OC3RS.B3;
    const register unsigned short int OC3RS_2 = 2;
    sbit  OC3RS_2_bit at OC3RS.B2;
    const register unsigned short int OC3RS_1 = 1;
    sbit  OC3RS_1_bit at OC3RS.B1;
    const register unsigned short int OC3RS_0 = 0;
    sbit  OC3RS_0_bit at OC3RS.B0;

    // OC3R bits
    const register unsigned short int OC3R_15 = 15;
    sbit  OC3R_15_bit at OC3R.B15;
    const register unsigned short int OC3R_14 = 14;
    sbit  OC3R_14_bit at OC3R.B14;
    const register unsigned short int OC3R_13 = 13;
    sbit  OC3R_13_bit at OC3R.B13;
    const register unsigned short int OC3R_12 = 12;
    sbit  OC3R_12_bit at OC3R.B12;
    const register unsigned short int OC3R_11 = 11;
    sbit  OC3R_11_bit at OC3R.B11;
    const register unsigned short int OC3R_10 = 10;
    sbit  OC3R_10_bit at OC3R.B10;
    const register unsigned short int OC3R_9 = 9;
    sbit  OC3R_9_bit at OC3R.B9;
    const register unsigned short int OC3R_8 = 8;
    sbit  OC3R_8_bit at OC3R.B8;
    const register unsigned short int OC3R_7 = 7;
    sbit  OC3R_7_bit at OC3R.B7;
    const register unsigned short int OC3R_6 = 6;
    sbit  OC3R_6_bit at OC3R.B6;
    const register unsigned short int OC3R_5 = 5;
    sbit  OC3R_5_bit at OC3R.B5;
    const register unsigned short int OC3R_4 = 4;
    sbit  OC3R_4_bit at OC3R.B4;
    const register unsigned short int OC3R_3 = 3;
    sbit  OC3R_3_bit at OC3R.B3;
    const register unsigned short int OC3R_2 = 2;
    sbit  OC3R_2_bit at OC3R.B2;
    const register unsigned short int OC3R_1 = 1;
    sbit  OC3R_1_bit at OC3R.B1;
    const register unsigned short int OC3R_0 = 0;
    sbit  OC3R_0_bit at OC3R.B0;

    // OC3TMR bits
    const register unsigned short int OC3TMR_15 = 15;
    sbit  OC3TMR_15_bit at OC3TMR.B15;
    const register unsigned short int OC3TMR_14 = 14;
    sbit  OC3TMR_14_bit at OC3TMR.B14;
    const register unsigned short int OC3TMR_13 = 13;
    sbit  OC3TMR_13_bit at OC3TMR.B13;
    const register unsigned short int OC3TMR_12 = 12;
    sbit  OC3TMR_12_bit at OC3TMR.B12;
    const register unsigned short int OC3TMR_11 = 11;
    sbit  OC3TMR_11_bit at OC3TMR.B11;
    const register unsigned short int OC3TMR_10 = 10;
    sbit  OC3TMR_10_bit at OC3TMR.B10;
    const register unsigned short int OC3TMR_9 = 9;
    sbit  OC3TMR_9_bit at OC3TMR.B9;
    const register unsigned short int OC3TMR_8 = 8;
    sbit  OC3TMR_8_bit at OC3TMR.B8;
    const register unsigned short int OC3TMR_7 = 7;
    sbit  OC3TMR_7_bit at OC3TMR.B7;
    const register unsigned short int OC3TMR_6 = 6;
    sbit  OC3TMR_6_bit at OC3TMR.B6;
    const register unsigned short int OC3TMR_5 = 5;
    sbit  OC3TMR_5_bit at OC3TMR.B5;
    const register unsigned short int OC3TMR_4 = 4;
    sbit  OC3TMR_4_bit at OC3TMR.B4;
    const register unsigned short int OC3TMR_3 = 3;
    sbit  OC3TMR_3_bit at OC3TMR.B3;
    const register unsigned short int OC3TMR_2 = 2;
    sbit  OC3TMR_2_bit at OC3TMR.B2;
    const register unsigned short int OC3TMR_1 = 1;
    sbit  OC3TMR_1_bit at OC3TMR.B1;
    const register unsigned short int OC3TMR_0 = 0;
    sbit  OC3TMR_0_bit at OC3TMR.B0;

    // OC4CON1 bits
    sbit  OCSIDL_OC4CON1_bit at OC4CON1.B13;
    sbit  OCTSEL_2_OC4CON1_bit at OC4CON1.B12;
    sbit  OCTSEL_1_OC4CON1_bit at OC4CON1.B11;
    sbit  OCTSEL_0_OC4CON1_bit at OC4CON1.B10;
    sbit  ENFLTC_OC4CON1_bit at OC4CON1.B9;
    sbit  ENFLTB_OC4CON1_bit at OC4CON1.B8;
    sbit  ENFLTA_OC4CON1_bit at OC4CON1.B7;
    sbit  OCFLTC_OC4CON1_bit at OC4CON1.B6;
    sbit  OCFLTB_OC4CON1_bit at OC4CON1.B5;
    sbit  OCFLTA_OC4CON1_bit at OC4CON1.B4;
    sbit  TRIGMODE_OC4CON1_bit at OC4CON1.B3;
    sbit  OCM_2_OC4CON1_bit at OC4CON1.B2;
    sbit  OCM_1_OC4CON1_bit at OC4CON1.B1;
    sbit  OCM_0_OC4CON1_bit at OC4CON1.B0;

    // OC4CON2 bits
    sbit  FLTMD_OC4CON2_bit at OC4CON2.B15;
    sbit  FLTOUT_OC4CON2_bit at OC4CON2.B14;
    sbit  FLTTRIEN_OC4CON2_bit at OC4CON2.B13;
    sbit  OCINV_OC4CON2_bit at OC4CON2.B12;
    sbit  OC32_OC4CON2_bit at OC4CON2.B8;
    sbit  OCTRIG_OC4CON2_bit at OC4CON2.B7;
    sbit  TRIGSTAT_OC4CON2_bit at OC4CON2.B6;
    sbit  OCTRIS_OC4CON2_bit at OC4CON2.B5;
    sbit  SYNCSEL_4_OC4CON2_bit at OC4CON2.B4;
    sbit  SYNCSEL_3_OC4CON2_bit at OC4CON2.B3;
    sbit  SYNCSEL_2_OC4CON2_bit at OC4CON2.B2;
    sbit  SYNCSEL_1_OC4CON2_bit at OC4CON2.B1;
    sbit  SYNCSEL_0_OC4CON2_bit at OC4CON2.B0;

    // OC4RS bits
    const register unsigned short int OC4RS_15 = 15;
    sbit  OC4RS_15_bit at OC4RS.B15;
    const register unsigned short int OC4RS_14 = 14;
    sbit  OC4RS_14_bit at OC4RS.B14;
    const register unsigned short int OC4RS_13 = 13;
    sbit  OC4RS_13_bit at OC4RS.B13;
    const register unsigned short int OC4RS_12 = 12;
    sbit  OC4RS_12_bit at OC4RS.B12;
    const register unsigned short int OC4RS_11 = 11;
    sbit  OC4RS_11_bit at OC4RS.B11;
    const register unsigned short int OC4RS_10 = 10;
    sbit  OC4RS_10_bit at OC4RS.B10;
    const register unsigned short int OC4RS_9 = 9;
    sbit  OC4RS_9_bit at OC4RS.B9;
    const register unsigned short int OC4RS_8 = 8;
    sbit  OC4RS_8_bit at OC4RS.B8;
    const register unsigned short int OC4RS_7 = 7;
    sbit  OC4RS_7_bit at OC4RS.B7;
    const register unsigned short int OC4RS_6 = 6;
    sbit  OC4RS_6_bit at OC4RS.B6;
    const register unsigned short int OC4RS_5 = 5;
    sbit  OC4RS_5_bit at OC4RS.B5;
    const register unsigned short int OC4RS_4 = 4;
    sbit  OC4RS_4_bit at OC4RS.B4;
    const register unsigned short int OC4RS_3 = 3;
    sbit  OC4RS_3_bit at OC4RS.B3;
    const register unsigned short int OC4RS_2 = 2;
    sbit  OC4RS_2_bit at OC4RS.B2;
    const register unsigned short int OC4RS_1 = 1;
    sbit  OC4RS_1_bit at OC4RS.B1;
    const register unsigned short int OC4RS_0 = 0;
    sbit  OC4RS_0_bit at OC4RS.B0;

    // OC4R bits
    const register unsigned short int OC4R_15 = 15;
    sbit  OC4R_15_bit at OC4R.B15;
    const register unsigned short int OC4R_14 = 14;
    sbit  OC4R_14_bit at OC4R.B14;
    const register unsigned short int OC4R_13 = 13;
    sbit  OC4R_13_bit at OC4R.B13;
    const register unsigned short int OC4R_12 = 12;
    sbit  OC4R_12_bit at OC4R.B12;
    const register unsigned short int OC4R_11 = 11;
    sbit  OC4R_11_bit at OC4R.B11;
    const register unsigned short int OC4R_10 = 10;
    sbit  OC4R_10_bit at OC4R.B10;
    const register unsigned short int OC4R_9 = 9;
    sbit  OC4R_9_bit at OC4R.B9;
    const register unsigned short int OC4R_8 = 8;
    sbit  OC4R_8_bit at OC4R.B8;
    const register unsigned short int OC4R_7 = 7;
    sbit  OC4R_7_bit at OC4R.B7;
    const register unsigned short int OC4R_6 = 6;
    sbit  OC4R_6_bit at OC4R.B6;
    const register unsigned short int OC4R_5 = 5;
    sbit  OC4R_5_bit at OC4R.B5;
    const register unsigned short int OC4R_4 = 4;
    sbit  OC4R_4_bit at OC4R.B4;
    const register unsigned short int OC4R_3 = 3;
    sbit  OC4R_3_bit at OC4R.B3;
    const register unsigned short int OC4R_2 = 2;
    sbit  OC4R_2_bit at OC4R.B2;
    const register unsigned short int OC4R_1 = 1;
    sbit  OC4R_1_bit at OC4R.B1;
    const register unsigned short int OC4R_0 = 0;
    sbit  OC4R_0_bit at OC4R.B0;

    // OC4TMR bits
    const register unsigned short int OC4TMR_15 = 15;
    sbit  OC4TMR_15_bit at OC4TMR.B15;
    const register unsigned short int OC4TMR_14 = 14;
    sbit  OC4TMR_14_bit at OC4TMR.B14;
    const register unsigned short int OC4TMR_13 = 13;
    sbit  OC4TMR_13_bit at OC4TMR.B13;
    const register unsigned short int OC4TMR_12 = 12;
    sbit  OC4TMR_12_bit at OC4TMR.B12;
    const register unsigned short int OC4TMR_11 = 11;
    sbit  OC4TMR_11_bit at OC4TMR.B11;
    const register unsigned short int OC4TMR_10 = 10;
    sbit  OC4TMR_10_bit at OC4TMR.B10;
    const register unsigned short int OC4TMR_9 = 9;
    sbit  OC4TMR_9_bit at OC4TMR.B9;
    const register unsigned short int OC4TMR_8 = 8;
    sbit  OC4TMR_8_bit at OC4TMR.B8;
    const register unsigned short int OC4TMR_7 = 7;
    sbit  OC4TMR_7_bit at OC4TMR.B7;
    const register unsigned short int OC4TMR_6 = 6;
    sbit  OC4TMR_6_bit at OC4TMR.B6;
    const register unsigned short int OC4TMR_5 = 5;
    sbit  OC4TMR_5_bit at OC4TMR.B5;
    const register unsigned short int OC4TMR_4 = 4;
    sbit  OC4TMR_4_bit at OC4TMR.B4;
    const register unsigned short int OC4TMR_3 = 3;
    sbit  OC4TMR_3_bit at OC4TMR.B3;
    const register unsigned short int OC4TMR_2 = 2;
    sbit  OC4TMR_2_bit at OC4TMR.B2;
    const register unsigned short int OC4TMR_1 = 1;
    sbit  OC4TMR_1_bit at OC4TMR.B1;
    const register unsigned short int OC4TMR_0 = 0;
    sbit  OC4TMR_0_bit at OC4TMR.B0;

    // OC5CON1 bits
    sbit  OCSIDL_OC5CON1_bit at OC5CON1.B13;
    sbit  OCTSEL_2_OC5CON1_bit at OC5CON1.B12;
    sbit  OCTSEL_1_OC5CON1_bit at OC5CON1.B11;
    sbit  OCTSEL_0_OC5CON1_bit at OC5CON1.B10;
    sbit  ENFLTC_OC5CON1_bit at OC5CON1.B9;
    sbit  ENFLTB_OC5CON1_bit at OC5CON1.B8;
    sbit  ENFLTA_OC5CON1_bit at OC5CON1.B7;
    sbit  OCFLTC_OC5CON1_bit at OC5CON1.B6;
    sbit  OCFLTB_OC5CON1_bit at OC5CON1.B5;
    sbit  OCFLTA_OC5CON1_bit at OC5CON1.B4;
    sbit  TRIGMODE_OC5CON1_bit at OC5CON1.B3;
    sbit  OCM_2_OC5CON1_bit at OC5CON1.B2;
    sbit  OCM_1_OC5CON1_bit at OC5CON1.B1;
    sbit  OCM_0_OC5CON1_bit at OC5CON1.B0;

    // OC5CON2 bits
    sbit  FLTMD_OC5CON2_bit at OC5CON2.B15;
    sbit  FLTOUT_OC5CON2_bit at OC5CON2.B14;
    sbit  FLTTRIEN_OC5CON2_bit at OC5CON2.B13;
    sbit  OCINV_OC5CON2_bit at OC5CON2.B12;
    sbit  OC32_OC5CON2_bit at OC5CON2.B8;
    sbit  OCTRIG_OC5CON2_bit at OC5CON2.B7;
    sbit  TRIGSTAT_OC5CON2_bit at OC5CON2.B6;
    sbit  OCTRIS_OC5CON2_bit at OC5CON2.B5;
    sbit  SYNCSEL_4_OC5CON2_bit at OC5CON2.B4;
    sbit  SYNCSEL_3_OC5CON2_bit at OC5CON2.B3;
    sbit  SYNCSEL_2_OC5CON2_bit at OC5CON2.B2;
    sbit  SYNCSEL_1_OC5CON2_bit at OC5CON2.B1;
    sbit  SYNCSEL_0_OC5CON2_bit at OC5CON2.B0;

    // OC5RS bits
    const register unsigned short int OC5RS_15 = 15;
    sbit  OC5RS_15_bit at OC5RS.B15;
    const register unsigned short int OC5RS_14 = 14;
    sbit  OC5RS_14_bit at OC5RS.B14;
    const register unsigned short int OC5RS_13 = 13;
    sbit  OC5RS_13_bit at OC5RS.B13;
    const register unsigned short int OC5RS_12 = 12;
    sbit  OC5RS_12_bit at OC5RS.B12;
    const register unsigned short int OC5RS_11 = 11;
    sbit  OC5RS_11_bit at OC5RS.B11;
    const register unsigned short int OC5RS_10 = 10;
    sbit  OC5RS_10_bit at OC5RS.B10;
    const register unsigned short int OC5RS_9 = 9;
    sbit  OC5RS_9_bit at OC5RS.B9;
    const register unsigned short int OC5RS_8 = 8;
    sbit  OC5RS_8_bit at OC5RS.B8;
    const register unsigned short int OC5RS_7 = 7;
    sbit  OC5RS_7_bit at OC5RS.B7;
    const register unsigned short int OC5RS_6 = 6;
    sbit  OC5RS_6_bit at OC5RS.B6;
    const register unsigned short int OC5RS_5 = 5;
    sbit  OC5RS_5_bit at OC5RS.B5;
    const register unsigned short int OC5RS_4 = 4;
    sbit  OC5RS_4_bit at OC5RS.B4;
    const register unsigned short int OC5RS_3 = 3;
    sbit  OC5RS_3_bit at OC5RS.B3;
    const register unsigned short int OC5RS_2 = 2;
    sbit  OC5RS_2_bit at OC5RS.B2;
    const register unsigned short int OC5RS_1 = 1;
    sbit  OC5RS_1_bit at OC5RS.B1;
    const register unsigned short int OC5RS_0 = 0;
    sbit  OC5RS_0_bit at OC5RS.B0;

    // OC5R bits
    const register unsigned short int OC5R_15 = 15;
    sbit  OC5R_15_bit at OC5R.B15;
    const register unsigned short int OC5R_14 = 14;
    sbit  OC5R_14_bit at OC5R.B14;
    const register unsigned short int OC5R_13 = 13;
    sbit  OC5R_13_bit at OC5R.B13;
    const register unsigned short int OC5R_12 = 12;
    sbit  OC5R_12_bit at OC5R.B12;
    const register unsigned short int OC5R_11 = 11;
    sbit  OC5R_11_bit at OC5R.B11;
    const register unsigned short int OC5R_10 = 10;
    sbit  OC5R_10_bit at OC5R.B10;
    const register unsigned short int OC5R_9 = 9;
    sbit  OC5R_9_bit at OC5R.B9;
    const register unsigned short int OC5R_8 = 8;
    sbit  OC5R_8_bit at OC5R.B8;
    const register unsigned short int OC5R_7 = 7;
    sbit  OC5R_7_bit at OC5R.B7;
    const register unsigned short int OC5R_6 = 6;
    sbit  OC5R_6_bit at OC5R.B6;
    const register unsigned short int OC5R_5 = 5;
    sbit  OC5R_5_bit at OC5R.B5;
    const register unsigned short int OC5R_4 = 4;
    sbit  OC5R_4_bit at OC5R.B4;
    const register unsigned short int OC5R_3 = 3;
    sbit  OC5R_3_bit at OC5R.B3;
    const register unsigned short int OC5R_2 = 2;
    sbit  OC5R_2_bit at OC5R.B2;
    const register unsigned short int OC5R_1 = 1;
    sbit  OC5R_1_bit at OC5R.B1;
    const register unsigned short int OC5R_0 = 0;
    sbit  OC5R_0_bit at OC5R.B0;

    // OC5TMR bits
    const register unsigned short int OC5TMR_15 = 15;
    sbit  OC5TMR_15_bit at OC5TMR.B15;
    const register unsigned short int OC5TMR_14 = 14;
    sbit  OC5TMR_14_bit at OC5TMR.B14;
    const register unsigned short int OC5TMR_13 = 13;
    sbit  OC5TMR_13_bit at OC5TMR.B13;
    const register unsigned short int OC5TMR_12 = 12;
    sbit  OC5TMR_12_bit at OC5TMR.B12;
    const register unsigned short int OC5TMR_11 = 11;
    sbit  OC5TMR_11_bit at OC5TMR.B11;
    const register unsigned short int OC5TMR_10 = 10;
    sbit  OC5TMR_10_bit at OC5TMR.B10;
    const register unsigned short int OC5TMR_9 = 9;
    sbit  OC5TMR_9_bit at OC5TMR.B9;
    const register unsigned short int OC5TMR_8 = 8;
    sbit  OC5TMR_8_bit at OC5TMR.B8;
    const register unsigned short int OC5TMR_7 = 7;
    sbit  OC5TMR_7_bit at OC5TMR.B7;
    const register unsigned short int OC5TMR_6 = 6;
    sbit  OC5TMR_6_bit at OC5TMR.B6;
    const register unsigned short int OC5TMR_5 = 5;
    sbit  OC5TMR_5_bit at OC5TMR.B5;
    const register unsigned short int OC5TMR_4 = 4;
    sbit  OC5TMR_4_bit at OC5TMR.B4;
    const register unsigned short int OC5TMR_3 = 3;
    sbit  OC5TMR_3_bit at OC5TMR.B3;
    const register unsigned short int OC5TMR_2 = 2;
    sbit  OC5TMR_2_bit at OC5TMR.B2;
    const register unsigned short int OC5TMR_1 = 1;
    sbit  OC5TMR_1_bit at OC5TMR.B1;
    const register unsigned short int OC5TMR_0 = 0;
    sbit  OC5TMR_0_bit at OC5TMR.B0;

    // OC6CON1 bits
    sbit  OCSIDL_OC6CON1_bit at OC6CON1.B13;
    sbit  OCTSEL_2_OC6CON1_bit at OC6CON1.B12;
    sbit  OCTSEL_1_OC6CON1_bit at OC6CON1.B11;
    sbit  OCTSEL_0_OC6CON1_bit at OC6CON1.B10;
    sbit  ENFLTC_OC6CON1_bit at OC6CON1.B9;
    sbit  ENFLTB_OC6CON1_bit at OC6CON1.B8;
    sbit  ENFLTA_OC6CON1_bit at OC6CON1.B7;
    sbit  OCFLTC_OC6CON1_bit at OC6CON1.B6;
    sbit  OCFLTB_OC6CON1_bit at OC6CON1.B5;
    sbit  OCFLTA_OC6CON1_bit at OC6CON1.B4;
    sbit  TRIGMODE_OC6CON1_bit at OC6CON1.B3;
    sbit  OCM_2_OC6CON1_bit at OC6CON1.B2;
    sbit  OCM_1_OC6CON1_bit at OC6CON1.B1;
    sbit  OCM_0_OC6CON1_bit at OC6CON1.B0;

    // OC6CON2 bits
    sbit  FLTMD_OC6CON2_bit at OC6CON2.B15;
    sbit  FLTOUT_OC6CON2_bit at OC6CON2.B14;
    sbit  FLTTRIEN_OC6CON2_bit at OC6CON2.B13;
    sbit  OCINV_OC6CON2_bit at OC6CON2.B12;
    sbit  OC32_OC6CON2_bit at OC6CON2.B8;
    sbit  OCTRIG_OC6CON2_bit at OC6CON2.B7;
    sbit  TRIGSTAT_OC6CON2_bit at OC6CON2.B6;
    sbit  OCTRIS_OC6CON2_bit at OC6CON2.B5;
    sbit  SYNCSEL_4_OC6CON2_bit at OC6CON2.B4;
    sbit  SYNCSEL_3_OC6CON2_bit at OC6CON2.B3;
    sbit  SYNCSEL_2_OC6CON2_bit at OC6CON2.B2;
    sbit  SYNCSEL_1_OC6CON2_bit at OC6CON2.B1;
    sbit  SYNCSEL_0_OC6CON2_bit at OC6CON2.B0;

    // OC6RS bits
    const register unsigned short int OC6RS_15 = 15;
    sbit  OC6RS_15_bit at OC6RS.B15;
    const register unsigned short int OC6RS_14 = 14;
    sbit  OC6RS_14_bit at OC6RS.B14;
    const register unsigned short int OC6RS_13 = 13;
    sbit  OC6RS_13_bit at OC6RS.B13;
    const register unsigned short int OC6RS_12 = 12;
    sbit  OC6RS_12_bit at OC6RS.B12;
    const register unsigned short int OC6RS_11 = 11;
    sbit  OC6RS_11_bit at OC6RS.B11;
    const register unsigned short int OC6RS_10 = 10;
    sbit  OC6RS_10_bit at OC6RS.B10;
    const register unsigned short int OC6RS_9 = 9;
    sbit  OC6RS_9_bit at OC6RS.B9;
    const register unsigned short int OC6RS_8 = 8;
    sbit  OC6RS_8_bit at OC6RS.B8;
    const register unsigned short int OC6RS_7 = 7;
    sbit  OC6RS_7_bit at OC6RS.B7;
    const register unsigned short int OC6RS_6 = 6;
    sbit  OC6RS_6_bit at OC6RS.B6;
    const register unsigned short int OC6RS_5 = 5;
    sbit  OC6RS_5_bit at OC6RS.B5;
    const register unsigned short int OC6RS_4 = 4;
    sbit  OC6RS_4_bit at OC6RS.B4;
    const register unsigned short int OC6RS_3 = 3;
    sbit  OC6RS_3_bit at OC6RS.B3;
    const register unsigned short int OC6RS_2 = 2;
    sbit  OC6RS_2_bit at OC6RS.B2;
    const register unsigned short int OC6RS_1 = 1;
    sbit  OC6RS_1_bit at OC6RS.B1;
    const register unsigned short int OC6RS_0 = 0;
    sbit  OC6RS_0_bit at OC6RS.B0;

    // OC6R bits
    const register unsigned short int OC6R_15 = 15;
    sbit  OC6R_15_bit at OC6R.B15;
    const register unsigned short int OC6R_14 = 14;
    sbit  OC6R_14_bit at OC6R.B14;
    const register unsigned short int OC6R_13 = 13;
    sbit  OC6R_13_bit at OC6R.B13;
    const register unsigned short int OC6R_12 = 12;
    sbit  OC6R_12_bit at OC6R.B12;
    const register unsigned short int OC6R_11 = 11;
    sbit  OC6R_11_bit at OC6R.B11;
    const register unsigned short int OC6R_10 = 10;
    sbit  OC6R_10_bit at OC6R.B10;
    const register unsigned short int OC6R_9 = 9;
    sbit  OC6R_9_bit at OC6R.B9;
    const register unsigned short int OC6R_8 = 8;
    sbit  OC6R_8_bit at OC6R.B8;
    const register unsigned short int OC6R_7 = 7;
    sbit  OC6R_7_bit at OC6R.B7;
    const register unsigned short int OC6R_6 = 6;
    sbit  OC6R_6_bit at OC6R.B6;
    const register unsigned short int OC6R_5 = 5;
    sbit  OC6R_5_bit at OC6R.B5;
    const register unsigned short int OC6R_4 = 4;
    sbit  OC6R_4_bit at OC6R.B4;
    const register unsigned short int OC6R_3 = 3;
    sbit  OC6R_3_bit at OC6R.B3;
    const register unsigned short int OC6R_2 = 2;
    sbit  OC6R_2_bit at OC6R.B2;
    const register unsigned short int OC6R_1 = 1;
    sbit  OC6R_1_bit at OC6R.B1;
    const register unsigned short int OC6R_0 = 0;
    sbit  OC6R_0_bit at OC6R.B0;

    // OC6TMR bits
    const register unsigned short int OC6TMR_15 = 15;
    sbit  OC6TMR_15_bit at OC6TMR.B15;
    const register unsigned short int OC6TMR_14 = 14;
    sbit  OC6TMR_14_bit at OC6TMR.B14;
    const register unsigned short int OC6TMR_13 = 13;
    sbit  OC6TMR_13_bit at OC6TMR.B13;
    const register unsigned short int OC6TMR_12 = 12;
    sbit  OC6TMR_12_bit at OC6TMR.B12;
    const register unsigned short int OC6TMR_11 = 11;
    sbit  OC6TMR_11_bit at OC6TMR.B11;
    const register unsigned short int OC6TMR_10 = 10;
    sbit  OC6TMR_10_bit at OC6TMR.B10;
    const register unsigned short int OC6TMR_9 = 9;
    sbit  OC6TMR_9_bit at OC6TMR.B9;
    const register unsigned short int OC6TMR_8 = 8;
    sbit  OC6TMR_8_bit at OC6TMR.B8;
    const register unsigned short int OC6TMR_7 = 7;
    sbit  OC6TMR_7_bit at OC6TMR.B7;
    const register unsigned short int OC6TMR_6 = 6;
    sbit  OC6TMR_6_bit at OC6TMR.B6;
    const register unsigned short int OC6TMR_5 = 5;
    sbit  OC6TMR_5_bit at OC6TMR.B5;
    const register unsigned short int OC6TMR_4 = 4;
    sbit  OC6TMR_4_bit at OC6TMR.B4;
    const register unsigned short int OC6TMR_3 = 3;
    sbit  OC6TMR_3_bit at OC6TMR.B3;
    const register unsigned short int OC6TMR_2 = 2;
    sbit  OC6TMR_2_bit at OC6TMR.B2;
    const register unsigned short int OC6TMR_1 = 1;
    sbit  OC6TMR_1_bit at OC6TMR.B1;
    const register unsigned short int OC6TMR_0 = 0;
    sbit  OC6TMR_0_bit at OC6TMR.B0;

    // OC7CON1 bits
    sbit  OCSIDL_OC7CON1_bit at OC7CON1.B13;
    sbit  OCTSEL_2_OC7CON1_bit at OC7CON1.B12;
    sbit  OCTSEL_1_OC7CON1_bit at OC7CON1.B11;
    sbit  OCTSEL_0_OC7CON1_bit at OC7CON1.B10;
    sbit  ENFLTC_OC7CON1_bit at OC7CON1.B9;
    sbit  ENFLTB_OC7CON1_bit at OC7CON1.B8;
    sbit  ENFLTA_OC7CON1_bit at OC7CON1.B7;
    sbit  OCFLTC_OC7CON1_bit at OC7CON1.B6;
    sbit  OCFLTB_OC7CON1_bit at OC7CON1.B5;
    sbit  OCFLTA_OC7CON1_bit at OC7CON1.B4;
    sbit  TRIGMODE_OC7CON1_bit at OC7CON1.B3;
    sbit  OCM_2_OC7CON1_bit at OC7CON1.B2;
    sbit  OCM_1_OC7CON1_bit at OC7CON1.B1;
    sbit  OCM_0_OC7CON1_bit at OC7CON1.B0;

    // OC7CON2 bits
    sbit  FLTMD_OC7CON2_bit at OC7CON2.B15;
    sbit  FLTOUT_OC7CON2_bit at OC7CON2.B14;
    sbit  FLTTRIEN_OC7CON2_bit at OC7CON2.B13;
    sbit  OCINV_OC7CON2_bit at OC7CON2.B12;
    sbit  OC32_OC7CON2_bit at OC7CON2.B8;
    sbit  OCTRIG_OC7CON2_bit at OC7CON2.B7;
    sbit  TRIGSTAT_OC7CON2_bit at OC7CON2.B6;
    sbit  OCTRIS_OC7CON2_bit at OC7CON2.B5;
    sbit  SYNCSEL_4_OC7CON2_bit at OC7CON2.B4;
    sbit  SYNCSEL_3_OC7CON2_bit at OC7CON2.B3;
    sbit  SYNCSEL_2_OC7CON2_bit at OC7CON2.B2;
    sbit  SYNCSEL_1_OC7CON2_bit at OC7CON2.B1;
    sbit  SYNCSEL_0_OC7CON2_bit at OC7CON2.B0;

    // OC7RS bits
    const register unsigned short int OC7RS_15 = 15;
    sbit  OC7RS_15_bit at OC7RS.B15;
    const register unsigned short int OC7RS_14 = 14;
    sbit  OC7RS_14_bit at OC7RS.B14;
    const register unsigned short int OC7RS_13 = 13;
    sbit  OC7RS_13_bit at OC7RS.B13;
    const register unsigned short int OC7RS_12 = 12;
    sbit  OC7RS_12_bit at OC7RS.B12;
    const register unsigned short int OC7RS_11 = 11;
    sbit  OC7RS_11_bit at OC7RS.B11;
    const register unsigned short int OC7RS_10 = 10;
    sbit  OC7RS_10_bit at OC7RS.B10;
    const register unsigned short int OC7RS_9 = 9;
    sbit  OC7RS_9_bit at OC7RS.B9;
    const register unsigned short int OC7RS_8 = 8;
    sbit  OC7RS_8_bit at OC7RS.B8;
    const register unsigned short int OC7RS_7 = 7;
    sbit  OC7RS_7_bit at OC7RS.B7;
    const register unsigned short int OC7RS_6 = 6;
    sbit  OC7RS_6_bit at OC7RS.B6;
    const register unsigned short int OC7RS_5 = 5;
    sbit  OC7RS_5_bit at OC7RS.B5;
    const register unsigned short int OC7RS_4 = 4;
    sbit  OC7RS_4_bit at OC7RS.B4;
    const register unsigned short int OC7RS_3 = 3;
    sbit  OC7RS_3_bit at OC7RS.B3;
    const register unsigned short int OC7RS_2 = 2;
    sbit  OC7RS_2_bit at OC7RS.B2;
    const register unsigned short int OC7RS_1 = 1;
    sbit  OC7RS_1_bit at OC7RS.B1;
    const register unsigned short int OC7RS_0 = 0;
    sbit  OC7RS_0_bit at OC7RS.B0;

    // OC7R bits
    const register unsigned short int OC7R_15 = 15;
    sbit  OC7R_15_bit at OC7R.B15;
    const register unsigned short int OC7R_14 = 14;
    sbit  OC7R_14_bit at OC7R.B14;
    const register unsigned short int OC7R_13 = 13;
    sbit  OC7R_13_bit at OC7R.B13;
    const register unsigned short int OC7R_12 = 12;
    sbit  OC7R_12_bit at OC7R.B12;
    const register unsigned short int OC7R_11 = 11;
    sbit  OC7R_11_bit at OC7R.B11;
    const register unsigned short int OC7R_10 = 10;
    sbit  OC7R_10_bit at OC7R.B10;
    const register unsigned short int OC7R_9 = 9;
    sbit  OC7R_9_bit at OC7R.B9;
    const register unsigned short int OC7R_8 = 8;
    sbit  OC7R_8_bit at OC7R.B8;
    const register unsigned short int OC7R_7 = 7;
    sbit  OC7R_7_bit at OC7R.B7;
    const register unsigned short int OC7R_6 = 6;
    sbit  OC7R_6_bit at OC7R.B6;
    const register unsigned short int OC7R_5 = 5;
    sbit  OC7R_5_bit at OC7R.B5;
    const register unsigned short int OC7R_4 = 4;
    sbit  OC7R_4_bit at OC7R.B4;
    const register unsigned short int OC7R_3 = 3;
    sbit  OC7R_3_bit at OC7R.B3;
    const register unsigned short int OC7R_2 = 2;
    sbit  OC7R_2_bit at OC7R.B2;
    const register unsigned short int OC7R_1 = 1;
    sbit  OC7R_1_bit at OC7R.B1;
    const register unsigned short int OC7R_0 = 0;
    sbit  OC7R_0_bit at OC7R.B0;

    // OC7TMR bits
    const register unsigned short int OC7TMR_15 = 15;
    sbit  OC7TMR_15_bit at OC7TMR.B15;
    const register unsigned short int OC7TMR_14 = 14;
    sbit  OC7TMR_14_bit at OC7TMR.B14;
    const register unsigned short int OC7TMR_13 = 13;
    sbit  OC7TMR_13_bit at OC7TMR.B13;
    const register unsigned short int OC7TMR_12 = 12;
    sbit  OC7TMR_12_bit at OC7TMR.B12;
    const register unsigned short int OC7TMR_11 = 11;
    sbit  OC7TMR_11_bit at OC7TMR.B11;
    const register unsigned short int OC7TMR_10 = 10;
    sbit  OC7TMR_10_bit at OC7TMR.B10;
    const register unsigned short int OC7TMR_9 = 9;
    sbit  OC7TMR_9_bit at OC7TMR.B9;
    const register unsigned short int OC7TMR_8 = 8;
    sbit  OC7TMR_8_bit at OC7TMR.B8;
    const register unsigned short int OC7TMR_7 = 7;
    sbit  OC7TMR_7_bit at OC7TMR.B7;
    const register unsigned short int OC7TMR_6 = 6;
    sbit  OC7TMR_6_bit at OC7TMR.B6;
    const register unsigned short int OC7TMR_5 = 5;
    sbit  OC7TMR_5_bit at OC7TMR.B5;
    const register unsigned short int OC7TMR_4 = 4;
    sbit  OC7TMR_4_bit at OC7TMR.B4;
    const register unsigned short int OC7TMR_3 = 3;
    sbit  OC7TMR_3_bit at OC7TMR.B3;
    const register unsigned short int OC7TMR_2 = 2;
    sbit  OC7TMR_2_bit at OC7TMR.B2;
    const register unsigned short int OC7TMR_1 = 1;
    sbit  OC7TMR_1_bit at OC7TMR.B1;
    const register unsigned short int OC7TMR_0 = 0;
    sbit  OC7TMR_0_bit at OC7TMR.B0;

    // OC8CON1 bits
    sbit  OCSIDL_OC8CON1_bit at OC8CON1.B13;
    sbit  OCTSEL_2_OC8CON1_bit at OC8CON1.B12;
    sbit  OCTSEL_1_OC8CON1_bit at OC8CON1.B11;
    sbit  OCTSEL_0_OC8CON1_bit at OC8CON1.B10;
    sbit  ENFLTC_OC8CON1_bit at OC8CON1.B9;
    sbit  ENFLTB_OC8CON1_bit at OC8CON1.B8;
    sbit  ENFLTA_OC8CON1_bit at OC8CON1.B7;
    sbit  OCFLTC_OC8CON1_bit at OC8CON1.B6;
    sbit  OCFLTB_OC8CON1_bit at OC8CON1.B5;
    sbit  OCFLTA_OC8CON1_bit at OC8CON1.B4;
    sbit  TRIGMODE_OC8CON1_bit at OC8CON1.B3;
    sbit  OCM_2_OC8CON1_bit at OC8CON1.B2;
    sbit  OCM_1_OC8CON1_bit at OC8CON1.B1;
    sbit  OCM_0_OC8CON1_bit at OC8CON1.B0;

    // OC8CON2 bits
    sbit  FLTMD_OC8CON2_bit at OC8CON2.B15;
    sbit  FLTOUT_OC8CON2_bit at OC8CON2.B14;
    sbit  FLTTRIEN_OC8CON2_bit at OC8CON2.B13;
    sbit  OCINV_OC8CON2_bit at OC8CON2.B12;
    sbit  OC32_OC8CON2_bit at OC8CON2.B8;
    sbit  OCTRIG_OC8CON2_bit at OC8CON2.B7;
    sbit  TRIGSTAT_OC8CON2_bit at OC8CON2.B6;
    sbit  OCTRIS_OC8CON2_bit at OC8CON2.B5;
    sbit  SYNCSEL_4_OC8CON2_bit at OC8CON2.B4;
    sbit  SYNCSEL_3_OC8CON2_bit at OC8CON2.B3;
    sbit  SYNCSEL_2_OC8CON2_bit at OC8CON2.B2;
    sbit  SYNCSEL_1_OC8CON2_bit at OC8CON2.B1;
    sbit  SYNCSEL_0_OC8CON2_bit at OC8CON2.B0;

    // OC8RS bits
    const register unsigned short int OC8RS_15 = 15;
    sbit  OC8RS_15_bit at OC8RS.B15;
    const register unsigned short int OC8RS_14 = 14;
    sbit  OC8RS_14_bit at OC8RS.B14;
    const register unsigned short int OC8RS_13 = 13;
    sbit  OC8RS_13_bit at OC8RS.B13;
    const register unsigned short int OC8RS_12 = 12;
    sbit  OC8RS_12_bit at OC8RS.B12;
    const register unsigned short int OC8RS_11 = 11;
    sbit  OC8RS_11_bit at OC8RS.B11;
    const register unsigned short int OC8RS_10 = 10;
    sbit  OC8RS_10_bit at OC8RS.B10;
    const register unsigned short int OC8RS_9 = 9;
    sbit  OC8RS_9_bit at OC8RS.B9;
    const register unsigned short int OC8RS_8 = 8;
    sbit  OC8RS_8_bit at OC8RS.B8;
    const register unsigned short int OC8RS_7 = 7;
    sbit  OC8RS_7_bit at OC8RS.B7;
    const register unsigned short int OC8RS_6 = 6;
    sbit  OC8RS_6_bit at OC8RS.B6;
    const register unsigned short int OC8RS_5 = 5;
    sbit  OC8RS_5_bit at OC8RS.B5;
    const register unsigned short int OC8RS_4 = 4;
    sbit  OC8RS_4_bit at OC8RS.B4;
    const register unsigned short int OC8RS_3 = 3;
    sbit  OC8RS_3_bit at OC8RS.B3;
    const register unsigned short int OC8RS_2 = 2;
    sbit  OC8RS_2_bit at OC8RS.B2;
    const register unsigned short int OC8RS_1 = 1;
    sbit  OC8RS_1_bit at OC8RS.B1;
    const register unsigned short int OC8RS_0 = 0;
    sbit  OC8RS_0_bit at OC8RS.B0;

    // OC8R bits
    const register unsigned short int OC8R_15 = 15;
    sbit  OC8R_15_bit at OC8R.B15;
    const register unsigned short int OC8R_14 = 14;
    sbit  OC8R_14_bit at OC8R.B14;
    const register unsigned short int OC8R_13 = 13;
    sbit  OC8R_13_bit at OC8R.B13;
    const register unsigned short int OC8R_12 = 12;
    sbit  OC8R_12_bit at OC8R.B12;
    const register unsigned short int OC8R_11 = 11;
    sbit  OC8R_11_bit at OC8R.B11;
    const register unsigned short int OC8R_10 = 10;
    sbit  OC8R_10_bit at OC8R.B10;
    const register unsigned short int OC8R_9 = 9;
    sbit  OC8R_9_bit at OC8R.B9;
    const register unsigned short int OC8R_8 = 8;
    sbit  OC8R_8_bit at OC8R.B8;
    const register unsigned short int OC8R_7 = 7;
    sbit  OC8R_7_bit at OC8R.B7;
    const register unsigned short int OC8R_6 = 6;
    sbit  OC8R_6_bit at OC8R.B6;
    const register unsigned short int OC8R_5 = 5;
    sbit  OC8R_5_bit at OC8R.B5;
    const register unsigned short int OC8R_4 = 4;
    sbit  OC8R_4_bit at OC8R.B4;
    const register unsigned short int OC8R_3 = 3;
    sbit  OC8R_3_bit at OC8R.B3;
    const register unsigned short int OC8R_2 = 2;
    sbit  OC8R_2_bit at OC8R.B2;
    const register unsigned short int OC8R_1 = 1;
    sbit  OC8R_1_bit at OC8R.B1;
    const register unsigned short int OC8R_0 = 0;
    sbit  OC8R_0_bit at OC8R.B0;

    // OC8TMR bits
    const register unsigned short int OC8TMR_15 = 15;
    sbit  OC8TMR_15_bit at OC8TMR.B15;
    const register unsigned short int OC8TMR_14 = 14;
    sbit  OC8TMR_14_bit at OC8TMR.B14;
    const register unsigned short int OC8TMR_13 = 13;
    sbit  OC8TMR_13_bit at OC8TMR.B13;
    const register unsigned short int OC8TMR_12 = 12;
    sbit  OC8TMR_12_bit at OC8TMR.B12;
    const register unsigned short int OC8TMR_11 = 11;
    sbit  OC8TMR_11_bit at OC8TMR.B11;
    const register unsigned short int OC8TMR_10 = 10;
    sbit  OC8TMR_10_bit at OC8TMR.B10;
    const register unsigned short int OC8TMR_9 = 9;
    sbit  OC8TMR_9_bit at OC8TMR.B9;
    const register unsigned short int OC8TMR_8 = 8;
    sbit  OC8TMR_8_bit at OC8TMR.B8;
    const register unsigned short int OC8TMR_7 = 7;
    sbit  OC8TMR_7_bit at OC8TMR.B7;
    const register unsigned short int OC8TMR_6 = 6;
    sbit  OC8TMR_6_bit at OC8TMR.B6;
    const register unsigned short int OC8TMR_5 = 5;
    sbit  OC8TMR_5_bit at OC8TMR.B5;
    const register unsigned short int OC8TMR_4 = 4;
    sbit  OC8TMR_4_bit at OC8TMR.B4;
    const register unsigned short int OC8TMR_3 = 3;
    sbit  OC8TMR_3_bit at OC8TMR.B3;
    const register unsigned short int OC8TMR_2 = 2;
    sbit  OC8TMR_2_bit at OC8TMR.B2;
    const register unsigned short int OC8TMR_1 = 1;
    sbit  OC8TMR_1_bit at OC8TMR.B1;
    const register unsigned short int OC8TMR_0 = 0;
    sbit  OC8TMR_0_bit at OC8TMR.B0;

    // OC9CON1 bits
    sbit  OCSIDL_OC9CON1_bit at OC9CON1.B13;
    sbit  OCTSEL_2_OC9CON1_bit at OC9CON1.B12;
    sbit  OCTSEL_1_OC9CON1_bit at OC9CON1.B11;
    sbit  OCTSEL_0_OC9CON1_bit at OC9CON1.B10;
    sbit  ENFLTC_OC9CON1_bit at OC9CON1.B9;
    sbit  ENFLTB_OC9CON1_bit at OC9CON1.B8;
    sbit  ENFLTA_OC9CON1_bit at OC9CON1.B7;
    sbit  OCFLTC_OC9CON1_bit at OC9CON1.B6;
    sbit  OCFLTB_OC9CON1_bit at OC9CON1.B5;
    sbit  OCFLTA_OC9CON1_bit at OC9CON1.B4;
    sbit  TRIGMODE_OC9CON1_bit at OC9CON1.B3;
    sbit  OCM_2_OC9CON1_bit at OC9CON1.B2;
    sbit  OCM_1_OC9CON1_bit at OC9CON1.B1;
    sbit  OCM_0_OC9CON1_bit at OC9CON1.B0;

    // OC9CON2 bits
    sbit  FLTMD_OC9CON2_bit at OC9CON2.B15;
    sbit  FLTOUT_OC9CON2_bit at OC9CON2.B14;
    sbit  FLTTRIEN_OC9CON2_bit at OC9CON2.B13;
    sbit  OCINV_OC9CON2_bit at OC9CON2.B12;
    sbit  OC32_OC9CON2_bit at OC9CON2.B8;
    sbit  OCTRIG_OC9CON2_bit at OC9CON2.B7;
    sbit  TRIGSTAT_OC9CON2_bit at OC9CON2.B6;
    sbit  OCTRIS_OC9CON2_bit at OC9CON2.B5;
    sbit  SYNCSEL_4_OC9CON2_bit at OC9CON2.B4;
    sbit  SYNCSEL_3_OC9CON2_bit at OC9CON2.B3;
    sbit  SYNCSEL_2_OC9CON2_bit at OC9CON2.B2;
    sbit  SYNCSEL_1_OC9CON2_bit at OC9CON2.B1;
    sbit  SYNCSEL_0_OC9CON2_bit at OC9CON2.B0;

    // OC9RS bits
    const register unsigned short int OC9RS_15 = 15;
    sbit  OC9RS_15_bit at OC9RS.B15;
    const register unsigned short int OC9RS_14 = 14;
    sbit  OC9RS_14_bit at OC9RS.B14;
    const register unsigned short int OC9RS_13 = 13;
    sbit  OC9RS_13_bit at OC9RS.B13;
    const register unsigned short int OC9RS_12 = 12;
    sbit  OC9RS_12_bit at OC9RS.B12;
    const register unsigned short int OC9RS_11 = 11;
    sbit  OC9RS_11_bit at OC9RS.B11;
    const register unsigned short int OC9RS_10 = 10;
    sbit  OC9RS_10_bit at OC9RS.B10;
    const register unsigned short int OC9RS_9 = 9;
    sbit  OC9RS_9_bit at OC9RS.B9;
    const register unsigned short int OC9RS_8 = 8;
    sbit  OC9RS_8_bit at OC9RS.B8;
    const register unsigned short int OC9RS_7 = 7;
    sbit  OC9RS_7_bit at OC9RS.B7;
    const register unsigned short int OC9RS_6 = 6;
    sbit  OC9RS_6_bit at OC9RS.B6;
    const register unsigned short int OC9RS_5 = 5;
    sbit  OC9RS_5_bit at OC9RS.B5;
    const register unsigned short int OC9RS_4 = 4;
    sbit  OC9RS_4_bit at OC9RS.B4;
    const register unsigned short int OC9RS_3 = 3;
    sbit  OC9RS_3_bit at OC9RS.B3;
    const register unsigned short int OC9RS_2 = 2;
    sbit  OC9RS_2_bit at OC9RS.B2;
    const register unsigned short int OC9RS_1 = 1;
    sbit  OC9RS_1_bit at OC9RS.B1;
    const register unsigned short int OC9RS_0 = 0;
    sbit  OC9RS_0_bit at OC9RS.B0;

    // OC9R bits
    const register unsigned short int OC9R_15 = 15;
    sbit  OC9R_15_bit at OC9R.B15;
    const register unsigned short int OC9R_14 = 14;
    sbit  OC9R_14_bit at OC9R.B14;
    const register unsigned short int OC9R_13 = 13;
    sbit  OC9R_13_bit at OC9R.B13;
    const register unsigned short int OC9R_12 = 12;
    sbit  OC9R_12_bit at OC9R.B12;
    const register unsigned short int OC9R_11 = 11;
    sbit  OC9R_11_bit at OC9R.B11;
    const register unsigned short int OC9R_10 = 10;
    sbit  OC9R_10_bit at OC9R.B10;
    const register unsigned short int OC9R_9 = 9;
    sbit  OC9R_9_bit at OC9R.B9;
    const register unsigned short int OC9R_8 = 8;
    sbit  OC9R_8_bit at OC9R.B8;
    const register unsigned short int OC9R_7 = 7;
    sbit  OC9R_7_bit at OC9R.B7;
    const register unsigned short int OC9R_6 = 6;
    sbit  OC9R_6_bit at OC9R.B6;
    const register unsigned short int OC9R_5 = 5;
    sbit  OC9R_5_bit at OC9R.B5;
    const register unsigned short int OC9R_4 = 4;
    sbit  OC9R_4_bit at OC9R.B4;
    const register unsigned short int OC9R_3 = 3;
    sbit  OC9R_3_bit at OC9R.B3;
    const register unsigned short int OC9R_2 = 2;
    sbit  OC9R_2_bit at OC9R.B2;
    const register unsigned short int OC9R_1 = 1;
    sbit  OC9R_1_bit at OC9R.B1;
    const register unsigned short int OC9R_0 = 0;
    sbit  OC9R_0_bit at OC9R.B0;

    // OC9TMR bits
    const register unsigned short int OC9TMR_15 = 15;
    sbit  OC9TMR_15_bit at OC9TMR.B15;
    const register unsigned short int OC9TMR_14 = 14;
    sbit  OC9TMR_14_bit at OC9TMR.B14;
    const register unsigned short int OC9TMR_13 = 13;
    sbit  OC9TMR_13_bit at OC9TMR.B13;
    const register unsigned short int OC9TMR_12 = 12;
    sbit  OC9TMR_12_bit at OC9TMR.B12;
    const register unsigned short int OC9TMR_11 = 11;
    sbit  OC9TMR_11_bit at OC9TMR.B11;
    const register unsigned short int OC9TMR_10 = 10;
    sbit  OC9TMR_10_bit at OC9TMR.B10;
    const register unsigned short int OC9TMR_9 = 9;
    sbit  OC9TMR_9_bit at OC9TMR.B9;
    const register unsigned short int OC9TMR_8 = 8;
    sbit  OC9TMR_8_bit at OC9TMR.B8;
    const register unsigned short int OC9TMR_7 = 7;
    sbit  OC9TMR_7_bit at OC9TMR.B7;
    const register unsigned short int OC9TMR_6 = 6;
    sbit  OC9TMR_6_bit at OC9TMR.B6;
    const register unsigned short int OC9TMR_5 = 5;
    sbit  OC9TMR_5_bit at OC9TMR.B5;
    const register unsigned short int OC9TMR_4 = 4;
    sbit  OC9TMR_4_bit at OC9TMR.B4;
    const register unsigned short int OC9TMR_3 = 3;
    sbit  OC9TMR_3_bit at OC9TMR.B3;
    const register unsigned short int OC9TMR_2 = 2;
    sbit  OC9TMR_2_bit at OC9TMR.B2;
    const register unsigned short int OC9TMR_1 = 1;
    sbit  OC9TMR_1_bit at OC9TMR.B1;
    const register unsigned short int OC9TMR_0 = 0;
    sbit  OC9TMR_0_bit at OC9TMR.B0;

    // OC10CON1 bits
    sbit  OCSIDL_OC10CON1_bit at OC10CON1.B13;
    sbit  OCTSEL_2_OC10CON1_bit at OC10CON1.B12;
    sbit  OCTSEL_1_OC10CON1_bit at OC10CON1.B11;
    sbit  OCTSEL_0_OC10CON1_bit at OC10CON1.B10;
    sbit  ENFLTC_OC10CON1_bit at OC10CON1.B9;
    sbit  ENFLTB_OC10CON1_bit at OC10CON1.B8;
    sbit  ENFLTA_OC10CON1_bit at OC10CON1.B7;
    sbit  OCFLTC_OC10CON1_bit at OC10CON1.B6;
    sbit  OCFLTB_OC10CON1_bit at OC10CON1.B5;
    sbit  OCFLTA_OC10CON1_bit at OC10CON1.B4;
    sbit  TRIGMODE_OC10CON1_bit at OC10CON1.B3;
    sbit  OCM_2_OC10CON1_bit at OC10CON1.B2;
    sbit  OCM_1_OC10CON1_bit at OC10CON1.B1;
    sbit  OCM_0_OC10CON1_bit at OC10CON1.B0;

    // OC10CON2 bits
    sbit  FLTMD_OC10CON2_bit at OC10CON2.B15;
    sbit  FLTOUT_OC10CON2_bit at OC10CON2.B14;
    sbit  FLTTRIEN_OC10CON2_bit at OC10CON2.B13;
    sbit  OCINV_OC10CON2_bit at OC10CON2.B12;
    sbit  OC32_OC10CON2_bit at OC10CON2.B8;
    sbit  OCTRIG_OC10CON2_bit at OC10CON2.B7;
    sbit  TRIGSTAT_OC10CON2_bit at OC10CON2.B6;
    sbit  OCTRIS_OC10CON2_bit at OC10CON2.B5;
    sbit  SYNCSEL_4_OC10CON2_bit at OC10CON2.B4;
    sbit  SYNCSEL_3_OC10CON2_bit at OC10CON2.B3;
    sbit  SYNCSEL_2_OC10CON2_bit at OC10CON2.B2;
    sbit  SYNCSEL_1_OC10CON2_bit at OC10CON2.B1;
    sbit  SYNCSEL_0_OC10CON2_bit at OC10CON2.B0;

    // OC10RS bits
    const register unsigned short int OC10RS_15 = 15;
    sbit  OC10RS_15_bit at OC10RS.B15;
    const register unsigned short int OC10RS_14 = 14;
    sbit  OC10RS_14_bit at OC10RS.B14;
    const register unsigned short int OC10RS_13 = 13;
    sbit  OC10RS_13_bit at OC10RS.B13;
    const register unsigned short int OC10RS_12 = 12;
    sbit  OC10RS_12_bit at OC10RS.B12;
    const register unsigned short int OC10RS_11 = 11;
    sbit  OC10RS_11_bit at OC10RS.B11;
    const register unsigned short int OC10RS_10 = 10;
    sbit  OC10RS_10_bit at OC10RS.B10;
    const register unsigned short int OC10RS_9 = 9;
    sbit  OC10RS_9_bit at OC10RS.B9;
    const register unsigned short int OC10RS_8 = 8;
    sbit  OC10RS_8_bit at OC10RS.B8;
    const register unsigned short int OC10RS_7 = 7;
    sbit  OC10RS_7_bit at OC10RS.B7;
    const register unsigned short int OC10RS_6 = 6;
    sbit  OC10RS_6_bit at OC10RS.B6;
    const register unsigned short int OC10RS_5 = 5;
    sbit  OC10RS_5_bit at OC10RS.B5;
    const register unsigned short int OC10RS_4 = 4;
    sbit  OC10RS_4_bit at OC10RS.B4;
    const register unsigned short int OC10RS_3 = 3;
    sbit  OC10RS_3_bit at OC10RS.B3;
    const register unsigned short int OC10RS_2 = 2;
    sbit  OC10RS_2_bit at OC10RS.B2;
    const register unsigned short int OC10RS_1 = 1;
    sbit  OC10RS_1_bit at OC10RS.B1;
    const register unsigned short int OC10RS_0 = 0;
    sbit  OC10RS_0_bit at OC10RS.B0;

    // OC10R bits
    const register unsigned short int OC10R_15 = 15;
    sbit  OC10R_15_bit at OC10R.B15;
    const register unsigned short int OC10R_14 = 14;
    sbit  OC10R_14_bit at OC10R.B14;
    const register unsigned short int OC10R_13 = 13;
    sbit  OC10R_13_bit at OC10R.B13;
    const register unsigned short int OC10R_12 = 12;
    sbit  OC10R_12_bit at OC10R.B12;
    const register unsigned short int OC10R_11 = 11;
    sbit  OC10R_11_bit at OC10R.B11;
    const register unsigned short int OC10R_10 = 10;
    sbit  OC10R_10_bit at OC10R.B10;
    const register unsigned short int OC10R_9 = 9;
    sbit  OC10R_9_bit at OC10R.B9;
    const register unsigned short int OC10R_8 = 8;
    sbit  OC10R_8_bit at OC10R.B8;
    const register unsigned short int OC10R_7 = 7;
    sbit  OC10R_7_bit at OC10R.B7;
    const register unsigned short int OC10R_6 = 6;
    sbit  OC10R_6_bit at OC10R.B6;
    const register unsigned short int OC10R_5 = 5;
    sbit  OC10R_5_bit at OC10R.B5;
    const register unsigned short int OC10R_4 = 4;
    sbit  OC10R_4_bit at OC10R.B4;
    const register unsigned short int OC10R_3 = 3;
    sbit  OC10R_3_bit at OC10R.B3;
    const register unsigned short int OC10R_2 = 2;
    sbit  OC10R_2_bit at OC10R.B2;
    const register unsigned short int OC10R_1 = 1;
    sbit  OC10R_1_bit at OC10R.B1;
    const register unsigned short int OC10R_0 = 0;
    sbit  OC10R_0_bit at OC10R.B0;

    // OC10TMR bits
    const register unsigned short int OC10TMR_15 = 15;
    sbit  OC10TMR_15_bit at OC10TMR.B15;
    const register unsigned short int OC10TMR_14 = 14;
    sbit  OC10TMR_14_bit at OC10TMR.B14;
    const register unsigned short int OC10TMR_13 = 13;
    sbit  OC10TMR_13_bit at OC10TMR.B13;
    const register unsigned short int OC10TMR_12 = 12;
    sbit  OC10TMR_12_bit at OC10TMR.B12;
    const register unsigned short int OC10TMR_11 = 11;
    sbit  OC10TMR_11_bit at OC10TMR.B11;
    const register unsigned short int OC10TMR_10 = 10;
    sbit  OC10TMR_10_bit at OC10TMR.B10;
    const register unsigned short int OC10TMR_9 = 9;
    sbit  OC10TMR_9_bit at OC10TMR.B9;
    const register unsigned short int OC10TMR_8 = 8;
    sbit  OC10TMR_8_bit at OC10TMR.B8;
    const register unsigned short int OC10TMR_7 = 7;
    sbit  OC10TMR_7_bit at OC10TMR.B7;
    const register unsigned short int OC10TMR_6 = 6;
    sbit  OC10TMR_6_bit at OC10TMR.B6;
    const register unsigned short int OC10TMR_5 = 5;
    sbit  OC10TMR_5_bit at OC10TMR.B5;
    const register unsigned short int OC10TMR_4 = 4;
    sbit  OC10TMR_4_bit at OC10TMR.B4;
    const register unsigned short int OC10TMR_3 = 3;
    sbit  OC10TMR_3_bit at OC10TMR.B3;
    const register unsigned short int OC10TMR_2 = 2;
    sbit  OC10TMR_2_bit at OC10TMR.B2;
    const register unsigned short int OC10TMR_1 = 1;
    sbit  OC10TMR_1_bit at OC10TMR.B1;
    const register unsigned short int OC10TMR_0 = 0;
    sbit  OC10TMR_0_bit at OC10TMR.B0;

    // OC11CON1 bits
    sbit  OCSIDL_OC11CON1_bit at OC11CON1.B13;
    sbit  OCTSEL_2_OC11CON1_bit at OC11CON1.B12;
    sbit  OCTSEL_1_OC11CON1_bit at OC11CON1.B11;
    sbit  OCTSEL_0_OC11CON1_bit at OC11CON1.B10;
    sbit  ENFLTC_OC11CON1_bit at OC11CON1.B9;
    sbit  ENFLTB_OC11CON1_bit at OC11CON1.B8;
    sbit  ENFLTA_OC11CON1_bit at OC11CON1.B7;
    sbit  OCFLTC_OC11CON1_bit at OC11CON1.B6;
    sbit  OCFLTB_OC11CON1_bit at OC11CON1.B5;
    sbit  OCFLTA_OC11CON1_bit at OC11CON1.B4;
    sbit  TRIGMODE_OC11CON1_bit at OC11CON1.B3;
    sbit  OCM_2_OC11CON1_bit at OC11CON1.B2;
    sbit  OCM_1_OC11CON1_bit at OC11CON1.B1;
    sbit  OCM_0_OC11CON1_bit at OC11CON1.B0;

    // OC11CON2 bits
    sbit  FLTMD_OC11CON2_bit at OC11CON2.B15;
    sbit  FLTOUT_OC11CON2_bit at OC11CON2.B14;
    sbit  FLTTRIEN_OC11CON2_bit at OC11CON2.B13;
    sbit  OCINV_OC11CON2_bit at OC11CON2.B12;
    sbit  OC32_OC11CON2_bit at OC11CON2.B8;
    sbit  OCTRIG_OC11CON2_bit at OC11CON2.B7;
    sbit  TRIGSTAT_OC11CON2_bit at OC11CON2.B6;
    sbit  OCTRIS_OC11CON2_bit at OC11CON2.B5;
    sbit  SYNCSEL_4_OC11CON2_bit at OC11CON2.B4;
    sbit  SYNCSEL_3_OC11CON2_bit at OC11CON2.B3;
    sbit  SYNCSEL_2_OC11CON2_bit at OC11CON2.B2;
    sbit  SYNCSEL_1_OC11CON2_bit at OC11CON2.B1;
    sbit  SYNCSEL_0_OC11CON2_bit at OC11CON2.B0;

    // OC11RS bits
    const register unsigned short int OC11RS_15 = 15;
    sbit  OC11RS_15_bit at OC11RS.B15;
    const register unsigned short int OC11RS_14 = 14;
    sbit  OC11RS_14_bit at OC11RS.B14;
    const register unsigned short int OC11RS_13 = 13;
    sbit  OC11RS_13_bit at OC11RS.B13;
    const register unsigned short int OC11RS_12 = 12;
    sbit  OC11RS_12_bit at OC11RS.B12;
    const register unsigned short int OC11RS_11 = 11;
    sbit  OC11RS_11_bit at OC11RS.B11;
    const register unsigned short int OC11RS_10 = 10;
    sbit  OC11RS_10_bit at OC11RS.B10;
    const register unsigned short int OC11RS_9 = 9;
    sbit  OC11RS_9_bit at OC11RS.B9;
    const register unsigned short int OC11RS_8 = 8;
    sbit  OC11RS_8_bit at OC11RS.B8;
    const register unsigned short int OC11RS_7 = 7;
    sbit  OC11RS_7_bit at OC11RS.B7;
    const register unsigned short int OC11RS_6 = 6;
    sbit  OC11RS_6_bit at OC11RS.B6;
    const register unsigned short int OC11RS_5 = 5;
    sbit  OC11RS_5_bit at OC11RS.B5;
    const register unsigned short int OC11RS_4 = 4;
    sbit  OC11RS_4_bit at OC11RS.B4;
    const register unsigned short int OC11RS_3 = 3;
    sbit  OC11RS_3_bit at OC11RS.B3;
    const register unsigned short int OC11RS_2 = 2;
    sbit  OC11RS_2_bit at OC11RS.B2;
    const register unsigned short int OC11RS_1 = 1;
    sbit  OC11RS_1_bit at OC11RS.B1;
    const register unsigned short int OC11RS_0 = 0;
    sbit  OC11RS_0_bit at OC11RS.B0;

    // OC11R bits
    const register unsigned short int OC11R_15 = 15;
    sbit  OC11R_15_bit at OC11R.B15;
    const register unsigned short int OC11R_14 = 14;
    sbit  OC11R_14_bit at OC11R.B14;
    const register unsigned short int OC11R_13 = 13;
    sbit  OC11R_13_bit at OC11R.B13;
    const register unsigned short int OC11R_12 = 12;
    sbit  OC11R_12_bit at OC11R.B12;
    const register unsigned short int OC11R_11 = 11;
    sbit  OC11R_11_bit at OC11R.B11;
    const register unsigned short int OC11R_10 = 10;
    sbit  OC11R_10_bit at OC11R.B10;
    const register unsigned short int OC11R_9 = 9;
    sbit  OC11R_9_bit at OC11R.B9;
    const register unsigned short int OC11R_8 = 8;
    sbit  OC11R_8_bit at OC11R.B8;
    const register unsigned short int OC11R_7 = 7;
    sbit  OC11R_7_bit at OC11R.B7;
    const register unsigned short int OC11R_6 = 6;
    sbit  OC11R_6_bit at OC11R.B6;
    const register unsigned short int OC11R_5 = 5;
    sbit  OC11R_5_bit at OC11R.B5;
    const register unsigned short int OC11R_4 = 4;
    sbit  OC11R_4_bit at OC11R.B4;
    const register unsigned short int OC11R_3 = 3;
    sbit  OC11R_3_bit at OC11R.B3;
    const register unsigned short int OC11R_2 = 2;
    sbit  OC11R_2_bit at OC11R.B2;
    const register unsigned short int OC11R_1 = 1;
    sbit  OC11R_1_bit at OC11R.B1;
    const register unsigned short int OC11R_0 = 0;
    sbit  OC11R_0_bit at OC11R.B0;

    // OC11TMR bits
    const register unsigned short int OC11TMR_15 = 15;
    sbit  OC11TMR_15_bit at OC11TMR.B15;
    const register unsigned short int OC11TMR_14 = 14;
    sbit  OC11TMR_14_bit at OC11TMR.B14;
    const register unsigned short int OC11TMR_13 = 13;
    sbit  OC11TMR_13_bit at OC11TMR.B13;
    const register unsigned short int OC11TMR_12 = 12;
    sbit  OC11TMR_12_bit at OC11TMR.B12;
    const register unsigned short int OC11TMR_11 = 11;
    sbit  OC11TMR_11_bit at OC11TMR.B11;
    const register unsigned short int OC11TMR_10 = 10;
    sbit  OC11TMR_10_bit at OC11TMR.B10;
    const register unsigned short int OC11TMR_9 = 9;
    sbit  OC11TMR_9_bit at OC11TMR.B9;
    const register unsigned short int OC11TMR_8 = 8;
    sbit  OC11TMR_8_bit at OC11TMR.B8;
    const register unsigned short int OC11TMR_7 = 7;
    sbit  OC11TMR_7_bit at OC11TMR.B7;
    const register unsigned short int OC11TMR_6 = 6;
    sbit  OC11TMR_6_bit at OC11TMR.B6;
    const register unsigned short int OC11TMR_5 = 5;
    sbit  OC11TMR_5_bit at OC11TMR.B5;
    const register unsigned short int OC11TMR_4 = 4;
    sbit  OC11TMR_4_bit at OC11TMR.B4;
    const register unsigned short int OC11TMR_3 = 3;
    sbit  OC11TMR_3_bit at OC11TMR.B3;
    const register unsigned short int OC11TMR_2 = 2;
    sbit  OC11TMR_2_bit at OC11TMR.B2;
    const register unsigned short int OC11TMR_1 = 1;
    sbit  OC11TMR_1_bit at OC11TMR.B1;
    const register unsigned short int OC11TMR_0 = 0;
    sbit  OC11TMR_0_bit at OC11TMR.B0;

    // OC12CON1 bits
    sbit  OCSIDL_OC12CON1_bit at OC12CON1.B13;
    sbit  OCTSEL_2_OC12CON1_bit at OC12CON1.B12;
    sbit  OCTSEL_1_OC12CON1_bit at OC12CON1.B11;
    sbit  OCTSEL_0_OC12CON1_bit at OC12CON1.B10;
    sbit  ENFLTC_OC12CON1_bit at OC12CON1.B9;
    sbit  ENFLTB_OC12CON1_bit at OC12CON1.B8;
    sbit  ENFLTA_OC12CON1_bit at OC12CON1.B7;
    sbit  OCFLTC_OC12CON1_bit at OC12CON1.B6;
    sbit  OCFLTB_OC12CON1_bit at OC12CON1.B5;
    sbit  OCFLTA_OC12CON1_bit at OC12CON1.B4;
    sbit  TRIGMODE_OC12CON1_bit at OC12CON1.B3;
    sbit  OCM_2_OC12CON1_bit at OC12CON1.B2;
    sbit  OCM_1_OC12CON1_bit at OC12CON1.B1;
    sbit  OCM_0_OC12CON1_bit at OC12CON1.B0;

    // OC12CON2 bits
    sbit  FLTMD_OC12CON2_bit at OC12CON2.B15;
    sbit  FLTOUT_OC12CON2_bit at OC12CON2.B14;
    sbit  FLTTRIEN_OC12CON2_bit at OC12CON2.B13;
    sbit  OCINV_OC12CON2_bit at OC12CON2.B12;
    sbit  OC32_OC12CON2_bit at OC12CON2.B8;
    sbit  OCTRIG_OC12CON2_bit at OC12CON2.B7;
    sbit  TRIGSTAT_OC12CON2_bit at OC12CON2.B6;
    sbit  OCTRIS_OC12CON2_bit at OC12CON2.B5;
    sbit  SYNCSEL_4_OC12CON2_bit at OC12CON2.B4;
    sbit  SYNCSEL_3_OC12CON2_bit at OC12CON2.B3;
    sbit  SYNCSEL_2_OC12CON2_bit at OC12CON2.B2;
    sbit  SYNCSEL_1_OC12CON2_bit at OC12CON2.B1;
    sbit  SYNCSEL_0_OC12CON2_bit at OC12CON2.B0;

    // OC12RS bits
    const register unsigned short int OC12RS_15 = 15;
    sbit  OC12RS_15_bit at OC12RS.B15;
    const register unsigned short int OC12RS_14 = 14;
    sbit  OC12RS_14_bit at OC12RS.B14;
    const register unsigned short int OC12RS_13 = 13;
    sbit  OC12RS_13_bit at OC12RS.B13;
    const register unsigned short int OC12RS_12 = 12;
    sbit  OC12RS_12_bit at OC12RS.B12;
    const register unsigned short int OC12RS_11 = 11;
    sbit  OC12RS_11_bit at OC12RS.B11;
    const register unsigned short int OC12RS_10 = 10;
    sbit  OC12RS_10_bit at OC12RS.B10;
    const register unsigned short int OC12RS_9 = 9;
    sbit  OC12RS_9_bit at OC12RS.B9;
    const register unsigned short int OC12RS_8 = 8;
    sbit  OC12RS_8_bit at OC12RS.B8;
    const register unsigned short int OC12RS_7 = 7;
    sbit  OC12RS_7_bit at OC12RS.B7;
    const register unsigned short int OC12RS_6 = 6;
    sbit  OC12RS_6_bit at OC12RS.B6;
    const register unsigned short int OC12RS_5 = 5;
    sbit  OC12RS_5_bit at OC12RS.B5;
    const register unsigned short int OC12RS_4 = 4;
    sbit  OC12RS_4_bit at OC12RS.B4;
    const register unsigned short int OC12RS_3 = 3;
    sbit  OC12RS_3_bit at OC12RS.B3;
    const register unsigned short int OC12RS_2 = 2;
    sbit  OC12RS_2_bit at OC12RS.B2;
    const register unsigned short int OC12RS_1 = 1;
    sbit  OC12RS_1_bit at OC12RS.B1;
    const register unsigned short int OC12RS_0 = 0;
    sbit  OC12RS_0_bit at OC12RS.B0;

    // OC12R bits
    const register unsigned short int OC12R_15 = 15;
    sbit  OC12R_15_bit at OC12R.B15;
    const register unsigned short int OC12R_14 = 14;
    sbit  OC12R_14_bit at OC12R.B14;
    const register unsigned short int OC12R_13 = 13;
    sbit  OC12R_13_bit at OC12R.B13;
    const register unsigned short int OC12R_12 = 12;
    sbit  OC12R_12_bit at OC12R.B12;
    const register unsigned short int OC12R_11 = 11;
    sbit  OC12R_11_bit at OC12R.B11;
    const register unsigned short int OC12R_10 = 10;
    sbit  OC12R_10_bit at OC12R.B10;
    const register unsigned short int OC12R_9 = 9;
    sbit  OC12R_9_bit at OC12R.B9;
    const register unsigned short int OC12R_8 = 8;
    sbit  OC12R_8_bit at OC12R.B8;
    const register unsigned short int OC12R_7 = 7;
    sbit  OC12R_7_bit at OC12R.B7;
    const register unsigned short int OC12R_6 = 6;
    sbit  OC12R_6_bit at OC12R.B6;
    const register unsigned short int OC12R_5 = 5;
    sbit  OC12R_5_bit at OC12R.B5;
    const register unsigned short int OC12R_4 = 4;
    sbit  OC12R_4_bit at OC12R.B4;
    const register unsigned short int OC12R_3 = 3;
    sbit  OC12R_3_bit at OC12R.B3;
    const register unsigned short int OC12R_2 = 2;
    sbit  OC12R_2_bit at OC12R.B2;
    const register unsigned short int OC12R_1 = 1;
    sbit  OC12R_1_bit at OC12R.B1;
    const register unsigned short int OC12R_0 = 0;
    sbit  OC12R_0_bit at OC12R.B0;

    // OC12TMR bits
    const register unsigned short int OC12TMR_15 = 15;
    sbit  OC12TMR_15_bit at OC12TMR.B15;
    const register unsigned short int OC12TMR_14 = 14;
    sbit  OC12TMR_14_bit at OC12TMR.B14;
    const register unsigned short int OC12TMR_13 = 13;
    sbit  OC12TMR_13_bit at OC12TMR.B13;
    const register unsigned short int OC12TMR_12 = 12;
    sbit  OC12TMR_12_bit at OC12TMR.B12;
    const register unsigned short int OC12TMR_11 = 11;
    sbit  OC12TMR_11_bit at OC12TMR.B11;
    const register unsigned short int OC12TMR_10 = 10;
    sbit  OC12TMR_10_bit at OC12TMR.B10;
    const register unsigned short int OC12TMR_9 = 9;
    sbit  OC12TMR_9_bit at OC12TMR.B9;
    const register unsigned short int OC12TMR_8 = 8;
    sbit  OC12TMR_8_bit at OC12TMR.B8;
    const register unsigned short int OC12TMR_7 = 7;
    sbit  OC12TMR_7_bit at OC12TMR.B7;
    const register unsigned short int OC12TMR_6 = 6;
    sbit  OC12TMR_6_bit at OC12TMR.B6;
    const register unsigned short int OC12TMR_5 = 5;
    sbit  OC12TMR_5_bit at OC12TMR.B5;
    const register unsigned short int OC12TMR_4 = 4;
    sbit  OC12TMR_4_bit at OC12TMR.B4;
    const register unsigned short int OC12TMR_3 = 3;
    sbit  OC12TMR_3_bit at OC12TMR.B3;
    const register unsigned short int OC12TMR_2 = 2;
    sbit  OC12TMR_2_bit at OC12TMR.B2;
    const register unsigned short int OC12TMR_1 = 1;
    sbit  OC12TMR_1_bit at OC12TMR.B1;
    const register unsigned short int OC12TMR_0 = 0;
    sbit  OC12TMR_0_bit at OC12TMR.B0;

    // OC13CON1 bits
    sbit  OCSIDL_OC13CON1_bit at OC13CON1.B13;
    sbit  OCTSEL_2_OC13CON1_bit at OC13CON1.B12;
    sbit  OCTSEL_1_OC13CON1_bit at OC13CON1.B11;
    sbit  OCTSEL_0_OC13CON1_bit at OC13CON1.B10;
    sbit  ENFLTC_OC13CON1_bit at OC13CON1.B9;
    sbit  ENFLTB_OC13CON1_bit at OC13CON1.B8;
    sbit  ENFLTA_OC13CON1_bit at OC13CON1.B7;
    sbit  OCFLTC_OC13CON1_bit at OC13CON1.B6;
    sbit  OCFLTB_OC13CON1_bit at OC13CON1.B5;
    sbit  OCFLTA_OC13CON1_bit at OC13CON1.B4;
    sbit  TRIGMODE_OC13CON1_bit at OC13CON1.B3;
    sbit  OCM_2_OC13CON1_bit at OC13CON1.B2;
    sbit  OCM_1_OC13CON1_bit at OC13CON1.B1;
    sbit  OCM_0_OC13CON1_bit at OC13CON1.B0;

    // OC13CON2 bits
    sbit  FLTMD_OC13CON2_bit at OC13CON2.B15;
    sbit  FLTOUT_OC13CON2_bit at OC13CON2.B14;
    sbit  FLTTRIEN_OC13CON2_bit at OC13CON2.B13;
    sbit  OCINV_OC13CON2_bit at OC13CON2.B12;
    sbit  OC32_OC13CON2_bit at OC13CON2.B8;
    sbit  OCTRIG_OC13CON2_bit at OC13CON2.B7;
    sbit  TRIGSTAT_OC13CON2_bit at OC13CON2.B6;
    sbit  OCTRIS_OC13CON2_bit at OC13CON2.B5;
    sbit  SYNCSEL_4_OC13CON2_bit at OC13CON2.B4;
    sbit  SYNCSEL_3_OC13CON2_bit at OC13CON2.B3;
    sbit  SYNCSEL_2_OC13CON2_bit at OC13CON2.B2;
    sbit  SYNCSEL_1_OC13CON2_bit at OC13CON2.B1;
    sbit  SYNCSEL_0_OC13CON2_bit at OC13CON2.B0;

    // OC13RS bits
    const register unsigned short int OC13RS_15 = 15;
    sbit  OC13RS_15_bit at OC13RS.B15;
    const register unsigned short int OC13RS_14 = 14;
    sbit  OC13RS_14_bit at OC13RS.B14;
    const register unsigned short int OC13RS_13 = 13;
    sbit  OC13RS_13_bit at OC13RS.B13;
    const register unsigned short int OC13RS_12 = 12;
    sbit  OC13RS_12_bit at OC13RS.B12;
    const register unsigned short int OC13RS_11 = 11;
    sbit  OC13RS_11_bit at OC13RS.B11;
    const register unsigned short int OC13RS_10 = 10;
    sbit  OC13RS_10_bit at OC13RS.B10;
    const register unsigned short int OC13RS_9 = 9;
    sbit  OC13RS_9_bit at OC13RS.B9;
    const register unsigned short int OC13RS_8 = 8;
    sbit  OC13RS_8_bit at OC13RS.B8;
    const register unsigned short int OC13RS_7 = 7;
    sbit  OC13RS_7_bit at OC13RS.B7;
    const register unsigned short int OC13RS_6 = 6;
    sbit  OC13RS_6_bit at OC13RS.B6;
    const register unsigned short int OC13RS_5 = 5;
    sbit  OC13RS_5_bit at OC13RS.B5;
    const register unsigned short int OC13RS_4 = 4;
    sbit  OC13RS_4_bit at OC13RS.B4;
    const register unsigned short int OC13RS_3 = 3;
    sbit  OC13RS_3_bit at OC13RS.B3;
    const register unsigned short int OC13RS_2 = 2;
    sbit  OC13RS_2_bit at OC13RS.B2;
    const register unsigned short int OC13RS_1 = 1;
    sbit  OC13RS_1_bit at OC13RS.B1;
    const register unsigned short int OC13RS_0 = 0;
    sbit  OC13RS_0_bit at OC13RS.B0;

    // OC13R bits
    const register unsigned short int OC13R_15 = 15;
    sbit  OC13R_15_bit at OC13R.B15;
    const register unsigned short int OC13R_14 = 14;
    sbit  OC13R_14_bit at OC13R.B14;
    const register unsigned short int OC13R_13 = 13;
    sbit  OC13R_13_bit at OC13R.B13;
    const register unsigned short int OC13R_12 = 12;
    sbit  OC13R_12_bit at OC13R.B12;
    const register unsigned short int OC13R_11 = 11;
    sbit  OC13R_11_bit at OC13R.B11;
    const register unsigned short int OC13R_10 = 10;
    sbit  OC13R_10_bit at OC13R.B10;
    const register unsigned short int OC13R_9 = 9;
    sbit  OC13R_9_bit at OC13R.B9;
    const register unsigned short int OC13R_8 = 8;
    sbit  OC13R_8_bit at OC13R.B8;
    const register unsigned short int OC13R_7 = 7;
    sbit  OC13R_7_bit at OC13R.B7;
    const register unsigned short int OC13R_6 = 6;
    sbit  OC13R_6_bit at OC13R.B6;
    const register unsigned short int OC13R_5 = 5;
    sbit  OC13R_5_bit at OC13R.B5;
    const register unsigned short int OC13R_4 = 4;
    sbit  OC13R_4_bit at OC13R.B4;
    const register unsigned short int OC13R_3 = 3;
    sbit  OC13R_3_bit at OC13R.B3;
    const register unsigned short int OC13R_2 = 2;
    sbit  OC13R_2_bit at OC13R.B2;
    const register unsigned short int OC13R_1 = 1;
    sbit  OC13R_1_bit at OC13R.B1;
    const register unsigned short int OC13R_0 = 0;
    sbit  OC13R_0_bit at OC13R.B0;

    // OC13TMR bits
    const register unsigned short int OC13TMR_15 = 15;
    sbit  OC13TMR_15_bit at OC13TMR.B15;
    const register unsigned short int OC13TMR_14 = 14;
    sbit  OC13TMR_14_bit at OC13TMR.B14;
    const register unsigned short int OC13TMR_13 = 13;
    sbit  OC13TMR_13_bit at OC13TMR.B13;
    const register unsigned short int OC13TMR_12 = 12;
    sbit  OC13TMR_12_bit at OC13TMR.B12;
    const register unsigned short int OC13TMR_11 = 11;
    sbit  OC13TMR_11_bit at OC13TMR.B11;
    const register unsigned short int OC13TMR_10 = 10;
    sbit  OC13TMR_10_bit at OC13TMR.B10;
    const register unsigned short int OC13TMR_9 = 9;
    sbit  OC13TMR_9_bit at OC13TMR.B9;
    const register unsigned short int OC13TMR_8 = 8;
    sbit  OC13TMR_8_bit at OC13TMR.B8;
    const register unsigned short int OC13TMR_7 = 7;
    sbit  OC13TMR_7_bit at OC13TMR.B7;
    const register unsigned short int OC13TMR_6 = 6;
    sbit  OC13TMR_6_bit at OC13TMR.B6;
    const register unsigned short int OC13TMR_5 = 5;
    sbit  OC13TMR_5_bit at OC13TMR.B5;
    const register unsigned short int OC13TMR_4 = 4;
    sbit  OC13TMR_4_bit at OC13TMR.B4;
    const register unsigned short int OC13TMR_3 = 3;
    sbit  OC13TMR_3_bit at OC13TMR.B3;
    const register unsigned short int OC13TMR_2 = 2;
    sbit  OC13TMR_2_bit at OC13TMR.B2;
    const register unsigned short int OC13TMR_1 = 1;
    sbit  OC13TMR_1_bit at OC13TMR.B1;
    const register unsigned short int OC13TMR_0 = 0;
    sbit  OC13TMR_0_bit at OC13TMR.B0;

    // OC14CON1 bits
    sbit  OCSIDL_OC14CON1_bit at OC14CON1.B13;
    sbit  OCTSEL_2_OC14CON1_bit at OC14CON1.B12;
    sbit  OCTSEL_1_OC14CON1_bit at OC14CON1.B11;
    sbit  OCTSEL_0_OC14CON1_bit at OC14CON1.B10;
    sbit  ENFLTC_OC14CON1_bit at OC14CON1.B9;
    sbit  ENFLTB_OC14CON1_bit at OC14CON1.B8;
    sbit  ENFLTA_OC14CON1_bit at OC14CON1.B7;
    sbit  OCFLTC_OC14CON1_bit at OC14CON1.B6;
    sbit  OCFLTB_OC14CON1_bit at OC14CON1.B5;
    sbit  OCFLTA_OC14CON1_bit at OC14CON1.B4;
    sbit  TRIGMODE_OC14CON1_bit at OC14CON1.B3;
    sbit  OCM_2_OC14CON1_bit at OC14CON1.B2;
    sbit  OCM_1_OC14CON1_bit at OC14CON1.B1;
    sbit  OCM_0_OC14CON1_bit at OC14CON1.B0;

    // OC14CON2 bits
    sbit  FLTMD_OC14CON2_bit at OC14CON2.B15;
    sbit  FLTOUT_OC14CON2_bit at OC14CON2.B14;
    sbit  FLTTRIEN_OC14CON2_bit at OC14CON2.B13;
    sbit  OCINV_OC14CON2_bit at OC14CON2.B12;
    sbit  OC32_OC14CON2_bit at OC14CON2.B8;
    sbit  OCTRIG_OC14CON2_bit at OC14CON2.B7;
    sbit  TRIGSTAT_OC14CON2_bit at OC14CON2.B6;
    sbit  OCTRIS_OC14CON2_bit at OC14CON2.B5;
    sbit  SYNCSEL_4_OC14CON2_bit at OC14CON2.B4;
    sbit  SYNCSEL_3_OC14CON2_bit at OC14CON2.B3;
    sbit  SYNCSEL_2_OC14CON2_bit at OC14CON2.B2;
    sbit  SYNCSEL_1_OC14CON2_bit at OC14CON2.B1;
    sbit  SYNCSEL_0_OC14CON2_bit at OC14CON2.B0;

    // OC14RS bits
    const register unsigned short int OC14RS_15 = 15;
    sbit  OC14RS_15_bit at OC14RS.B15;
    const register unsigned short int OC14RS_14 = 14;
    sbit  OC14RS_14_bit at OC14RS.B14;
    const register unsigned short int OC14RS_13 = 13;
    sbit  OC14RS_13_bit at OC14RS.B13;
    const register unsigned short int OC14RS_12 = 12;
    sbit  OC14RS_12_bit at OC14RS.B12;
    const register unsigned short int OC14RS_11 = 11;
    sbit  OC14RS_11_bit at OC14RS.B11;
    const register unsigned short int OC14RS_10 = 10;
    sbit  OC14RS_10_bit at OC14RS.B10;
    const register unsigned short int OC14RS_9 = 9;
    sbit  OC14RS_9_bit at OC14RS.B9;
    const register unsigned short int OC14RS_8 = 8;
    sbit  OC14RS_8_bit at OC14RS.B8;
    const register unsigned short int OC14RS_7 = 7;
    sbit  OC14RS_7_bit at OC14RS.B7;
    const register unsigned short int OC14RS_6 = 6;
    sbit  OC14RS_6_bit at OC14RS.B6;
    const register unsigned short int OC14RS_5 = 5;
    sbit  OC14RS_5_bit at OC14RS.B5;
    const register unsigned short int OC14RS_4 = 4;
    sbit  OC14RS_4_bit at OC14RS.B4;
    const register unsigned short int OC14RS_3 = 3;
    sbit  OC14RS_3_bit at OC14RS.B3;
    const register unsigned short int OC14RS_2 = 2;
    sbit  OC14RS_2_bit at OC14RS.B2;
    const register unsigned short int OC14RS_1 = 1;
    sbit  OC14RS_1_bit at OC14RS.B1;
    const register unsigned short int OC14RS_0 = 0;
    sbit  OC14RS_0_bit at OC14RS.B0;

    // OC14R bits
    const register unsigned short int OC14R_15 = 15;
    sbit  OC14R_15_bit at OC14R.B15;
    const register unsigned short int OC14R_14 = 14;
    sbit  OC14R_14_bit at OC14R.B14;
    const register unsigned short int OC14R_13 = 13;
    sbit  OC14R_13_bit at OC14R.B13;
    const register unsigned short int OC14R_12 = 12;
    sbit  OC14R_12_bit at OC14R.B12;
    const register unsigned short int OC14R_11 = 11;
    sbit  OC14R_11_bit at OC14R.B11;
    const register unsigned short int OC14R_10 = 10;
    sbit  OC14R_10_bit at OC14R.B10;
    const register unsigned short int OC14R_9 = 9;
    sbit  OC14R_9_bit at OC14R.B9;
    const register unsigned short int OC14R_8 = 8;
    sbit  OC14R_8_bit at OC14R.B8;
    const register unsigned short int OC14R_7 = 7;
    sbit  OC14R_7_bit at OC14R.B7;
    const register unsigned short int OC14R_6 = 6;
    sbit  OC14R_6_bit at OC14R.B6;
    const register unsigned short int OC14R_5 = 5;
    sbit  OC14R_5_bit at OC14R.B5;
    const register unsigned short int OC14R_4 = 4;
    sbit  OC14R_4_bit at OC14R.B4;
    const register unsigned short int OC14R_3 = 3;
    sbit  OC14R_3_bit at OC14R.B3;
    const register unsigned short int OC14R_2 = 2;
    sbit  OC14R_2_bit at OC14R.B2;
    const register unsigned short int OC14R_1 = 1;
    sbit  OC14R_1_bit at OC14R.B1;
    const register unsigned short int OC14R_0 = 0;
    sbit  OC14R_0_bit at OC14R.B0;

    // OC14TMR bits
    const register unsigned short int OC14TMR_15 = 15;
    sbit  OC14TMR_15_bit at OC14TMR.B15;
    const register unsigned short int OC14TMR_14 = 14;
    sbit  OC14TMR_14_bit at OC14TMR.B14;
    const register unsigned short int OC14TMR_13 = 13;
    sbit  OC14TMR_13_bit at OC14TMR.B13;
    const register unsigned short int OC14TMR_12 = 12;
    sbit  OC14TMR_12_bit at OC14TMR.B12;
    const register unsigned short int OC14TMR_11 = 11;
    sbit  OC14TMR_11_bit at OC14TMR.B11;
    const register unsigned short int OC14TMR_10 = 10;
    sbit  OC14TMR_10_bit at OC14TMR.B10;
    const register unsigned short int OC14TMR_9 = 9;
    sbit  OC14TMR_9_bit at OC14TMR.B9;
    const register unsigned short int OC14TMR_8 = 8;
    sbit  OC14TMR_8_bit at OC14TMR.B8;
    const register unsigned short int OC14TMR_7 = 7;
    sbit  OC14TMR_7_bit at OC14TMR.B7;
    const register unsigned short int OC14TMR_6 = 6;
    sbit  OC14TMR_6_bit at OC14TMR.B6;
    const register unsigned short int OC14TMR_5 = 5;
    sbit  OC14TMR_5_bit at OC14TMR.B5;
    const register unsigned short int OC14TMR_4 = 4;
    sbit  OC14TMR_4_bit at OC14TMR.B4;
    const register unsigned short int OC14TMR_3 = 3;
    sbit  OC14TMR_3_bit at OC14TMR.B3;
    const register unsigned short int OC14TMR_2 = 2;
    sbit  OC14TMR_2_bit at OC14TMR.B2;
    const register unsigned short int OC14TMR_1 = 1;
    sbit  OC14TMR_1_bit at OC14TMR.B1;
    const register unsigned short int OC14TMR_0 = 0;
    sbit  OC14TMR_0_bit at OC14TMR.B0;

    // OC15CON1 bits
    sbit  OCSIDL_OC15CON1_bit at OC15CON1.B13;
    sbit  OCTSEL_2_OC15CON1_bit at OC15CON1.B12;
    sbit  OCTSEL_1_OC15CON1_bit at OC15CON1.B11;
    sbit  OCTSEL_0_OC15CON1_bit at OC15CON1.B10;
    sbit  ENFLTC_OC15CON1_bit at OC15CON1.B9;
    sbit  ENFLTB_OC15CON1_bit at OC15CON1.B8;
    sbit  ENFLTA_OC15CON1_bit at OC15CON1.B7;
    sbit  OCFLTC_OC15CON1_bit at OC15CON1.B6;
    sbit  OCFLTB_OC15CON1_bit at OC15CON1.B5;
    sbit  OCFLTA_OC15CON1_bit at OC15CON1.B4;
    sbit  TRIGMODE_OC15CON1_bit at OC15CON1.B3;
    sbit  OCM_2_OC15CON1_bit at OC15CON1.B2;
    sbit  OCM_1_OC15CON1_bit at OC15CON1.B1;
    sbit  OCM_0_OC15CON1_bit at OC15CON1.B0;

    // OC15CON2 bits
    sbit  FLTMD_OC15CON2_bit at OC15CON2.B15;
    sbit  FLTOUT_OC15CON2_bit at OC15CON2.B14;
    sbit  FLTTRIEN_OC15CON2_bit at OC15CON2.B13;
    sbit  OCINV_OC15CON2_bit at OC15CON2.B12;
    sbit  OC32_OC15CON2_bit at OC15CON2.B8;
    sbit  OCTRIG_OC15CON2_bit at OC15CON2.B7;
    sbit  TRIGSTAT_OC15CON2_bit at OC15CON2.B6;
    sbit  OCTRIS_OC15CON2_bit at OC15CON2.B5;
    sbit  SYNCSEL_4_OC15CON2_bit at OC15CON2.B4;
    sbit  SYNCSEL_3_OC15CON2_bit at OC15CON2.B3;
    sbit  SYNCSEL_2_OC15CON2_bit at OC15CON2.B2;
    sbit  SYNCSEL_1_OC15CON2_bit at OC15CON2.B1;
    sbit  SYNCSEL_0_OC15CON2_bit at OC15CON2.B0;

    // OC15RS bits
    const register unsigned short int OC15RS_15 = 15;
    sbit  OC15RS_15_bit at OC15RS.B15;
    const register unsigned short int OC15RS_14 = 14;
    sbit  OC15RS_14_bit at OC15RS.B14;
    const register unsigned short int OC15RS_13 = 13;
    sbit  OC15RS_13_bit at OC15RS.B13;
    const register unsigned short int OC15RS_12 = 12;
    sbit  OC15RS_12_bit at OC15RS.B12;
    const register unsigned short int OC15RS_11 = 11;
    sbit  OC15RS_11_bit at OC15RS.B11;
    const register unsigned short int OC15RS_10 = 10;
    sbit  OC15RS_10_bit at OC15RS.B10;
    const register unsigned short int OC15RS_9 = 9;
    sbit  OC15RS_9_bit at OC15RS.B9;
    const register unsigned short int OC15RS_8 = 8;
    sbit  OC15RS_8_bit at OC15RS.B8;
    const register unsigned short int OC15RS_7 = 7;
    sbit  OC15RS_7_bit at OC15RS.B7;
    const register unsigned short int OC15RS_6 = 6;
    sbit  OC15RS_6_bit at OC15RS.B6;
    const register unsigned short int OC15RS_5 = 5;
    sbit  OC15RS_5_bit at OC15RS.B5;
    const register unsigned short int OC15RS_4 = 4;
    sbit  OC15RS_4_bit at OC15RS.B4;
    const register unsigned short int OC15RS_3 = 3;
    sbit  OC15RS_3_bit at OC15RS.B3;
    const register unsigned short int OC15RS_2 = 2;
    sbit  OC15RS_2_bit at OC15RS.B2;
    const register unsigned short int OC15RS_1 = 1;
    sbit  OC15RS_1_bit at OC15RS.B1;
    const register unsigned short int OC15RS_0 = 0;
    sbit  OC15RS_0_bit at OC15RS.B0;

    // OC15R bits
    const register unsigned short int OC15R_15 = 15;
    sbit  OC15R_15_bit at OC15R.B15;
    const register unsigned short int OC15R_14 = 14;
    sbit  OC15R_14_bit at OC15R.B14;
    const register unsigned short int OC15R_13 = 13;
    sbit  OC15R_13_bit at OC15R.B13;
    const register unsigned short int OC15R_12 = 12;
    sbit  OC15R_12_bit at OC15R.B12;
    const register unsigned short int OC15R_11 = 11;
    sbit  OC15R_11_bit at OC15R.B11;
    const register unsigned short int OC15R_10 = 10;
    sbit  OC15R_10_bit at OC15R.B10;
    const register unsigned short int OC15R_9 = 9;
    sbit  OC15R_9_bit at OC15R.B9;
    const register unsigned short int OC15R_8 = 8;
    sbit  OC15R_8_bit at OC15R.B8;
    const register unsigned short int OC15R_7 = 7;
    sbit  OC15R_7_bit at OC15R.B7;
    const register unsigned short int OC15R_6 = 6;
    sbit  OC15R_6_bit at OC15R.B6;
    const register unsigned short int OC15R_5 = 5;
    sbit  OC15R_5_bit at OC15R.B5;
    const register unsigned short int OC15R_4 = 4;
    sbit  OC15R_4_bit at OC15R.B4;
    const register unsigned short int OC15R_3 = 3;
    sbit  OC15R_3_bit at OC15R.B3;
    const register unsigned short int OC15R_2 = 2;
    sbit  OC15R_2_bit at OC15R.B2;
    const register unsigned short int OC15R_1 = 1;
    sbit  OC15R_1_bit at OC15R.B1;
    const register unsigned short int OC15R_0 = 0;
    sbit  OC15R_0_bit at OC15R.B0;

    // OC15TMR bits
    const register unsigned short int OC15TMR_15 = 15;
    sbit  OC15TMR_15_bit at OC15TMR.B15;
    const register unsigned short int OC15TMR_14 = 14;
    sbit  OC15TMR_14_bit at OC15TMR.B14;
    const register unsigned short int OC15TMR_13 = 13;
    sbit  OC15TMR_13_bit at OC15TMR.B13;
    const register unsigned short int OC15TMR_12 = 12;
    sbit  OC15TMR_12_bit at OC15TMR.B12;
    const register unsigned short int OC15TMR_11 = 11;
    sbit  OC15TMR_11_bit at OC15TMR.B11;
    const register unsigned short int OC15TMR_10 = 10;
    sbit  OC15TMR_10_bit at OC15TMR.B10;
    const register unsigned short int OC15TMR_9 = 9;
    sbit  OC15TMR_9_bit at OC15TMR.B9;
    const register unsigned short int OC15TMR_8 = 8;
    sbit  OC15TMR_8_bit at OC15TMR.B8;
    const register unsigned short int OC15TMR_7 = 7;
    sbit  OC15TMR_7_bit at OC15TMR.B7;
    const register unsigned short int OC15TMR_6 = 6;
    sbit  OC15TMR_6_bit at OC15TMR.B6;
    const register unsigned short int OC15TMR_5 = 5;
    sbit  OC15TMR_5_bit at OC15TMR.B5;
    const register unsigned short int OC15TMR_4 = 4;
    sbit  OC15TMR_4_bit at OC15TMR.B4;
    const register unsigned short int OC15TMR_3 = 3;
    sbit  OC15TMR_3_bit at OC15TMR.B3;
    const register unsigned short int OC15TMR_2 = 2;
    sbit  OC15TMR_2_bit at OC15TMR.B2;
    const register unsigned short int OC15TMR_1 = 1;
    sbit  OC15TMR_1_bit at OC15TMR.B1;
    const register unsigned short int OC15TMR_0 = 0;
    sbit  OC15TMR_0_bit at OC15TMR.B0;

    // OC16CON1 bits
    sbit  OCSIDL_OC16CON1_bit at OC16CON1.B13;
    sbit  OCTSEL_2_OC16CON1_bit at OC16CON1.B12;
    sbit  OCTSEL_1_OC16CON1_bit at OC16CON1.B11;
    sbit  OCTSEL_0_OC16CON1_bit at OC16CON1.B10;
    sbit  ENFLTC_OC16CON1_bit at OC16CON1.B9;
    sbit  ENFLTB_OC16CON1_bit at OC16CON1.B8;
    sbit  ENFLTA_OC16CON1_bit at OC16CON1.B7;
    sbit  OCFLTC_OC16CON1_bit at OC16CON1.B6;
    sbit  OCFLTB_OC16CON1_bit at OC16CON1.B5;
    sbit  OCFLTA_OC16CON1_bit at OC16CON1.B4;
    sbit  TRIGMODE_OC16CON1_bit at OC16CON1.B3;
    sbit  OCM_2_OC16CON1_bit at OC16CON1.B2;
    sbit  OCM_1_OC16CON1_bit at OC16CON1.B1;
    sbit  OCM_0_OC16CON1_bit at OC16CON1.B0;

    // OC16CON2 bits
    sbit  FLTMD_OC16CON2_bit at OC16CON2.B15;
    sbit  FLTOUT_OC16CON2_bit at OC16CON2.B14;
    sbit  FLTTRIEN_OC16CON2_bit at OC16CON2.B13;
    sbit  OCINV_OC16CON2_bit at OC16CON2.B12;
    sbit  OC32_OC16CON2_bit at OC16CON2.B8;
    sbit  OCTRIG_OC16CON2_bit at OC16CON2.B7;
    sbit  TRIGSTAT_OC16CON2_bit at OC16CON2.B6;
    sbit  OCTRIS_OC16CON2_bit at OC16CON2.B5;
    sbit  SYNCSEL_4_OC16CON2_bit at OC16CON2.B4;
    sbit  SYNCSEL_3_OC16CON2_bit at OC16CON2.B3;
    sbit  SYNCSEL_2_OC16CON2_bit at OC16CON2.B2;
    sbit  SYNCSEL_1_OC16CON2_bit at OC16CON2.B1;
    sbit  SYNCSEL_0_OC16CON2_bit at OC16CON2.B0;

    // OC16RS bits
    const register unsigned short int OC16RS_15 = 15;
    sbit  OC16RS_15_bit at OC16RS.B15;
    const register unsigned short int OC16RS_14 = 14;
    sbit  OC16RS_14_bit at OC16RS.B14;
    const register unsigned short int OC16RS_13 = 13;
    sbit  OC16RS_13_bit at OC16RS.B13;
    const register unsigned short int OC16RS_12 = 12;
    sbit  OC16RS_12_bit at OC16RS.B12;
    const register unsigned short int OC16RS_11 = 11;
    sbit  OC16RS_11_bit at OC16RS.B11;
    const register unsigned short int OC16RS_10 = 10;
    sbit  OC16RS_10_bit at OC16RS.B10;
    const register unsigned short int OC16RS_9 = 9;
    sbit  OC16RS_9_bit at OC16RS.B9;
    const register unsigned short int OC16RS_8 = 8;
    sbit  OC16RS_8_bit at OC16RS.B8;
    const register unsigned short int OC16RS_7 = 7;
    sbit  OC16RS_7_bit at OC16RS.B7;
    const register unsigned short int OC16RS_6 = 6;
    sbit  OC16RS_6_bit at OC16RS.B6;
    const register unsigned short int OC16RS_5 = 5;
    sbit  OC16RS_5_bit at OC16RS.B5;
    const register unsigned short int OC16RS_4 = 4;
    sbit  OC16RS_4_bit at OC16RS.B4;
    const register unsigned short int OC16RS_3 = 3;
    sbit  OC16RS_3_bit at OC16RS.B3;
    const register unsigned short int OC16RS_2 = 2;
    sbit  OC16RS_2_bit at OC16RS.B2;
    const register unsigned short int OC16RS_1 = 1;
    sbit  OC16RS_1_bit at OC16RS.B1;
    const register unsigned short int OC16RS_0 = 0;
    sbit  OC16RS_0_bit at OC16RS.B0;

    // OC16R bits
    const register unsigned short int OC16R_15 = 15;
    sbit  OC16R_15_bit at OC16R.B15;
    const register unsigned short int OC16R_14 = 14;
    sbit  OC16R_14_bit at OC16R.B14;
    const register unsigned short int OC16R_13 = 13;
    sbit  OC16R_13_bit at OC16R.B13;
    const register unsigned short int OC16R_12 = 12;
    sbit  OC16R_12_bit at OC16R.B12;
    const register unsigned short int OC16R_11 = 11;
    sbit  OC16R_11_bit at OC16R.B11;
    const register unsigned short int OC16R_10 = 10;
    sbit  OC16R_10_bit at OC16R.B10;
    const register unsigned short int OC16R_9 = 9;
    sbit  OC16R_9_bit at OC16R.B9;
    const register unsigned short int OC16R_8 = 8;
    sbit  OC16R_8_bit at OC16R.B8;
    const register unsigned short int OC16R_7 = 7;
    sbit  OC16R_7_bit at OC16R.B7;
    const register unsigned short int OC16R_6 = 6;
    sbit  OC16R_6_bit at OC16R.B6;
    const register unsigned short int OC16R_5 = 5;
    sbit  OC16R_5_bit at OC16R.B5;
    const register unsigned short int OC16R_4 = 4;
    sbit  OC16R_4_bit at OC16R.B4;
    const register unsigned short int OC16R_3 = 3;
    sbit  OC16R_3_bit at OC16R.B3;
    const register unsigned short int OC16R_2 = 2;
    sbit  OC16R_2_bit at OC16R.B2;
    const register unsigned short int OC16R_1 = 1;
    sbit  OC16R_1_bit at OC16R.B1;
    const register unsigned short int OC16R_0 = 0;
    sbit  OC16R_0_bit at OC16R.B0;

    // OC16TMR bits
    const register unsigned short int OC16TMR_15 = 15;
    sbit  OC16TMR_15_bit at OC16TMR.B15;
    const register unsigned short int OC16TMR_14 = 14;
    sbit  OC16TMR_14_bit at OC16TMR.B14;
    const register unsigned short int OC16TMR_13 = 13;
    sbit  OC16TMR_13_bit at OC16TMR.B13;
    const register unsigned short int OC16TMR_12 = 12;
    sbit  OC16TMR_12_bit at OC16TMR.B12;
    const register unsigned short int OC16TMR_11 = 11;
    sbit  OC16TMR_11_bit at OC16TMR.B11;
    const register unsigned short int OC16TMR_10 = 10;
    sbit  OC16TMR_10_bit at OC16TMR.B10;
    const register unsigned short int OC16TMR_9 = 9;
    sbit  OC16TMR_9_bit at OC16TMR.B9;
    const register unsigned short int OC16TMR_8 = 8;
    sbit  OC16TMR_8_bit at OC16TMR.B8;
    const register unsigned short int OC16TMR_7 = 7;
    sbit  OC16TMR_7_bit at OC16TMR.B7;
    const register unsigned short int OC16TMR_6 = 6;
    sbit  OC16TMR_6_bit at OC16TMR.B6;
    const register unsigned short int OC16TMR_5 = 5;
    sbit  OC16TMR_5_bit at OC16TMR.B5;
    const register unsigned short int OC16TMR_4 = 4;
    sbit  OC16TMR_4_bit at OC16TMR.B4;
    const register unsigned short int OC16TMR_3 = 3;
    sbit  OC16TMR_3_bit at OC16TMR.B3;
    const register unsigned short int OC16TMR_2 = 2;
    sbit  OC16TMR_2_bit at OC16TMR.B2;
    const register unsigned short int OC16TMR_1 = 1;
    sbit  OC16TMR_1_bit at OC16TMR.B1;
    const register unsigned short int OC16TMR_0 = 0;
    sbit  OC16TMR_0_bit at OC16TMR.B0;

    // CMSTAT bits
    const register unsigned short int CMSIDL = 15;
    sbit  CMSIDL_bit at CMSTAT.B15;
    const register unsigned short int C3EVT = 10;
    sbit  C3EVT_bit at CMSTAT.B10;
    const register unsigned short int C2EVT = 9;
    sbit  C2EVT_bit at CMSTAT.B9;
    const register unsigned short int C1EVT = 8;
    sbit  C1EVT_bit at CMSTAT.B8;
    const register unsigned short int C3OUT = 2;
    sbit  C3OUT_bit at CMSTAT.B2;
    const register unsigned short int C2OUT = 1;
    sbit  C2OUT_bit at CMSTAT.B1;
    const register unsigned short int C1OUT = 0;
    sbit  C1OUT_bit at CMSTAT.B0;

    // CVRCON bits
    const register unsigned short int VREFSEL = 10;
    sbit  VREFSEL_bit at CVRCON.B10;
    const register unsigned short int BGSEL_1 = 9;
    sbit  BGSEL_1_bit at CVRCON.B9;
    const register unsigned short int BGSEL_0 = 8;
    sbit  BGSEL_0_bit at CVRCON.B8;
    const register unsigned short int CVREN = 7;
    sbit  CVREN_bit at CVRCON.B7;
    const register unsigned short int CVROE = 6;
    sbit  CVROE_bit at CVRCON.B6;
    const register unsigned short int CVRR = 5;
    sbit  CVRR_bit at CVRCON.B5;
    const register unsigned short int CVRSS = 4;
    sbit  CVRSS_bit at CVRCON.B4;
    const register unsigned short int CVR_3 = 3;
    sbit  CVR_3_bit at CVRCON.B3;
    const register unsigned short int CVR_2 = 2;
    sbit  CVR_2_bit at CVRCON.B2;
    const register unsigned short int CVR_1 = 1;
    sbit  CVR_1_bit at CVRCON.B1;
    const register unsigned short int CVR_0 = 0;
    sbit  CVR_0_bit at CVRCON.B0;

    // CM1CON bits
    const register unsigned short int CON = 15;
    sbit  CON_bit at CM1CON.B15;
    sbit  CON_CM1CON_bit at CM1CON.B15;
    const register unsigned short int COE = 14;
    sbit  COE_bit at CM1CON.B14;
    sbit  COE_CM1CON_bit at CM1CON.B14;
    const register unsigned short int CPOL = 13;
    sbit  CPOL_bit at CM1CON.B13;
    sbit  CPOL_CM1CON_bit at CM1CON.B13;
    const register unsigned short int CEVT = 9;
    sbit  CEVT_bit at CM1CON.B9;
    sbit  CEVT_CM1CON_bit at CM1CON.B9;
    const register unsigned short int COUT = 8;
    sbit  COUT_bit at CM1CON.B8;
    sbit  COUT_CM1CON_bit at CM1CON.B8;
    const register unsigned short int EVPOL_1 = 7;
    sbit  EVPOL_1_bit at CM1CON.B7;
    sbit  EVPOL_1_CM1CON_bit at CM1CON.B7;
    const register unsigned short int EVPOL_0 = 6;
    sbit  EVPOL_0_bit at CM1CON.B6;
    sbit  EVPOL_0_CM1CON_bit at CM1CON.B6;
    const register unsigned short int CREF = 4;
    sbit  CREF_bit at CM1CON.B4;
    sbit  CREF_CM1CON_bit at CM1CON.B4;
    const register unsigned short int CCH_1 = 1;
    sbit  CCH_1_bit at CM1CON.B1;
    sbit  CCH_1_CM1CON_bit at CM1CON.B1;
    const register unsigned short int CCH_0 = 0;
    sbit  CCH_0_bit at CM1CON.B0;
    sbit  CCH_0_CM1CON_bit at CM1CON.B0;

    // CM1MSKSRC bits
    const register unsigned short int SELSRCC_3 = 11;
    sbit  SELSRCC_3_bit at CM1MSKSRC.B11;
    sbit  SELSRCC_3_CM1MSKSRC_bit at CM1MSKSRC.B11;
    const register unsigned short int SELSRCC_2 = 10;
    sbit  SELSRCC_2_bit at CM1MSKSRC.B10;
    sbit  SELSRCC_2_CM1MSKSRC_bit at CM1MSKSRC.B10;
    const register unsigned short int SELSRCC_1 = 9;
    sbit  SELSRCC_1_bit at CM1MSKSRC.B9;
    sbit  SELSRCC_1_CM1MSKSRC_bit at CM1MSKSRC.B9;
    const register unsigned short int SELSRCC_0 = 8;
    sbit  SELSRCC_0_bit at CM1MSKSRC.B8;
    sbit  SELSRCC_0_CM1MSKSRC_bit at CM1MSKSRC.B8;
    const register unsigned short int SELSRCB_3 = 7;
    sbit  SELSRCB_3_bit at CM1MSKSRC.B7;
    sbit  SELSRCB_3_CM1MSKSRC_bit at CM1MSKSRC.B7;
    const register unsigned short int SELSRCB_2 = 6;
    sbit  SELSRCB_2_bit at CM1MSKSRC.B6;
    sbit  SELSRCB_2_CM1MSKSRC_bit at CM1MSKSRC.B6;
    const register unsigned short int SELSRCB_1 = 5;
    sbit  SELSRCB_1_bit at CM1MSKSRC.B5;
    sbit  SELSRCB_1_CM1MSKSRC_bit at CM1MSKSRC.B5;
    const register unsigned short int SELSRCB_0 = 4;
    sbit  SELSRCB_0_bit at CM1MSKSRC.B4;
    sbit  SELSRCB_0_CM1MSKSRC_bit at CM1MSKSRC.B4;
    const register unsigned short int SELSRCA_3 = 3;
    sbit  SELSRCA_3_bit at CM1MSKSRC.B3;
    sbit  SELSRCA_3_CM1MSKSRC_bit at CM1MSKSRC.B3;
    const register unsigned short int SELSRCA_2 = 2;
    sbit  SELSRCA_2_bit at CM1MSKSRC.B2;
    sbit  SELSRCA_2_CM1MSKSRC_bit at CM1MSKSRC.B2;
    const register unsigned short int SELSRCA_1 = 1;
    sbit  SELSRCA_1_bit at CM1MSKSRC.B1;
    sbit  SELSRCA_1_CM1MSKSRC_bit at CM1MSKSRC.B1;
    const register unsigned short int SELSRCA_0 = 0;
    sbit  SELSRCA_0_bit at CM1MSKSRC.B0;
    sbit  SELSRCA_0_CM1MSKSRC_bit at CM1MSKSRC.B0;

    // CM1MSKCON bits
    const register unsigned short int HLMS = 15;
    sbit  HLMS_bit at CM1MSKCON.B15;
    sbit  HLMS_CM1MSKCON_bit at CM1MSKCON.B15;
    const register unsigned short int OCEN = 13;
    sbit  OCEN_bit at CM1MSKCON.B13;
    sbit  OCEN_CM1MSKCON_bit at CM1MSKCON.B13;
    const register unsigned short int OCNEN = 12;
    sbit  OCNEN_bit at CM1MSKCON.B12;
    sbit  OCNEN_CM1MSKCON_bit at CM1MSKCON.B12;
    const register unsigned short int OBEN = 11;
    sbit  OBEN_bit at CM1MSKCON.B11;
    sbit  OBEN_CM1MSKCON_bit at CM1MSKCON.B11;
    const register unsigned short int OBNEN = 10;
    sbit  OBNEN_bit at CM1MSKCON.B10;
    sbit  OBNEN_CM1MSKCON_bit at CM1MSKCON.B10;
    const register unsigned short int OAEN = 9;
    sbit  OAEN_bit at CM1MSKCON.B9;
    sbit  OAEN_CM1MSKCON_bit at CM1MSKCON.B9;
    const register unsigned short int OANEN = 8;
    sbit  OANEN_bit at CM1MSKCON.B8;
    sbit  OANEN_CM1MSKCON_bit at CM1MSKCON.B8;
    const register unsigned short int NAGS = 7;
    sbit  NAGS_bit at CM1MSKCON.B7;
    sbit  NAGS_CM1MSKCON_bit at CM1MSKCON.B7;
    const register unsigned short int PAGS = 6;
    sbit  PAGS_bit at CM1MSKCON.B6;
    sbit  PAGS_CM1MSKCON_bit at CM1MSKCON.B6;
    const register unsigned short int ACEN = 5;
    sbit  ACEN_bit at CM1MSKCON.B5;
    sbit  ACEN_CM1MSKCON_bit at CM1MSKCON.B5;
    const register unsigned short int ACNEN = 4;
    sbit  ACNEN_bit at CM1MSKCON.B4;
    sbit  ACNEN_CM1MSKCON_bit at CM1MSKCON.B4;
    const register unsigned short int ABEN = 3;
    sbit  ABEN_bit at CM1MSKCON.B3;
    sbit  ABEN_CM1MSKCON_bit at CM1MSKCON.B3;
    const register unsigned short int ABNEN = 2;
    sbit  ABNEN_bit at CM1MSKCON.B2;
    sbit  ABNEN_CM1MSKCON_bit at CM1MSKCON.B2;
    const register unsigned short int AAEN = 1;
    sbit  AAEN_bit at CM1MSKCON.B1;
    sbit  AAEN_CM1MSKCON_bit at CM1MSKCON.B1;
    const register unsigned short int AANEN = 0;
    sbit  AANEN_bit at CM1MSKCON.B0;
    sbit  AANEN_CM1MSKCON_bit at CM1MSKCON.B0;

    // CM1FLTR bits
    const register unsigned short int CFSEL_2 = 6;
    sbit  CFSEL_2_bit at CM1FLTR.B6;
    sbit  CFSEL_2_CM1FLTR_bit at CM1FLTR.B6;
    const register unsigned short int CFSEL_1 = 5;
    sbit  CFSEL_1_bit at CM1FLTR.B5;
    sbit  CFSEL_1_CM1FLTR_bit at CM1FLTR.B5;
    const register unsigned short int CFSEL_0 = 4;
    sbit  CFSEL_0_bit at CM1FLTR.B4;
    sbit  CFSEL_0_CM1FLTR_bit at CM1FLTR.B4;
    const register unsigned short int CFLTREN = 3;
    sbit  CFLTREN_bit at CM1FLTR.B3;
    sbit  CFLTREN_CM1FLTR_bit at CM1FLTR.B3;
    const register unsigned short int CFDIV_2 = 2;
    sbit  CFDIV_2_bit at CM1FLTR.B2;
    sbit  CFDIV_2_CM1FLTR_bit at CM1FLTR.B2;
    const register unsigned short int CFDIV_1 = 1;
    sbit  CFDIV_1_bit at CM1FLTR.B1;
    sbit  CFDIV_1_CM1FLTR_bit at CM1FLTR.B1;
    const register unsigned short int CFDIV_0 = 0;
    sbit  CFDIV_0_bit at CM1FLTR.B0;
    sbit  CFDIV_0_CM1FLTR_bit at CM1FLTR.B0;

    // CM2CON bits
    sbit  CON_CM2CON_bit at CM2CON.B15;
    sbit  COE_CM2CON_bit at CM2CON.B14;
    sbit  CPOL_CM2CON_bit at CM2CON.B13;
    sbit  CEVT_CM2CON_bit at CM2CON.B9;
    sbit  COUT_CM2CON_bit at CM2CON.B8;
    sbit  EVPOL_1_CM2CON_bit at CM2CON.B7;
    sbit  EVPOL_0_CM2CON_bit at CM2CON.B6;
    sbit  CREF_CM2CON_bit at CM2CON.B4;
    sbit  CCH_1_CM2CON_bit at CM2CON.B1;
    sbit  CCH_0_CM2CON_bit at CM2CON.B0;

    // CM2MSKSRC bits
    sbit  SELSRCC_3_CM2MSKSRC_bit at CM2MSKSRC.B11;
    sbit  SELSRCC_2_CM2MSKSRC_bit at CM2MSKSRC.B10;
    sbit  SELSRCC_1_CM2MSKSRC_bit at CM2MSKSRC.B9;
    sbit  SELSRCC_0_CM2MSKSRC_bit at CM2MSKSRC.B8;
    sbit  SELSRCB_3_CM2MSKSRC_bit at CM2MSKSRC.B7;
    sbit  SELSRCB_2_CM2MSKSRC_bit at CM2MSKSRC.B6;
    sbit  SELSRCB_1_CM2MSKSRC_bit at CM2MSKSRC.B5;
    sbit  SELSRCB_0_CM2MSKSRC_bit at CM2MSKSRC.B4;
    sbit  SELSRCA_3_CM2MSKSRC_bit at CM2MSKSRC.B3;
    sbit  SELSRCA_2_CM2MSKSRC_bit at CM2MSKSRC.B2;
    sbit  SELSRCA_1_CM2MSKSRC_bit at CM2MSKSRC.B1;
    sbit  SELSRCA_0_CM2MSKSRC_bit at CM2MSKSRC.B0;

    // CM2MSKCON bits
    sbit  HLMS_CM2MSKCON_bit at CM2MSKCON.B15;
    sbit  OCEN_CM2MSKCON_bit at CM2MSKCON.B13;
    sbit  OCNEN_CM2MSKCON_bit at CM2MSKCON.B12;
    sbit  OBEN_CM2MSKCON_bit at CM2MSKCON.B11;
    sbit  OBNEN_CM2MSKCON_bit at CM2MSKCON.B10;
    sbit  OAEN_CM2MSKCON_bit at CM2MSKCON.B9;
    sbit  OANEN_CM2MSKCON_bit at CM2MSKCON.B8;
    sbit  NAGS_CM2MSKCON_bit at CM2MSKCON.B7;
    sbit  PAGS_CM2MSKCON_bit at CM2MSKCON.B6;
    sbit  ACEN_CM2MSKCON_bit at CM2MSKCON.B5;
    sbit  ACNEN_CM2MSKCON_bit at CM2MSKCON.B4;
    sbit  ABEN_CM2MSKCON_bit at CM2MSKCON.B3;
    sbit  ABNEN_CM2MSKCON_bit at CM2MSKCON.B2;
    sbit  AAEN_CM2MSKCON_bit at CM2MSKCON.B1;
    sbit  AANEN_CM2MSKCON_bit at CM2MSKCON.B0;

    // CM2FLTR bits
    sbit  CFSEL_2_CM2FLTR_bit at CM2FLTR.B6;
    sbit  CFSEL_1_CM2FLTR_bit at CM2FLTR.B5;
    sbit  CFSEL_0_CM2FLTR_bit at CM2FLTR.B4;
    sbit  CFLTREN_CM2FLTR_bit at CM2FLTR.B3;
    sbit  CFDIV_2_CM2FLTR_bit at CM2FLTR.B2;
    sbit  CFDIV_1_CM2FLTR_bit at CM2FLTR.B1;
    sbit  CFDIV_0_CM2FLTR_bit at CM2FLTR.B0;

    // CM3CON bits
    sbit  CON_CM3CON_bit at CM3CON.B15;
    sbit  COE_CM3CON_bit at CM3CON.B14;
    sbit  CPOL_CM3CON_bit at CM3CON.B13;
    sbit  CEVT_CM3CON_bit at CM3CON.B9;
    sbit  COUT_CM3CON_bit at CM3CON.B8;
    sbit  EVPOL_1_CM3CON_bit at CM3CON.B7;
    sbit  EVPOL_0_CM3CON_bit at CM3CON.B6;
    sbit  CREF_CM3CON_bit at CM3CON.B4;
    sbit  CCH_1_CM3CON_bit at CM3CON.B1;
    sbit  CCH_0_CM3CON_bit at CM3CON.B0;

    // CM3MSKSRC bits
    sbit  SELSRCC_3_CM3MSKSRC_bit at CM3MSKSRC.B11;
    sbit  SELSRCC_2_CM3MSKSRC_bit at CM3MSKSRC.B10;
    sbit  SELSRCC_1_CM3MSKSRC_bit at CM3MSKSRC.B9;
    sbit  SELSRCC_0_CM3MSKSRC_bit at CM3MSKSRC.B8;
    sbit  SELSRCB_3_CM3MSKSRC_bit at CM3MSKSRC.B7;
    sbit  SELSRCB_2_CM3MSKSRC_bit at CM3MSKSRC.B6;
    sbit  SELSRCB_1_CM3MSKSRC_bit at CM3MSKSRC.B5;
    sbit  SELSRCB_0_CM3MSKSRC_bit at CM3MSKSRC.B4;
    sbit  SELSRCA_3_CM3MSKSRC_bit at CM3MSKSRC.B3;
    sbit  SELSRCA_2_CM3MSKSRC_bit at CM3MSKSRC.B2;
    sbit  SELSRCA_1_CM3MSKSRC_bit at CM3MSKSRC.B1;
    sbit  SELSRCA_0_CM3MSKSRC_bit at CM3MSKSRC.B0;

    // CM3MSKCON bits
    sbit  HLMS_CM3MSKCON_bit at CM3MSKCON.B15;
    sbit  OCEN_CM3MSKCON_bit at CM3MSKCON.B13;
    sbit  OCNEN_CM3MSKCON_bit at CM3MSKCON.B12;
    sbit  OBEN_CM3MSKCON_bit at CM3MSKCON.B11;
    sbit  OBNEN_CM3MSKCON_bit at CM3MSKCON.B10;
    sbit  OAEN_CM3MSKCON_bit at CM3MSKCON.B9;
    sbit  OANEN_CM3MSKCON_bit at CM3MSKCON.B8;
    sbit  NAGS_CM3MSKCON_bit at CM3MSKCON.B7;
    sbit  PAGS_CM3MSKCON_bit at CM3MSKCON.B6;
    sbit  ACEN_CM3MSKCON_bit at CM3MSKCON.B5;
    sbit  ACNEN_CM3MSKCON_bit at CM3MSKCON.B4;
    sbit  ABEN_CM3MSKCON_bit at CM3MSKCON.B3;
    sbit  ABNEN_CM3MSKCON_bit at CM3MSKCON.B2;
    sbit  AAEN_CM3MSKCON_bit at CM3MSKCON.B1;
    sbit  AANEN_CM3MSKCON_bit at CM3MSKCON.B0;

    // CM3FLTR bits
    sbit  CFSEL_2_CM3FLTR_bit at CM3FLTR.B6;
    sbit  CFSEL_1_CM3FLTR_bit at CM3FLTR.B5;
    sbit  CFSEL_0_CM3FLTR_bit at CM3FLTR.B4;
    sbit  CFLTREN_CM3FLTR_bit at CM3FLTR.B3;
    sbit  CFDIV_2_CM3FLTR_bit at CM3FLTR.B2;
    sbit  CFDIV_1_CM3FLTR_bit at CM3FLTR.B1;
    sbit  CFDIV_0_CM3FLTR_bit at CM3FLTR.B0;

    // DMA0CON bits
    const register unsigned short int CHEN = 15;
    sbit  CHEN_bit at DMA0CON.B15;
    sbit  CHEN_DMA0CON_bit at DMA0CON.B15;
    const register unsigned short int SIZE = 14;
    sbit  SIZE_bit at DMA0CON.B14;
    sbit  SIZE_DMA0CON_bit at DMA0CON.B14;
    sbit  DIR__DMA0CON_bit at DMA0CON.B13;
    const register unsigned short int HALF = 12;
    sbit  HALF_bit at DMA0CON.B12;
    sbit  HALF_DMA0CON_bit at DMA0CON.B12;
    const register unsigned short int NULLW = 11;
    sbit  NULLW_bit at DMA0CON.B11;
    sbit  NULLW_DMA0CON_bit at DMA0CON.B11;
    const register unsigned short int AMODE_1 = 5;
    sbit  AMODE_1_bit at DMA0CON.B5;
    sbit  AMODE_1_DMA0CON_bit at DMA0CON.B5;
    const register unsigned short int AMODE_0 = 4;
    sbit  AMODE_0_bit at DMA0CON.B4;
    sbit  AMODE_0_DMA0CON_bit at DMA0CON.B4;
    sbit  MODE_1_DMA0CON_bit at DMA0CON.B1;
    sbit  MODE_0_DMA0CON_bit at DMA0CON.B0;

    // DMA0REQ bits
    const register unsigned short int FORCE = 15;
    sbit  FORCE_bit at DMA0REQ.B15;
    sbit  FORCE_DMA0REQ_bit at DMA0REQ.B15;
    const register unsigned short int IRQSEL_7 = 7;
    sbit  IRQSEL_7_bit at DMA0REQ.B7;
    sbit  IRQSEL_7_DMA0REQ_bit at DMA0REQ.B7;
    const register unsigned short int IRQSEL_6 = 6;
    sbit  IRQSEL_6_bit at DMA0REQ.B6;
    sbit  IRQSEL_6_DMA0REQ_bit at DMA0REQ.B6;
    const register unsigned short int IRQSEL_5 = 5;
    sbit  IRQSEL_5_bit at DMA0REQ.B5;
    sbit  IRQSEL_5_DMA0REQ_bit at DMA0REQ.B5;
    const register unsigned short int IRQSEL_4 = 4;
    sbit  IRQSEL_4_bit at DMA0REQ.B4;
    sbit  IRQSEL_4_DMA0REQ_bit at DMA0REQ.B4;
    const register unsigned short int IRQSEL_3 = 3;
    sbit  IRQSEL_3_bit at DMA0REQ.B3;
    sbit  IRQSEL_3_DMA0REQ_bit at DMA0REQ.B3;
    const register unsigned short int IRQSEL_2 = 2;
    sbit  IRQSEL_2_bit at DMA0REQ.B2;
    sbit  IRQSEL_2_DMA0REQ_bit at DMA0REQ.B2;
    const register unsigned short int IRQSEL_1 = 1;
    sbit  IRQSEL_1_bit at DMA0REQ.B1;
    sbit  IRQSEL_1_DMA0REQ_bit at DMA0REQ.B1;
    const register unsigned short int IRQSEL_0 = 0;
    sbit  IRQSEL_0_bit at DMA0REQ.B0;
    sbit  IRQSEL_0_DMA0REQ_bit at DMA0REQ.B0;

    // DMA0STAL bits
    const register unsigned short int STA_15 = 15;
    sbit  STA_15_bit at DMA0STAL.B15;
    sbit  STA_15_DMA0STAL_bit at DMA0STAL.B15;
    const register unsigned short int STA_14 = 14;
    sbit  STA_14_bit at DMA0STAL.B14;
    sbit  STA_14_DMA0STAL_bit at DMA0STAL.B14;
    const register unsigned short int STA_13 = 13;
    sbit  STA_13_bit at DMA0STAL.B13;
    sbit  STA_13_DMA0STAL_bit at DMA0STAL.B13;
    const register unsigned short int STA_12 = 12;
    sbit  STA_12_bit at DMA0STAL.B12;
    sbit  STA_12_DMA0STAL_bit at DMA0STAL.B12;
    const register unsigned short int STA_11 = 11;
    sbit  STA_11_bit at DMA0STAL.B11;
    sbit  STA_11_DMA0STAL_bit at DMA0STAL.B11;
    const register unsigned short int STA_10 = 10;
    sbit  STA_10_bit at DMA0STAL.B10;
    sbit  STA_10_DMA0STAL_bit at DMA0STAL.B10;
    const register unsigned short int STA_9 = 9;
    sbit  STA_9_bit at DMA0STAL.B9;
    sbit  STA_9_DMA0STAL_bit at DMA0STAL.B9;
    const register unsigned short int STA_8 = 8;
    sbit  STA_8_bit at DMA0STAL.B8;
    sbit  STA_8_DMA0STAL_bit at DMA0STAL.B8;
    const register unsigned short int STA_7 = 7;
    sbit  STA_7_bit at DMA0STAL.B7;
    sbit  STA_7_DMA0STAL_bit at DMA0STAL.B7;
    const register unsigned short int STA_6 = 6;
    sbit  STA_6_bit at DMA0STAL.B6;
    sbit  STA_6_DMA0STAL_bit at DMA0STAL.B6;
    const register unsigned short int STA_5 = 5;
    sbit  STA_5_bit at DMA0STAL.B5;
    sbit  STA_5_DMA0STAL_bit at DMA0STAL.B5;
    const register unsigned short int STA_4 = 4;
    sbit  STA_4_bit at DMA0STAL.B4;
    sbit  STA_4_DMA0STAL_bit at DMA0STAL.B4;
    const register unsigned short int STA_3 = 3;
    sbit  STA_3_bit at DMA0STAL.B3;
    sbit  STA_3_DMA0STAL_bit at DMA0STAL.B3;
    const register unsigned short int STA_2 = 2;
    sbit  STA_2_bit at DMA0STAL.B2;
    sbit  STA_2_DMA0STAL_bit at DMA0STAL.B2;
    const register unsigned short int STA_1 = 1;
    sbit  STA_1_bit at DMA0STAL.B1;
    sbit  STA_1_DMA0STAL_bit at DMA0STAL.B1;
    const register unsigned short int STA_0 = 0;
    sbit  STA_0_bit at DMA0STAL.B0;
    sbit  STA_0_DMA0STAL_bit at DMA0STAL.B0;

    // DMA0STAH bits
    sbit  STA_7_DMA0STAH_bit at DMA0STAH.B7;
    sbit  STA_6_DMA0STAH_bit at DMA0STAH.B6;
    sbit  STA_5_DMA0STAH_bit at DMA0STAH.B5;
    sbit  STA_4_DMA0STAH_bit at DMA0STAH.B4;
    sbit  STA_3_DMA0STAH_bit at DMA0STAH.B3;
    sbit  STA_2_DMA0STAH_bit at DMA0STAH.B2;
    sbit  STA_1_DMA0STAH_bit at DMA0STAH.B1;
    sbit  STA_0_DMA0STAH_bit at DMA0STAH.B0;

    // DMA0STBL bits
    const register unsigned short int STB_15 = 15;
    sbit  STB_15_bit at DMA0STBL.B15;
    sbit  STB_15_DMA0STBL_bit at DMA0STBL.B15;
    const register unsigned short int STB_14 = 14;
    sbit  STB_14_bit at DMA0STBL.B14;
    sbit  STB_14_DMA0STBL_bit at DMA0STBL.B14;
    const register unsigned short int STB_13 = 13;
    sbit  STB_13_bit at DMA0STBL.B13;
    sbit  STB_13_DMA0STBL_bit at DMA0STBL.B13;
    const register unsigned short int STB_12 = 12;
    sbit  STB_12_bit at DMA0STBL.B12;
    sbit  STB_12_DMA0STBL_bit at DMA0STBL.B12;
    const register unsigned short int STB_11 = 11;
    sbit  STB_11_bit at DMA0STBL.B11;
    sbit  STB_11_DMA0STBL_bit at DMA0STBL.B11;
    const register unsigned short int STB_10 = 10;
    sbit  STB_10_bit at DMA0STBL.B10;
    sbit  STB_10_DMA0STBL_bit at DMA0STBL.B10;
    const register unsigned short int STB_9 = 9;
    sbit  STB_9_bit at DMA0STBL.B9;
    sbit  STB_9_DMA0STBL_bit at DMA0STBL.B9;
    const register unsigned short int STB_8 = 8;
    sbit  STB_8_bit at DMA0STBL.B8;
    sbit  STB_8_DMA0STBL_bit at DMA0STBL.B8;
    const register unsigned short int STB_7 = 7;
    sbit  STB_7_bit at DMA0STBL.B7;
    sbit  STB_7_DMA0STBL_bit at DMA0STBL.B7;
    const register unsigned short int STB_6 = 6;
    sbit  STB_6_bit at DMA0STBL.B6;
    sbit  STB_6_DMA0STBL_bit at DMA0STBL.B6;
    const register unsigned short int STB_5 = 5;
    sbit  STB_5_bit at DMA0STBL.B5;
    sbit  STB_5_DMA0STBL_bit at DMA0STBL.B5;
    const register unsigned short int STB_4 = 4;
    sbit  STB_4_bit at DMA0STBL.B4;
    sbit  STB_4_DMA0STBL_bit at DMA0STBL.B4;
    const register unsigned short int STB_3 = 3;
    sbit  STB_3_bit at DMA0STBL.B3;
    sbit  STB_3_DMA0STBL_bit at DMA0STBL.B3;
    const register unsigned short int STB_2 = 2;
    sbit  STB_2_bit at DMA0STBL.B2;
    sbit  STB_2_DMA0STBL_bit at DMA0STBL.B2;
    const register unsigned short int STB_1 = 1;
    sbit  STB_1_bit at DMA0STBL.B1;
    sbit  STB_1_DMA0STBL_bit at DMA0STBL.B1;
    const register unsigned short int STB_0 = 0;
    sbit  STB_0_bit at DMA0STBL.B0;
    sbit  STB_0_DMA0STBL_bit at DMA0STBL.B0;

    // DMA0STBH bits
    sbit  STB_7_DMA0STBH_bit at DMA0STBH.B7;
    sbit  STB_6_DMA0STBH_bit at DMA0STBH.B6;
    sbit  STB_5_DMA0STBH_bit at DMA0STBH.B5;
    sbit  STB_4_DMA0STBH_bit at DMA0STBH.B4;
    sbit  STB_3_DMA0STBH_bit at DMA0STBH.B3;
    sbit  STB_2_DMA0STBH_bit at DMA0STBH.B2;
    sbit  STB_1_DMA0STBH_bit at DMA0STBH.B1;
    sbit  STB_0_DMA0STBH_bit at DMA0STBH.B0;

    // DMA0PAD bits
    const register unsigned short int PAD_15 = 15;
    sbit  PAD_15_bit at DMA0PAD.B15;
    sbit  PAD_15_DMA0PAD_bit at DMA0PAD.B15;
    const register unsigned short int PAD_14 = 14;
    sbit  PAD_14_bit at DMA0PAD.B14;
    sbit  PAD_14_DMA0PAD_bit at DMA0PAD.B14;
    const register unsigned short int PAD_13 = 13;
    sbit  PAD_13_bit at DMA0PAD.B13;
    sbit  PAD_13_DMA0PAD_bit at DMA0PAD.B13;
    const register unsigned short int PAD_12 = 12;
    sbit  PAD_12_bit at DMA0PAD.B12;
    sbit  PAD_12_DMA0PAD_bit at DMA0PAD.B12;
    const register unsigned short int PAD_11 = 11;
    sbit  PAD_11_bit at DMA0PAD.B11;
    sbit  PAD_11_DMA0PAD_bit at DMA0PAD.B11;
    const register unsigned short int PAD_10 = 10;
    sbit  PAD_10_bit at DMA0PAD.B10;
    sbit  PAD_10_DMA0PAD_bit at DMA0PAD.B10;
    const register unsigned short int PAD_9 = 9;
    sbit  PAD_9_bit at DMA0PAD.B9;
    sbit  PAD_9_DMA0PAD_bit at DMA0PAD.B9;
    const register unsigned short int PAD_8 = 8;
    sbit  PAD_8_bit at DMA0PAD.B8;
    sbit  PAD_8_DMA0PAD_bit at DMA0PAD.B8;
    const register unsigned short int PAD_7 = 7;
    sbit  PAD_7_bit at DMA0PAD.B7;
    sbit  PAD_7_DMA0PAD_bit at DMA0PAD.B7;
    const register unsigned short int PAD_6 = 6;
    sbit  PAD_6_bit at DMA0PAD.B6;
    sbit  PAD_6_DMA0PAD_bit at DMA0PAD.B6;
    const register unsigned short int PAD_5 = 5;
    sbit  PAD_5_bit at DMA0PAD.B5;
    sbit  PAD_5_DMA0PAD_bit at DMA0PAD.B5;
    const register unsigned short int PAD_4 = 4;
    sbit  PAD_4_bit at DMA0PAD.B4;
    sbit  PAD_4_DMA0PAD_bit at DMA0PAD.B4;
    const register unsigned short int PAD_3 = 3;
    sbit  PAD_3_bit at DMA0PAD.B3;
    sbit  PAD_3_DMA0PAD_bit at DMA0PAD.B3;
    const register unsigned short int PAD_2 = 2;
    sbit  PAD_2_bit at DMA0PAD.B2;
    sbit  PAD_2_DMA0PAD_bit at DMA0PAD.B2;
    const register unsigned short int PAD_1 = 1;
    sbit  PAD_1_bit at DMA0PAD.B1;
    sbit  PAD_1_DMA0PAD_bit at DMA0PAD.B1;
    const register unsigned short int PAD_0 = 0;
    sbit  PAD_0_bit at DMA0PAD.B0;
    sbit  PAD_0_DMA0PAD_bit at DMA0PAD.B0;

    // DMA0CNT bits
    const register unsigned short int CNT_13 = 13;
    sbit  CNT_13_bit at DMA0CNT.B13;
    sbit  CNT_13_DMA0CNT_bit at DMA0CNT.B13;
    const register unsigned short int CNT_12 = 12;
    sbit  CNT_12_bit at DMA0CNT.B12;
    sbit  CNT_12_DMA0CNT_bit at DMA0CNT.B12;
    const register unsigned short int CNT_11 = 11;
    sbit  CNT_11_bit at DMA0CNT.B11;
    sbit  CNT_11_DMA0CNT_bit at DMA0CNT.B11;
    const register unsigned short int CNT_10 = 10;
    sbit  CNT_10_bit at DMA0CNT.B10;
    sbit  CNT_10_DMA0CNT_bit at DMA0CNT.B10;
    const register unsigned short int CNT_9 = 9;
    sbit  CNT_9_bit at DMA0CNT.B9;
    sbit  CNT_9_DMA0CNT_bit at DMA0CNT.B9;
    const register unsigned short int CNT_8 = 8;
    sbit  CNT_8_bit at DMA0CNT.B8;
    sbit  CNT_8_DMA0CNT_bit at DMA0CNT.B8;
    sbit  CNT_7_DMA0CNT_bit at DMA0CNT.B7;
    sbit  CNT_6_DMA0CNT_bit at DMA0CNT.B6;
    sbit  CNT_5_DMA0CNT_bit at DMA0CNT.B5;
    sbit  CNT_4_DMA0CNT_bit at DMA0CNT.B4;
    sbit  CNT_3_DMA0CNT_bit at DMA0CNT.B3;
    sbit  CNT_2_DMA0CNT_bit at DMA0CNT.B2;
    sbit  CNT_1_DMA0CNT_bit at DMA0CNT.B1;
    sbit  CNT_0_DMA0CNT_bit at DMA0CNT.B0;

    // DMA1CON bits
    sbit  CHEN_DMA1CON_bit at DMA1CON.B15;
    sbit  SIZE_DMA1CON_bit at DMA1CON.B14;
    sbit  DIR__DMA1CON_bit at DMA1CON.B13;
    sbit  HALF_DMA1CON_bit at DMA1CON.B12;
    sbit  NULLW_DMA1CON_bit at DMA1CON.B11;
    sbit  AMODE_1_DMA1CON_bit at DMA1CON.B5;
    sbit  AMODE_0_DMA1CON_bit at DMA1CON.B4;
    sbit  MODE_1_DMA1CON_bit at DMA1CON.B1;
    sbit  MODE_0_DMA1CON_bit at DMA1CON.B0;

    // DMA1REQ bits
    sbit  FORCE_DMA1REQ_bit at DMA1REQ.B15;
    sbit  IRQSEL_7_DMA1REQ_bit at DMA1REQ.B7;
    sbit  IRQSEL_6_DMA1REQ_bit at DMA1REQ.B6;
    sbit  IRQSEL_5_DMA1REQ_bit at DMA1REQ.B5;
    sbit  IRQSEL_4_DMA1REQ_bit at DMA1REQ.B4;
    sbit  IRQSEL_3_DMA1REQ_bit at DMA1REQ.B3;
    sbit  IRQSEL_2_DMA1REQ_bit at DMA1REQ.B2;
    sbit  IRQSEL_1_DMA1REQ_bit at DMA1REQ.B1;
    sbit  IRQSEL_0_DMA1REQ_bit at DMA1REQ.B0;

    // DMA1STAL bits
    sbit  STA_15_DMA1STAL_bit at DMA1STAL.B15;
    sbit  STA_14_DMA1STAL_bit at DMA1STAL.B14;
    sbit  STA_13_DMA1STAL_bit at DMA1STAL.B13;
    sbit  STA_12_DMA1STAL_bit at DMA1STAL.B12;
    sbit  STA_11_DMA1STAL_bit at DMA1STAL.B11;
    sbit  STA_10_DMA1STAL_bit at DMA1STAL.B10;
    sbit  STA_9_DMA1STAL_bit at DMA1STAL.B9;
    sbit  STA_8_DMA1STAL_bit at DMA1STAL.B8;
    sbit  STA_7_DMA1STAL_bit at DMA1STAL.B7;
    sbit  STA_6_DMA1STAL_bit at DMA1STAL.B6;
    sbit  STA_5_DMA1STAL_bit at DMA1STAL.B5;
    sbit  STA_4_DMA1STAL_bit at DMA1STAL.B4;
    sbit  STA_3_DMA1STAL_bit at DMA1STAL.B3;
    sbit  STA_2_DMA1STAL_bit at DMA1STAL.B2;
    sbit  STA_1_DMA1STAL_bit at DMA1STAL.B1;
    sbit  STA_0_DMA1STAL_bit at DMA1STAL.B0;

    // DMA1STAH bits
    sbit  STA_7_DMA1STAH_bit at DMA1STAH.B7;
    sbit  STA_6_DMA1STAH_bit at DMA1STAH.B6;
    sbit  STA_5_DMA1STAH_bit at DMA1STAH.B5;
    sbit  STA_4_DMA1STAH_bit at DMA1STAH.B4;
    sbit  STA_3_DMA1STAH_bit at DMA1STAH.B3;
    sbit  STA_2_DMA1STAH_bit at DMA1STAH.B2;
    sbit  STA_1_DMA1STAH_bit at DMA1STAH.B1;
    sbit  STA_0_DMA1STAH_bit at DMA1STAH.B0;

    // DMA1STBL bits
    sbit  STB_15_DMA1STBL_bit at DMA1STBL.B15;
    sbit  STB_14_DMA1STBL_bit at DMA1STBL.B14;
    sbit  STB_13_DMA1STBL_bit at DMA1STBL.B13;
    sbit  STB_12_DMA1STBL_bit at DMA1STBL.B12;
    sbit  STB_11_DMA1STBL_bit at DMA1STBL.B11;
    sbit  STB_10_DMA1STBL_bit at DMA1STBL.B10;
    sbit  STB_9_DMA1STBL_bit at DMA1STBL.B9;
    sbit  STB_8_DMA1STBL_bit at DMA1STBL.B8;
    sbit  STB_7_DMA1STBL_bit at DMA1STBL.B7;
    sbit  STB_6_DMA1STBL_bit at DMA1STBL.B6;
    sbit  STB_5_DMA1STBL_bit at DMA1STBL.B5;
    sbit  STB_4_DMA1STBL_bit at DMA1STBL.B4;
    sbit  STB_3_DMA1STBL_bit at DMA1STBL.B3;
    sbit  STB_2_DMA1STBL_bit at DMA1STBL.B2;
    sbit  STB_1_DMA1STBL_bit at DMA1STBL.B1;
    sbit  STB_0_DMA1STBL_bit at DMA1STBL.B0;

    // DMA1STBH bits
    sbit  STB_7_DMA1STBH_bit at DMA1STBH.B7;
    sbit  STB_6_DMA1STBH_bit at DMA1STBH.B6;
    sbit  STB_5_DMA1STBH_bit at DMA1STBH.B5;
    sbit  STB_4_DMA1STBH_bit at DMA1STBH.B4;
    sbit  STB_3_DMA1STBH_bit at DMA1STBH.B3;
    sbit  STB_2_DMA1STBH_bit at DMA1STBH.B2;
    sbit  STB_1_DMA1STBH_bit at DMA1STBH.B1;
    sbit  STB_0_DMA1STBH_bit at DMA1STBH.B0;

    // DMA1PAD bits
    sbit  PAD_15_DMA1PAD_bit at DMA1PAD.B15;
    sbit  PAD_14_DMA1PAD_bit at DMA1PAD.B14;
    sbit  PAD_13_DMA1PAD_bit at DMA1PAD.B13;
    sbit  PAD_12_DMA1PAD_bit at DMA1PAD.B12;
    sbit  PAD_11_DMA1PAD_bit at DMA1PAD.B11;
    sbit  PAD_10_DMA1PAD_bit at DMA1PAD.B10;
    sbit  PAD_9_DMA1PAD_bit at DMA1PAD.B9;
    sbit  PAD_8_DMA1PAD_bit at DMA1PAD.B8;
    sbit  PAD_7_DMA1PAD_bit at DMA1PAD.B7;
    sbit  PAD_6_DMA1PAD_bit at DMA1PAD.B6;
    sbit  PAD_5_DMA1PAD_bit at DMA1PAD.B5;
    sbit  PAD_4_DMA1PAD_bit at DMA1PAD.B4;
    sbit  PAD_3_DMA1PAD_bit at DMA1PAD.B3;
    sbit  PAD_2_DMA1PAD_bit at DMA1PAD.B2;
    sbit  PAD_1_DMA1PAD_bit at DMA1PAD.B1;
    sbit  PAD_0_DMA1PAD_bit at DMA1PAD.B0;

    // DMA1CNT bits
    sbit  CNT_13_DMA1CNT_bit at DMA1CNT.B13;
    sbit  CNT_12_DMA1CNT_bit at DMA1CNT.B12;
    sbit  CNT_11_DMA1CNT_bit at DMA1CNT.B11;
    sbit  CNT_10_DMA1CNT_bit at DMA1CNT.B10;
    sbit  CNT_9_DMA1CNT_bit at DMA1CNT.B9;
    sbit  CNT_8_DMA1CNT_bit at DMA1CNT.B8;
    sbit  CNT_7_DMA1CNT_bit at DMA1CNT.B7;
    sbit  CNT_6_DMA1CNT_bit at DMA1CNT.B6;
    sbit  CNT_5_DMA1CNT_bit at DMA1CNT.B5;
    sbit  CNT_4_DMA1CNT_bit at DMA1CNT.B4;
    sbit  CNT_3_DMA1CNT_bit at DMA1CNT.B3;
    sbit  CNT_2_DMA1CNT_bit at DMA1CNT.B2;
    sbit  CNT_1_DMA1CNT_bit at DMA1CNT.B1;
    sbit  CNT_0_DMA1CNT_bit at DMA1CNT.B0;

    // DMA2CON bits
    sbit  CHEN_DMA2CON_bit at DMA2CON.B15;
    sbit  SIZE_DMA2CON_bit at DMA2CON.B14;
    sbit  DIR__DMA2CON_bit at DMA2CON.B13;
    sbit  HALF_DMA2CON_bit at DMA2CON.B12;
    sbit  NULLW_DMA2CON_bit at DMA2CON.B11;
    sbit  AMODE_1_DMA2CON_bit at DMA2CON.B5;
    sbit  AMODE_0_DMA2CON_bit at DMA2CON.B4;
    sbit  MODE_1_DMA2CON_bit at DMA2CON.B1;
    sbit  MODE_0_DMA2CON_bit at DMA2CON.B0;

    // DMA2REQ bits
    sbit  FORCE_DMA2REQ_bit at DMA2REQ.B15;
    sbit  IRQSEL_7_DMA2REQ_bit at DMA2REQ.B7;
    sbit  IRQSEL_6_DMA2REQ_bit at DMA2REQ.B6;
    sbit  IRQSEL_5_DMA2REQ_bit at DMA2REQ.B5;
    sbit  IRQSEL_4_DMA2REQ_bit at DMA2REQ.B4;
    sbit  IRQSEL_3_DMA2REQ_bit at DMA2REQ.B3;
    sbit  IRQSEL_2_DMA2REQ_bit at DMA2REQ.B2;
    sbit  IRQSEL_1_DMA2REQ_bit at DMA2REQ.B1;
    sbit  IRQSEL_0_DMA2REQ_bit at DMA2REQ.B0;

    // DMA2STAL bits
    sbit  STA_15_DMA2STAL_bit at DMA2STAL.B15;
    sbit  STA_14_DMA2STAL_bit at DMA2STAL.B14;
    sbit  STA_13_DMA2STAL_bit at DMA2STAL.B13;
    sbit  STA_12_DMA2STAL_bit at DMA2STAL.B12;
    sbit  STA_11_DMA2STAL_bit at DMA2STAL.B11;
    sbit  STA_10_DMA2STAL_bit at DMA2STAL.B10;
    sbit  STA_9_DMA2STAL_bit at DMA2STAL.B9;
    sbit  STA_8_DMA2STAL_bit at DMA2STAL.B8;
    sbit  STA_7_DMA2STAL_bit at DMA2STAL.B7;
    sbit  STA_6_DMA2STAL_bit at DMA2STAL.B6;
    sbit  STA_5_DMA2STAL_bit at DMA2STAL.B5;
    sbit  STA_4_DMA2STAL_bit at DMA2STAL.B4;
    sbit  STA_3_DMA2STAL_bit at DMA2STAL.B3;
    sbit  STA_2_DMA2STAL_bit at DMA2STAL.B2;
    sbit  STA_1_DMA2STAL_bit at DMA2STAL.B1;
    sbit  STA_0_DMA2STAL_bit at DMA2STAL.B0;

    // DMA2STAH bits
    sbit  STA_7_DMA2STAH_bit at DMA2STAH.B7;
    sbit  STA_6_DMA2STAH_bit at DMA2STAH.B6;
    sbit  STA_5_DMA2STAH_bit at DMA2STAH.B5;
    sbit  STA_4_DMA2STAH_bit at DMA2STAH.B4;
    sbit  STA_3_DMA2STAH_bit at DMA2STAH.B3;
    sbit  STA_2_DMA2STAH_bit at DMA2STAH.B2;
    sbit  STA_1_DMA2STAH_bit at DMA2STAH.B1;
    sbit  STA_0_DMA2STAH_bit at DMA2STAH.B0;

    // DMA2STBL bits
    sbit  STB_15_DMA2STBL_bit at DMA2STBL.B15;
    sbit  STB_14_DMA2STBL_bit at DMA2STBL.B14;
    sbit  STB_13_DMA2STBL_bit at DMA2STBL.B13;
    sbit  STB_12_DMA2STBL_bit at DMA2STBL.B12;
    sbit  STB_11_DMA2STBL_bit at DMA2STBL.B11;
    sbit  STB_10_DMA2STBL_bit at DMA2STBL.B10;
    sbit  STB_9_DMA2STBL_bit at DMA2STBL.B9;
    sbit  STB_8_DMA2STBL_bit at DMA2STBL.B8;
    sbit  STB_7_DMA2STBL_bit at DMA2STBL.B7;
    sbit  STB_6_DMA2STBL_bit at DMA2STBL.B6;
    sbit  STB_5_DMA2STBL_bit at DMA2STBL.B5;
    sbit  STB_4_DMA2STBL_bit at DMA2STBL.B4;
    sbit  STB_3_DMA2STBL_bit at DMA2STBL.B3;
    sbit  STB_2_DMA2STBL_bit at DMA2STBL.B2;
    sbit  STB_1_DMA2STBL_bit at DMA2STBL.B1;
    sbit  STB_0_DMA2STBL_bit at DMA2STBL.B0;

    // DMA2STBH bits
    sbit  STB_7_DMA2STBH_bit at DMA2STBH.B7;
    sbit  STB_6_DMA2STBH_bit at DMA2STBH.B6;
    sbit  STB_5_DMA2STBH_bit at DMA2STBH.B5;
    sbit  STB_4_DMA2STBH_bit at DMA2STBH.B4;
    sbit  STB_3_DMA2STBH_bit at DMA2STBH.B3;
    sbit  STB_2_DMA2STBH_bit at DMA2STBH.B2;
    sbit  STB_1_DMA2STBH_bit at DMA2STBH.B1;
    sbit  STB_0_DMA2STBH_bit at DMA2STBH.B0;

    // DMA2PAD bits
    sbit  PAD_15_DMA2PAD_bit at DMA2PAD.B15;
    sbit  PAD_14_DMA2PAD_bit at DMA2PAD.B14;
    sbit  PAD_13_DMA2PAD_bit at DMA2PAD.B13;
    sbit  PAD_12_DMA2PAD_bit at DMA2PAD.B12;
    sbit  PAD_11_DMA2PAD_bit at DMA2PAD.B11;
    sbit  PAD_10_DMA2PAD_bit at DMA2PAD.B10;
    sbit  PAD_9_DMA2PAD_bit at DMA2PAD.B9;
    sbit  PAD_8_DMA2PAD_bit at DMA2PAD.B8;
    sbit  PAD_7_DMA2PAD_bit at DMA2PAD.B7;
    sbit  PAD_6_DMA2PAD_bit at DMA2PAD.B6;
    sbit  PAD_5_DMA2PAD_bit at DMA2PAD.B5;
    sbit  PAD_4_DMA2PAD_bit at DMA2PAD.B4;
    sbit  PAD_3_DMA2PAD_bit at DMA2PAD.B3;
    sbit  PAD_2_DMA2PAD_bit at DMA2PAD.B2;
    sbit  PAD_1_DMA2PAD_bit at DMA2PAD.B1;
    sbit  PAD_0_DMA2PAD_bit at DMA2PAD.B0;

    // DMA2CNT bits
    sbit  CNT_13_DMA2CNT_bit at DMA2CNT.B13;
    sbit  CNT_12_DMA2CNT_bit at DMA2CNT.B12;
    sbit  CNT_11_DMA2CNT_bit at DMA2CNT.B11;
    sbit  CNT_10_DMA2CNT_bit at DMA2CNT.B10;
    sbit  CNT_9_DMA2CNT_bit at DMA2CNT.B9;
    sbit  CNT_8_DMA2CNT_bit at DMA2CNT.B8;
    sbit  CNT_7_DMA2CNT_bit at DMA2CNT.B7;
    sbit  CNT_6_DMA2CNT_bit at DMA2CNT.B6;
    sbit  CNT_5_DMA2CNT_bit at DMA2CNT.B5;
    sbit  CNT_4_DMA2CNT_bit at DMA2CNT.B4;
    sbit  CNT_3_DMA2CNT_bit at DMA2CNT.B3;
    sbit  CNT_2_DMA2CNT_bit at DMA2CNT.B2;
    sbit  CNT_1_DMA2CNT_bit at DMA2CNT.B1;
    sbit  CNT_0_DMA2CNT_bit at DMA2CNT.B0;

    // DMA3CON bits
    sbit  CHEN_DMA3CON_bit at DMA3CON.B15;
    sbit  SIZE_DMA3CON_bit at DMA3CON.B14;
    sbit  DIR__DMA3CON_bit at DMA3CON.B13;
    sbit  HALF_DMA3CON_bit at DMA3CON.B12;
    sbit  NULLW_DMA3CON_bit at DMA3CON.B11;
    sbit  AMODE_1_DMA3CON_bit at DMA3CON.B5;
    sbit  AMODE_0_DMA3CON_bit at DMA3CON.B4;
    sbit  MODE_1_DMA3CON_bit at DMA3CON.B1;
    sbit  MODE_0_DMA3CON_bit at DMA3CON.B0;

    // DMA3REQ bits
    sbit  FORCE_DMA3REQ_bit at DMA3REQ.B15;
    sbit  IRQSEL_7_DMA3REQ_bit at DMA3REQ.B7;
    sbit  IRQSEL_6_DMA3REQ_bit at DMA3REQ.B6;
    sbit  IRQSEL_5_DMA3REQ_bit at DMA3REQ.B5;
    sbit  IRQSEL_4_DMA3REQ_bit at DMA3REQ.B4;
    sbit  IRQSEL_3_DMA3REQ_bit at DMA3REQ.B3;
    sbit  IRQSEL_2_DMA3REQ_bit at DMA3REQ.B2;
    sbit  IRQSEL_1_DMA3REQ_bit at DMA3REQ.B1;
    sbit  IRQSEL_0_DMA3REQ_bit at DMA3REQ.B0;

    // DMA3STAL bits
    sbit  STA_15_DMA3STAL_bit at DMA3STAL.B15;
    sbit  STA_14_DMA3STAL_bit at DMA3STAL.B14;
    sbit  STA_13_DMA3STAL_bit at DMA3STAL.B13;
    sbit  STA_12_DMA3STAL_bit at DMA3STAL.B12;
    sbit  STA_11_DMA3STAL_bit at DMA3STAL.B11;
    sbit  STA_10_DMA3STAL_bit at DMA3STAL.B10;
    sbit  STA_9_DMA3STAL_bit at DMA3STAL.B9;
    sbit  STA_8_DMA3STAL_bit at DMA3STAL.B8;
    sbit  STA_7_DMA3STAL_bit at DMA3STAL.B7;
    sbit  STA_6_DMA3STAL_bit at DMA3STAL.B6;
    sbit  STA_5_DMA3STAL_bit at DMA3STAL.B5;
    sbit  STA_4_DMA3STAL_bit at DMA3STAL.B4;
    sbit  STA_3_DMA3STAL_bit at DMA3STAL.B3;
    sbit  STA_2_DMA3STAL_bit at DMA3STAL.B2;
    sbit  STA_1_DMA3STAL_bit at DMA3STAL.B1;
    sbit  STA_0_DMA3STAL_bit at DMA3STAL.B0;

    // DMA3STAH bits
    sbit  STA_7_DMA3STAH_bit at DMA3STAH.B7;
    sbit  STA_6_DMA3STAH_bit at DMA3STAH.B6;
    sbit  STA_5_DMA3STAH_bit at DMA3STAH.B5;
    sbit  STA_4_DMA3STAH_bit at DMA3STAH.B4;
    sbit  STA_3_DMA3STAH_bit at DMA3STAH.B3;
    sbit  STA_2_DMA3STAH_bit at DMA3STAH.B2;
    sbit  STA_1_DMA3STAH_bit at DMA3STAH.B1;
    sbit  STA_0_DMA3STAH_bit at DMA3STAH.B0;

    // DMA3STBL bits
    sbit  STB_15_DMA3STBL_bit at DMA3STBL.B15;
    sbit  STB_14_DMA3STBL_bit at DMA3STBL.B14;
    sbit  STB_13_DMA3STBL_bit at DMA3STBL.B13;
    sbit  STB_12_DMA3STBL_bit at DMA3STBL.B12;
    sbit  STB_11_DMA3STBL_bit at DMA3STBL.B11;
    sbit  STB_10_DMA3STBL_bit at DMA3STBL.B10;
    sbit  STB_9_DMA3STBL_bit at DMA3STBL.B9;
    sbit  STB_8_DMA3STBL_bit at DMA3STBL.B8;
    sbit  STB_7_DMA3STBL_bit at DMA3STBL.B7;
    sbit  STB_6_DMA3STBL_bit at DMA3STBL.B6;
    sbit  STB_5_DMA3STBL_bit at DMA3STBL.B5;
    sbit  STB_4_DMA3STBL_bit at DMA3STBL.B4;
    sbit  STB_3_DMA3STBL_bit at DMA3STBL.B3;
    sbit  STB_2_DMA3STBL_bit at DMA3STBL.B2;
    sbit  STB_1_DMA3STBL_bit at DMA3STBL.B1;
    sbit  STB_0_DMA3STBL_bit at DMA3STBL.B0;

    // DMA3STBH bits
    sbit  STB_7_DMA3STBH_bit at DMA3STBH.B7;
    sbit  STB_6_DMA3STBH_bit at DMA3STBH.B6;
    sbit  STB_5_DMA3STBH_bit at DMA3STBH.B5;
    sbit  STB_4_DMA3STBH_bit at DMA3STBH.B4;
    sbit  STB_3_DMA3STBH_bit at DMA3STBH.B3;
    sbit  STB_2_DMA3STBH_bit at DMA3STBH.B2;
    sbit  STB_1_DMA3STBH_bit at DMA3STBH.B1;
    sbit  STB_0_DMA3STBH_bit at DMA3STBH.B0;

    // DMA3PAD bits
    sbit  PAD_15_DMA3PAD_bit at DMA3PAD.B15;
    sbit  PAD_14_DMA3PAD_bit at DMA3PAD.B14;
    sbit  PAD_13_DMA3PAD_bit at DMA3PAD.B13;
    sbit  PAD_12_DMA3PAD_bit at DMA3PAD.B12;
    sbit  PAD_11_DMA3PAD_bit at DMA3PAD.B11;
    sbit  PAD_10_DMA3PAD_bit at DMA3PAD.B10;
    sbit  PAD_9_DMA3PAD_bit at DMA3PAD.B9;
    sbit  PAD_8_DMA3PAD_bit at DMA3PAD.B8;
    sbit  PAD_7_DMA3PAD_bit at DMA3PAD.B7;
    sbit  PAD_6_DMA3PAD_bit at DMA3PAD.B6;
    sbit  PAD_5_DMA3PAD_bit at DMA3PAD.B5;
    sbit  PAD_4_DMA3PAD_bit at DMA3PAD.B4;
    sbit  PAD_3_DMA3PAD_bit at DMA3PAD.B3;
    sbit  PAD_2_DMA3PAD_bit at DMA3PAD.B2;
    sbit  PAD_1_DMA3PAD_bit at DMA3PAD.B1;
    sbit  PAD_0_DMA3PAD_bit at DMA3PAD.B0;

    // DMA3CNT bits
    sbit  CNT_13_DMA3CNT_bit at DMA3CNT.B13;
    sbit  CNT_12_DMA3CNT_bit at DMA3CNT.B12;
    sbit  CNT_11_DMA3CNT_bit at DMA3CNT.B11;
    sbit  CNT_10_DMA3CNT_bit at DMA3CNT.B10;
    sbit  CNT_9_DMA3CNT_bit at DMA3CNT.B9;
    sbit  CNT_8_DMA3CNT_bit at DMA3CNT.B8;
    sbit  CNT_7_DMA3CNT_bit at DMA3CNT.B7;
    sbit  CNT_6_DMA3CNT_bit at DMA3CNT.B6;
    sbit  CNT_5_DMA3CNT_bit at DMA3CNT.B5;
    sbit  CNT_4_DMA3CNT_bit at DMA3CNT.B4;
    sbit  CNT_3_DMA3CNT_bit at DMA3CNT.B3;
    sbit  CNT_2_DMA3CNT_bit at DMA3CNT.B2;
    sbit  CNT_1_DMA3CNT_bit at DMA3CNT.B1;
    sbit  CNT_0_DMA3CNT_bit at DMA3CNT.B0;

    // DMA4CON bits
    sbit  CHEN_DMA4CON_bit at DMA4CON.B15;
    sbit  SIZE_DMA4CON_bit at DMA4CON.B14;
    sbit  DIR__DMA4CON_bit at DMA4CON.B13;
    sbit  HALF_DMA4CON_bit at DMA4CON.B12;
    sbit  NULLW_DMA4CON_bit at DMA4CON.B11;
    sbit  AMODE_1_DMA4CON_bit at DMA4CON.B5;
    sbit  AMODE_0_DMA4CON_bit at DMA4CON.B4;
    sbit  MODE_1_DMA4CON_bit at DMA4CON.B1;
    sbit  MODE_0_DMA4CON_bit at DMA4CON.B0;

    // DMA4REQ bits
    sbit  FORCE_DMA4REQ_bit at DMA4REQ.B15;
    sbit  IRQSEL_7_DMA4REQ_bit at DMA4REQ.B7;
    sbit  IRQSEL_6_DMA4REQ_bit at DMA4REQ.B6;
    sbit  IRQSEL_5_DMA4REQ_bit at DMA4REQ.B5;
    sbit  IRQSEL_4_DMA4REQ_bit at DMA4REQ.B4;
    sbit  IRQSEL_3_DMA4REQ_bit at DMA4REQ.B3;
    sbit  IRQSEL_2_DMA4REQ_bit at DMA4REQ.B2;
    sbit  IRQSEL_1_DMA4REQ_bit at DMA4REQ.B1;
    sbit  IRQSEL_0_DMA4REQ_bit at DMA4REQ.B0;

    // DMA4STAL bits
    sbit  STA_15_DMA4STAL_bit at DMA4STAL.B15;
    sbit  STA_14_DMA4STAL_bit at DMA4STAL.B14;
    sbit  STA_13_DMA4STAL_bit at DMA4STAL.B13;
    sbit  STA_12_DMA4STAL_bit at DMA4STAL.B12;
    sbit  STA_11_DMA4STAL_bit at DMA4STAL.B11;
    sbit  STA_10_DMA4STAL_bit at DMA4STAL.B10;
    sbit  STA_9_DMA4STAL_bit at DMA4STAL.B9;
    sbit  STA_8_DMA4STAL_bit at DMA4STAL.B8;
    sbit  STA_7_DMA4STAL_bit at DMA4STAL.B7;
    sbit  STA_6_DMA4STAL_bit at DMA4STAL.B6;
    sbit  STA_5_DMA4STAL_bit at DMA4STAL.B5;
    sbit  STA_4_DMA4STAL_bit at DMA4STAL.B4;
    sbit  STA_3_DMA4STAL_bit at DMA4STAL.B3;
    sbit  STA_2_DMA4STAL_bit at DMA4STAL.B2;
    sbit  STA_1_DMA4STAL_bit at DMA4STAL.B1;
    sbit  STA_0_DMA4STAL_bit at DMA4STAL.B0;

    // DMA4STAH bits
    sbit  STA_7_DMA4STAH_bit at DMA4STAH.B7;
    sbit  STA_6_DMA4STAH_bit at DMA4STAH.B6;
    sbit  STA_5_DMA4STAH_bit at DMA4STAH.B5;
    sbit  STA_4_DMA4STAH_bit at DMA4STAH.B4;
    sbit  STA_3_DMA4STAH_bit at DMA4STAH.B3;
    sbit  STA_2_DMA4STAH_bit at DMA4STAH.B2;
    sbit  STA_1_DMA4STAH_bit at DMA4STAH.B1;
    sbit  STA_0_DMA4STAH_bit at DMA4STAH.B0;

    // DMA4STBL bits
    sbit  STB_15_DMA4STBL_bit at DMA4STBL.B15;
    sbit  STB_14_DMA4STBL_bit at DMA4STBL.B14;
    sbit  STB_13_DMA4STBL_bit at DMA4STBL.B13;
    sbit  STB_12_DMA4STBL_bit at DMA4STBL.B12;
    sbit  STB_11_DMA4STBL_bit at DMA4STBL.B11;
    sbit  STB_10_DMA4STBL_bit at DMA4STBL.B10;
    sbit  STB_9_DMA4STBL_bit at DMA4STBL.B9;
    sbit  STB_8_DMA4STBL_bit at DMA4STBL.B8;
    sbit  STB_7_DMA4STBL_bit at DMA4STBL.B7;
    sbit  STB_6_DMA4STBL_bit at DMA4STBL.B6;
    sbit  STB_5_DMA4STBL_bit at DMA4STBL.B5;
    sbit  STB_4_DMA4STBL_bit at DMA4STBL.B4;
    sbit  STB_3_DMA4STBL_bit at DMA4STBL.B3;
    sbit  STB_2_DMA4STBL_bit at DMA4STBL.B2;
    sbit  STB_1_DMA4STBL_bit at DMA4STBL.B1;
    sbit  STB_0_DMA4STBL_bit at DMA4STBL.B0;

    // DMA4STBH bits
    sbit  STB_7_DMA4STBH_bit at DMA4STBH.B7;
    sbit  STB_6_DMA4STBH_bit at DMA4STBH.B6;
    sbit  STB_5_DMA4STBH_bit at DMA4STBH.B5;
    sbit  STB_4_DMA4STBH_bit at DMA4STBH.B4;
    sbit  STB_3_DMA4STBH_bit at DMA4STBH.B3;
    sbit  STB_2_DMA4STBH_bit at DMA4STBH.B2;
    sbit  STB_1_DMA4STBH_bit at DMA4STBH.B1;
    sbit  STB_0_DMA4STBH_bit at DMA4STBH.B0;

    // DMA4PAD bits
    sbit  PAD_15_DMA4PAD_bit at DMA4PAD.B15;
    sbit  PAD_14_DMA4PAD_bit at DMA4PAD.B14;
    sbit  PAD_13_DMA4PAD_bit at DMA4PAD.B13;
    sbit  PAD_12_DMA4PAD_bit at DMA4PAD.B12;
    sbit  PAD_11_DMA4PAD_bit at DMA4PAD.B11;
    sbit  PAD_10_DMA4PAD_bit at DMA4PAD.B10;
    sbit  PAD_9_DMA4PAD_bit at DMA4PAD.B9;
    sbit  PAD_8_DMA4PAD_bit at DMA4PAD.B8;
    sbit  PAD_7_DMA4PAD_bit at DMA4PAD.B7;
    sbit  PAD_6_DMA4PAD_bit at DMA4PAD.B6;
    sbit  PAD_5_DMA4PAD_bit at DMA4PAD.B5;
    sbit  PAD_4_DMA4PAD_bit at DMA4PAD.B4;
    sbit  PAD_3_DMA4PAD_bit at DMA4PAD.B3;
    sbit  PAD_2_DMA4PAD_bit at DMA4PAD.B2;
    sbit  PAD_1_DMA4PAD_bit at DMA4PAD.B1;
    sbit  PAD_0_DMA4PAD_bit at DMA4PAD.B0;

    // DMA4CNT bits
    sbit  CNT_13_DMA4CNT_bit at DMA4CNT.B13;
    sbit  CNT_12_DMA4CNT_bit at DMA4CNT.B12;
    sbit  CNT_11_DMA4CNT_bit at DMA4CNT.B11;
    sbit  CNT_10_DMA4CNT_bit at DMA4CNT.B10;
    sbit  CNT_9_DMA4CNT_bit at DMA4CNT.B9;
    sbit  CNT_8_DMA4CNT_bit at DMA4CNT.B8;
    sbit  CNT_7_DMA4CNT_bit at DMA4CNT.B7;
    sbit  CNT_6_DMA4CNT_bit at DMA4CNT.B6;
    sbit  CNT_5_DMA4CNT_bit at DMA4CNT.B5;
    sbit  CNT_4_DMA4CNT_bit at DMA4CNT.B4;
    sbit  CNT_3_DMA4CNT_bit at DMA4CNT.B3;
    sbit  CNT_2_DMA4CNT_bit at DMA4CNT.B2;
    sbit  CNT_1_DMA4CNT_bit at DMA4CNT.B1;
    sbit  CNT_0_DMA4CNT_bit at DMA4CNT.B0;

    // DMA5CON bits
    sbit  CHEN_DMA5CON_bit at DMA5CON.B15;
    sbit  SIZE_DMA5CON_bit at DMA5CON.B14;
    sbit  DIR__DMA5CON_bit at DMA5CON.B13;
    sbit  HALF_DMA5CON_bit at DMA5CON.B12;
    sbit  NULLW_DMA5CON_bit at DMA5CON.B11;
    sbit  AMODE_1_DMA5CON_bit at DMA5CON.B5;
    sbit  AMODE_0_DMA5CON_bit at DMA5CON.B4;
    sbit  MODE_1_DMA5CON_bit at DMA5CON.B1;
    sbit  MODE_0_DMA5CON_bit at DMA5CON.B0;

    // DMA5REQ bits
    sbit  FORCE_DMA5REQ_bit at DMA5REQ.B15;
    sbit  IRQSEL_7_DMA5REQ_bit at DMA5REQ.B7;
    sbit  IRQSEL_6_DMA5REQ_bit at DMA5REQ.B6;
    sbit  IRQSEL_5_DMA5REQ_bit at DMA5REQ.B5;
    sbit  IRQSEL_4_DMA5REQ_bit at DMA5REQ.B4;
    sbit  IRQSEL_3_DMA5REQ_bit at DMA5REQ.B3;
    sbit  IRQSEL_2_DMA5REQ_bit at DMA5REQ.B2;
    sbit  IRQSEL_1_DMA5REQ_bit at DMA5REQ.B1;
    sbit  IRQSEL_0_DMA5REQ_bit at DMA5REQ.B0;

    // DMA5STAL bits
    sbit  STA_15_DMA5STAL_bit at DMA5STAL.B15;
    sbit  STA_14_DMA5STAL_bit at DMA5STAL.B14;
    sbit  STA_13_DMA5STAL_bit at DMA5STAL.B13;
    sbit  STA_12_DMA5STAL_bit at DMA5STAL.B12;
    sbit  STA_11_DMA5STAL_bit at DMA5STAL.B11;
    sbit  STA_10_DMA5STAL_bit at DMA5STAL.B10;
    sbit  STA_9_DMA5STAL_bit at DMA5STAL.B9;
    sbit  STA_8_DMA5STAL_bit at DMA5STAL.B8;
    sbit  STA_7_DMA5STAL_bit at DMA5STAL.B7;
    sbit  STA_6_DMA5STAL_bit at DMA5STAL.B6;
    sbit  STA_5_DMA5STAL_bit at DMA5STAL.B5;
    sbit  STA_4_DMA5STAL_bit at DMA5STAL.B4;
    sbit  STA_3_DMA5STAL_bit at DMA5STAL.B3;
    sbit  STA_2_DMA5STAL_bit at DMA5STAL.B2;
    sbit  STA_1_DMA5STAL_bit at DMA5STAL.B1;
    sbit  STA_0_DMA5STAL_bit at DMA5STAL.B0;

    // DMA5STAH bits
    sbit  STA_7_DMA5STAH_bit at DMA5STAH.B7;
    sbit  STA_6_DMA5STAH_bit at DMA5STAH.B6;
    sbit  STA_5_DMA5STAH_bit at DMA5STAH.B5;
    sbit  STA_4_DMA5STAH_bit at DMA5STAH.B4;
    sbit  STA_3_DMA5STAH_bit at DMA5STAH.B3;
    sbit  STA_2_DMA5STAH_bit at DMA5STAH.B2;
    sbit  STA_1_DMA5STAH_bit at DMA5STAH.B1;
    sbit  STA_0_DMA5STAH_bit at DMA5STAH.B0;

    // DMA5STBL bits
    sbit  STB_15_DMA5STBL_bit at DMA5STBL.B15;
    sbit  STB_14_DMA5STBL_bit at DMA5STBL.B14;
    sbit  STB_13_DMA5STBL_bit at DMA5STBL.B13;
    sbit  STB_12_DMA5STBL_bit at DMA5STBL.B12;
    sbit  STB_11_DMA5STBL_bit at DMA5STBL.B11;
    sbit  STB_10_DMA5STBL_bit at DMA5STBL.B10;
    sbit  STB_9_DMA5STBL_bit at DMA5STBL.B9;
    sbit  STB_8_DMA5STBL_bit at DMA5STBL.B8;
    sbit  STB_7_DMA5STBL_bit at DMA5STBL.B7;
    sbit  STB_6_DMA5STBL_bit at DMA5STBL.B6;
    sbit  STB_5_DMA5STBL_bit at DMA5STBL.B5;
    sbit  STB_4_DMA5STBL_bit at DMA5STBL.B4;
    sbit  STB_3_DMA5STBL_bit at DMA5STBL.B3;
    sbit  STB_2_DMA5STBL_bit at DMA5STBL.B2;
    sbit  STB_1_DMA5STBL_bit at DMA5STBL.B1;
    sbit  STB_0_DMA5STBL_bit at DMA5STBL.B0;

    // DMA5STBH bits
    sbit  STB_7_DMA5STBH_bit at DMA5STBH.B7;
    sbit  STB_6_DMA5STBH_bit at DMA5STBH.B6;
    sbit  STB_5_DMA5STBH_bit at DMA5STBH.B5;
    sbit  STB_4_DMA5STBH_bit at DMA5STBH.B4;
    sbit  STB_3_DMA5STBH_bit at DMA5STBH.B3;
    sbit  STB_2_DMA5STBH_bit at DMA5STBH.B2;
    sbit  STB_1_DMA5STBH_bit at DMA5STBH.B1;
    sbit  STB_0_DMA5STBH_bit at DMA5STBH.B0;

    // DMA5PAD bits
    sbit  PAD_15_DMA5PAD_bit at DMA5PAD.B15;
    sbit  PAD_14_DMA5PAD_bit at DMA5PAD.B14;
    sbit  PAD_13_DMA5PAD_bit at DMA5PAD.B13;
    sbit  PAD_12_DMA5PAD_bit at DMA5PAD.B12;
    sbit  PAD_11_DMA5PAD_bit at DMA5PAD.B11;
    sbit  PAD_10_DMA5PAD_bit at DMA5PAD.B10;
    sbit  PAD_9_DMA5PAD_bit at DMA5PAD.B9;
    sbit  PAD_8_DMA5PAD_bit at DMA5PAD.B8;
    sbit  PAD_7_DMA5PAD_bit at DMA5PAD.B7;
    sbit  PAD_6_DMA5PAD_bit at DMA5PAD.B6;
    sbit  PAD_5_DMA5PAD_bit at DMA5PAD.B5;
    sbit  PAD_4_DMA5PAD_bit at DMA5PAD.B4;
    sbit  PAD_3_DMA5PAD_bit at DMA5PAD.B3;
    sbit  PAD_2_DMA5PAD_bit at DMA5PAD.B2;
    sbit  PAD_1_DMA5PAD_bit at DMA5PAD.B1;
    sbit  PAD_0_DMA5PAD_bit at DMA5PAD.B0;

    // DMA5CNT bits
    sbit  CNT_13_DMA5CNT_bit at DMA5CNT.B13;
    sbit  CNT_12_DMA5CNT_bit at DMA5CNT.B12;
    sbit  CNT_11_DMA5CNT_bit at DMA5CNT.B11;
    sbit  CNT_10_DMA5CNT_bit at DMA5CNT.B10;
    sbit  CNT_9_DMA5CNT_bit at DMA5CNT.B9;
    sbit  CNT_8_DMA5CNT_bit at DMA5CNT.B8;
    sbit  CNT_7_DMA5CNT_bit at DMA5CNT.B7;
    sbit  CNT_6_DMA5CNT_bit at DMA5CNT.B6;
    sbit  CNT_5_DMA5CNT_bit at DMA5CNT.B5;
    sbit  CNT_4_DMA5CNT_bit at DMA5CNT.B4;
    sbit  CNT_3_DMA5CNT_bit at DMA5CNT.B3;
    sbit  CNT_2_DMA5CNT_bit at DMA5CNT.B2;
    sbit  CNT_1_DMA5CNT_bit at DMA5CNT.B1;
    sbit  CNT_0_DMA5CNT_bit at DMA5CNT.B0;

    // DMA6CON bits
    sbit  CHEN_DMA6CON_bit at DMA6CON.B15;
    sbit  SIZE_DMA6CON_bit at DMA6CON.B14;
    sbit  DIR__DMA6CON_bit at DMA6CON.B13;
    sbit  HALF_DMA6CON_bit at DMA6CON.B12;
    sbit  NULLW_DMA6CON_bit at DMA6CON.B11;
    sbit  AMODE_1_DMA6CON_bit at DMA6CON.B5;
    sbit  AMODE_0_DMA6CON_bit at DMA6CON.B4;
    sbit  MODE_1_DMA6CON_bit at DMA6CON.B1;
    sbit  MODE_0_DMA6CON_bit at DMA6CON.B0;

    // DMA6REQ bits
    sbit  FORCE_DMA6REQ_bit at DMA6REQ.B15;
    sbit  IRQSEL_7_DMA6REQ_bit at DMA6REQ.B7;
    sbit  IRQSEL_6_DMA6REQ_bit at DMA6REQ.B6;
    sbit  IRQSEL_5_DMA6REQ_bit at DMA6REQ.B5;
    sbit  IRQSEL_4_DMA6REQ_bit at DMA6REQ.B4;
    sbit  IRQSEL_3_DMA6REQ_bit at DMA6REQ.B3;
    sbit  IRQSEL_2_DMA6REQ_bit at DMA6REQ.B2;
    sbit  IRQSEL_1_DMA6REQ_bit at DMA6REQ.B1;
    sbit  IRQSEL_0_DMA6REQ_bit at DMA6REQ.B0;

    // DMA6STAL bits
    sbit  STA_15_DMA6STAL_bit at DMA6STAL.B15;
    sbit  STA_14_DMA6STAL_bit at DMA6STAL.B14;
    sbit  STA_13_DMA6STAL_bit at DMA6STAL.B13;
    sbit  STA_12_DMA6STAL_bit at DMA6STAL.B12;
    sbit  STA_11_DMA6STAL_bit at DMA6STAL.B11;
    sbit  STA_10_DMA6STAL_bit at DMA6STAL.B10;
    sbit  STA_9_DMA6STAL_bit at DMA6STAL.B9;
    sbit  STA_8_DMA6STAL_bit at DMA6STAL.B8;
    sbit  STA_7_DMA6STAL_bit at DMA6STAL.B7;
    sbit  STA_6_DMA6STAL_bit at DMA6STAL.B6;
    sbit  STA_5_DMA6STAL_bit at DMA6STAL.B5;
    sbit  STA_4_DMA6STAL_bit at DMA6STAL.B4;
    sbit  STA_3_DMA6STAL_bit at DMA6STAL.B3;
    sbit  STA_2_DMA6STAL_bit at DMA6STAL.B2;
    sbit  STA_1_DMA6STAL_bit at DMA6STAL.B1;
    sbit  STA_0_DMA6STAL_bit at DMA6STAL.B0;

    // DMA6STAH bits
    sbit  STA_7_DMA6STAH_bit at DMA6STAH.B7;
    sbit  STA_6_DMA6STAH_bit at DMA6STAH.B6;
    sbit  STA_5_DMA6STAH_bit at DMA6STAH.B5;
    sbit  STA_4_DMA6STAH_bit at DMA6STAH.B4;
    sbit  STA_3_DMA6STAH_bit at DMA6STAH.B3;
    sbit  STA_2_DMA6STAH_bit at DMA6STAH.B2;
    sbit  STA_1_DMA6STAH_bit at DMA6STAH.B1;
    sbit  STA_0_DMA6STAH_bit at DMA6STAH.B0;

    // DMA6STBL bits
    sbit  STB_15_DMA6STBL_bit at DMA6STBL.B15;
    sbit  STB_14_DMA6STBL_bit at DMA6STBL.B14;
    sbit  STB_13_DMA6STBL_bit at DMA6STBL.B13;
    sbit  STB_12_DMA6STBL_bit at DMA6STBL.B12;
    sbit  STB_11_DMA6STBL_bit at DMA6STBL.B11;
    sbit  STB_10_DMA6STBL_bit at DMA6STBL.B10;
    sbit  STB_9_DMA6STBL_bit at DMA6STBL.B9;
    sbit  STB_8_DMA6STBL_bit at DMA6STBL.B8;
    sbit  STB_7_DMA6STBL_bit at DMA6STBL.B7;
    sbit  STB_6_DMA6STBL_bit at DMA6STBL.B6;
    sbit  STB_5_DMA6STBL_bit at DMA6STBL.B5;
    sbit  STB_4_DMA6STBL_bit at DMA6STBL.B4;
    sbit  STB_3_DMA6STBL_bit at DMA6STBL.B3;
    sbit  STB_2_DMA6STBL_bit at DMA6STBL.B2;
    sbit  STB_1_DMA6STBL_bit at DMA6STBL.B1;
    sbit  STB_0_DMA6STBL_bit at DMA6STBL.B0;

    // DMA6STBH bits
    sbit  STB_7_DMA6STBH_bit at DMA6STBH.B7;
    sbit  STB_6_DMA6STBH_bit at DMA6STBH.B6;
    sbit  STB_5_DMA6STBH_bit at DMA6STBH.B5;
    sbit  STB_4_DMA6STBH_bit at DMA6STBH.B4;
    sbit  STB_3_DMA6STBH_bit at DMA6STBH.B3;
    sbit  STB_2_DMA6STBH_bit at DMA6STBH.B2;
    sbit  STB_1_DMA6STBH_bit at DMA6STBH.B1;
    sbit  STB_0_DMA6STBH_bit at DMA6STBH.B0;

    // DMA6PAD bits
    sbit  PAD_15_DMA6PAD_bit at DMA6PAD.B15;
    sbit  PAD_14_DMA6PAD_bit at DMA6PAD.B14;
    sbit  PAD_13_DMA6PAD_bit at DMA6PAD.B13;
    sbit  PAD_12_DMA6PAD_bit at DMA6PAD.B12;
    sbit  PAD_11_DMA6PAD_bit at DMA6PAD.B11;
    sbit  PAD_10_DMA6PAD_bit at DMA6PAD.B10;
    sbit  PAD_9_DMA6PAD_bit at DMA6PAD.B9;
    sbit  PAD_8_DMA6PAD_bit at DMA6PAD.B8;
    sbit  PAD_7_DMA6PAD_bit at DMA6PAD.B7;
    sbit  PAD_6_DMA6PAD_bit at DMA6PAD.B6;
    sbit  PAD_5_DMA6PAD_bit at DMA6PAD.B5;
    sbit  PAD_4_DMA6PAD_bit at DMA6PAD.B4;
    sbit  PAD_3_DMA6PAD_bit at DMA6PAD.B3;
    sbit  PAD_2_DMA6PAD_bit at DMA6PAD.B2;
    sbit  PAD_1_DMA6PAD_bit at DMA6PAD.B1;
    sbit  PAD_0_DMA6PAD_bit at DMA6PAD.B0;

    // DMA6CNT bits
    sbit  CNT_13_DMA6CNT_bit at DMA6CNT.B13;
    sbit  CNT_12_DMA6CNT_bit at DMA6CNT.B12;
    sbit  CNT_11_DMA6CNT_bit at DMA6CNT.B11;
    sbit  CNT_10_DMA6CNT_bit at DMA6CNT.B10;
    sbit  CNT_9_DMA6CNT_bit at DMA6CNT.B9;
    sbit  CNT_8_DMA6CNT_bit at DMA6CNT.B8;
    sbit  CNT_7_DMA6CNT_bit at DMA6CNT.B7;
    sbit  CNT_6_DMA6CNT_bit at DMA6CNT.B6;
    sbit  CNT_5_DMA6CNT_bit at DMA6CNT.B5;
    sbit  CNT_4_DMA6CNT_bit at DMA6CNT.B4;
    sbit  CNT_3_DMA6CNT_bit at DMA6CNT.B3;
    sbit  CNT_2_DMA6CNT_bit at DMA6CNT.B2;
    sbit  CNT_1_DMA6CNT_bit at DMA6CNT.B1;
    sbit  CNT_0_DMA6CNT_bit at DMA6CNT.B0;

    // DMA7CON bits
    sbit  CHEN_DMA7CON_bit at DMA7CON.B15;
    sbit  SIZE_DMA7CON_bit at DMA7CON.B14;
    sbit  DIR__DMA7CON_bit at DMA7CON.B13;
    sbit  HALF_DMA7CON_bit at DMA7CON.B12;
    sbit  NULLW_DMA7CON_bit at DMA7CON.B11;
    sbit  AMODE_1_DMA7CON_bit at DMA7CON.B5;
    sbit  AMODE_0_DMA7CON_bit at DMA7CON.B4;
    sbit  MODE_1_DMA7CON_bit at DMA7CON.B1;
    sbit  MODE_0_DMA7CON_bit at DMA7CON.B0;

    // DMA7REQ bits
    sbit  FORCE_DMA7REQ_bit at DMA7REQ.B15;
    sbit  IRQSEL_7_DMA7REQ_bit at DMA7REQ.B7;
    sbit  IRQSEL_6_DMA7REQ_bit at DMA7REQ.B6;
    sbit  IRQSEL_5_DMA7REQ_bit at DMA7REQ.B5;
    sbit  IRQSEL_4_DMA7REQ_bit at DMA7REQ.B4;
    sbit  IRQSEL_3_DMA7REQ_bit at DMA7REQ.B3;
    sbit  IRQSEL_2_DMA7REQ_bit at DMA7REQ.B2;
    sbit  IRQSEL_1_DMA7REQ_bit at DMA7REQ.B1;
    sbit  IRQSEL_0_DMA7REQ_bit at DMA7REQ.B0;

    // DMA7STAL bits
    sbit  STA_15_DMA7STAL_bit at DMA7STAL.B15;
    sbit  STA_14_DMA7STAL_bit at DMA7STAL.B14;
    sbit  STA_13_DMA7STAL_bit at DMA7STAL.B13;
    sbit  STA_12_DMA7STAL_bit at DMA7STAL.B12;
    sbit  STA_11_DMA7STAL_bit at DMA7STAL.B11;
    sbit  STA_10_DMA7STAL_bit at DMA7STAL.B10;
    sbit  STA_9_DMA7STAL_bit at DMA7STAL.B9;
    sbit  STA_8_DMA7STAL_bit at DMA7STAL.B8;
    sbit  STA_7_DMA7STAL_bit at DMA7STAL.B7;
    sbit  STA_6_DMA7STAL_bit at DMA7STAL.B6;
    sbit  STA_5_DMA7STAL_bit at DMA7STAL.B5;
    sbit  STA_4_DMA7STAL_bit at DMA7STAL.B4;
    sbit  STA_3_DMA7STAL_bit at DMA7STAL.B3;
    sbit  STA_2_DMA7STAL_bit at DMA7STAL.B2;
    sbit  STA_1_DMA7STAL_bit at DMA7STAL.B1;
    sbit  STA_0_DMA7STAL_bit at DMA7STAL.B0;

    // DMA7STAH bits
    sbit  STA_7_DMA7STAH_bit at DMA7STAH.B7;
    sbit  STA_6_DMA7STAH_bit at DMA7STAH.B6;
    sbit  STA_5_DMA7STAH_bit at DMA7STAH.B5;
    sbit  STA_4_DMA7STAH_bit at DMA7STAH.B4;
    sbit  STA_3_DMA7STAH_bit at DMA7STAH.B3;
    sbit  STA_2_DMA7STAH_bit at DMA7STAH.B2;
    sbit  STA_1_DMA7STAH_bit at DMA7STAH.B1;
    sbit  STA_0_DMA7STAH_bit at DMA7STAH.B0;

    // DMA7STBL bits
    sbit  STB_15_DMA7STBL_bit at DMA7STBL.B15;
    sbit  STB_14_DMA7STBL_bit at DMA7STBL.B14;
    sbit  STB_13_DMA7STBL_bit at DMA7STBL.B13;
    sbit  STB_12_DMA7STBL_bit at DMA7STBL.B12;
    sbit  STB_11_DMA7STBL_bit at DMA7STBL.B11;
    sbit  STB_10_DMA7STBL_bit at DMA7STBL.B10;
    sbit  STB_9_DMA7STBL_bit at DMA7STBL.B9;
    sbit  STB_8_DMA7STBL_bit at DMA7STBL.B8;
    sbit  STB_7_DMA7STBL_bit at DMA7STBL.B7;
    sbit  STB_6_DMA7STBL_bit at DMA7STBL.B6;
    sbit  STB_5_DMA7STBL_bit at DMA7STBL.B5;
    sbit  STB_4_DMA7STBL_bit at DMA7STBL.B4;
    sbit  STB_3_DMA7STBL_bit at DMA7STBL.B3;
    sbit  STB_2_DMA7STBL_bit at DMA7STBL.B2;
    sbit  STB_1_DMA7STBL_bit at DMA7STBL.B1;
    sbit  STB_0_DMA7STBL_bit at DMA7STBL.B0;

    // DMA7STBH bits
    sbit  STB_7_DMA7STBH_bit at DMA7STBH.B7;
    sbit  STB_6_DMA7STBH_bit at DMA7STBH.B6;
    sbit  STB_5_DMA7STBH_bit at DMA7STBH.B5;
    sbit  STB_4_DMA7STBH_bit at DMA7STBH.B4;
    sbit  STB_3_DMA7STBH_bit at DMA7STBH.B3;
    sbit  STB_2_DMA7STBH_bit at DMA7STBH.B2;
    sbit  STB_1_DMA7STBH_bit at DMA7STBH.B1;
    sbit  STB_0_DMA7STBH_bit at DMA7STBH.B0;

    // DMA7PAD bits
    sbit  PAD_15_DMA7PAD_bit at DMA7PAD.B15;
    sbit  PAD_14_DMA7PAD_bit at DMA7PAD.B14;
    sbit  PAD_13_DMA7PAD_bit at DMA7PAD.B13;
    sbit  PAD_12_DMA7PAD_bit at DMA7PAD.B12;
    sbit  PAD_11_DMA7PAD_bit at DMA7PAD.B11;
    sbit  PAD_10_DMA7PAD_bit at DMA7PAD.B10;
    sbit  PAD_9_DMA7PAD_bit at DMA7PAD.B9;
    sbit  PAD_8_DMA7PAD_bit at DMA7PAD.B8;
    sbit  PAD_7_DMA7PAD_bit at DMA7PAD.B7;
    sbit  PAD_6_DMA7PAD_bit at DMA7PAD.B6;
    sbit  PAD_5_DMA7PAD_bit at DMA7PAD.B5;
    sbit  PAD_4_DMA7PAD_bit at DMA7PAD.B4;
    sbit  PAD_3_DMA7PAD_bit at DMA7PAD.B3;
    sbit  PAD_2_DMA7PAD_bit at DMA7PAD.B2;
    sbit  PAD_1_DMA7PAD_bit at DMA7PAD.B1;
    sbit  PAD_0_DMA7PAD_bit at DMA7PAD.B0;

    // DMA7CNT bits
    sbit  CNT_13_DMA7CNT_bit at DMA7CNT.B13;
    sbit  CNT_12_DMA7CNT_bit at DMA7CNT.B12;
    sbit  CNT_11_DMA7CNT_bit at DMA7CNT.B11;
    sbit  CNT_10_DMA7CNT_bit at DMA7CNT.B10;
    sbit  CNT_9_DMA7CNT_bit at DMA7CNT.B9;
    sbit  CNT_8_DMA7CNT_bit at DMA7CNT.B8;
    sbit  CNT_7_DMA7CNT_bit at DMA7CNT.B7;
    sbit  CNT_6_DMA7CNT_bit at DMA7CNT.B6;
    sbit  CNT_5_DMA7CNT_bit at DMA7CNT.B5;
    sbit  CNT_4_DMA7CNT_bit at DMA7CNT.B4;
    sbit  CNT_3_DMA7CNT_bit at DMA7CNT.B3;
    sbit  CNT_2_DMA7CNT_bit at DMA7CNT.B2;
    sbit  CNT_1_DMA7CNT_bit at DMA7CNT.B1;
    sbit  CNT_0_DMA7CNT_bit at DMA7CNT.B0;

    // DMA8CON bits
    sbit  CHEN_DMA8CON_bit at DMA8CON.B15;
    sbit  SIZE_DMA8CON_bit at DMA8CON.B14;
    sbit  DIR__DMA8CON_bit at DMA8CON.B13;
    sbit  HALF_DMA8CON_bit at DMA8CON.B12;
    sbit  NULLW_DMA8CON_bit at DMA8CON.B11;
    sbit  AMODE_1_DMA8CON_bit at DMA8CON.B5;
    sbit  AMODE_0_DMA8CON_bit at DMA8CON.B4;
    sbit  MODE_1_DMA8CON_bit at DMA8CON.B1;
    sbit  MODE_0_DMA8CON_bit at DMA8CON.B0;

    // DMA8REQ bits
    sbit  FORCE_DMA8REQ_bit at DMA8REQ.B15;
    sbit  IRQSEL_7_DMA8REQ_bit at DMA8REQ.B7;
    sbit  IRQSEL_6_DMA8REQ_bit at DMA8REQ.B6;
    sbit  IRQSEL_5_DMA8REQ_bit at DMA8REQ.B5;
    sbit  IRQSEL_4_DMA8REQ_bit at DMA8REQ.B4;
    sbit  IRQSEL_3_DMA8REQ_bit at DMA8REQ.B3;
    sbit  IRQSEL_2_DMA8REQ_bit at DMA8REQ.B2;
    sbit  IRQSEL_1_DMA8REQ_bit at DMA8REQ.B1;
    sbit  IRQSEL_0_DMA8REQ_bit at DMA8REQ.B0;

    // DMA8STAL bits
    sbit  STA_15_DMA8STAL_bit at DMA8STAL.B15;
    sbit  STA_14_DMA8STAL_bit at DMA8STAL.B14;
    sbit  STA_13_DMA8STAL_bit at DMA8STAL.B13;
    sbit  STA_12_DMA8STAL_bit at DMA8STAL.B12;
    sbit  STA_11_DMA8STAL_bit at DMA8STAL.B11;
    sbit  STA_10_DMA8STAL_bit at DMA8STAL.B10;
    sbit  STA_9_DMA8STAL_bit at DMA8STAL.B9;
    sbit  STA_8_DMA8STAL_bit at DMA8STAL.B8;
    sbit  STA_7_DMA8STAL_bit at DMA8STAL.B7;
    sbit  STA_6_DMA8STAL_bit at DMA8STAL.B6;
    sbit  STA_5_DMA8STAL_bit at DMA8STAL.B5;
    sbit  STA_4_DMA8STAL_bit at DMA8STAL.B4;
    sbit  STA_3_DMA8STAL_bit at DMA8STAL.B3;
    sbit  STA_2_DMA8STAL_bit at DMA8STAL.B2;
    sbit  STA_1_DMA8STAL_bit at DMA8STAL.B1;
    sbit  STA_0_DMA8STAL_bit at DMA8STAL.B0;

    // DMA8STAH bits
    sbit  STA_7_DMA8STAH_bit at DMA8STAH.B7;
    sbit  STA_6_DMA8STAH_bit at DMA8STAH.B6;
    sbit  STA_5_DMA8STAH_bit at DMA8STAH.B5;
    sbit  STA_4_DMA8STAH_bit at DMA8STAH.B4;
    sbit  STA_3_DMA8STAH_bit at DMA8STAH.B3;
    sbit  STA_2_DMA8STAH_bit at DMA8STAH.B2;
    sbit  STA_1_DMA8STAH_bit at DMA8STAH.B1;
    sbit  STA_0_DMA8STAH_bit at DMA8STAH.B0;

    // DMA8STBL bits
    sbit  STB_15_DMA8STBL_bit at DMA8STBL.B15;
    sbit  STB_14_DMA8STBL_bit at DMA8STBL.B14;
    sbit  STB_13_DMA8STBL_bit at DMA8STBL.B13;
    sbit  STB_12_DMA8STBL_bit at DMA8STBL.B12;
    sbit  STB_11_DMA8STBL_bit at DMA8STBL.B11;
    sbit  STB_10_DMA8STBL_bit at DMA8STBL.B10;
    sbit  STB_9_DMA8STBL_bit at DMA8STBL.B9;
    sbit  STB_8_DMA8STBL_bit at DMA8STBL.B8;
    sbit  STB_7_DMA8STBL_bit at DMA8STBL.B7;
    sbit  STB_6_DMA8STBL_bit at DMA8STBL.B6;
    sbit  STB_5_DMA8STBL_bit at DMA8STBL.B5;
    sbit  STB_4_DMA8STBL_bit at DMA8STBL.B4;
    sbit  STB_3_DMA8STBL_bit at DMA8STBL.B3;
    sbit  STB_2_DMA8STBL_bit at DMA8STBL.B2;
    sbit  STB_1_DMA8STBL_bit at DMA8STBL.B1;
    sbit  STB_0_DMA8STBL_bit at DMA8STBL.B0;

    // DMA8STBH bits
    sbit  STB_7_DMA8STBH_bit at DMA8STBH.B7;
    sbit  STB_6_DMA8STBH_bit at DMA8STBH.B6;
    sbit  STB_5_DMA8STBH_bit at DMA8STBH.B5;
    sbit  STB_4_DMA8STBH_bit at DMA8STBH.B4;
    sbit  STB_3_DMA8STBH_bit at DMA8STBH.B3;
    sbit  STB_2_DMA8STBH_bit at DMA8STBH.B2;
    sbit  STB_1_DMA8STBH_bit at DMA8STBH.B1;
    sbit  STB_0_DMA8STBH_bit at DMA8STBH.B0;

    // DMA8PAD bits
    sbit  PAD_15_DMA8PAD_bit at DMA8PAD.B15;
    sbit  PAD_14_DMA8PAD_bit at DMA8PAD.B14;
    sbit  PAD_13_DMA8PAD_bit at DMA8PAD.B13;
    sbit  PAD_12_DMA8PAD_bit at DMA8PAD.B12;
    sbit  PAD_11_DMA8PAD_bit at DMA8PAD.B11;
    sbit  PAD_10_DMA8PAD_bit at DMA8PAD.B10;
    sbit  PAD_9_DMA8PAD_bit at DMA8PAD.B9;
    sbit  PAD_8_DMA8PAD_bit at DMA8PAD.B8;
    sbit  PAD_7_DMA8PAD_bit at DMA8PAD.B7;
    sbit  PAD_6_DMA8PAD_bit at DMA8PAD.B6;
    sbit  PAD_5_DMA8PAD_bit at DMA8PAD.B5;
    sbit  PAD_4_DMA8PAD_bit at DMA8PAD.B4;
    sbit  PAD_3_DMA8PAD_bit at DMA8PAD.B3;
    sbit  PAD_2_DMA8PAD_bit at DMA8PAD.B2;
    sbit  PAD_1_DMA8PAD_bit at DMA8PAD.B1;
    sbit  PAD_0_DMA8PAD_bit at DMA8PAD.B0;

    // DMA8CNT bits
    sbit  CNT_13_DMA8CNT_bit at DMA8CNT.B13;
    sbit  CNT_12_DMA8CNT_bit at DMA8CNT.B12;
    sbit  CNT_11_DMA8CNT_bit at DMA8CNT.B11;
    sbit  CNT_10_DMA8CNT_bit at DMA8CNT.B10;
    sbit  CNT_9_DMA8CNT_bit at DMA8CNT.B9;
    sbit  CNT_8_DMA8CNT_bit at DMA8CNT.B8;
    sbit  CNT_7_DMA8CNT_bit at DMA8CNT.B7;
    sbit  CNT_6_DMA8CNT_bit at DMA8CNT.B6;
    sbit  CNT_5_DMA8CNT_bit at DMA8CNT.B5;
    sbit  CNT_4_DMA8CNT_bit at DMA8CNT.B4;
    sbit  CNT_3_DMA8CNT_bit at DMA8CNT.B3;
    sbit  CNT_2_DMA8CNT_bit at DMA8CNT.B2;
    sbit  CNT_1_DMA8CNT_bit at DMA8CNT.B1;
    sbit  CNT_0_DMA8CNT_bit at DMA8CNT.B0;

    // DMA9CON bits
    sbit  CHEN_DMA9CON_bit at DMA9CON.B15;
    sbit  SIZE_DMA9CON_bit at DMA9CON.B14;
    sbit  DIR__DMA9CON_bit at DMA9CON.B13;
    sbit  HALF_DMA9CON_bit at DMA9CON.B12;
    sbit  NULLW_DMA9CON_bit at DMA9CON.B11;
    sbit  AMODE_1_DMA9CON_bit at DMA9CON.B5;
    sbit  AMODE_0_DMA9CON_bit at DMA9CON.B4;
    sbit  MODE_1_DMA9CON_bit at DMA9CON.B1;
    sbit  MODE_0_DMA9CON_bit at DMA9CON.B0;

    // DMA9REQ bits
    sbit  FORCE_DMA9REQ_bit at DMA9REQ.B15;
    sbit  IRQSEL_7_DMA9REQ_bit at DMA9REQ.B7;
    sbit  IRQSEL_6_DMA9REQ_bit at DMA9REQ.B6;
    sbit  IRQSEL_5_DMA9REQ_bit at DMA9REQ.B5;
    sbit  IRQSEL_4_DMA9REQ_bit at DMA9REQ.B4;
    sbit  IRQSEL_3_DMA9REQ_bit at DMA9REQ.B3;
    sbit  IRQSEL_2_DMA9REQ_bit at DMA9REQ.B2;
    sbit  IRQSEL_1_DMA9REQ_bit at DMA9REQ.B1;
    sbit  IRQSEL_0_DMA9REQ_bit at DMA9REQ.B0;

    // DMA9STAL bits
    sbit  STA_15_DMA9STAL_bit at DMA9STAL.B15;
    sbit  STA_14_DMA9STAL_bit at DMA9STAL.B14;
    sbit  STA_13_DMA9STAL_bit at DMA9STAL.B13;
    sbit  STA_12_DMA9STAL_bit at DMA9STAL.B12;
    sbit  STA_11_DMA9STAL_bit at DMA9STAL.B11;
    sbit  STA_10_DMA9STAL_bit at DMA9STAL.B10;
    sbit  STA_9_DMA9STAL_bit at DMA9STAL.B9;
    sbit  STA_8_DMA9STAL_bit at DMA9STAL.B8;
    sbit  STA_7_DMA9STAL_bit at DMA9STAL.B7;
    sbit  STA_6_DMA9STAL_bit at DMA9STAL.B6;
    sbit  STA_5_DMA9STAL_bit at DMA9STAL.B5;
    sbit  STA_4_DMA9STAL_bit at DMA9STAL.B4;
    sbit  STA_3_DMA9STAL_bit at DMA9STAL.B3;
    sbit  STA_2_DMA9STAL_bit at DMA9STAL.B2;
    sbit  STA_1_DMA9STAL_bit at DMA9STAL.B1;
    sbit  STA_0_DMA9STAL_bit at DMA9STAL.B0;

    // DMA9STAH bits
    sbit  STA_7_DMA9STAH_bit at DMA9STAH.B7;
    sbit  STA_6_DMA9STAH_bit at DMA9STAH.B6;
    sbit  STA_5_DMA9STAH_bit at DMA9STAH.B5;
    sbit  STA_4_DMA9STAH_bit at DMA9STAH.B4;
    sbit  STA_3_DMA9STAH_bit at DMA9STAH.B3;
    sbit  STA_2_DMA9STAH_bit at DMA9STAH.B2;
    sbit  STA_1_DMA9STAH_bit at DMA9STAH.B1;
    sbit  STA_0_DMA9STAH_bit at DMA9STAH.B0;

    // DMA9STBL bits
    sbit  STB_15_DMA9STBL_bit at DMA9STBL.B15;
    sbit  STB_14_DMA9STBL_bit at DMA9STBL.B14;
    sbit  STB_13_DMA9STBL_bit at DMA9STBL.B13;
    sbit  STB_12_DMA9STBL_bit at DMA9STBL.B12;
    sbit  STB_11_DMA9STBL_bit at DMA9STBL.B11;
    sbit  STB_10_DMA9STBL_bit at DMA9STBL.B10;
    sbit  STB_9_DMA9STBL_bit at DMA9STBL.B9;
    sbit  STB_8_DMA9STBL_bit at DMA9STBL.B8;
    sbit  STB_7_DMA9STBL_bit at DMA9STBL.B7;
    sbit  STB_6_DMA9STBL_bit at DMA9STBL.B6;
    sbit  STB_5_DMA9STBL_bit at DMA9STBL.B5;
    sbit  STB_4_DMA9STBL_bit at DMA9STBL.B4;
    sbit  STB_3_DMA9STBL_bit at DMA9STBL.B3;
    sbit  STB_2_DMA9STBL_bit at DMA9STBL.B2;
    sbit  STB_1_DMA9STBL_bit at DMA9STBL.B1;
    sbit  STB_0_DMA9STBL_bit at DMA9STBL.B0;

    // DMA9STBH bits
    sbit  STB_7_DMA9STBH_bit at DMA9STBH.B7;
    sbit  STB_6_DMA9STBH_bit at DMA9STBH.B6;
    sbit  STB_5_DMA9STBH_bit at DMA9STBH.B5;
    sbit  STB_4_DMA9STBH_bit at DMA9STBH.B4;
    sbit  STB_3_DMA9STBH_bit at DMA9STBH.B3;
    sbit  STB_2_DMA9STBH_bit at DMA9STBH.B2;
    sbit  STB_1_DMA9STBH_bit at DMA9STBH.B1;
    sbit  STB_0_DMA9STBH_bit at DMA9STBH.B0;

    // DMA9PAD bits
    sbit  PAD_15_DMA9PAD_bit at DMA9PAD.B15;
    sbit  PAD_14_DMA9PAD_bit at DMA9PAD.B14;
    sbit  PAD_13_DMA9PAD_bit at DMA9PAD.B13;
    sbit  PAD_12_DMA9PAD_bit at DMA9PAD.B12;
    sbit  PAD_11_DMA9PAD_bit at DMA9PAD.B11;
    sbit  PAD_10_DMA9PAD_bit at DMA9PAD.B10;
    sbit  PAD_9_DMA9PAD_bit at DMA9PAD.B9;
    sbit  PAD_8_DMA9PAD_bit at DMA9PAD.B8;
    sbit  PAD_7_DMA9PAD_bit at DMA9PAD.B7;
    sbit  PAD_6_DMA9PAD_bit at DMA9PAD.B6;
    sbit  PAD_5_DMA9PAD_bit at DMA9PAD.B5;
    sbit  PAD_4_DMA9PAD_bit at DMA9PAD.B4;
    sbit  PAD_3_DMA9PAD_bit at DMA9PAD.B3;
    sbit  PAD_2_DMA9PAD_bit at DMA9PAD.B2;
    sbit  PAD_1_DMA9PAD_bit at DMA9PAD.B1;
    sbit  PAD_0_DMA9PAD_bit at DMA9PAD.B0;

    // DMA9CNT bits
    sbit  CNT_13_DMA9CNT_bit at DMA9CNT.B13;
    sbit  CNT_12_DMA9CNT_bit at DMA9CNT.B12;
    sbit  CNT_11_DMA9CNT_bit at DMA9CNT.B11;
    sbit  CNT_10_DMA9CNT_bit at DMA9CNT.B10;
    sbit  CNT_9_DMA9CNT_bit at DMA9CNT.B9;
    sbit  CNT_8_DMA9CNT_bit at DMA9CNT.B8;
    sbit  CNT_7_DMA9CNT_bit at DMA9CNT.B7;
    sbit  CNT_6_DMA9CNT_bit at DMA9CNT.B6;
    sbit  CNT_5_DMA9CNT_bit at DMA9CNT.B5;
    sbit  CNT_4_DMA9CNT_bit at DMA9CNT.B4;
    sbit  CNT_3_DMA9CNT_bit at DMA9CNT.B3;
    sbit  CNT_2_DMA9CNT_bit at DMA9CNT.B2;
    sbit  CNT_1_DMA9CNT_bit at DMA9CNT.B1;
    sbit  CNT_0_DMA9CNT_bit at DMA9CNT.B0;

    // DMA10CON bits
    sbit  CHEN_DMA10CON_bit at DMA10CON.B15;
    sbit  SIZE_DMA10CON_bit at DMA10CON.B14;
    sbit  DIR__DMA10CON_bit at DMA10CON.B13;
    sbit  HALF_DMA10CON_bit at DMA10CON.B12;
    sbit  NULLW_DMA10CON_bit at DMA10CON.B11;
    sbit  AMODE_1_DMA10CON_bit at DMA10CON.B5;
    sbit  AMODE_0_DMA10CON_bit at DMA10CON.B4;
    sbit  MODE_1_DMA10CON_bit at DMA10CON.B1;
    sbit  MODE_0_DMA10CON_bit at DMA10CON.B0;

    // DMA10REQ bits
    sbit  FORCE_DMA10REQ_bit at DMA10REQ.B15;
    sbit  IRQSEL_7_DMA10REQ_bit at DMA10REQ.B7;
    sbit  IRQSEL_6_DMA10REQ_bit at DMA10REQ.B6;
    sbit  IRQSEL_5_DMA10REQ_bit at DMA10REQ.B5;
    sbit  IRQSEL_4_DMA10REQ_bit at DMA10REQ.B4;
    sbit  IRQSEL_3_DMA10REQ_bit at DMA10REQ.B3;
    sbit  IRQSEL_2_DMA10REQ_bit at DMA10REQ.B2;
    sbit  IRQSEL_1_DMA10REQ_bit at DMA10REQ.B1;
    sbit  IRQSEL_0_DMA10REQ_bit at DMA10REQ.B0;

    // DMA10STAL bits
    sbit  STA_15_DMA10STAL_bit at DMA10STAL.B15;
    sbit  STA_14_DMA10STAL_bit at DMA10STAL.B14;
    sbit  STA_13_DMA10STAL_bit at DMA10STAL.B13;
    sbit  STA_12_DMA10STAL_bit at DMA10STAL.B12;
    sbit  STA_11_DMA10STAL_bit at DMA10STAL.B11;
    sbit  STA_10_DMA10STAL_bit at DMA10STAL.B10;
    sbit  STA_9_DMA10STAL_bit at DMA10STAL.B9;
    sbit  STA_8_DMA10STAL_bit at DMA10STAL.B8;
    sbit  STA_7_DMA10STAL_bit at DMA10STAL.B7;
    sbit  STA_6_DMA10STAL_bit at DMA10STAL.B6;
    sbit  STA_5_DMA10STAL_bit at DMA10STAL.B5;
    sbit  STA_4_DMA10STAL_bit at DMA10STAL.B4;
    sbit  STA_3_DMA10STAL_bit at DMA10STAL.B3;
    sbit  STA_2_DMA10STAL_bit at DMA10STAL.B2;
    sbit  STA_1_DMA10STAL_bit at DMA10STAL.B1;
    sbit  STA_0_DMA10STAL_bit at DMA10STAL.B0;

    // DMA10STAH bits
    sbit  STA_7_DMA10STAH_bit at DMA10STAH.B7;
    sbit  STA_6_DMA10STAH_bit at DMA10STAH.B6;
    sbit  STA_5_DMA10STAH_bit at DMA10STAH.B5;
    sbit  STA_4_DMA10STAH_bit at DMA10STAH.B4;
    sbit  STA_3_DMA10STAH_bit at DMA10STAH.B3;
    sbit  STA_2_DMA10STAH_bit at DMA10STAH.B2;
    sbit  STA_1_DMA10STAH_bit at DMA10STAH.B1;
    sbit  STA_0_DMA10STAH_bit at DMA10STAH.B0;

    // DMA10STBL bits
    sbit  STB_15_DMA10STBL_bit at DMA10STBL.B15;
    sbit  STB_14_DMA10STBL_bit at DMA10STBL.B14;
    sbit  STB_13_DMA10STBL_bit at DMA10STBL.B13;
    sbit  STB_12_DMA10STBL_bit at DMA10STBL.B12;
    sbit  STB_11_DMA10STBL_bit at DMA10STBL.B11;
    sbit  STB_10_DMA10STBL_bit at DMA10STBL.B10;
    sbit  STB_9_DMA10STBL_bit at DMA10STBL.B9;
    sbit  STB_8_DMA10STBL_bit at DMA10STBL.B8;
    sbit  STB_7_DMA10STBL_bit at DMA10STBL.B7;
    sbit  STB_6_DMA10STBL_bit at DMA10STBL.B6;
    sbit  STB_5_DMA10STBL_bit at DMA10STBL.B5;
    sbit  STB_4_DMA10STBL_bit at DMA10STBL.B4;
    sbit  STB_3_DMA10STBL_bit at DMA10STBL.B3;
    sbit  STB_2_DMA10STBL_bit at DMA10STBL.B2;
    sbit  STB_1_DMA10STBL_bit at DMA10STBL.B1;
    sbit  STB_0_DMA10STBL_bit at DMA10STBL.B0;

    // DMA10STBH bits
    sbit  STB_7_DMA10STBH_bit at DMA10STBH.B7;
    sbit  STB_6_DMA10STBH_bit at DMA10STBH.B6;
    sbit  STB_5_DMA10STBH_bit at DMA10STBH.B5;
    sbit  STB_4_DMA10STBH_bit at DMA10STBH.B4;
    sbit  STB_3_DMA10STBH_bit at DMA10STBH.B3;
    sbit  STB_2_DMA10STBH_bit at DMA10STBH.B2;
    sbit  STB_1_DMA10STBH_bit at DMA10STBH.B1;
    sbit  STB_0_DMA10STBH_bit at DMA10STBH.B0;

    // DMA10PAD bits
    sbit  PAD_15_DMA10PAD_bit at DMA10PAD.B15;
    sbit  PAD_14_DMA10PAD_bit at DMA10PAD.B14;
    sbit  PAD_13_DMA10PAD_bit at DMA10PAD.B13;
    sbit  PAD_12_DMA10PAD_bit at DMA10PAD.B12;
    sbit  PAD_11_DMA10PAD_bit at DMA10PAD.B11;
    sbit  PAD_10_DMA10PAD_bit at DMA10PAD.B10;
    sbit  PAD_9_DMA10PAD_bit at DMA10PAD.B9;
    sbit  PAD_8_DMA10PAD_bit at DMA10PAD.B8;
    sbit  PAD_7_DMA10PAD_bit at DMA10PAD.B7;
    sbit  PAD_6_DMA10PAD_bit at DMA10PAD.B6;
    sbit  PAD_5_DMA10PAD_bit at DMA10PAD.B5;
    sbit  PAD_4_DMA10PAD_bit at DMA10PAD.B4;
    sbit  PAD_3_DMA10PAD_bit at DMA10PAD.B3;
    sbit  PAD_2_DMA10PAD_bit at DMA10PAD.B2;
    sbit  PAD_1_DMA10PAD_bit at DMA10PAD.B1;
    sbit  PAD_0_DMA10PAD_bit at DMA10PAD.B0;

    // DMA10CNT bits
    sbit  CNT_13_DMA10CNT_bit at DMA10CNT.B13;
    sbit  CNT_12_DMA10CNT_bit at DMA10CNT.B12;
    sbit  CNT_11_DMA10CNT_bit at DMA10CNT.B11;
    sbit  CNT_10_DMA10CNT_bit at DMA10CNT.B10;
    sbit  CNT_9_DMA10CNT_bit at DMA10CNT.B9;
    sbit  CNT_8_DMA10CNT_bit at DMA10CNT.B8;
    sbit  CNT_7_DMA10CNT_bit at DMA10CNT.B7;
    sbit  CNT_6_DMA10CNT_bit at DMA10CNT.B6;
    sbit  CNT_5_DMA10CNT_bit at DMA10CNT.B5;
    sbit  CNT_4_DMA10CNT_bit at DMA10CNT.B4;
    sbit  CNT_3_DMA10CNT_bit at DMA10CNT.B3;
    sbit  CNT_2_DMA10CNT_bit at DMA10CNT.B2;
    sbit  CNT_1_DMA10CNT_bit at DMA10CNT.B1;
    sbit  CNT_0_DMA10CNT_bit at DMA10CNT.B0;

    // DMA11CON bits
    sbit  CHEN_DMA11CON_bit at DMA11CON.B15;
    sbit  SIZE_DMA11CON_bit at DMA11CON.B14;
    sbit  DIR__DMA11CON_bit at DMA11CON.B13;
    sbit  HALF_DMA11CON_bit at DMA11CON.B12;
    sbit  NULLW_DMA11CON_bit at DMA11CON.B11;
    sbit  AMODE_1_DMA11CON_bit at DMA11CON.B5;
    sbit  AMODE_0_DMA11CON_bit at DMA11CON.B4;
    sbit  MODE_1_DMA11CON_bit at DMA11CON.B1;
    sbit  MODE_0_DMA11CON_bit at DMA11CON.B0;

    // DMA11REQ bits
    sbit  FORCE_DMA11REQ_bit at DMA11REQ.B15;
    sbit  IRQSEL_7_DMA11REQ_bit at DMA11REQ.B7;
    sbit  IRQSEL_6_DMA11REQ_bit at DMA11REQ.B6;
    sbit  IRQSEL_5_DMA11REQ_bit at DMA11REQ.B5;
    sbit  IRQSEL_4_DMA11REQ_bit at DMA11REQ.B4;
    sbit  IRQSEL_3_DMA11REQ_bit at DMA11REQ.B3;
    sbit  IRQSEL_2_DMA11REQ_bit at DMA11REQ.B2;
    sbit  IRQSEL_1_DMA11REQ_bit at DMA11REQ.B1;
    sbit  IRQSEL_0_DMA11REQ_bit at DMA11REQ.B0;

    // DMA11STAL bits
    sbit  STA_15_DMA11STAL_bit at DMA11STAL.B15;
    sbit  STA_14_DMA11STAL_bit at DMA11STAL.B14;
    sbit  STA_13_DMA11STAL_bit at DMA11STAL.B13;
    sbit  STA_12_DMA11STAL_bit at DMA11STAL.B12;
    sbit  STA_11_DMA11STAL_bit at DMA11STAL.B11;
    sbit  STA_10_DMA11STAL_bit at DMA11STAL.B10;
    sbit  STA_9_DMA11STAL_bit at DMA11STAL.B9;
    sbit  STA_8_DMA11STAL_bit at DMA11STAL.B8;
    sbit  STA_7_DMA11STAL_bit at DMA11STAL.B7;
    sbit  STA_6_DMA11STAL_bit at DMA11STAL.B6;
    sbit  STA_5_DMA11STAL_bit at DMA11STAL.B5;
    sbit  STA_4_DMA11STAL_bit at DMA11STAL.B4;
    sbit  STA_3_DMA11STAL_bit at DMA11STAL.B3;
    sbit  STA_2_DMA11STAL_bit at DMA11STAL.B2;
    sbit  STA_1_DMA11STAL_bit at DMA11STAL.B1;
    sbit  STA_0_DMA11STAL_bit at DMA11STAL.B0;

    // DMA11STAH bits
    sbit  STA_7_DMA11STAH_bit at DMA11STAH.B7;
    sbit  STA_6_DMA11STAH_bit at DMA11STAH.B6;
    sbit  STA_5_DMA11STAH_bit at DMA11STAH.B5;
    sbit  STA_4_DMA11STAH_bit at DMA11STAH.B4;
    sbit  STA_3_DMA11STAH_bit at DMA11STAH.B3;
    sbit  STA_2_DMA11STAH_bit at DMA11STAH.B2;
    sbit  STA_1_DMA11STAH_bit at DMA11STAH.B1;
    sbit  STA_0_DMA11STAH_bit at DMA11STAH.B0;

    // DMA11STBL bits
    sbit  STB_15_DMA11STBL_bit at DMA11STBL.B15;
    sbit  STB_14_DMA11STBL_bit at DMA11STBL.B14;
    sbit  STB_13_DMA11STBL_bit at DMA11STBL.B13;
    sbit  STB_12_DMA11STBL_bit at DMA11STBL.B12;
    sbit  STB_11_DMA11STBL_bit at DMA11STBL.B11;
    sbit  STB_10_DMA11STBL_bit at DMA11STBL.B10;
    sbit  STB_9_DMA11STBL_bit at DMA11STBL.B9;
    sbit  STB_8_DMA11STBL_bit at DMA11STBL.B8;
    sbit  STB_7_DMA11STBL_bit at DMA11STBL.B7;
    sbit  STB_6_DMA11STBL_bit at DMA11STBL.B6;
    sbit  STB_5_DMA11STBL_bit at DMA11STBL.B5;
    sbit  STB_4_DMA11STBL_bit at DMA11STBL.B4;
    sbit  STB_3_DMA11STBL_bit at DMA11STBL.B3;
    sbit  STB_2_DMA11STBL_bit at DMA11STBL.B2;
    sbit  STB_1_DMA11STBL_bit at DMA11STBL.B1;
    sbit  STB_0_DMA11STBL_bit at DMA11STBL.B0;

    // DMA11STBH bits
    sbit  STB_7_DMA11STBH_bit at DMA11STBH.B7;
    sbit  STB_6_DMA11STBH_bit at DMA11STBH.B6;
    sbit  STB_5_DMA11STBH_bit at DMA11STBH.B5;
    sbit  STB_4_DMA11STBH_bit at DMA11STBH.B4;
    sbit  STB_3_DMA11STBH_bit at DMA11STBH.B3;
    sbit  STB_2_DMA11STBH_bit at DMA11STBH.B2;
    sbit  STB_1_DMA11STBH_bit at DMA11STBH.B1;
    sbit  STB_0_DMA11STBH_bit at DMA11STBH.B0;

    // DMA11PAD bits
    sbit  PAD_15_DMA11PAD_bit at DMA11PAD.B15;
    sbit  PAD_14_DMA11PAD_bit at DMA11PAD.B14;
    sbit  PAD_13_DMA11PAD_bit at DMA11PAD.B13;
    sbit  PAD_12_DMA11PAD_bit at DMA11PAD.B12;
    sbit  PAD_11_DMA11PAD_bit at DMA11PAD.B11;
    sbit  PAD_10_DMA11PAD_bit at DMA11PAD.B10;
    sbit  PAD_9_DMA11PAD_bit at DMA11PAD.B9;
    sbit  PAD_8_DMA11PAD_bit at DMA11PAD.B8;
    sbit  PAD_7_DMA11PAD_bit at DMA11PAD.B7;
    sbit  PAD_6_DMA11PAD_bit at DMA11PAD.B6;
    sbit  PAD_5_DMA11PAD_bit at DMA11PAD.B5;
    sbit  PAD_4_DMA11PAD_bit at DMA11PAD.B4;
    sbit  PAD_3_DMA11PAD_bit at DMA11PAD.B3;
    sbit  PAD_2_DMA11PAD_bit at DMA11PAD.B2;
    sbit  PAD_1_DMA11PAD_bit at DMA11PAD.B1;
    sbit  PAD_0_DMA11PAD_bit at DMA11PAD.B0;

    // DMA11CNT bits
    sbit  CNT_13_DMA11CNT_bit at DMA11CNT.B13;
    sbit  CNT_12_DMA11CNT_bit at DMA11CNT.B12;
    sbit  CNT_11_DMA11CNT_bit at DMA11CNT.B11;
    sbit  CNT_10_DMA11CNT_bit at DMA11CNT.B10;
    sbit  CNT_9_DMA11CNT_bit at DMA11CNT.B9;
    sbit  CNT_8_DMA11CNT_bit at DMA11CNT.B8;
    sbit  CNT_7_DMA11CNT_bit at DMA11CNT.B7;
    sbit  CNT_6_DMA11CNT_bit at DMA11CNT.B6;
    sbit  CNT_5_DMA11CNT_bit at DMA11CNT.B5;
    sbit  CNT_4_DMA11CNT_bit at DMA11CNT.B4;
    sbit  CNT_3_DMA11CNT_bit at DMA11CNT.B3;
    sbit  CNT_2_DMA11CNT_bit at DMA11CNT.B2;
    sbit  CNT_1_DMA11CNT_bit at DMA11CNT.B1;
    sbit  CNT_0_DMA11CNT_bit at DMA11CNT.B0;

    // DMA12CON bits
    sbit  CHEN_DMA12CON_bit at DMA12CON.B15;
    sbit  SIZE_DMA12CON_bit at DMA12CON.B14;
    sbit  DIR__DMA12CON_bit at DMA12CON.B13;
    sbit  HALF_DMA12CON_bit at DMA12CON.B12;
    sbit  NULLW_DMA12CON_bit at DMA12CON.B11;
    sbit  AMODE_1_DMA12CON_bit at DMA12CON.B5;
    sbit  AMODE_0_DMA12CON_bit at DMA12CON.B4;
    sbit  MODE_1_DMA12CON_bit at DMA12CON.B1;
    sbit  MODE_0_DMA12CON_bit at DMA12CON.B0;

    // DMA12REQ bits
    sbit  FORCE_DMA12REQ_bit at DMA12REQ.B15;
    sbit  IRQSEL_7_DMA12REQ_bit at DMA12REQ.B7;
    sbit  IRQSEL_6_DMA12REQ_bit at DMA12REQ.B6;
    sbit  IRQSEL_5_DMA12REQ_bit at DMA12REQ.B5;
    sbit  IRQSEL_4_DMA12REQ_bit at DMA12REQ.B4;
    sbit  IRQSEL_3_DMA12REQ_bit at DMA12REQ.B3;
    sbit  IRQSEL_2_DMA12REQ_bit at DMA12REQ.B2;
    sbit  IRQSEL_1_DMA12REQ_bit at DMA12REQ.B1;
    sbit  IRQSEL_0_DMA12REQ_bit at DMA12REQ.B0;

    // DMA12STAL bits
    sbit  STA_15_DMA12STAL_bit at DMA12STAL.B15;
    sbit  STA_14_DMA12STAL_bit at DMA12STAL.B14;
    sbit  STA_13_DMA12STAL_bit at DMA12STAL.B13;
    sbit  STA_12_DMA12STAL_bit at DMA12STAL.B12;
    sbit  STA_11_DMA12STAL_bit at DMA12STAL.B11;
    sbit  STA_10_DMA12STAL_bit at DMA12STAL.B10;
    sbit  STA_9_DMA12STAL_bit at DMA12STAL.B9;
    sbit  STA_8_DMA12STAL_bit at DMA12STAL.B8;
    sbit  STA_7_DMA12STAL_bit at DMA12STAL.B7;
    sbit  STA_6_DMA12STAL_bit at DMA12STAL.B6;
    sbit  STA_5_DMA12STAL_bit at DMA12STAL.B5;
    sbit  STA_4_DMA12STAL_bit at DMA12STAL.B4;
    sbit  STA_3_DMA12STAL_bit at DMA12STAL.B3;
    sbit  STA_2_DMA12STAL_bit at DMA12STAL.B2;
    sbit  STA_1_DMA12STAL_bit at DMA12STAL.B1;
    sbit  STA_0_DMA12STAL_bit at DMA12STAL.B0;

    // DMA12STAH bits
    sbit  STA_7_DMA12STAH_bit at DMA12STAH.B7;
    sbit  STA_6_DMA12STAH_bit at DMA12STAH.B6;
    sbit  STA_5_DMA12STAH_bit at DMA12STAH.B5;
    sbit  STA_4_DMA12STAH_bit at DMA12STAH.B4;
    sbit  STA_3_DMA12STAH_bit at DMA12STAH.B3;
    sbit  STA_2_DMA12STAH_bit at DMA12STAH.B2;
    sbit  STA_1_DMA12STAH_bit at DMA12STAH.B1;
    sbit  STA_0_DMA12STAH_bit at DMA12STAH.B0;

    // DMA12STBL bits
    sbit  STB_15_DMA12STBL_bit at DMA12STBL.B15;
    sbit  STB_14_DMA12STBL_bit at DMA12STBL.B14;
    sbit  STB_13_DMA12STBL_bit at DMA12STBL.B13;
    sbit  STB_12_DMA12STBL_bit at DMA12STBL.B12;
    sbit  STB_11_DMA12STBL_bit at DMA12STBL.B11;
    sbit  STB_10_DMA12STBL_bit at DMA12STBL.B10;
    sbit  STB_9_DMA12STBL_bit at DMA12STBL.B9;
    sbit  STB_8_DMA12STBL_bit at DMA12STBL.B8;
    sbit  STB_7_DMA12STBL_bit at DMA12STBL.B7;
    sbit  STB_6_DMA12STBL_bit at DMA12STBL.B6;
    sbit  STB_5_DMA12STBL_bit at DMA12STBL.B5;
    sbit  STB_4_DMA12STBL_bit at DMA12STBL.B4;
    sbit  STB_3_DMA12STBL_bit at DMA12STBL.B3;
    sbit  STB_2_DMA12STBL_bit at DMA12STBL.B2;
    sbit  STB_1_DMA12STBL_bit at DMA12STBL.B1;
    sbit  STB_0_DMA12STBL_bit at DMA12STBL.B0;

    // DMA12STBH bits
    sbit  STB_7_DMA12STBH_bit at DMA12STBH.B7;
    sbit  STB_6_DMA12STBH_bit at DMA12STBH.B6;
    sbit  STB_5_DMA12STBH_bit at DMA12STBH.B5;
    sbit  STB_4_DMA12STBH_bit at DMA12STBH.B4;
    sbit  STB_3_DMA12STBH_bit at DMA12STBH.B3;
    sbit  STB_2_DMA12STBH_bit at DMA12STBH.B2;
    sbit  STB_1_DMA12STBH_bit at DMA12STBH.B1;
    sbit  STB_0_DMA12STBH_bit at DMA12STBH.B0;

    // DMA12PAD bits
    sbit  PAD_15_DMA12PAD_bit at DMA12PAD.B15;
    sbit  PAD_14_DMA12PAD_bit at DMA12PAD.B14;
    sbit  PAD_13_DMA12PAD_bit at DMA12PAD.B13;
    sbit  PAD_12_DMA12PAD_bit at DMA12PAD.B12;
    sbit  PAD_11_DMA12PAD_bit at DMA12PAD.B11;
    sbit  PAD_10_DMA12PAD_bit at DMA12PAD.B10;
    sbit  PAD_9_DMA12PAD_bit at DMA12PAD.B9;
    sbit  PAD_8_DMA12PAD_bit at DMA12PAD.B8;
    sbit  PAD_7_DMA12PAD_bit at DMA12PAD.B7;
    sbit  PAD_6_DMA12PAD_bit at DMA12PAD.B6;
    sbit  PAD_5_DMA12PAD_bit at DMA12PAD.B5;
    sbit  PAD_4_DMA12PAD_bit at DMA12PAD.B4;
    sbit  PAD_3_DMA12PAD_bit at DMA12PAD.B3;
    sbit  PAD_2_DMA12PAD_bit at DMA12PAD.B2;
    sbit  PAD_1_DMA12PAD_bit at DMA12PAD.B1;
    sbit  PAD_0_DMA12PAD_bit at DMA12PAD.B0;

    // DMA12CNT bits
    sbit  CNT_13_DMA12CNT_bit at DMA12CNT.B13;
    sbit  CNT_12_DMA12CNT_bit at DMA12CNT.B12;
    sbit  CNT_11_DMA12CNT_bit at DMA12CNT.B11;
    sbit  CNT_10_DMA12CNT_bit at DMA12CNT.B10;
    sbit  CNT_9_DMA12CNT_bit at DMA12CNT.B9;
    sbit  CNT_8_DMA12CNT_bit at DMA12CNT.B8;
    sbit  CNT_7_DMA12CNT_bit at DMA12CNT.B7;
    sbit  CNT_6_DMA12CNT_bit at DMA12CNT.B6;
    sbit  CNT_5_DMA12CNT_bit at DMA12CNT.B5;
    sbit  CNT_4_DMA12CNT_bit at DMA12CNT.B4;
    sbit  CNT_3_DMA12CNT_bit at DMA12CNT.B3;
    sbit  CNT_2_DMA12CNT_bit at DMA12CNT.B2;
    sbit  CNT_1_DMA12CNT_bit at DMA12CNT.B1;
    sbit  CNT_0_DMA12CNT_bit at DMA12CNT.B0;

    // DMA13CON bits
    sbit  CHEN_DMA13CON_bit at DMA13CON.B15;
    sbit  SIZE_DMA13CON_bit at DMA13CON.B14;
    sbit  DIR__DMA13CON_bit at DMA13CON.B13;
    sbit  HALF_DMA13CON_bit at DMA13CON.B12;
    sbit  NULLW_DMA13CON_bit at DMA13CON.B11;
    sbit  AMODE_1_DMA13CON_bit at DMA13CON.B5;
    sbit  AMODE_0_DMA13CON_bit at DMA13CON.B4;
    sbit  MODE_1_DMA13CON_bit at DMA13CON.B1;
    sbit  MODE_0_DMA13CON_bit at DMA13CON.B0;

    // DMA13REQ bits
    sbit  FORCE_DMA13REQ_bit at DMA13REQ.B15;
    sbit  IRQSEL_7_DMA13REQ_bit at DMA13REQ.B7;
    sbit  IRQSEL_6_DMA13REQ_bit at DMA13REQ.B6;
    sbit  IRQSEL_5_DMA13REQ_bit at DMA13REQ.B5;
    sbit  IRQSEL_4_DMA13REQ_bit at DMA13REQ.B4;
    sbit  IRQSEL_3_DMA13REQ_bit at DMA13REQ.B3;
    sbit  IRQSEL_2_DMA13REQ_bit at DMA13REQ.B2;
    sbit  IRQSEL_1_DMA13REQ_bit at DMA13REQ.B1;
    sbit  IRQSEL_0_DMA13REQ_bit at DMA13REQ.B0;

    // DMA13STAL bits
    sbit  STA_15_DMA13STAL_bit at DMA13STAL.B15;
    sbit  STA_14_DMA13STAL_bit at DMA13STAL.B14;
    sbit  STA_13_DMA13STAL_bit at DMA13STAL.B13;
    sbit  STA_12_DMA13STAL_bit at DMA13STAL.B12;
    sbit  STA_11_DMA13STAL_bit at DMA13STAL.B11;
    sbit  STA_10_DMA13STAL_bit at DMA13STAL.B10;
    sbit  STA_9_DMA13STAL_bit at DMA13STAL.B9;
    sbit  STA_8_DMA13STAL_bit at DMA13STAL.B8;
    sbit  STA_7_DMA13STAL_bit at DMA13STAL.B7;
    sbit  STA_6_DMA13STAL_bit at DMA13STAL.B6;
    sbit  STA_5_DMA13STAL_bit at DMA13STAL.B5;
    sbit  STA_4_DMA13STAL_bit at DMA13STAL.B4;
    sbit  STA_3_DMA13STAL_bit at DMA13STAL.B3;
    sbit  STA_2_DMA13STAL_bit at DMA13STAL.B2;
    sbit  STA_1_DMA13STAL_bit at DMA13STAL.B1;
    sbit  STA_0_DMA13STAL_bit at DMA13STAL.B0;

    // DMA13STAH bits
    sbit  STA_7_DMA13STAH_bit at DMA13STAH.B7;
    sbit  STA_6_DMA13STAH_bit at DMA13STAH.B6;
    sbit  STA_5_DMA13STAH_bit at DMA13STAH.B5;
    sbit  STA_4_DMA13STAH_bit at DMA13STAH.B4;
    sbit  STA_3_DMA13STAH_bit at DMA13STAH.B3;
    sbit  STA_2_DMA13STAH_bit at DMA13STAH.B2;
    sbit  STA_1_DMA13STAH_bit at DMA13STAH.B1;
    sbit  STA_0_DMA13STAH_bit at DMA13STAH.B0;

    // DMA13STBL bits
    sbit  STB_15_DMA13STBL_bit at DMA13STBL.B15;
    sbit  STB_14_DMA13STBL_bit at DMA13STBL.B14;
    sbit  STB_13_DMA13STBL_bit at DMA13STBL.B13;
    sbit  STB_12_DMA13STBL_bit at DMA13STBL.B12;
    sbit  STB_11_DMA13STBL_bit at DMA13STBL.B11;
    sbit  STB_10_DMA13STBL_bit at DMA13STBL.B10;
    sbit  STB_9_DMA13STBL_bit at DMA13STBL.B9;
    sbit  STB_8_DMA13STBL_bit at DMA13STBL.B8;
    sbit  STB_7_DMA13STBL_bit at DMA13STBL.B7;
    sbit  STB_6_DMA13STBL_bit at DMA13STBL.B6;
    sbit  STB_5_DMA13STBL_bit at DMA13STBL.B5;
    sbit  STB_4_DMA13STBL_bit at DMA13STBL.B4;
    sbit  STB_3_DMA13STBL_bit at DMA13STBL.B3;
    sbit  STB_2_DMA13STBL_bit at DMA13STBL.B2;
    sbit  STB_1_DMA13STBL_bit at DMA13STBL.B1;
    sbit  STB_0_DMA13STBL_bit at DMA13STBL.B0;

    // DMA13STBH bits
    sbit  STB_7_DMA13STBH_bit at DMA13STBH.B7;
    sbit  STB_6_DMA13STBH_bit at DMA13STBH.B6;
    sbit  STB_5_DMA13STBH_bit at DMA13STBH.B5;
    sbit  STB_4_DMA13STBH_bit at DMA13STBH.B4;
    sbit  STB_3_DMA13STBH_bit at DMA13STBH.B3;
    sbit  STB_2_DMA13STBH_bit at DMA13STBH.B2;
    sbit  STB_1_DMA13STBH_bit at DMA13STBH.B1;
    sbit  STB_0_DMA13STBH_bit at DMA13STBH.B0;

    // DMA13PAD bits
    sbit  PAD_15_DMA13PAD_bit at DMA13PAD.B15;
    sbit  PAD_14_DMA13PAD_bit at DMA13PAD.B14;
    sbit  PAD_13_DMA13PAD_bit at DMA13PAD.B13;
    sbit  PAD_12_DMA13PAD_bit at DMA13PAD.B12;
    sbit  PAD_11_DMA13PAD_bit at DMA13PAD.B11;
    sbit  PAD_10_DMA13PAD_bit at DMA13PAD.B10;
    sbit  PAD_9_DMA13PAD_bit at DMA13PAD.B9;
    sbit  PAD_8_DMA13PAD_bit at DMA13PAD.B8;
    sbit  PAD_7_DMA13PAD_bit at DMA13PAD.B7;
    sbit  PAD_6_DMA13PAD_bit at DMA13PAD.B6;
    sbit  PAD_5_DMA13PAD_bit at DMA13PAD.B5;
    sbit  PAD_4_DMA13PAD_bit at DMA13PAD.B4;
    sbit  PAD_3_DMA13PAD_bit at DMA13PAD.B3;
    sbit  PAD_2_DMA13PAD_bit at DMA13PAD.B2;
    sbit  PAD_1_DMA13PAD_bit at DMA13PAD.B1;
    sbit  PAD_0_DMA13PAD_bit at DMA13PAD.B0;

    // DMA13CNT bits
    sbit  CNT_13_DMA13CNT_bit at DMA13CNT.B13;
    sbit  CNT_12_DMA13CNT_bit at DMA13CNT.B12;
    sbit  CNT_11_DMA13CNT_bit at DMA13CNT.B11;
    sbit  CNT_10_DMA13CNT_bit at DMA13CNT.B10;
    sbit  CNT_9_DMA13CNT_bit at DMA13CNT.B9;
    sbit  CNT_8_DMA13CNT_bit at DMA13CNT.B8;
    sbit  CNT_7_DMA13CNT_bit at DMA13CNT.B7;
    sbit  CNT_6_DMA13CNT_bit at DMA13CNT.B6;
    sbit  CNT_5_DMA13CNT_bit at DMA13CNT.B5;
    sbit  CNT_4_DMA13CNT_bit at DMA13CNT.B4;
    sbit  CNT_3_DMA13CNT_bit at DMA13CNT.B3;
    sbit  CNT_2_DMA13CNT_bit at DMA13CNT.B2;
    sbit  CNT_1_DMA13CNT_bit at DMA13CNT.B1;
    sbit  CNT_0_DMA13CNT_bit at DMA13CNT.B0;

    // DMA14CON bits
    sbit  CHEN_DMA14CON_bit at DMA14CON.B15;
    sbit  SIZE_DMA14CON_bit at DMA14CON.B14;
    sbit  DIR__DMA14CON_bit at DMA14CON.B13;
    sbit  HALF_DMA14CON_bit at DMA14CON.B12;
    sbit  NULLW_DMA14CON_bit at DMA14CON.B11;
    sbit  AMODE_1_DMA14CON_bit at DMA14CON.B5;
    sbit  AMODE_0_DMA14CON_bit at DMA14CON.B4;
    sbit  MODE_1_DMA14CON_bit at DMA14CON.B1;
    sbit  MODE_0_DMA14CON_bit at DMA14CON.B0;

    // DMA14REQ bits
    sbit  FORCE_DMA14REQ_bit at DMA14REQ.B15;
    sbit  IRQSEL_7_DMA14REQ_bit at DMA14REQ.B7;
    sbit  IRQSEL_6_DMA14REQ_bit at DMA14REQ.B6;
    sbit  IRQSEL_5_DMA14REQ_bit at DMA14REQ.B5;
    sbit  IRQSEL_4_DMA14REQ_bit at DMA14REQ.B4;
    sbit  IRQSEL_3_DMA14REQ_bit at DMA14REQ.B3;
    sbit  IRQSEL_2_DMA14REQ_bit at DMA14REQ.B2;
    sbit  IRQSEL_1_DMA14REQ_bit at DMA14REQ.B1;
    sbit  IRQSEL_0_DMA14REQ_bit at DMA14REQ.B0;

    // DMA14STAL bits
    sbit  STA_15_DMA14STAL_bit at DMA14STAL.B15;
    sbit  STA_14_DMA14STAL_bit at DMA14STAL.B14;
    sbit  STA_13_DMA14STAL_bit at DMA14STAL.B13;
    sbit  STA_12_DMA14STAL_bit at DMA14STAL.B12;
    sbit  STA_11_DMA14STAL_bit at DMA14STAL.B11;
    sbit  STA_10_DMA14STAL_bit at DMA14STAL.B10;
    sbit  STA_9_DMA14STAL_bit at DMA14STAL.B9;
    sbit  STA_8_DMA14STAL_bit at DMA14STAL.B8;
    sbit  STA_7_DMA14STAL_bit at DMA14STAL.B7;
    sbit  STA_6_DMA14STAL_bit at DMA14STAL.B6;
    sbit  STA_5_DMA14STAL_bit at DMA14STAL.B5;
    sbit  STA_4_DMA14STAL_bit at DMA14STAL.B4;
    sbit  STA_3_DMA14STAL_bit at DMA14STAL.B3;
    sbit  STA_2_DMA14STAL_bit at DMA14STAL.B2;
    sbit  STA_1_DMA14STAL_bit at DMA14STAL.B1;
    sbit  STA_0_DMA14STAL_bit at DMA14STAL.B0;

    // DMA14STAH bits
    sbit  STA_7_DMA14STAH_bit at DMA14STAH.B7;
    sbit  STA_6_DMA14STAH_bit at DMA14STAH.B6;
    sbit  STA_5_DMA14STAH_bit at DMA14STAH.B5;
    sbit  STA_4_DMA14STAH_bit at DMA14STAH.B4;
    sbit  STA_3_DMA14STAH_bit at DMA14STAH.B3;
    sbit  STA_2_DMA14STAH_bit at DMA14STAH.B2;
    sbit  STA_1_DMA14STAH_bit at DMA14STAH.B1;
    sbit  STA_0_DMA14STAH_bit at DMA14STAH.B0;

    // DMA14STBL bits
    sbit  STB_15_DMA14STBL_bit at DMA14STBL.B15;
    sbit  STB_14_DMA14STBL_bit at DMA14STBL.B14;
    sbit  STB_13_DMA14STBL_bit at DMA14STBL.B13;
    sbit  STB_12_DMA14STBL_bit at DMA14STBL.B12;
    sbit  STB_11_DMA14STBL_bit at DMA14STBL.B11;
    sbit  STB_10_DMA14STBL_bit at DMA14STBL.B10;
    sbit  STB_9_DMA14STBL_bit at DMA14STBL.B9;
    sbit  STB_8_DMA14STBL_bit at DMA14STBL.B8;
    sbit  STB_7_DMA14STBL_bit at DMA14STBL.B7;
    sbit  STB_6_DMA14STBL_bit at DMA14STBL.B6;
    sbit  STB_5_DMA14STBL_bit at DMA14STBL.B5;
    sbit  STB_4_DMA14STBL_bit at DMA14STBL.B4;
    sbit  STB_3_DMA14STBL_bit at DMA14STBL.B3;
    sbit  STB_2_DMA14STBL_bit at DMA14STBL.B2;
    sbit  STB_1_DMA14STBL_bit at DMA14STBL.B1;
    sbit  STB_0_DMA14STBL_bit at DMA14STBL.B0;

    // DMA14STBH bits
    sbit  STB_7_DMA14STBH_bit at DMA14STBH.B7;
    sbit  STB_6_DMA14STBH_bit at DMA14STBH.B6;
    sbit  STB_5_DMA14STBH_bit at DMA14STBH.B5;
    sbit  STB_4_DMA14STBH_bit at DMA14STBH.B4;
    sbit  STB_3_DMA14STBH_bit at DMA14STBH.B3;
    sbit  STB_2_DMA14STBH_bit at DMA14STBH.B2;
    sbit  STB_1_DMA14STBH_bit at DMA14STBH.B1;
    sbit  STB_0_DMA14STBH_bit at DMA14STBH.B0;

    // DMA14PAD bits
    sbit  PAD_15_DMA14PAD_bit at DMA14PAD.B15;
    sbit  PAD_14_DMA14PAD_bit at DMA14PAD.B14;
    sbit  PAD_13_DMA14PAD_bit at DMA14PAD.B13;
    sbit  PAD_12_DMA14PAD_bit at DMA14PAD.B12;
    sbit  PAD_11_DMA14PAD_bit at DMA14PAD.B11;
    sbit  PAD_10_DMA14PAD_bit at DMA14PAD.B10;
    sbit  PAD_9_DMA14PAD_bit at DMA14PAD.B9;
    sbit  PAD_8_DMA14PAD_bit at DMA14PAD.B8;
    sbit  PAD_7_DMA14PAD_bit at DMA14PAD.B7;
    sbit  PAD_6_DMA14PAD_bit at DMA14PAD.B6;
    sbit  PAD_5_DMA14PAD_bit at DMA14PAD.B5;
    sbit  PAD_4_DMA14PAD_bit at DMA14PAD.B4;
    sbit  PAD_3_DMA14PAD_bit at DMA14PAD.B3;
    sbit  PAD_2_DMA14PAD_bit at DMA14PAD.B2;
    sbit  PAD_1_DMA14PAD_bit at DMA14PAD.B1;
    sbit  PAD_0_DMA14PAD_bit at DMA14PAD.B0;

    // DMA14CNT bits
    sbit  CNT_13_DMA14CNT_bit at DMA14CNT.B13;
    sbit  CNT_12_DMA14CNT_bit at DMA14CNT.B12;
    sbit  CNT_11_DMA14CNT_bit at DMA14CNT.B11;
    sbit  CNT_10_DMA14CNT_bit at DMA14CNT.B10;
    sbit  CNT_9_DMA14CNT_bit at DMA14CNT.B9;
    sbit  CNT_8_DMA14CNT_bit at DMA14CNT.B8;
    sbit  CNT_7_DMA14CNT_bit at DMA14CNT.B7;
    sbit  CNT_6_DMA14CNT_bit at DMA14CNT.B6;
    sbit  CNT_5_DMA14CNT_bit at DMA14CNT.B5;
    sbit  CNT_4_DMA14CNT_bit at DMA14CNT.B4;
    sbit  CNT_3_DMA14CNT_bit at DMA14CNT.B3;
    sbit  CNT_2_DMA14CNT_bit at DMA14CNT.B2;
    sbit  CNT_1_DMA14CNT_bit at DMA14CNT.B1;
    sbit  CNT_0_DMA14CNT_bit at DMA14CNT.B0;

    // DMAPWC bits
    const register unsigned short int PWCOL14 = 14;
    sbit  PWCOL14_bit at DMAPWC.B14;
    const register unsigned short int PWCOL13 = 13;
    sbit  PWCOL13_bit at DMAPWC.B13;
    const register unsigned short int PWCOL12 = 12;
    sbit  PWCOL12_bit at DMAPWC.B12;
    const register unsigned short int PWCOL11 = 11;
    sbit  PWCOL11_bit at DMAPWC.B11;
    const register unsigned short int PWCOL10 = 10;
    sbit  PWCOL10_bit at DMAPWC.B10;
    const register unsigned short int PWCOL9 = 9;
    sbit  PWCOL9_bit at DMAPWC.B9;
    const register unsigned short int PWCOL8 = 8;
    sbit  PWCOL8_bit at DMAPWC.B8;
    const register unsigned short int PWCOL7 = 7;
    sbit  PWCOL7_bit at DMAPWC.B7;
    const register unsigned short int PWCOL6 = 6;
    sbit  PWCOL6_bit at DMAPWC.B6;
    const register unsigned short int PWCOL5 = 5;
    sbit  PWCOL5_bit at DMAPWC.B5;
    const register unsigned short int PWCOL4 = 4;
    sbit  PWCOL4_bit at DMAPWC.B4;
    const register unsigned short int PWCOL3 = 3;
    sbit  PWCOL3_bit at DMAPWC.B3;
    const register unsigned short int PWCOL2 = 2;
    sbit  PWCOL2_bit at DMAPWC.B2;
    const register unsigned short int PWCOL1 = 1;
    sbit  PWCOL1_bit at DMAPWC.B1;
    const register unsigned short int PWCOL0 = 0;
    sbit  PWCOL0_bit at DMAPWC.B0;

    // DMARQC bits
    const register unsigned short int RQCOL14 = 14;
    sbit  RQCOL14_bit at DMARQC.B14;
    const register unsigned short int RQCOL13 = 13;
    sbit  RQCOL13_bit at DMARQC.B13;
    const register unsigned short int RQCOL12 = 12;
    sbit  RQCOL12_bit at DMARQC.B12;
    const register unsigned short int RQCOL11 = 11;
    sbit  RQCOL11_bit at DMARQC.B11;
    const register unsigned short int RQCOL10 = 10;
    sbit  RQCOL10_bit at DMARQC.B10;
    const register unsigned short int RQCOL9 = 9;
    sbit  RQCOL9_bit at DMARQC.B9;
    const register unsigned short int RQCOL8 = 8;
    sbit  RQCOL8_bit at DMARQC.B8;
    const register unsigned short int RQCOL7 = 7;
    sbit  RQCOL7_bit at DMARQC.B7;
    const register unsigned short int RQCOL6 = 6;
    sbit  RQCOL6_bit at DMARQC.B6;
    const register unsigned short int RQCOL5 = 5;
    sbit  RQCOL5_bit at DMARQC.B5;
    const register unsigned short int RQCOL4 = 4;
    sbit  RQCOL4_bit at DMARQC.B4;
    const register unsigned short int RQCOL3 = 3;
    sbit  RQCOL3_bit at DMARQC.B3;
    const register unsigned short int RQCOL2 = 2;
    sbit  RQCOL2_bit at DMARQC.B2;
    const register unsigned short int RQCOL1 = 1;
    sbit  RQCOL1_bit at DMARQC.B1;
    const register unsigned short int RQCOL0 = 0;
    sbit  RQCOL0_bit at DMARQC.B0;

    // DMAPPS bits
    const register unsigned short int PPST14 = 14;
    sbit  PPST14_bit at DMAPPS.B14;
    const register unsigned short int PPST13 = 13;
    sbit  PPST13_bit at DMAPPS.B13;
    const register unsigned short int PPST12 = 12;
    sbit  PPST12_bit at DMAPPS.B12;
    const register unsigned short int PPST11 = 11;
    sbit  PPST11_bit at DMAPPS.B11;
    const register unsigned short int PPST10 = 10;
    sbit  PPST10_bit at DMAPPS.B10;
    const register unsigned short int PPST9 = 9;
    sbit  PPST9_bit at DMAPPS.B9;
    const register unsigned short int PPST8 = 8;
    sbit  PPST8_bit at DMAPPS.B8;
    const register unsigned short int PPST7 = 7;
    sbit  PPST7_bit at DMAPPS.B7;
    const register unsigned short int PPST6 = 6;
    sbit  PPST6_bit at DMAPPS.B6;
    const register unsigned short int PPST5 = 5;
    sbit  PPST5_bit at DMAPPS.B5;
    const register unsigned short int PPST4 = 4;
    sbit  PPST4_bit at DMAPPS.B4;
    const register unsigned short int PPST3 = 3;
    sbit  PPST3_bit at DMAPPS.B3;
    const register unsigned short int PPST2 = 2;
    sbit  PPST2_bit at DMAPPS.B2;
    const register unsigned short int PPST1 = 1;
    sbit  PPST1_bit at DMAPPS.B1;
    const register unsigned short int PPST0 = 0;
    sbit  PPST0_bit at DMAPPS.B0;

    // DMALCA bits
    const register unsigned short int LSTCH_3 = 3;
    sbit  LSTCH_3_bit at DMALCA.B3;
    const register unsigned short int LSTCH_2 = 2;
    sbit  LSTCH_2_bit at DMALCA.B2;
    const register unsigned short int LSTCH_1 = 1;
    sbit  LSTCH_1_bit at DMALCA.B1;
    const register unsigned short int LSTCH_0 = 0;
    sbit  LSTCH_0_bit at DMALCA.B0;

    // DSADRL bits
    const register unsigned short int DSADR_15 = 15;
    sbit  DSADR_15_bit at DSADRL.B15;
    const register unsigned short int DSADR_14 = 14;
    sbit  DSADR_14_bit at DSADRL.B14;
    const register unsigned short int DSADR_13 = 13;
    sbit  DSADR_13_bit at DSADRL.B13;
    const register unsigned short int DSADR_12 = 12;
    sbit  DSADR_12_bit at DSADRL.B12;
    const register unsigned short int DSADR_11 = 11;
    sbit  DSADR_11_bit at DSADRL.B11;
    const register unsigned short int DSADR_10 = 10;
    sbit  DSADR_10_bit at DSADRL.B10;
    const register unsigned short int DSADR_9 = 9;
    sbit  DSADR_9_bit at DSADRL.B9;
    const register unsigned short int DSADR_8 = 8;
    sbit  DSADR_8_bit at DSADRL.B8;
    const register unsigned short int DSADR_7 = 7;
    sbit  DSADR_7_bit at DSADRL.B7;
    sbit  DSADR_7_DSADRL_bit at DSADRL.B7;
    const register unsigned short int DSADR_6 = 6;
    sbit  DSADR_6_bit at DSADRL.B6;
    sbit  DSADR_6_DSADRL_bit at DSADRL.B6;
    const register unsigned short int DSADR_5 = 5;
    sbit  DSADR_5_bit at DSADRL.B5;
    sbit  DSADR_5_DSADRL_bit at DSADRL.B5;
    const register unsigned short int DSADR_4 = 4;
    sbit  DSADR_4_bit at DSADRL.B4;
    sbit  DSADR_4_DSADRL_bit at DSADRL.B4;
    const register unsigned short int DSADR_3 = 3;
    sbit  DSADR_3_bit at DSADRL.B3;
    sbit  DSADR_3_DSADRL_bit at DSADRL.B3;
    const register unsigned short int DSADR_2 = 2;
    sbit  DSADR_2_bit at DSADRL.B2;
    sbit  DSADR_2_DSADRL_bit at DSADRL.B2;
    const register unsigned short int DSADR_1 = 1;
    sbit  DSADR_1_bit at DSADRL.B1;
    sbit  DSADR_1_DSADRL_bit at DSADRL.B1;
    const register unsigned short int DSADR_0 = 0;
    sbit  DSADR_0_bit at DSADRL.B0;
    sbit  DSADR_0_DSADRL_bit at DSADRL.B0;

    // DSADRH bits
    sbit  DSADR_7_DSADRH_bit at DSADRH.B7;
    sbit  DSADR_6_DSADRH_bit at DSADRH.B6;
    sbit  DSADR_5_DSADRH_bit at DSADRH.B5;
    sbit  DSADR_4_DSADRH_bit at DSADRH.B4;
    sbit  DSADR_3_DSADRH_bit at DSADRH.B3;
    sbit  DSADR_2_DSADRH_bit at DSADRH.B2;
    sbit  DSADR_1_DSADRH_bit at DSADRH.B1;
    sbit  DSADR_0_DSADRH_bit at DSADRH.B0;

    // PTCON bits
    const register unsigned short int PTEN = 15;
    sbit  PTEN_bit at PTCON.B15;
    const register unsigned short int PTSIDL = 13;
    sbit  PTSIDL_bit at PTCON.B13;
    const register unsigned short int SESTAT = 12;
    sbit  SESTAT_bit at PTCON.B12;
    sbit  SESTAT_PTCON_bit at PTCON.B12;
    const register unsigned short int SEIEN = 11;
    sbit  SEIEN_bit at PTCON.B11;
    sbit  SEIEN_PTCON_bit at PTCON.B11;
    const register unsigned short int EIPU = 10;
    sbit  EIPU_bit at PTCON.B10;
    sbit  EIPU_PTCON_bit at PTCON.B10;
    const register unsigned short int SYNCPOL = 9;
    sbit  SYNCPOL_bit at PTCON.B9;
    sbit  SYNCPOL_PTCON_bit at PTCON.B9;
    const register unsigned short int SYNCOEN = 8;
    sbit  SYNCOEN_bit at PTCON.B8;
    sbit  SYNCOEN_PTCON_bit at PTCON.B8;
    const register unsigned short int SYNCEN = 7;
    sbit  SYNCEN_bit at PTCON.B7;
    sbit  SYNCEN_PTCON_bit at PTCON.B7;
    const register unsigned short int SYNCSRC_2 = 6;
    sbit  SYNCSRC_2_bit at PTCON.B6;
    sbit  SYNCSRC_2_PTCON_bit at PTCON.B6;
    const register unsigned short int SYNCSRC_1 = 5;
    sbit  SYNCSRC_1_bit at PTCON.B5;
    sbit  SYNCSRC_1_PTCON_bit at PTCON.B5;
    const register unsigned short int SYNCSRC_0 = 4;
    sbit  SYNCSRC_0_bit at PTCON.B4;
    sbit  SYNCSRC_0_PTCON_bit at PTCON.B4;
    const register unsigned short int SEVTPS_3 = 3;
    sbit  SEVTPS_3_bit at PTCON.B3;
    sbit  SEVTPS_3_PTCON_bit at PTCON.B3;
    const register unsigned short int SEVTPS_2 = 2;
    sbit  SEVTPS_2_bit at PTCON.B2;
    sbit  SEVTPS_2_PTCON_bit at PTCON.B2;
    const register unsigned short int SEVTPS_1 = 1;
    sbit  SEVTPS_1_bit at PTCON.B1;
    sbit  SEVTPS_1_PTCON_bit at PTCON.B1;
    const register unsigned short int SEVTPS_0 = 0;
    sbit  SEVTPS_0_bit at PTCON.B0;
    sbit  SEVTPS_0_PTCON_bit at PTCON.B0;

    // PTCON2 bits
    const register unsigned short int PCLKDIV_2 = 2;
    sbit  PCLKDIV_2_bit at PTCON2.B2;
    sbit  PCLKDIV_2_PTCON2_bit at PTCON2.B2;
    const register unsigned short int PCLKDIV_1 = 1;
    sbit  PCLKDIV_1_bit at PTCON2.B1;
    sbit  PCLKDIV_1_PTCON2_bit at PTCON2.B1;
    const register unsigned short int PCLKDIV_0 = 0;
    sbit  PCLKDIV_0_bit at PTCON2.B0;
    sbit  PCLKDIV_0_PTCON2_bit at PTCON2.B0;

    // PTPER bits
    const register unsigned short int PTPER_15 = 15;
    sbit  PTPER_15_bit at PTPER.B15;
    const register unsigned short int PTPER_14 = 14;
    sbit  PTPER_14_bit at PTPER.B14;
    const register unsigned short int PTPER_13 = 13;
    sbit  PTPER_13_bit at PTPER.B13;
    const register unsigned short int PTPER_12 = 12;
    sbit  PTPER_12_bit at PTPER.B12;
    const register unsigned short int PTPER_11 = 11;
    sbit  PTPER_11_bit at PTPER.B11;
    const register unsigned short int PTPER_10 = 10;
    sbit  PTPER_10_bit at PTPER.B10;
    const register unsigned short int PTPER_9 = 9;
    sbit  PTPER_9_bit at PTPER.B9;
    const register unsigned short int PTPER_8 = 8;
    sbit  PTPER_8_bit at PTPER.B8;
    const register unsigned short int PTPER_7 = 7;
    sbit  PTPER_7_bit at PTPER.B7;
    const register unsigned short int PTPER_6 = 6;
    sbit  PTPER_6_bit at PTPER.B6;
    const register unsigned short int PTPER_5 = 5;
    sbit  PTPER_5_bit at PTPER.B5;
    const register unsigned short int PTPER_4 = 4;
    sbit  PTPER_4_bit at PTPER.B4;
    const register unsigned short int PTPER_3 = 3;
    sbit  PTPER_3_bit at PTPER.B3;
    const register unsigned short int PTPER_2 = 2;
    sbit  PTPER_2_bit at PTPER.B2;
    const register unsigned short int PTPER_1 = 1;
    sbit  PTPER_1_bit at PTPER.B1;
    const register unsigned short int PTPER_0 = 0;
    sbit  PTPER_0_bit at PTPER.B0;

    // SEVTCMP bits
    const register unsigned short int SEVTCMP_12 = 15;
    sbit  SEVTCMP_12_bit at SEVTCMP.B15;
    const register unsigned short int SEVTCMP_11 = 14;
    sbit  SEVTCMP_11_bit at SEVTCMP.B14;
    const register unsigned short int SEVTCMP_10 = 13;
    sbit  SEVTCMP_10_bit at SEVTCMP.B13;
    const register unsigned short int SEVTCMP_9 = 12;
    sbit  SEVTCMP_9_bit at SEVTCMP.B12;
    const register unsigned short int SEVTCMP_8 = 11;
    sbit  SEVTCMP_8_bit at SEVTCMP.B11;
    const register unsigned short int SEVTCMP_7 = 10;
    sbit  SEVTCMP_7_bit at SEVTCMP.B10;
    const register unsigned short int SEVTCMP_6 = 9;
    sbit  SEVTCMP_6_bit at SEVTCMP.B9;
    const register unsigned short int SEVTCMP_5 = 8;
    sbit  SEVTCMP_5_bit at SEVTCMP.B8;
    const register unsigned short int SEVTCMP_4 = 7;
    sbit  SEVTCMP_4_bit at SEVTCMP.B7;
    const register unsigned short int SEVTCMP_3 = 6;
    sbit  SEVTCMP_3_bit at SEVTCMP.B6;
    const register unsigned short int SEVTCMP_2 = 5;
    sbit  SEVTCMP_2_bit at SEVTCMP.B5;
    const register unsigned short int SEVTCMP_1 = 4;
    sbit  SEVTCMP_1_bit at SEVTCMP.B4;
    const register unsigned short int SEVTCMP_0 = 3;
    sbit  SEVTCMP_0_bit at SEVTCMP.B3;

    // MDC bits
    const register unsigned short int MDC_15 = 15;
    sbit  MDC_15_bit at MDC.B15;
    const register unsigned short int MDC_14 = 14;
    sbit  MDC_14_bit at MDC.B14;
    const register unsigned short int MDC_13 = 13;
    sbit  MDC_13_bit at MDC.B13;
    const register unsigned short int MDC_12 = 12;
    sbit  MDC_12_bit at MDC.B12;
    const register unsigned short int MDC_11 = 11;
    sbit  MDC_11_bit at MDC.B11;
    const register unsigned short int MDC_10 = 10;
    sbit  MDC_10_bit at MDC.B10;
    const register unsigned short int MDC_9 = 9;
    sbit  MDC_9_bit at MDC.B9;
    const register unsigned short int MDC_8 = 8;
    sbit  MDC_8_bit at MDC.B8;
    const register unsigned short int MDC_7 = 7;
    sbit  MDC_7_bit at MDC.B7;
    const register unsigned short int MDC_6 = 6;
    sbit  MDC_6_bit at MDC.B6;
    const register unsigned short int MDC_5 = 5;
    sbit  MDC_5_bit at MDC.B5;
    const register unsigned short int MDC_4 = 4;
    sbit  MDC_4_bit at MDC.B4;
    const register unsigned short int MDC_3 = 3;
    sbit  MDC_3_bit at MDC.B3;
    const register unsigned short int MDC_2 = 2;
    sbit  MDC_2_bit at MDC.B2;
    const register unsigned short int MDC_1 = 1;
    sbit  MDC_1_bit at MDC.B1;
    const register unsigned short int MDC_0 = 0;
    sbit  MDC_0_bit at MDC.B0;

    // STCON bits
    sbit  SESTAT_STCON_bit at STCON.B12;
    sbit  SEIEN_STCON_bit at STCON.B11;
    sbit  EIPU_STCON_bit at STCON.B10;
    sbit  SYNCPOL_STCON_bit at STCON.B9;
    sbit  SYNCOEN_STCON_bit at STCON.B8;
    sbit  SYNCEN_STCON_bit at STCON.B7;
    sbit  SYNCSRC_2_STCON_bit at STCON.B6;
    sbit  SYNCSRC_1_STCON_bit at STCON.B5;
    sbit  SYNCSRC_0_STCON_bit at STCON.B4;
    sbit  SEVTPS_3_STCON_bit at STCON.B3;
    sbit  SEVTPS_2_STCON_bit at STCON.B2;
    sbit  SEVTPS_1_STCON_bit at STCON.B1;
    sbit  SEVTPS_0_STCON_bit at STCON.B0;

    // STCON2 bits
    sbit  PCLKDIV_2_STCON2_bit at STCON2.B2;
    sbit  PCLKDIV_1_STCON2_bit at STCON2.B1;
    sbit  PCLKDIV_0_STCON2_bit at STCON2.B0;

    // STPER bits
    const register unsigned short int STPER_15 = 15;
    sbit  STPER_15_bit at STPER.B15;
    const register unsigned short int STPER_14 = 14;
    sbit  STPER_14_bit at STPER.B14;
    const register unsigned short int STPER_13 = 13;
    sbit  STPER_13_bit at STPER.B13;
    const register unsigned short int STPER_12 = 12;
    sbit  STPER_12_bit at STPER.B12;
    const register unsigned short int STPER_11 = 11;
    sbit  STPER_11_bit at STPER.B11;
    const register unsigned short int STPER_10 = 10;
    sbit  STPER_10_bit at STPER.B10;
    const register unsigned short int STPER_9 = 9;
    sbit  STPER_9_bit at STPER.B9;
    const register unsigned short int STPER_8 = 8;
    sbit  STPER_8_bit at STPER.B8;
    const register unsigned short int STPER_7 = 7;
    sbit  STPER_7_bit at STPER.B7;
    const register unsigned short int STPER_6 = 6;
    sbit  STPER_6_bit at STPER.B6;
    const register unsigned short int STPER_5 = 5;
    sbit  STPER_5_bit at STPER.B5;
    const register unsigned short int STPER_4 = 4;
    sbit  STPER_4_bit at STPER.B4;
    const register unsigned short int STPER_3 = 3;
    sbit  STPER_3_bit at STPER.B3;
    const register unsigned short int STPER_2 = 2;
    sbit  STPER_2_bit at STPER.B2;
    const register unsigned short int STPER_1 = 1;
    sbit  STPER_1_bit at STPER.B1;
    const register unsigned short int STPER_0 = 0;
    sbit  STPER_0_bit at STPER.B0;

    // SSEVTCMP bits
    const register unsigned short int SSEVTCMP_12 = 15;
    sbit  SSEVTCMP_12_bit at SSEVTCMP.B15;
    const register unsigned short int SSEVTCMP_11 = 14;
    sbit  SSEVTCMP_11_bit at SSEVTCMP.B14;
    const register unsigned short int SSEVTCMP_10 = 13;
    sbit  SSEVTCMP_10_bit at SSEVTCMP.B13;
    const register unsigned short int SSEVTCMP_9 = 12;
    sbit  SSEVTCMP_9_bit at SSEVTCMP.B12;
    const register unsigned short int SSEVTCMP_8 = 11;
    sbit  SSEVTCMP_8_bit at SSEVTCMP.B11;
    const register unsigned short int SSEVTCMP_7 = 10;
    sbit  SSEVTCMP_7_bit at SSEVTCMP.B10;
    const register unsigned short int SSEVTCMP_6 = 9;
    sbit  SSEVTCMP_6_bit at SSEVTCMP.B9;
    const register unsigned short int SSEVTCMP_5 = 8;
    sbit  SSEVTCMP_5_bit at SSEVTCMP.B8;
    const register unsigned short int SSEVTCMP_4 = 7;
    sbit  SSEVTCMP_4_bit at SSEVTCMP.B7;
    const register unsigned short int SSEVTCMP_3 = 6;
    sbit  SSEVTCMP_3_bit at SSEVTCMP.B6;
    const register unsigned short int SSEVTCMP_2 = 5;
    sbit  SSEVTCMP_2_bit at SSEVTCMP.B5;
    const register unsigned short int SSEVTCMP_1 = 4;
    sbit  SSEVTCMP_1_bit at SSEVTCMP.B4;
    const register unsigned short int SSEVTCMP_0 = 3;
    sbit  SSEVTCMP_0_bit at SSEVTCMP.B3;

    // CHOP bits
    const register unsigned short int CHPCLKEN = 15;
    sbit  CHPCLKEN_bit at CHOP.B15;
    const register unsigned short int CHOP_6 = 9;
    sbit  CHOP_6_bit at CHOP.B9;
    const register unsigned short int CHOP_5 = 8;
    sbit  CHOP_5_bit at CHOP.B8;
    const register unsigned short int CHOP_4 = 7;
    sbit  CHOP_4_bit at CHOP.B7;
    const register unsigned short int CHOP_3 = 6;
    sbit  CHOP_3_bit at CHOP.B6;
    const register unsigned short int CHOP_2 = 5;
    sbit  CHOP_2_bit at CHOP.B5;
    const register unsigned short int CHOP_1 = 4;
    sbit  CHOP_1_bit at CHOP.B4;
    const register unsigned short int CHOP_0 = 3;
    sbit  CHOP_0_bit at CHOP.B3;

    // PWMCON1 bits
    const register unsigned short int FLTSTAT = 15;
    sbit  FLTSTAT_bit at PWMCON1.B15;
    sbit  FLTSTAT_PWMCON1_bit at PWMCON1.B15;
    const register unsigned short int CLSTAT = 14;
    sbit  CLSTAT_bit at PWMCON1.B14;
    sbit  CLSTAT_PWMCON1_bit at PWMCON1.B14;
    const register unsigned short int TRGSTAT = 13;
    sbit  TRGSTAT_bit at PWMCON1.B13;
    sbit  TRGSTAT_PWMCON1_bit at PWMCON1.B13;
    const register unsigned short int FLTIEN = 12;
    sbit  FLTIEN_bit at PWMCON1.B12;
    sbit  FLTIEN_PWMCON1_bit at PWMCON1.B12;
    const register unsigned short int CLIEN = 11;
    sbit  CLIEN_bit at PWMCON1.B11;
    sbit  CLIEN_PWMCON1_bit at PWMCON1.B11;
    const register unsigned short int TRGIEN = 10;
    sbit  TRGIEN_bit at PWMCON1.B10;
    sbit  TRGIEN_PWMCON1_bit at PWMCON1.B10;
    const register unsigned short int ITB = 9;
    sbit  ITB_bit at PWMCON1.B9;
    sbit  ITB_PWMCON1_bit at PWMCON1.B9;
    const register unsigned short int MDCS = 8;
    sbit  MDCS_bit at PWMCON1.B8;
    sbit  MDCS_PWMCON1_bit at PWMCON1.B8;
    const register unsigned short int DTC_1 = 7;
    sbit  DTC_1_bit at PWMCON1.B7;
    sbit  DTC_1_PWMCON1_bit at PWMCON1.B7;
    const register unsigned short int DTC_0 = 6;
    sbit  DTC_0_bit at PWMCON1.B6;
    sbit  DTC_0_PWMCON1_bit at PWMCON1.B6;
    const register unsigned short int DTCP = 5;
    sbit  DTCP_bit at PWMCON1.B5;
    sbit  DTCP_PWMCON1_bit at PWMCON1.B5;
    const register unsigned short int MTBS = 3;
    sbit  MTBS_bit at PWMCON1.B3;
    sbit  MTBS_PWMCON1_bit at PWMCON1.B3;
    const register unsigned short int CAM = 2;
    sbit  CAM_bit at PWMCON1.B2;
    sbit  CAM_PWMCON1_bit at PWMCON1.B2;
    const register unsigned short int XPRES = 1;
    sbit  XPRES_bit at PWMCON1.B1;
    sbit  XPRES_PWMCON1_bit at PWMCON1.B1;
    const register unsigned short int IUE = 0;
    sbit  IUE_bit at PWMCON1.B0;
    sbit  IUE_PWMCON1_bit at PWMCON1.B0;

    // IOCON1 bits
    const register unsigned short int PENH = 15;
    sbit  PENH_bit at IOCON1.B15;
    sbit  PENH_IOCON1_bit at IOCON1.B15;
    const register unsigned short int PENL = 14;
    sbit  PENL_bit at IOCON1.B14;
    sbit  PENL_IOCON1_bit at IOCON1.B14;
    const register unsigned short int POLH = 13;
    sbit  POLH_bit at IOCON1.B13;
    sbit  POLH_IOCON1_bit at IOCON1.B13;
    const register unsigned short int POLL = 12;
    sbit  POLL_bit at IOCON1.B12;
    sbit  POLL_IOCON1_bit at IOCON1.B12;
    const register unsigned short int PMOD_1 = 11;
    sbit  PMOD_1_bit at IOCON1.B11;
    sbit  PMOD_1_IOCON1_bit at IOCON1.B11;
    const register unsigned short int PMOD_0 = 10;
    sbit  PMOD_0_bit at IOCON1.B10;
    sbit  PMOD_0_IOCON1_bit at IOCON1.B10;
    const register unsigned short int OVRENH = 9;
    sbit  OVRENH_bit at IOCON1.B9;
    sbit  OVRENH_IOCON1_bit at IOCON1.B9;
    const register unsigned short int OVRENL = 8;
    sbit  OVRENL_bit at IOCON1.B8;
    sbit  OVRENL_IOCON1_bit at IOCON1.B8;
    const register unsigned short int OVRDAT_1 = 7;
    sbit  OVRDAT_1_bit at IOCON1.B7;
    sbit  OVRDAT_1_IOCON1_bit at IOCON1.B7;
    const register unsigned short int OVRDAT_0 = 6;
    sbit  OVRDAT_0_bit at IOCON1.B6;
    sbit  OVRDAT_0_IOCON1_bit at IOCON1.B6;
    const register unsigned short int FLTDAT_1 = 5;
    sbit  FLTDAT_1_bit at IOCON1.B5;
    sbit  FLTDAT_1_IOCON1_bit at IOCON1.B5;
    const register unsigned short int FLTDAT_0 = 4;
    sbit  FLTDAT_0_bit at IOCON1.B4;
    sbit  FLTDAT_0_IOCON1_bit at IOCON1.B4;
    const register unsigned short int CLDAT_1 = 3;
    sbit  CLDAT_1_bit at IOCON1.B3;
    sbit  CLDAT_1_IOCON1_bit at IOCON1.B3;
    const register unsigned short int CLDAT_0 = 2;
    sbit  CLDAT_0_bit at IOCON1.B2;
    sbit  CLDAT_0_IOCON1_bit at IOCON1.B2;
    const register unsigned short int SWAP = 1;
    sbit  SWAP_bit at IOCON1.B1;
    sbit  SWAP_IOCON1_bit at IOCON1.B1;
    const register unsigned short int OSYNC = 0;
    sbit  OSYNC_bit at IOCON1.B0;
    sbit  OSYNC_IOCON1_bit at IOCON1.B0;

    // FCLCON1 bits
    const register unsigned short int IFLTMOD = 15;
    sbit  IFLTMOD_bit at FCLCON1.B15;
    sbit  IFLTMOD_FCLCON1_bit at FCLCON1.B15;
    const register unsigned short int CLSRC_4 = 14;
    sbit  CLSRC_4_bit at FCLCON1.B14;
    sbit  CLSRC_4_FCLCON1_bit at FCLCON1.B14;
    const register unsigned short int CLSRC_3 = 13;
    sbit  CLSRC_3_bit at FCLCON1.B13;
    sbit  CLSRC_3_FCLCON1_bit at FCLCON1.B13;
    const register unsigned short int CLSRC_2 = 12;
    sbit  CLSRC_2_bit at FCLCON1.B12;
    sbit  CLSRC_2_FCLCON1_bit at FCLCON1.B12;
    const register unsigned short int CLSRC_1 = 11;
    sbit  CLSRC_1_bit at FCLCON1.B11;
    sbit  CLSRC_1_FCLCON1_bit at FCLCON1.B11;
    const register unsigned short int CLSRC_0 = 10;
    sbit  CLSRC_0_bit at FCLCON1.B10;
    sbit  CLSRC_0_FCLCON1_bit at FCLCON1.B10;
    const register unsigned short int CLPOL = 9;
    sbit  CLPOL_bit at FCLCON1.B9;
    sbit  CLPOL_FCLCON1_bit at FCLCON1.B9;
    const register unsigned short int CLMOD = 8;
    sbit  CLMOD_bit at FCLCON1.B8;
    sbit  CLMOD_FCLCON1_bit at FCLCON1.B8;
    const register unsigned short int FLTSRC_4 = 7;
    sbit  FLTSRC_4_bit at FCLCON1.B7;
    sbit  FLTSRC_4_FCLCON1_bit at FCLCON1.B7;
    const register unsigned short int FLTSRC_3 = 6;
    sbit  FLTSRC_3_bit at FCLCON1.B6;
    sbit  FLTSRC_3_FCLCON1_bit at FCLCON1.B6;
    const register unsigned short int FLTSRC_2 = 5;
    sbit  FLTSRC_2_bit at FCLCON1.B5;
    sbit  FLTSRC_2_FCLCON1_bit at FCLCON1.B5;
    const register unsigned short int FLTSRC_1 = 4;
    sbit  FLTSRC_1_bit at FCLCON1.B4;
    sbit  FLTSRC_1_FCLCON1_bit at FCLCON1.B4;
    const register unsigned short int FLTSRC_0 = 3;
    sbit  FLTSRC_0_bit at FCLCON1.B3;
    sbit  FLTSRC_0_FCLCON1_bit at FCLCON1.B3;
    const register unsigned short int FLTPOL = 2;
    sbit  FLTPOL_bit at FCLCON1.B2;
    sbit  FLTPOL_FCLCON1_bit at FCLCON1.B2;
    const register unsigned short int FLTMOD_1 = 1;
    sbit  FLTMOD_1_bit at FCLCON1.B1;
    sbit  FLTMOD_1_FCLCON1_bit at FCLCON1.B1;
    const register unsigned short int FLTMOD_0 = 0;
    sbit  FLTMOD_0_bit at FCLCON1.B0;
    sbit  FLTMOD_0_FCLCON1_bit at FCLCON1.B0;

    // PDC1 bits
    const register unsigned short int PDC1_15 = 15;
    sbit  PDC1_15_bit at PDC1.B15;
    const register unsigned short int PDC1_14 = 14;
    sbit  PDC1_14_bit at PDC1.B14;
    const register unsigned short int PDC1_13 = 13;
    sbit  PDC1_13_bit at PDC1.B13;
    const register unsigned short int PDC1_12 = 12;
    sbit  PDC1_12_bit at PDC1.B12;
    const register unsigned short int PDC1_11 = 11;
    sbit  PDC1_11_bit at PDC1.B11;
    const register unsigned short int PDC1_10 = 10;
    sbit  PDC1_10_bit at PDC1.B10;
    const register unsigned short int PDC1_9 = 9;
    sbit  PDC1_9_bit at PDC1.B9;
    const register unsigned short int PDC1_8 = 8;
    sbit  PDC1_8_bit at PDC1.B8;
    const register unsigned short int PDC1_7 = 7;
    sbit  PDC1_7_bit at PDC1.B7;
    const register unsigned short int PDC1_6 = 6;
    sbit  PDC1_6_bit at PDC1.B6;
    const register unsigned short int PDC1_5 = 5;
    sbit  PDC1_5_bit at PDC1.B5;
    const register unsigned short int PDC1_4 = 4;
    sbit  PDC1_4_bit at PDC1.B4;
    const register unsigned short int PDC1_3 = 3;
    sbit  PDC1_3_bit at PDC1.B3;
    const register unsigned short int PDC1_2 = 2;
    sbit  PDC1_2_bit at PDC1.B2;
    const register unsigned short int PDC1_1 = 1;
    sbit  PDC1_1_bit at PDC1.B1;
    const register unsigned short int PDC1_0 = 0;
    sbit  PDC1_0_bit at PDC1.B0;

    // PHASE1 bits
    const register unsigned short int PHASE1_15 = 15;
    sbit  PHASE1_15_bit at PHASE1.B15;
    const register unsigned short int PHASE1_14 = 14;
    sbit  PHASE1_14_bit at PHASE1.B14;
    const register unsigned short int PHASE1_13 = 13;
    sbit  PHASE1_13_bit at PHASE1.B13;
    const register unsigned short int PHASE1_12 = 12;
    sbit  PHASE1_12_bit at PHASE1.B12;
    const register unsigned short int PHASE1_11 = 11;
    sbit  PHASE1_11_bit at PHASE1.B11;
    const register unsigned short int PHASE1_10 = 10;
    sbit  PHASE1_10_bit at PHASE1.B10;
    const register unsigned short int PHASE1_9 = 9;
    sbit  PHASE1_9_bit at PHASE1.B9;
    const register unsigned short int PHASE1_8 = 8;
    sbit  PHASE1_8_bit at PHASE1.B8;
    const register unsigned short int PHASE1_7 = 7;
    sbit  PHASE1_7_bit at PHASE1.B7;
    const register unsigned short int PHASE1_6 = 6;
    sbit  PHASE1_6_bit at PHASE1.B6;
    const register unsigned short int PHASE1_5 = 5;
    sbit  PHASE1_5_bit at PHASE1.B5;
    const register unsigned short int PHASE1_4 = 4;
    sbit  PHASE1_4_bit at PHASE1.B4;
    const register unsigned short int PHASE1_3 = 3;
    sbit  PHASE1_3_bit at PHASE1.B3;
    const register unsigned short int PHASE1_2 = 2;
    sbit  PHASE1_2_bit at PHASE1.B2;
    const register unsigned short int PHASE1_1 = 1;
    sbit  PHASE1_1_bit at PHASE1.B1;
    const register unsigned short int PHASE1_0 = 0;
    sbit  PHASE1_0_bit at PHASE1.B0;

    // DTR1 bits
    const register unsigned short int DTR1_13 = 13;
    sbit  DTR1_13_bit at DTR1.B13;
    const register unsigned short int DTR1_12 = 12;
    sbit  DTR1_12_bit at DTR1.B12;
    const register unsigned short int DTR1_11 = 11;
    sbit  DTR1_11_bit at DTR1.B11;
    const register unsigned short int DTR1_10 = 10;
    sbit  DTR1_10_bit at DTR1.B10;
    const register unsigned short int DTR1_9 = 9;
    sbit  DTR1_9_bit at DTR1.B9;
    const register unsigned short int DTR1_8 = 8;
    sbit  DTR1_8_bit at DTR1.B8;
    const register unsigned short int DTR1_7 = 7;
    sbit  DTR1_7_bit at DTR1.B7;
    const register unsigned short int DTR1_6 = 6;
    sbit  DTR1_6_bit at DTR1.B6;
    const register unsigned short int DTR1_5 = 5;
    sbit  DTR1_5_bit at DTR1.B5;
    const register unsigned short int DTR1_4 = 4;
    sbit  DTR1_4_bit at DTR1.B4;
    const register unsigned short int DTR1_3 = 3;
    sbit  DTR1_3_bit at DTR1.B3;
    const register unsigned short int DTR1_2 = 2;
    sbit  DTR1_2_bit at DTR1.B2;
    const register unsigned short int DTR1_1 = 1;
    sbit  DTR1_1_bit at DTR1.B1;
    const register unsigned short int DTR1_0 = 0;
    sbit  DTR1_0_bit at DTR1.B0;

    // ALTDTR1 bits
    const register unsigned short int ALTDTR1_13 = 13;
    sbit  ALTDTR1_13_bit at ALTDTR1.B13;
    const register unsigned short int ALTDTR1_12 = 12;
    sbit  ALTDTR1_12_bit at ALTDTR1.B12;
    const register unsigned short int ALTDTR1_11 = 11;
    sbit  ALTDTR1_11_bit at ALTDTR1.B11;
    const register unsigned short int ALTDTR1_10 = 10;
    sbit  ALTDTR1_10_bit at ALTDTR1.B10;
    const register unsigned short int ALTDTR1_9 = 9;
    sbit  ALTDTR1_9_bit at ALTDTR1.B9;
    const register unsigned short int ALTDTR1_8 = 8;
    sbit  ALTDTR1_8_bit at ALTDTR1.B8;
    const register unsigned short int ALTDTR1_7 = 7;
    sbit  ALTDTR1_7_bit at ALTDTR1.B7;
    const register unsigned short int ALTDTR1_6 = 6;
    sbit  ALTDTR1_6_bit at ALTDTR1.B6;
    const register unsigned short int ALTDTR1_5 = 5;
    sbit  ALTDTR1_5_bit at ALTDTR1.B5;
    const register unsigned short int ALTDTR1_4 = 4;
    sbit  ALTDTR1_4_bit at ALTDTR1.B4;
    const register unsigned short int ALTDTR1_3 = 3;
    sbit  ALTDTR1_3_bit at ALTDTR1.B3;
    const register unsigned short int ALTDTR1_2 = 2;
    sbit  ALTDTR1_2_bit at ALTDTR1.B2;
    const register unsigned short int ALTDTR1_1 = 1;
    sbit  ALTDTR1_1_bit at ALTDTR1.B1;
    const register unsigned short int ALTDTR1_0 = 0;
    sbit  ALTDTR1_0_bit at ALTDTR1.B0;

    // SDC1 bits
    const register unsigned short int SDC1_15 = 15;
    sbit  SDC1_15_bit at SDC1.B15;
    const register unsigned short int SDC1_14 = 14;
    sbit  SDC1_14_bit at SDC1.B14;
    const register unsigned short int SDC1_13 = 13;
    sbit  SDC1_13_bit at SDC1.B13;
    const register unsigned short int SDC1_12 = 12;
    sbit  SDC1_12_bit at SDC1.B12;
    const register unsigned short int SDC1_11 = 11;
    sbit  SDC1_11_bit at SDC1.B11;
    const register unsigned short int SDC1_10 = 10;
    sbit  SDC1_10_bit at SDC1.B10;
    const register unsigned short int SDC1_9 = 9;
    sbit  SDC1_9_bit at SDC1.B9;
    const register unsigned short int SDC1_8 = 8;
    sbit  SDC1_8_bit at SDC1.B8;
    const register unsigned short int SDC1_7 = 7;
    sbit  SDC1_7_bit at SDC1.B7;
    const register unsigned short int SDC1_6 = 6;
    sbit  SDC1_6_bit at SDC1.B6;
    const register unsigned short int SDC1_5 = 5;
    sbit  SDC1_5_bit at SDC1.B5;
    const register unsigned short int SDC1_4 = 4;
    sbit  SDC1_4_bit at SDC1.B4;
    const register unsigned short int SDC1_3 = 3;
    sbit  SDC1_3_bit at SDC1.B3;
    const register unsigned short int SDC1_2 = 2;
    sbit  SDC1_2_bit at SDC1.B2;
    const register unsigned short int SDC1_1 = 1;
    sbit  SDC1_1_bit at SDC1.B1;
    const register unsigned short int SDC1_0 = 0;
    sbit  SDC1_0_bit at SDC1.B0;

    // SPHASE1 bits
    const register unsigned short int SPHASE1_15 = 15;
    sbit  SPHASE1_15_bit at SPHASE1.B15;
    const register unsigned short int SPHASE1_14 = 14;
    sbit  SPHASE1_14_bit at SPHASE1.B14;
    const register unsigned short int SPHASE1_13 = 13;
    sbit  SPHASE1_13_bit at SPHASE1.B13;
    const register unsigned short int SPHASE1_12 = 12;
    sbit  SPHASE1_12_bit at SPHASE1.B12;
    const register unsigned short int SPHASE1_11 = 11;
    sbit  SPHASE1_11_bit at SPHASE1.B11;
    const register unsigned short int SPHASE1_10 = 10;
    sbit  SPHASE1_10_bit at SPHASE1.B10;
    const register unsigned short int SPHASE1_9 = 9;
    sbit  SPHASE1_9_bit at SPHASE1.B9;
    const register unsigned short int SPHASE1_8 = 8;
    sbit  SPHASE1_8_bit at SPHASE1.B8;
    const register unsigned short int SPHASE1_7 = 7;
    sbit  SPHASE1_7_bit at SPHASE1.B7;
    const register unsigned short int SPHASE1_6 = 6;
    sbit  SPHASE1_6_bit at SPHASE1.B6;
    const register unsigned short int SPHASE1_5 = 5;
    sbit  SPHASE1_5_bit at SPHASE1.B5;
    const register unsigned short int SPHASE1_4 = 4;
    sbit  SPHASE1_4_bit at SPHASE1.B4;
    const register unsigned short int SPHASE1_3 = 3;
    sbit  SPHASE1_3_bit at SPHASE1.B3;
    const register unsigned short int SPHASE1_2 = 2;
    sbit  SPHASE1_2_bit at SPHASE1.B2;
    const register unsigned short int SPHASE1_1 = 1;
    sbit  SPHASE1_1_bit at SPHASE1.B1;
    const register unsigned short int SPHASE1_0 = 0;
    sbit  SPHASE1_0_bit at SPHASE1.B0;

    // TRIG1 bits
    const register unsigned short int TRGCMP_12 = 15;
    sbit  TRGCMP_12_bit at TRIG1.B15;
    sbit  TRGCMP_12_TRIG1_bit at TRIG1.B15;
    const register unsigned short int TRGCMP_11 = 14;
    sbit  TRGCMP_11_bit at TRIG1.B14;
    sbit  TRGCMP_11_TRIG1_bit at TRIG1.B14;
    const register unsigned short int TRGCMP_10 = 13;
    sbit  TRGCMP_10_bit at TRIG1.B13;
    sbit  TRGCMP_10_TRIG1_bit at TRIG1.B13;
    const register unsigned short int TRGCMP_9 = 12;
    sbit  TRGCMP_9_bit at TRIG1.B12;
    sbit  TRGCMP_9_TRIG1_bit at TRIG1.B12;
    const register unsigned short int TRGCMP_8 = 11;
    sbit  TRGCMP_8_bit at TRIG1.B11;
    sbit  TRGCMP_8_TRIG1_bit at TRIG1.B11;
    const register unsigned short int TRGCMP_7 = 10;
    sbit  TRGCMP_7_bit at TRIG1.B10;
    sbit  TRGCMP_7_TRIG1_bit at TRIG1.B10;
    const register unsigned short int TRGCMP_6 = 9;
    sbit  TRGCMP_6_bit at TRIG1.B9;
    sbit  TRGCMP_6_TRIG1_bit at TRIG1.B9;
    const register unsigned short int TRGCMP_5 = 8;
    sbit  TRGCMP_5_bit at TRIG1.B8;
    sbit  TRGCMP_5_TRIG1_bit at TRIG1.B8;
    const register unsigned short int TRGCMP_4 = 7;
    sbit  TRGCMP_4_bit at TRIG1.B7;
    sbit  TRGCMP_4_TRIG1_bit at TRIG1.B7;
    const register unsigned short int TRGCMP_3 = 6;
    sbit  TRGCMP_3_bit at TRIG1.B6;
    sbit  TRGCMP_3_TRIG1_bit at TRIG1.B6;
    const register unsigned short int TRGCMP_2 = 5;
    sbit  TRGCMP_2_bit at TRIG1.B5;
    sbit  TRGCMP_2_TRIG1_bit at TRIG1.B5;
    const register unsigned short int TRGCMP_1 = 4;
    sbit  TRGCMP_1_bit at TRIG1.B4;
    sbit  TRGCMP_1_TRIG1_bit at TRIG1.B4;
    const register unsigned short int TRGCMP_0 = 3;
    sbit  TRGCMP_0_bit at TRIG1.B3;
    sbit  TRGCMP_0_TRIG1_bit at TRIG1.B3;

    // TRGCON1 bits
    const register unsigned short int TRGDIV_3 = 15;
    sbit  TRGDIV_3_bit at TRGCON1.B15;
    sbit  TRGDIV_3_TRGCON1_bit at TRGCON1.B15;
    const register unsigned short int TRGDIV_2 = 14;
    sbit  TRGDIV_2_bit at TRGCON1.B14;
    sbit  TRGDIV_2_TRGCON1_bit at TRGCON1.B14;
    const register unsigned short int TRGDIV_1 = 13;
    sbit  TRGDIV_1_bit at TRGCON1.B13;
    sbit  TRGDIV_1_TRGCON1_bit at TRGCON1.B13;
    const register unsigned short int TRGDIV_0 = 12;
    sbit  TRGDIV_0_bit at TRGCON1.B12;
    sbit  TRGDIV_0_TRGCON1_bit at TRGCON1.B12;
    const register unsigned short int TRGSTRT_5 = 5;
    sbit  TRGSTRT_5_bit at TRGCON1.B5;
    sbit  TRGSTRT_5_TRGCON1_bit at TRGCON1.B5;
    const register unsigned short int TRGSTRT_4 = 4;
    sbit  TRGSTRT_4_bit at TRGCON1.B4;
    sbit  TRGSTRT_4_TRGCON1_bit at TRGCON1.B4;
    const register unsigned short int TRGSTRT_3 = 3;
    sbit  TRGSTRT_3_bit at TRGCON1.B3;
    sbit  TRGSTRT_3_TRGCON1_bit at TRGCON1.B3;
    const register unsigned short int TRGSTRT_2 = 2;
    sbit  TRGSTRT_2_bit at TRGCON1.B2;
    sbit  TRGSTRT_2_TRGCON1_bit at TRGCON1.B2;
    const register unsigned short int TRGSTRT_1 = 1;
    sbit  TRGSTRT_1_bit at TRGCON1.B1;
    sbit  TRGSTRT_1_TRGCON1_bit at TRGCON1.B1;
    const register unsigned short int TRGSTRT_0 = 0;
    sbit  TRGSTRT_0_bit at TRGCON1.B0;
    sbit  TRGSTRT_0_TRGCON1_bit at TRGCON1.B0;

    // PWMCAP1 bits
    const register unsigned short int PWMCAP_12 = 15;
    sbit  PWMCAP_12_bit at PWMCAP1.B15;
    sbit  PWMCAP_12_PWMCAP1_bit at PWMCAP1.B15;
    const register unsigned short int PWMCAP_11 = 14;
    sbit  PWMCAP_11_bit at PWMCAP1.B14;
    sbit  PWMCAP_11_PWMCAP1_bit at PWMCAP1.B14;
    const register unsigned short int PWMCAP_10 = 13;
    sbit  PWMCAP_10_bit at PWMCAP1.B13;
    sbit  PWMCAP_10_PWMCAP1_bit at PWMCAP1.B13;
    const register unsigned short int PWMCAP_9 = 12;
    sbit  PWMCAP_9_bit at PWMCAP1.B12;
    sbit  PWMCAP_9_PWMCAP1_bit at PWMCAP1.B12;
    const register unsigned short int PWMCAP_8 = 11;
    sbit  PWMCAP_8_bit at PWMCAP1.B11;
    sbit  PWMCAP_8_PWMCAP1_bit at PWMCAP1.B11;
    const register unsigned short int PWMCAP_7 = 10;
    sbit  PWMCAP_7_bit at PWMCAP1.B10;
    sbit  PWMCAP_7_PWMCAP1_bit at PWMCAP1.B10;
    const register unsigned short int PWMCAP_6 = 9;
    sbit  PWMCAP_6_bit at PWMCAP1.B9;
    sbit  PWMCAP_6_PWMCAP1_bit at PWMCAP1.B9;
    const register unsigned short int PWMCAP_5 = 8;
    sbit  PWMCAP_5_bit at PWMCAP1.B8;
    sbit  PWMCAP_5_PWMCAP1_bit at PWMCAP1.B8;
    const register unsigned short int PWMCAP_4 = 7;
    sbit  PWMCAP_4_bit at PWMCAP1.B7;
    sbit  PWMCAP_4_PWMCAP1_bit at PWMCAP1.B7;
    const register unsigned short int PWMCAP_3 = 6;
    sbit  PWMCAP_3_bit at PWMCAP1.B6;
    sbit  PWMCAP_3_PWMCAP1_bit at PWMCAP1.B6;
    const register unsigned short int PWMCAP_2 = 5;
    sbit  PWMCAP_2_bit at PWMCAP1.B5;
    sbit  PWMCAP_2_PWMCAP1_bit at PWMCAP1.B5;
    const register unsigned short int PWMCAP_1 = 4;
    sbit  PWMCAP_1_bit at PWMCAP1.B4;
    sbit  PWMCAP_1_PWMCAP1_bit at PWMCAP1.B4;
    const register unsigned short int PWMCAP_0 = 3;
    sbit  PWMCAP_0_bit at PWMCAP1.B3;
    sbit  PWMCAP_0_PWMCAP1_bit at PWMCAP1.B3;

    // LEBCON1 bits
    const register unsigned short int PHR = 15;
    sbit  PHR_bit at LEBCON1.B15;
    sbit  PHR_LEBCON1_bit at LEBCON1.B15;
    const register unsigned short int PHF = 14;
    sbit  PHF_bit at LEBCON1.B14;
    sbit  PHF_LEBCON1_bit at LEBCON1.B14;
    const register unsigned short int PLR = 13;
    sbit  PLR_bit at LEBCON1.B13;
    sbit  PLR_LEBCON1_bit at LEBCON1.B13;
    const register unsigned short int PLF = 12;
    sbit  PLF_bit at LEBCON1.B12;
    sbit  PLF_LEBCON1_bit at LEBCON1.B12;
    const register unsigned short int FLTLEBEN = 11;
    sbit  FLTLEBEN_bit at LEBCON1.B11;
    sbit  FLTLEBEN_LEBCON1_bit at LEBCON1.B11;
    const register unsigned short int CLLEBEN = 10;
    sbit  CLLEBEN_bit at LEBCON1.B10;
    sbit  CLLEBEN_LEBCON1_bit at LEBCON1.B10;
    const register unsigned short int BCH = 5;
    sbit  BCH_bit at LEBCON1.B5;
    sbit  BCH_LEBCON1_bit at LEBCON1.B5;
    sbit  BCL_LEBCON1_bit at LEBCON1.B4;
    const register unsigned short int BPHH = 3;
    sbit  BPHH_bit at LEBCON1.B3;
    sbit  BPHH_LEBCON1_bit at LEBCON1.B3;
    const register unsigned short int BPHL = 2;
    sbit  BPHL_bit at LEBCON1.B2;
    sbit  BPHL_LEBCON1_bit at LEBCON1.B2;
    const register unsigned short int BPLH = 1;
    sbit  BPLH_bit at LEBCON1.B1;
    sbit  BPLH_LEBCON1_bit at LEBCON1.B1;
    const register unsigned short int BPLL = 0;
    sbit  BPLL_bit at LEBCON1.B0;
    sbit  BPLL_LEBCON1_bit at LEBCON1.B0;

    // LEBDLY1 bits
    const register unsigned short int LEB_8 = 11;
    sbit  LEB_8_bit at LEBDLY1.B11;
    sbit  LEB_8_LEBDLY1_bit at LEBDLY1.B11;
    const register unsigned short int LEB_7 = 10;
    sbit  LEB_7_bit at LEBDLY1.B10;
    sbit  LEB_7_LEBDLY1_bit at LEBDLY1.B10;
    const register unsigned short int LEB_6 = 9;
    sbit  LEB_6_bit at LEBDLY1.B9;
    sbit  LEB_6_LEBDLY1_bit at LEBDLY1.B9;
    const register unsigned short int LEB_5 = 8;
    sbit  LEB_5_bit at LEBDLY1.B8;
    sbit  LEB_5_LEBDLY1_bit at LEBDLY1.B8;
    const register unsigned short int LEB_4 = 7;
    sbit  LEB_4_bit at LEBDLY1.B7;
    sbit  LEB_4_LEBDLY1_bit at LEBDLY1.B7;
    const register unsigned short int LEB_3 = 6;
    sbit  LEB_3_bit at LEBDLY1.B6;
    sbit  LEB_3_LEBDLY1_bit at LEBDLY1.B6;
    const register unsigned short int LEB_2 = 5;
    sbit  LEB_2_bit at LEBDLY1.B5;
    sbit  LEB_2_LEBDLY1_bit at LEBDLY1.B5;
    const register unsigned short int LEB_1 = 4;
    sbit  LEB_1_bit at LEBDLY1.B4;
    sbit  LEB_1_LEBDLY1_bit at LEBDLY1.B4;
    const register unsigned short int LEB_0 = 3;
    sbit  LEB_0_bit at LEBDLY1.B3;
    sbit  LEB_0_LEBDLY1_bit at LEBDLY1.B3;

    // AUXCON1 bits
    const register unsigned short int BLANKSEL_3 = 11;
    sbit  BLANKSEL_3_bit at AUXCON1.B11;
    sbit  BLANKSEL_3_AUXCON1_bit at AUXCON1.B11;
    const register unsigned short int BLANKSEL_2 = 10;
    sbit  BLANKSEL_2_bit at AUXCON1.B10;
    sbit  BLANKSEL_2_AUXCON1_bit at AUXCON1.B10;
    const register unsigned short int BLANKSEL_1 = 9;
    sbit  BLANKSEL_1_bit at AUXCON1.B9;
    sbit  BLANKSEL_1_AUXCON1_bit at AUXCON1.B9;
    const register unsigned short int BLANKSEL_0 = 8;
    sbit  BLANKSEL_0_bit at AUXCON1.B8;
    sbit  BLANKSEL_0_AUXCON1_bit at AUXCON1.B8;
    const register unsigned short int CHOPSEL_3 = 5;
    sbit  CHOPSEL_3_bit at AUXCON1.B5;
    sbit  CHOPSEL_3_AUXCON1_bit at AUXCON1.B5;
    const register unsigned short int CHOPSEL_2 = 4;
    sbit  CHOPSEL_2_bit at AUXCON1.B4;
    sbit  CHOPSEL_2_AUXCON1_bit at AUXCON1.B4;
    const register unsigned short int CHOPSEL_1 = 3;
    sbit  CHOPSEL_1_bit at AUXCON1.B3;
    sbit  CHOPSEL_1_AUXCON1_bit at AUXCON1.B3;
    const register unsigned short int CHOPSEL_0 = 2;
    sbit  CHOPSEL_0_bit at AUXCON1.B2;
    sbit  CHOPSEL_0_AUXCON1_bit at AUXCON1.B2;
    const register unsigned short int CHOPHEN = 1;
    sbit  CHOPHEN_bit at AUXCON1.B1;
    sbit  CHOPHEN_AUXCON1_bit at AUXCON1.B1;
    const register unsigned short int CHOPLEN = 0;
    sbit  CHOPLEN_bit at AUXCON1.B0;
    sbit  CHOPLEN_AUXCON1_bit at AUXCON1.B0;

    // PWMCON2 bits
    sbit  FLTSTAT_PWMCON2_bit at PWMCON2.B15;
    sbit  CLSTAT_PWMCON2_bit at PWMCON2.B14;
    sbit  TRGSTAT_PWMCON2_bit at PWMCON2.B13;
    sbit  FLTIEN_PWMCON2_bit at PWMCON2.B12;
    sbit  CLIEN_PWMCON2_bit at PWMCON2.B11;
    sbit  TRGIEN_PWMCON2_bit at PWMCON2.B10;
    sbit  ITB_PWMCON2_bit at PWMCON2.B9;
    sbit  MDCS_PWMCON2_bit at PWMCON2.B8;
    sbit  DTC_1_PWMCON2_bit at PWMCON2.B7;
    sbit  DTC_0_PWMCON2_bit at PWMCON2.B6;
    sbit  DTCP_PWMCON2_bit at PWMCON2.B5;
    sbit  MTBS_PWMCON2_bit at PWMCON2.B3;
    sbit  CAM_PWMCON2_bit at PWMCON2.B2;
    sbit  XPRES_PWMCON2_bit at PWMCON2.B1;
    sbit  IUE_PWMCON2_bit at PWMCON2.B0;

    // IOCON2 bits
    sbit  PENH_IOCON2_bit at IOCON2.B15;
    sbit  PENL_IOCON2_bit at IOCON2.B14;
    sbit  POLH_IOCON2_bit at IOCON2.B13;
    sbit  POLL_IOCON2_bit at IOCON2.B12;
    sbit  PMOD_1_IOCON2_bit at IOCON2.B11;
    sbit  PMOD_0_IOCON2_bit at IOCON2.B10;
    sbit  OVRENH_IOCON2_bit at IOCON2.B9;
    sbit  OVRENL_IOCON2_bit at IOCON2.B8;
    sbit  OVRDAT_1_IOCON2_bit at IOCON2.B7;
    sbit  OVRDAT_0_IOCON2_bit at IOCON2.B6;
    sbit  FLTDAT_1_IOCON2_bit at IOCON2.B5;
    sbit  FLTDAT_0_IOCON2_bit at IOCON2.B4;
    sbit  CLDAT_1_IOCON2_bit at IOCON2.B3;
    sbit  CLDAT_0_IOCON2_bit at IOCON2.B2;
    sbit  SWAP_IOCON2_bit at IOCON2.B1;
    sbit  OSYNC_IOCON2_bit at IOCON2.B0;

    // FCLCON2 bits
    sbit  IFLTMOD_FCLCON2_bit at FCLCON2.B15;
    sbit  CLSRC_4_FCLCON2_bit at FCLCON2.B14;
    sbit  CLSRC_3_FCLCON2_bit at FCLCON2.B13;
    sbit  CLSRC_2_FCLCON2_bit at FCLCON2.B12;
    sbit  CLSRC_1_FCLCON2_bit at FCLCON2.B11;
    sbit  CLSRC_0_FCLCON2_bit at FCLCON2.B10;
    sbit  CLPOL_FCLCON2_bit at FCLCON2.B9;
    sbit  CLMOD_FCLCON2_bit at FCLCON2.B8;
    sbit  FLTSRC_4_FCLCON2_bit at FCLCON2.B7;
    sbit  FLTSRC_3_FCLCON2_bit at FCLCON2.B6;
    sbit  FLTSRC_2_FCLCON2_bit at FCLCON2.B5;
    sbit  FLTSRC_1_FCLCON2_bit at FCLCON2.B4;
    sbit  FLTSRC_0_FCLCON2_bit at FCLCON2.B3;
    sbit  FLTPOL_FCLCON2_bit at FCLCON2.B2;
    sbit  FLTMOD_1_FCLCON2_bit at FCLCON2.B1;
    sbit  FLTMOD_0_FCLCON2_bit at FCLCON2.B0;

    // PDC2 bits
    const register unsigned short int PDC2_15 = 15;
    sbit  PDC2_15_bit at PDC2.B15;
    const register unsigned short int PDC2_14 = 14;
    sbit  PDC2_14_bit at PDC2.B14;
    const register unsigned short int PDC2_13 = 13;
    sbit  PDC2_13_bit at PDC2.B13;
    const register unsigned short int PDC2_12 = 12;
    sbit  PDC2_12_bit at PDC2.B12;
    const register unsigned short int PDC2_11 = 11;
    sbit  PDC2_11_bit at PDC2.B11;
    const register unsigned short int PDC2_10 = 10;
    sbit  PDC2_10_bit at PDC2.B10;
    const register unsigned short int PDC2_9 = 9;
    sbit  PDC2_9_bit at PDC2.B9;
    const register unsigned short int PDC2_8 = 8;
    sbit  PDC2_8_bit at PDC2.B8;
    const register unsigned short int PDC2_7 = 7;
    sbit  PDC2_7_bit at PDC2.B7;
    const register unsigned short int PDC2_6 = 6;
    sbit  PDC2_6_bit at PDC2.B6;
    const register unsigned short int PDC2_5 = 5;
    sbit  PDC2_5_bit at PDC2.B5;
    const register unsigned short int PDC2_4 = 4;
    sbit  PDC2_4_bit at PDC2.B4;
    const register unsigned short int PDC2_3 = 3;
    sbit  PDC2_3_bit at PDC2.B3;
    const register unsigned short int PDC2_2 = 2;
    sbit  PDC2_2_bit at PDC2.B2;
    const register unsigned short int PDC2_1 = 1;
    sbit  PDC2_1_bit at PDC2.B1;
    const register unsigned short int PDC2_0 = 0;
    sbit  PDC2_0_bit at PDC2.B0;

    // PHASE2 bits
    const register unsigned short int PHASE2_15 = 15;
    sbit  PHASE2_15_bit at PHASE2.B15;
    const register unsigned short int PHASE2_14 = 14;
    sbit  PHASE2_14_bit at PHASE2.B14;
    const register unsigned short int PHASE2_13 = 13;
    sbit  PHASE2_13_bit at PHASE2.B13;
    const register unsigned short int PHASE2_12 = 12;
    sbit  PHASE2_12_bit at PHASE2.B12;
    const register unsigned short int PHASE2_11 = 11;
    sbit  PHASE2_11_bit at PHASE2.B11;
    const register unsigned short int PHASE2_10 = 10;
    sbit  PHASE2_10_bit at PHASE2.B10;
    const register unsigned short int PHASE2_9 = 9;
    sbit  PHASE2_9_bit at PHASE2.B9;
    const register unsigned short int PHASE2_8 = 8;
    sbit  PHASE2_8_bit at PHASE2.B8;
    const register unsigned short int PHASE2_7 = 7;
    sbit  PHASE2_7_bit at PHASE2.B7;
    const register unsigned short int PHASE2_6 = 6;
    sbit  PHASE2_6_bit at PHASE2.B6;
    const register unsigned short int PHASE2_5 = 5;
    sbit  PHASE2_5_bit at PHASE2.B5;
    const register unsigned short int PHASE2_4 = 4;
    sbit  PHASE2_4_bit at PHASE2.B4;
    const register unsigned short int PHASE2_3 = 3;
    sbit  PHASE2_3_bit at PHASE2.B3;
    const register unsigned short int PHASE2_2 = 2;
    sbit  PHASE2_2_bit at PHASE2.B2;
    const register unsigned short int PHASE2_1 = 1;
    sbit  PHASE2_1_bit at PHASE2.B1;
    const register unsigned short int PHASE2_0 = 0;
    sbit  PHASE2_0_bit at PHASE2.B0;

    // DTR2 bits
    const register unsigned short int DTR2_13 = 13;
    sbit  DTR2_13_bit at DTR2.B13;
    const register unsigned short int DTR2_12 = 12;
    sbit  DTR2_12_bit at DTR2.B12;
    const register unsigned short int DTR2_11 = 11;
    sbit  DTR2_11_bit at DTR2.B11;
    const register unsigned short int DTR2_10 = 10;
    sbit  DTR2_10_bit at DTR2.B10;
    const register unsigned short int DTR2_9 = 9;
    sbit  DTR2_9_bit at DTR2.B9;
    const register unsigned short int DTR2_8 = 8;
    sbit  DTR2_8_bit at DTR2.B8;
    const register unsigned short int DTR2_7 = 7;
    sbit  DTR2_7_bit at DTR2.B7;
    const register unsigned short int DTR2_6 = 6;
    sbit  DTR2_6_bit at DTR2.B6;
    const register unsigned short int DTR2_5 = 5;
    sbit  DTR2_5_bit at DTR2.B5;
    const register unsigned short int DTR2_4 = 4;
    sbit  DTR2_4_bit at DTR2.B4;
    const register unsigned short int DTR2_3 = 3;
    sbit  DTR2_3_bit at DTR2.B3;
    const register unsigned short int DTR2_2 = 2;
    sbit  DTR2_2_bit at DTR2.B2;
    const register unsigned short int DTR2_1 = 1;
    sbit  DTR2_1_bit at DTR2.B1;
    const register unsigned short int DTR2_0 = 0;
    sbit  DTR2_0_bit at DTR2.B0;

    // ALTDTR2 bits
    const register unsigned short int ALTDTR2_13 = 13;
    sbit  ALTDTR2_13_bit at ALTDTR2.B13;
    const register unsigned short int ALTDTR2_12 = 12;
    sbit  ALTDTR2_12_bit at ALTDTR2.B12;
    const register unsigned short int ALTDTR2_11 = 11;
    sbit  ALTDTR2_11_bit at ALTDTR2.B11;
    const register unsigned short int ALTDTR2_10 = 10;
    sbit  ALTDTR2_10_bit at ALTDTR2.B10;
    const register unsigned short int ALTDTR2_9 = 9;
    sbit  ALTDTR2_9_bit at ALTDTR2.B9;
    const register unsigned short int ALTDTR2_8 = 8;
    sbit  ALTDTR2_8_bit at ALTDTR2.B8;
    const register unsigned short int ALTDTR2_7 = 7;
    sbit  ALTDTR2_7_bit at ALTDTR2.B7;
    const register unsigned short int ALTDTR2_6 = 6;
    sbit  ALTDTR2_6_bit at ALTDTR2.B6;
    const register unsigned short int ALTDTR2_5 = 5;
    sbit  ALTDTR2_5_bit at ALTDTR2.B5;
    const register unsigned short int ALTDTR2_4 = 4;
    sbit  ALTDTR2_4_bit at ALTDTR2.B4;
    const register unsigned short int ALTDTR2_3 = 3;
    sbit  ALTDTR2_3_bit at ALTDTR2.B3;
    const register unsigned short int ALTDTR2_2 = 2;
    sbit  ALTDTR2_2_bit at ALTDTR2.B2;
    const register unsigned short int ALTDTR2_1 = 1;
    sbit  ALTDTR2_1_bit at ALTDTR2.B1;
    const register unsigned short int ALTDTR2_0 = 0;
    sbit  ALTDTR2_0_bit at ALTDTR2.B0;

    // SDC2 bits
    const register unsigned short int SDC2_15 = 15;
    sbit  SDC2_15_bit at SDC2.B15;
    const register unsigned short int SDC2_14 = 14;
    sbit  SDC2_14_bit at SDC2.B14;
    const register unsigned short int SDC2_13 = 13;
    sbit  SDC2_13_bit at SDC2.B13;
    const register unsigned short int SDC2_12 = 12;
    sbit  SDC2_12_bit at SDC2.B12;
    const register unsigned short int SDC2_11 = 11;
    sbit  SDC2_11_bit at SDC2.B11;
    const register unsigned short int SDC2_10 = 10;
    sbit  SDC2_10_bit at SDC2.B10;
    const register unsigned short int SDC2_9 = 9;
    sbit  SDC2_9_bit at SDC2.B9;
    const register unsigned short int SDC2_8 = 8;
    sbit  SDC2_8_bit at SDC2.B8;
    const register unsigned short int SDC2_7 = 7;
    sbit  SDC2_7_bit at SDC2.B7;
    const register unsigned short int SDC2_6 = 6;
    sbit  SDC2_6_bit at SDC2.B6;
    const register unsigned short int SDC2_5 = 5;
    sbit  SDC2_5_bit at SDC2.B5;
    const register unsigned short int SDC2_4 = 4;
    sbit  SDC2_4_bit at SDC2.B4;
    const register unsigned short int SDC2_3 = 3;
    sbit  SDC2_3_bit at SDC2.B3;
    const register unsigned short int SDC2_2 = 2;
    sbit  SDC2_2_bit at SDC2.B2;
    const register unsigned short int SDC2_1 = 1;
    sbit  SDC2_1_bit at SDC2.B1;
    const register unsigned short int SDC2_0 = 0;
    sbit  SDC2_0_bit at SDC2.B0;

    // SPHASE2 bits
    const register unsigned short int SPHASE2_15 = 15;
    sbit  SPHASE2_15_bit at SPHASE2.B15;
    const register unsigned short int SPHASE2_14 = 14;
    sbit  SPHASE2_14_bit at SPHASE2.B14;
    const register unsigned short int SPHASE2_13 = 13;
    sbit  SPHASE2_13_bit at SPHASE2.B13;
    const register unsigned short int SPHASE2_12 = 12;
    sbit  SPHASE2_12_bit at SPHASE2.B12;
    const register unsigned short int SPHASE2_11 = 11;
    sbit  SPHASE2_11_bit at SPHASE2.B11;
    const register unsigned short int SPHASE2_10 = 10;
    sbit  SPHASE2_10_bit at SPHASE2.B10;
    const register unsigned short int SPHASE2_9 = 9;
    sbit  SPHASE2_9_bit at SPHASE2.B9;
    const register unsigned short int SPHASE2_8 = 8;
    sbit  SPHASE2_8_bit at SPHASE2.B8;
    const register unsigned short int SPHASE2_7 = 7;
    sbit  SPHASE2_7_bit at SPHASE2.B7;
    const register unsigned short int SPHASE2_6 = 6;
    sbit  SPHASE2_6_bit at SPHASE2.B6;
    const register unsigned short int SPHASE2_5 = 5;
    sbit  SPHASE2_5_bit at SPHASE2.B5;
    const register unsigned short int SPHASE2_4 = 4;
    sbit  SPHASE2_4_bit at SPHASE2.B4;
    const register unsigned short int SPHASE2_3 = 3;
    sbit  SPHASE2_3_bit at SPHASE2.B3;
    const register unsigned short int SPHASE2_2 = 2;
    sbit  SPHASE2_2_bit at SPHASE2.B2;
    const register unsigned short int SPHASE2_1 = 1;
    sbit  SPHASE2_1_bit at SPHASE2.B1;
    const register unsigned short int SPHASE2_0 = 0;
    sbit  SPHASE2_0_bit at SPHASE2.B0;

    // TRIG2 bits
    sbit  TRGCMP_12_TRIG2_bit at TRIG2.B15;
    sbit  TRGCMP_11_TRIG2_bit at TRIG2.B14;
    sbit  TRGCMP_10_TRIG2_bit at TRIG2.B13;
    sbit  TRGCMP_9_TRIG2_bit at TRIG2.B12;
    sbit  TRGCMP_8_TRIG2_bit at TRIG2.B11;
    sbit  TRGCMP_7_TRIG2_bit at TRIG2.B10;
    sbit  TRGCMP_6_TRIG2_bit at TRIG2.B9;
    sbit  TRGCMP_5_TRIG2_bit at TRIG2.B8;
    sbit  TRGCMP_4_TRIG2_bit at TRIG2.B7;
    sbit  TRGCMP_3_TRIG2_bit at TRIG2.B6;
    sbit  TRGCMP_2_TRIG2_bit at TRIG2.B5;
    sbit  TRGCMP_1_TRIG2_bit at TRIG2.B4;
    sbit  TRGCMP_0_TRIG2_bit at TRIG2.B3;

    // TRGCON2 bits
    sbit  TRGDIV_3_TRGCON2_bit at TRGCON2.B15;
    sbit  TRGDIV_2_TRGCON2_bit at TRGCON2.B14;
    sbit  TRGDIV_1_TRGCON2_bit at TRGCON2.B13;
    sbit  TRGDIV_0_TRGCON2_bit at TRGCON2.B12;
    sbit  TRGSTRT_5_TRGCON2_bit at TRGCON2.B5;
    sbit  TRGSTRT_4_TRGCON2_bit at TRGCON2.B4;
    sbit  TRGSTRT_3_TRGCON2_bit at TRGCON2.B3;
    sbit  TRGSTRT_2_TRGCON2_bit at TRGCON2.B2;
    sbit  TRGSTRT_1_TRGCON2_bit at TRGCON2.B1;
    sbit  TRGSTRT_0_TRGCON2_bit at TRGCON2.B0;

    // PWMCAP2 bits
    sbit  PWMCAP_12_PWMCAP2_bit at PWMCAP2.B15;
    sbit  PWMCAP_11_PWMCAP2_bit at PWMCAP2.B14;
    sbit  PWMCAP_10_PWMCAP2_bit at PWMCAP2.B13;
    sbit  PWMCAP_9_PWMCAP2_bit at PWMCAP2.B12;
    sbit  PWMCAP_8_PWMCAP2_bit at PWMCAP2.B11;
    sbit  PWMCAP_7_PWMCAP2_bit at PWMCAP2.B10;
    sbit  PWMCAP_6_PWMCAP2_bit at PWMCAP2.B9;
    sbit  PWMCAP_5_PWMCAP2_bit at PWMCAP2.B8;
    sbit  PWMCAP_4_PWMCAP2_bit at PWMCAP2.B7;
    sbit  PWMCAP_3_PWMCAP2_bit at PWMCAP2.B6;
    sbit  PWMCAP_2_PWMCAP2_bit at PWMCAP2.B5;
    sbit  PWMCAP_1_PWMCAP2_bit at PWMCAP2.B4;
    sbit  PWMCAP_0_PWMCAP2_bit at PWMCAP2.B3;

    // LEBCON2 bits
    sbit  PHR_LEBCON2_bit at LEBCON2.B15;
    sbit  PHF_LEBCON2_bit at LEBCON2.B14;
    sbit  PLR_LEBCON2_bit at LEBCON2.B13;
    sbit  PLF_LEBCON2_bit at LEBCON2.B12;
    sbit  FLTLEBEN_LEBCON2_bit at LEBCON2.B11;
    sbit  CLLEBEN_LEBCON2_bit at LEBCON2.B10;
    sbit  BCH_LEBCON2_bit at LEBCON2.B5;
    sbit  BCL_LEBCON2_bit at LEBCON2.B4;
    sbit  BPHH_LEBCON2_bit at LEBCON2.B3;
    sbit  BPHL_LEBCON2_bit at LEBCON2.B2;
    sbit  BPLH_LEBCON2_bit at LEBCON2.B1;
    sbit  BPLL_LEBCON2_bit at LEBCON2.B0;

    // LEBDLY2 bits
    sbit  LEB_8_LEBDLY2_bit at LEBDLY2.B11;
    sbit  LEB_7_LEBDLY2_bit at LEBDLY2.B10;
    sbit  LEB_6_LEBDLY2_bit at LEBDLY2.B9;
    sbit  LEB_5_LEBDLY2_bit at LEBDLY2.B8;
    sbit  LEB_4_LEBDLY2_bit at LEBDLY2.B7;
    sbit  LEB_3_LEBDLY2_bit at LEBDLY2.B6;
    sbit  LEB_2_LEBDLY2_bit at LEBDLY2.B5;
    sbit  LEB_1_LEBDLY2_bit at LEBDLY2.B4;
    sbit  LEB_0_LEBDLY2_bit at LEBDLY2.B3;

    // AUXCON2 bits
    sbit  BLANKSEL_3_AUXCON2_bit at AUXCON2.B11;
    sbit  BLANKSEL_2_AUXCON2_bit at AUXCON2.B10;
    sbit  BLANKSEL_1_AUXCON2_bit at AUXCON2.B9;
    sbit  BLANKSEL_0_AUXCON2_bit at AUXCON2.B8;
    sbit  CHOPSEL_3_AUXCON2_bit at AUXCON2.B5;
    sbit  CHOPSEL_2_AUXCON2_bit at AUXCON2.B4;
    sbit  CHOPSEL_1_AUXCON2_bit at AUXCON2.B3;
    sbit  CHOPSEL_0_AUXCON2_bit at AUXCON2.B2;
    sbit  CHOPHEN_AUXCON2_bit at AUXCON2.B1;
    sbit  CHOPLEN_AUXCON2_bit at AUXCON2.B0;

    // PWMCON3 bits
    sbit  FLTSTAT_PWMCON3_bit at PWMCON3.B15;
    sbit  CLSTAT_PWMCON3_bit at PWMCON3.B14;
    sbit  TRGSTAT_PWMCON3_bit at PWMCON3.B13;
    sbit  FLTIEN_PWMCON3_bit at PWMCON3.B12;
    sbit  CLIEN_PWMCON3_bit at PWMCON3.B11;
    sbit  TRGIEN_PWMCON3_bit at PWMCON3.B10;
    sbit  ITB_PWMCON3_bit at PWMCON3.B9;
    sbit  MDCS_PWMCON3_bit at PWMCON3.B8;
    sbit  DTC_1_PWMCON3_bit at PWMCON3.B7;
    sbit  DTC_0_PWMCON3_bit at PWMCON3.B6;
    sbit  DTCP_PWMCON3_bit at PWMCON3.B5;
    sbit  MTBS_PWMCON3_bit at PWMCON3.B3;
    sbit  CAM_PWMCON3_bit at PWMCON3.B2;
    sbit  XPRES_PWMCON3_bit at PWMCON3.B1;
    sbit  IUE_PWMCON3_bit at PWMCON3.B0;

    // IOCON3 bits
    sbit  PENH_IOCON3_bit at IOCON3.B15;
    sbit  PENL_IOCON3_bit at IOCON3.B14;
    sbit  POLH_IOCON3_bit at IOCON3.B13;
    sbit  POLL_IOCON3_bit at IOCON3.B12;
    sbit  PMOD_1_IOCON3_bit at IOCON3.B11;
    sbit  PMOD_0_IOCON3_bit at IOCON3.B10;
    sbit  OVRENH_IOCON3_bit at IOCON3.B9;
    sbit  OVRENL_IOCON3_bit at IOCON3.B8;
    sbit  OVRDAT_1_IOCON3_bit at IOCON3.B7;
    sbit  OVRDAT_0_IOCON3_bit at IOCON3.B6;
    sbit  FLTDAT_1_IOCON3_bit at IOCON3.B5;
    sbit  FLTDAT_0_IOCON3_bit at IOCON3.B4;
    sbit  CLDAT_1_IOCON3_bit at IOCON3.B3;
    sbit  CLDAT_0_IOCON3_bit at IOCON3.B2;
    sbit  SWAP_IOCON3_bit at IOCON3.B1;
    sbit  OSYNC_IOCON3_bit at IOCON3.B0;

    // FCLCON3 bits
    sbit  IFLTMOD_FCLCON3_bit at FCLCON3.B15;
    sbit  CLSRC_4_FCLCON3_bit at FCLCON3.B14;
    sbit  CLSRC_3_FCLCON3_bit at FCLCON3.B13;
    sbit  CLSRC_2_FCLCON3_bit at FCLCON3.B12;
    sbit  CLSRC_1_FCLCON3_bit at FCLCON3.B11;
    sbit  CLSRC_0_FCLCON3_bit at FCLCON3.B10;
    sbit  CLPOL_FCLCON3_bit at FCLCON3.B9;
    sbit  CLMOD_FCLCON3_bit at FCLCON3.B8;
    sbit  FLTSRC_4_FCLCON3_bit at FCLCON3.B7;
    sbit  FLTSRC_3_FCLCON3_bit at FCLCON3.B6;
    sbit  FLTSRC_2_FCLCON3_bit at FCLCON3.B5;
    sbit  FLTSRC_1_FCLCON3_bit at FCLCON3.B4;
    sbit  FLTSRC_0_FCLCON3_bit at FCLCON3.B3;
    sbit  FLTPOL_FCLCON3_bit at FCLCON3.B2;
    sbit  FLTMOD_1_FCLCON3_bit at FCLCON3.B1;
    sbit  FLTMOD_0_FCLCON3_bit at FCLCON3.B0;

    // PDC3 bits
    const register unsigned short int PDC3_15 = 15;
    sbit  PDC3_15_bit at PDC3.B15;
    const register unsigned short int PDC3_14 = 14;
    sbit  PDC3_14_bit at PDC3.B14;
    const register unsigned short int PDC3_13 = 13;
    sbit  PDC3_13_bit at PDC3.B13;
    const register unsigned short int PDC3_12 = 12;
    sbit  PDC3_12_bit at PDC3.B12;
    const register unsigned short int PDC3_11 = 11;
    sbit  PDC3_11_bit at PDC3.B11;
    const register unsigned short int PDC3_10 = 10;
    sbit  PDC3_10_bit at PDC3.B10;
    const register unsigned short int PDC3_9 = 9;
    sbit  PDC3_9_bit at PDC3.B9;
    const register unsigned short int PDC3_8 = 8;
    sbit  PDC3_8_bit at PDC3.B8;
    const register unsigned short int PDC3_7 = 7;
    sbit  PDC3_7_bit at PDC3.B7;
    const register unsigned short int PDC3_6 = 6;
    sbit  PDC3_6_bit at PDC3.B6;
    const register unsigned short int PDC3_5 = 5;
    sbit  PDC3_5_bit at PDC3.B5;
    const register unsigned short int PDC3_4 = 4;
    sbit  PDC3_4_bit at PDC3.B4;
    const register unsigned short int PDC3_3 = 3;
    sbit  PDC3_3_bit at PDC3.B3;
    const register unsigned short int PDC3_2 = 2;
    sbit  PDC3_2_bit at PDC3.B2;
    const register unsigned short int PDC3_1 = 1;
    sbit  PDC3_1_bit at PDC3.B1;
    const register unsigned short int PDC3_0 = 0;
    sbit  PDC3_0_bit at PDC3.B0;

    // PHASE3 bits
    const register unsigned short int PHASE3_15 = 15;
    sbit  PHASE3_15_bit at PHASE3.B15;
    const register unsigned short int PHASE3_14 = 14;
    sbit  PHASE3_14_bit at PHASE3.B14;
    const register unsigned short int PHASE3_13 = 13;
    sbit  PHASE3_13_bit at PHASE3.B13;
    const register unsigned short int PHASE3_12 = 12;
    sbit  PHASE3_12_bit at PHASE3.B12;
    const register unsigned short int PHASE3_11 = 11;
    sbit  PHASE3_11_bit at PHASE3.B11;
    const register unsigned short int PHASE3_10 = 10;
    sbit  PHASE3_10_bit at PHASE3.B10;
    const register unsigned short int PHASE3_9 = 9;
    sbit  PHASE3_9_bit at PHASE3.B9;
    const register unsigned short int PHASE3_8 = 8;
    sbit  PHASE3_8_bit at PHASE3.B8;
    const register unsigned short int PHASE3_7 = 7;
    sbit  PHASE3_7_bit at PHASE3.B7;
    const register unsigned short int PHASE3_6 = 6;
    sbit  PHASE3_6_bit at PHASE3.B6;
    const register unsigned short int PHASE3_5 = 5;
    sbit  PHASE3_5_bit at PHASE3.B5;
    const register unsigned short int PHASE3_4 = 4;
    sbit  PHASE3_4_bit at PHASE3.B4;
    const register unsigned short int PHASE3_3 = 3;
    sbit  PHASE3_3_bit at PHASE3.B3;
    const register unsigned short int PHASE3_2 = 2;
    sbit  PHASE3_2_bit at PHASE3.B2;
    const register unsigned short int PHASE3_1 = 1;
    sbit  PHASE3_1_bit at PHASE3.B1;
    const register unsigned short int PHASE3_0 = 0;
    sbit  PHASE3_0_bit at PHASE3.B0;

    // DTR3 bits
    const register unsigned short int DTR3_13 = 13;
    sbit  DTR3_13_bit at DTR3.B13;
    const register unsigned short int DTR3_12 = 12;
    sbit  DTR3_12_bit at DTR3.B12;
    const register unsigned short int DTR3_11 = 11;
    sbit  DTR3_11_bit at DTR3.B11;
    const register unsigned short int DTR3_10 = 10;
    sbit  DTR3_10_bit at DTR3.B10;
    const register unsigned short int DTR3_9 = 9;
    sbit  DTR3_9_bit at DTR3.B9;
    const register unsigned short int DTR3_8 = 8;
    sbit  DTR3_8_bit at DTR3.B8;
    const register unsigned short int DTR3_7 = 7;
    sbit  DTR3_7_bit at DTR3.B7;
    const register unsigned short int DTR3_6 = 6;
    sbit  DTR3_6_bit at DTR3.B6;
    const register unsigned short int DTR3_5 = 5;
    sbit  DTR3_5_bit at DTR3.B5;
    const register unsigned short int DTR3_4 = 4;
    sbit  DTR3_4_bit at DTR3.B4;
    const register unsigned short int DTR3_3 = 3;
    sbit  DTR3_3_bit at DTR3.B3;
    const register unsigned short int DTR3_2 = 2;
    sbit  DTR3_2_bit at DTR3.B2;
    const register unsigned short int DTR3_1 = 1;
    sbit  DTR3_1_bit at DTR3.B1;
    const register unsigned short int DTR3_0 = 0;
    sbit  DTR3_0_bit at DTR3.B0;

    // ALTDTR3 bits
    const register unsigned short int ALTDTR3_13 = 13;
    sbit  ALTDTR3_13_bit at ALTDTR3.B13;
    const register unsigned short int ALTDTR3_12 = 12;
    sbit  ALTDTR3_12_bit at ALTDTR3.B12;
    const register unsigned short int ALTDTR3_11 = 11;
    sbit  ALTDTR3_11_bit at ALTDTR3.B11;
    const register unsigned short int ALTDTR3_10 = 10;
    sbit  ALTDTR3_10_bit at ALTDTR3.B10;
    const register unsigned short int ALTDTR3_9 = 9;
    sbit  ALTDTR3_9_bit at ALTDTR3.B9;
    const register unsigned short int ALTDTR3_8 = 8;
    sbit  ALTDTR3_8_bit at ALTDTR3.B8;
    const register unsigned short int ALTDTR3_7 = 7;
    sbit  ALTDTR3_7_bit at ALTDTR3.B7;
    const register unsigned short int ALTDTR3_6 = 6;
    sbit  ALTDTR3_6_bit at ALTDTR3.B6;
    const register unsigned short int ALTDTR3_5 = 5;
    sbit  ALTDTR3_5_bit at ALTDTR3.B5;
    const register unsigned short int ALTDTR3_4 = 4;
    sbit  ALTDTR3_4_bit at ALTDTR3.B4;
    const register unsigned short int ALTDTR3_3 = 3;
    sbit  ALTDTR3_3_bit at ALTDTR3.B3;
    const register unsigned short int ALTDTR3_2 = 2;
    sbit  ALTDTR3_2_bit at ALTDTR3.B2;
    const register unsigned short int ALTDTR3_1 = 1;
    sbit  ALTDTR3_1_bit at ALTDTR3.B1;
    const register unsigned short int ALTDTR3_0 = 0;
    sbit  ALTDTR3_0_bit at ALTDTR3.B0;

    // SDC3 bits
    const register unsigned short int SDC3_15 = 15;
    sbit  SDC3_15_bit at SDC3.B15;
    const register unsigned short int SDC3_14 = 14;
    sbit  SDC3_14_bit at SDC3.B14;
    const register unsigned short int SDC3_13 = 13;
    sbit  SDC3_13_bit at SDC3.B13;
    const register unsigned short int SDC3_12 = 12;
    sbit  SDC3_12_bit at SDC3.B12;
    const register unsigned short int SDC3_11 = 11;
    sbit  SDC3_11_bit at SDC3.B11;
    const register unsigned short int SDC3_10 = 10;
    sbit  SDC3_10_bit at SDC3.B10;
    const register unsigned short int SDC3_9 = 9;
    sbit  SDC3_9_bit at SDC3.B9;
    const register unsigned short int SDC3_8 = 8;
    sbit  SDC3_8_bit at SDC3.B8;
    const register unsigned short int SDC3_7 = 7;
    sbit  SDC3_7_bit at SDC3.B7;
    const register unsigned short int SDC3_6 = 6;
    sbit  SDC3_6_bit at SDC3.B6;
    const register unsigned short int SDC3_5 = 5;
    sbit  SDC3_5_bit at SDC3.B5;
    const register unsigned short int SDC3_4 = 4;
    sbit  SDC3_4_bit at SDC3.B4;
    const register unsigned short int SDC3_3 = 3;
    sbit  SDC3_3_bit at SDC3.B3;
    const register unsigned short int SDC3_2 = 2;
    sbit  SDC3_2_bit at SDC3.B2;
    const register unsigned short int SDC3_1 = 1;
    sbit  SDC3_1_bit at SDC3.B1;
    const register unsigned short int SDC3_0 = 0;
    sbit  SDC3_0_bit at SDC3.B0;

    // SPHASE3 bits
    const register unsigned short int SPHASE3_15 = 15;
    sbit  SPHASE3_15_bit at SPHASE3.B15;
    const register unsigned short int SPHASE3_14 = 14;
    sbit  SPHASE3_14_bit at SPHASE3.B14;
    const register unsigned short int SPHASE3_13 = 13;
    sbit  SPHASE3_13_bit at SPHASE3.B13;
    const register unsigned short int SPHASE3_12 = 12;
    sbit  SPHASE3_12_bit at SPHASE3.B12;
    const register unsigned short int SPHASE3_11 = 11;
    sbit  SPHASE3_11_bit at SPHASE3.B11;
    const register unsigned short int SPHASE3_10 = 10;
    sbit  SPHASE3_10_bit at SPHASE3.B10;
    const register unsigned short int SPHASE3_9 = 9;
    sbit  SPHASE3_9_bit at SPHASE3.B9;
    const register unsigned short int SPHASE3_8 = 8;
    sbit  SPHASE3_8_bit at SPHASE3.B8;
    const register unsigned short int SPHASE3_7 = 7;
    sbit  SPHASE3_7_bit at SPHASE3.B7;
    const register unsigned short int SPHASE3_6 = 6;
    sbit  SPHASE3_6_bit at SPHASE3.B6;
    const register unsigned short int SPHASE3_5 = 5;
    sbit  SPHASE3_5_bit at SPHASE3.B5;
    const register unsigned short int SPHASE3_4 = 4;
    sbit  SPHASE3_4_bit at SPHASE3.B4;
    const register unsigned short int SPHASE3_3 = 3;
    sbit  SPHASE3_3_bit at SPHASE3.B3;
    const register unsigned short int SPHASE3_2 = 2;
    sbit  SPHASE3_2_bit at SPHASE3.B2;
    const register unsigned short int SPHASE3_1 = 1;
    sbit  SPHASE3_1_bit at SPHASE3.B1;
    const register unsigned short int SPHASE3_0 = 0;
    sbit  SPHASE3_0_bit at SPHASE3.B0;

    // TRIG3 bits
    sbit  TRGCMP_12_TRIG3_bit at TRIG3.B15;
    sbit  TRGCMP_11_TRIG3_bit at TRIG3.B14;
    sbit  TRGCMP_10_TRIG3_bit at TRIG3.B13;
    sbit  TRGCMP_9_TRIG3_bit at TRIG3.B12;
    sbit  TRGCMP_8_TRIG3_bit at TRIG3.B11;
    sbit  TRGCMP_7_TRIG3_bit at TRIG3.B10;
    sbit  TRGCMP_6_TRIG3_bit at TRIG3.B9;
    sbit  TRGCMP_5_TRIG3_bit at TRIG3.B8;
    sbit  TRGCMP_4_TRIG3_bit at TRIG3.B7;
    sbit  TRGCMP_3_TRIG3_bit at TRIG3.B6;
    sbit  TRGCMP_2_TRIG3_bit at TRIG3.B5;
    sbit  TRGCMP_1_TRIG3_bit at TRIG3.B4;
    sbit  TRGCMP_0_TRIG3_bit at TRIG3.B3;

    // TRGCON3 bits
    sbit  TRGDIV_3_TRGCON3_bit at TRGCON3.B15;
    sbit  TRGDIV_2_TRGCON3_bit at TRGCON3.B14;
    sbit  TRGDIV_1_TRGCON3_bit at TRGCON3.B13;
    sbit  TRGDIV_0_TRGCON3_bit at TRGCON3.B12;
    sbit  TRGSTRT_5_TRGCON3_bit at TRGCON3.B5;
    sbit  TRGSTRT_4_TRGCON3_bit at TRGCON3.B4;
    sbit  TRGSTRT_3_TRGCON3_bit at TRGCON3.B3;
    sbit  TRGSTRT_2_TRGCON3_bit at TRGCON3.B2;
    sbit  TRGSTRT_1_TRGCON3_bit at TRGCON3.B1;
    sbit  TRGSTRT_0_TRGCON3_bit at TRGCON3.B0;

    // PWMCAP3 bits
    sbit  PWMCAP_12_PWMCAP3_bit at PWMCAP3.B15;
    sbit  PWMCAP_11_PWMCAP3_bit at PWMCAP3.B14;
    sbit  PWMCAP_10_PWMCAP3_bit at PWMCAP3.B13;
    sbit  PWMCAP_9_PWMCAP3_bit at PWMCAP3.B12;
    sbit  PWMCAP_8_PWMCAP3_bit at PWMCAP3.B11;
    sbit  PWMCAP_7_PWMCAP3_bit at PWMCAP3.B10;
    sbit  PWMCAP_6_PWMCAP3_bit at PWMCAP3.B9;
    sbit  PWMCAP_5_PWMCAP3_bit at PWMCAP3.B8;
    sbit  PWMCAP_4_PWMCAP3_bit at PWMCAP3.B7;
    sbit  PWMCAP_3_PWMCAP3_bit at PWMCAP3.B6;
    sbit  PWMCAP_2_PWMCAP3_bit at PWMCAP3.B5;
    sbit  PWMCAP_1_PWMCAP3_bit at PWMCAP3.B4;
    sbit  PWMCAP_0_PWMCAP3_bit at PWMCAP3.B3;

    // LEBCON3 bits
    sbit  PHR_LEBCON3_bit at LEBCON3.B15;
    sbit  PHF_LEBCON3_bit at LEBCON3.B14;
    sbit  PLR_LEBCON3_bit at LEBCON3.B13;
    sbit  PLF_LEBCON3_bit at LEBCON3.B12;
    sbit  FLTLEBEN_LEBCON3_bit at LEBCON3.B11;
    sbit  CLLEBEN_LEBCON3_bit at LEBCON3.B10;
    sbit  BCH_LEBCON3_bit at LEBCON3.B5;
    sbit  BCL_LEBCON3_bit at LEBCON3.B4;
    sbit  BPHH_LEBCON3_bit at LEBCON3.B3;
    sbit  BPHL_LEBCON3_bit at LEBCON3.B2;
    sbit  BPLH_LEBCON3_bit at LEBCON3.B1;
    sbit  BPLL_LEBCON3_bit at LEBCON3.B0;

    // LEBDLY3 bits
    sbit  LEB_8_LEBDLY3_bit at LEBDLY3.B11;
    sbit  LEB_7_LEBDLY3_bit at LEBDLY3.B10;
    sbit  LEB_6_LEBDLY3_bit at LEBDLY3.B9;
    sbit  LEB_5_LEBDLY3_bit at LEBDLY3.B8;
    sbit  LEB_4_LEBDLY3_bit at LEBDLY3.B7;
    sbit  LEB_3_LEBDLY3_bit at LEBDLY3.B6;
    sbit  LEB_2_LEBDLY3_bit at LEBDLY3.B5;
    sbit  LEB_1_LEBDLY3_bit at LEBDLY3.B4;
    sbit  LEB_0_LEBDLY3_bit at LEBDLY3.B3;

    // AUXCON3 bits
    sbit  BLANKSEL_3_AUXCON3_bit at AUXCON3.B11;
    sbit  BLANKSEL_2_AUXCON3_bit at AUXCON3.B10;
    sbit  BLANKSEL_1_AUXCON3_bit at AUXCON3.B9;
    sbit  BLANKSEL_0_AUXCON3_bit at AUXCON3.B8;
    sbit  CHOPSEL_3_AUXCON3_bit at AUXCON3.B5;
    sbit  CHOPSEL_2_AUXCON3_bit at AUXCON3.B4;
    sbit  CHOPSEL_1_AUXCON3_bit at AUXCON3.B3;
    sbit  CHOPSEL_0_AUXCON3_bit at AUXCON3.B2;
    sbit  CHOPHEN_AUXCON3_bit at AUXCON3.B1;
    sbit  CHOPLEN_AUXCON3_bit at AUXCON3.B0;

    // PWMCON4 bits
    sbit  FLTSTAT_PWMCON4_bit at PWMCON4.B15;
    sbit  CLSTAT_PWMCON4_bit at PWMCON4.B14;
    sbit  TRGSTAT_PWMCON4_bit at PWMCON4.B13;
    sbit  FLTIEN_PWMCON4_bit at PWMCON4.B12;
    sbit  CLIEN_PWMCON4_bit at PWMCON4.B11;
    sbit  TRGIEN_PWMCON4_bit at PWMCON4.B10;
    sbit  ITB_PWMCON4_bit at PWMCON4.B9;
    sbit  MDCS_PWMCON4_bit at PWMCON4.B8;
    sbit  DTC_1_PWMCON4_bit at PWMCON4.B7;
    sbit  DTC_0_PWMCON4_bit at PWMCON4.B6;
    sbit  DTCP_PWMCON4_bit at PWMCON4.B5;
    sbit  MTBS_PWMCON4_bit at PWMCON4.B3;
    sbit  CAM_PWMCON4_bit at PWMCON4.B2;
    sbit  XPRES_PWMCON4_bit at PWMCON4.B1;
    sbit  IUE_PWMCON4_bit at PWMCON4.B0;

    // IOCON4 bits
    sbit  PENH_IOCON4_bit at IOCON4.B15;
    sbit  PENL_IOCON4_bit at IOCON4.B14;
    sbit  POLH_IOCON4_bit at IOCON4.B13;
    sbit  POLL_IOCON4_bit at IOCON4.B12;
    sbit  PMOD_1_IOCON4_bit at IOCON4.B11;
    sbit  PMOD_0_IOCON4_bit at IOCON4.B10;
    sbit  OVRENH_IOCON4_bit at IOCON4.B9;
    sbit  OVRENL_IOCON4_bit at IOCON4.B8;
    sbit  OVRDAT_1_IOCON4_bit at IOCON4.B7;
    sbit  OVRDAT_0_IOCON4_bit at IOCON4.B6;
    sbit  FLTDAT_1_IOCON4_bit at IOCON4.B5;
    sbit  FLTDAT_0_IOCON4_bit at IOCON4.B4;
    sbit  CLDAT_1_IOCON4_bit at IOCON4.B3;
    sbit  CLDAT_0_IOCON4_bit at IOCON4.B2;
    sbit  SWAP_IOCON4_bit at IOCON4.B1;
    sbit  OSYNC_IOCON4_bit at IOCON4.B0;

    // FCLCON4 bits
    sbit  IFLTMOD_FCLCON4_bit at FCLCON4.B15;
    sbit  CLSRC_4_FCLCON4_bit at FCLCON4.B14;
    sbit  CLSRC_3_FCLCON4_bit at FCLCON4.B13;
    sbit  CLSRC_2_FCLCON4_bit at FCLCON4.B12;
    sbit  CLSRC_1_FCLCON4_bit at FCLCON4.B11;
    sbit  CLSRC_0_FCLCON4_bit at FCLCON4.B10;
    sbit  CLPOL_FCLCON4_bit at FCLCON4.B9;
    sbit  CLMOD_FCLCON4_bit at FCLCON4.B8;
    sbit  FLTSRC_4_FCLCON4_bit at FCLCON4.B7;
    sbit  FLTSRC_3_FCLCON4_bit at FCLCON4.B6;
    sbit  FLTSRC_2_FCLCON4_bit at FCLCON4.B5;
    sbit  FLTSRC_1_FCLCON4_bit at FCLCON4.B4;
    sbit  FLTSRC_0_FCLCON4_bit at FCLCON4.B3;
    sbit  FLTPOL_FCLCON4_bit at FCLCON4.B2;
    sbit  FLTMOD_1_FCLCON4_bit at FCLCON4.B1;
    sbit  FLTMOD_0_FCLCON4_bit at FCLCON4.B0;

    // PDC4 bits
    const register unsigned short int PDC4_15 = 15;
    sbit  PDC4_15_bit at PDC4.B15;
    const register unsigned short int PDC4_14 = 14;
    sbit  PDC4_14_bit at PDC4.B14;
    const register unsigned short int PDC4_13 = 13;
    sbit  PDC4_13_bit at PDC4.B13;
    const register unsigned short int PDC4_12 = 12;
    sbit  PDC4_12_bit at PDC4.B12;
    const register unsigned short int PDC4_11 = 11;
    sbit  PDC4_11_bit at PDC4.B11;
    const register unsigned short int PDC4_10 = 10;
    sbit  PDC4_10_bit at PDC4.B10;
    const register unsigned short int PDC4_9 = 9;
    sbit  PDC4_9_bit at PDC4.B9;
    const register unsigned short int PDC4_8 = 8;
    sbit  PDC4_8_bit at PDC4.B8;
    const register unsigned short int PDC4_7 = 7;
    sbit  PDC4_7_bit at PDC4.B7;
    const register unsigned short int PDC4_6 = 6;
    sbit  PDC4_6_bit at PDC4.B6;
    const register unsigned short int PDC4_5 = 5;
    sbit  PDC4_5_bit at PDC4.B5;
    const register unsigned short int PDC4_4 = 4;
    sbit  PDC4_4_bit at PDC4.B4;
    const register unsigned short int PDC4_3 = 3;
    sbit  PDC4_3_bit at PDC4.B3;
    const register unsigned short int PDC4_2 = 2;
    sbit  PDC4_2_bit at PDC4.B2;
    const register unsigned short int PDC4_1 = 1;
    sbit  PDC4_1_bit at PDC4.B1;
    const register unsigned short int PDC4_0 = 0;
    sbit  PDC4_0_bit at PDC4.B0;

    // PHASE4 bits
    const register unsigned short int PHASE4_15 = 15;
    sbit  PHASE4_15_bit at PHASE4.B15;
    const register unsigned short int PHASE4_14 = 14;
    sbit  PHASE4_14_bit at PHASE4.B14;
    const register unsigned short int PHASE4_13 = 13;
    sbit  PHASE4_13_bit at PHASE4.B13;
    const register unsigned short int PHASE4_12 = 12;
    sbit  PHASE4_12_bit at PHASE4.B12;
    const register unsigned short int PHASE4_11 = 11;
    sbit  PHASE4_11_bit at PHASE4.B11;
    const register unsigned short int PHASE4_10 = 10;
    sbit  PHASE4_10_bit at PHASE4.B10;
    const register unsigned short int PHASE4_9 = 9;
    sbit  PHASE4_9_bit at PHASE4.B9;
    const register unsigned short int PHASE4_8 = 8;
    sbit  PHASE4_8_bit at PHASE4.B8;
    const register unsigned short int PHASE4_7 = 7;
    sbit  PHASE4_7_bit at PHASE4.B7;
    const register unsigned short int PHASE4_6 = 6;
    sbit  PHASE4_6_bit at PHASE4.B6;
    const register unsigned short int PHASE4_5 = 5;
    sbit  PHASE4_5_bit at PHASE4.B5;
    const register unsigned short int PHASE4_4 = 4;
    sbit  PHASE4_4_bit at PHASE4.B4;
    const register unsigned short int PHASE4_3 = 3;
    sbit  PHASE4_3_bit at PHASE4.B3;
    const register unsigned short int PHASE4_2 = 2;
    sbit  PHASE4_2_bit at PHASE4.B2;
    const register unsigned short int PHASE4_1 = 1;
    sbit  PHASE4_1_bit at PHASE4.B1;
    const register unsigned short int PHASE4_0 = 0;
    sbit  PHASE4_0_bit at PHASE4.B0;

    // DTR4 bits
    const register unsigned short int DTR4_13 = 13;
    sbit  DTR4_13_bit at DTR4.B13;
    const register unsigned short int DTR4_12 = 12;
    sbit  DTR4_12_bit at DTR4.B12;
    const register unsigned short int DTR4_11 = 11;
    sbit  DTR4_11_bit at DTR4.B11;
    const register unsigned short int DTR4_10 = 10;
    sbit  DTR4_10_bit at DTR4.B10;
    const register unsigned short int DTR4_9 = 9;
    sbit  DTR4_9_bit at DTR4.B9;
    const register unsigned short int DTR4_8 = 8;
    sbit  DTR4_8_bit at DTR4.B8;
    const register unsigned short int DTR4_7 = 7;
    sbit  DTR4_7_bit at DTR4.B7;
    const register unsigned short int DTR4_6 = 6;
    sbit  DTR4_6_bit at DTR4.B6;
    const register unsigned short int DTR4_5 = 5;
    sbit  DTR4_5_bit at DTR4.B5;
    const register unsigned short int DTR4_4 = 4;
    sbit  DTR4_4_bit at DTR4.B4;
    const register unsigned short int DTR4_3 = 3;
    sbit  DTR4_3_bit at DTR4.B3;
    const register unsigned short int DTR4_2 = 2;
    sbit  DTR4_2_bit at DTR4.B2;
    const register unsigned short int DTR4_1 = 1;
    sbit  DTR4_1_bit at DTR4.B1;
    const register unsigned short int DTR4_0 = 0;
    sbit  DTR4_0_bit at DTR4.B0;

    // ALTDTR4 bits
    const register unsigned short int ALTDTR4_13 = 13;
    sbit  ALTDTR4_13_bit at ALTDTR4.B13;
    const register unsigned short int ALTDTR4_12 = 12;
    sbit  ALTDTR4_12_bit at ALTDTR4.B12;
    const register unsigned short int ALTDTR4_11 = 11;
    sbit  ALTDTR4_11_bit at ALTDTR4.B11;
    const register unsigned short int ALTDTR4_10 = 10;
    sbit  ALTDTR4_10_bit at ALTDTR4.B10;
    const register unsigned short int ALTDTR4_9 = 9;
    sbit  ALTDTR4_9_bit at ALTDTR4.B9;
    const register unsigned short int ALTDTR4_8 = 8;
    sbit  ALTDTR4_8_bit at ALTDTR4.B8;
    const register unsigned short int ALTDTR4_7 = 7;
    sbit  ALTDTR4_7_bit at ALTDTR4.B7;
    const register unsigned short int ALTDTR4_6 = 6;
    sbit  ALTDTR4_6_bit at ALTDTR4.B6;
    const register unsigned short int ALTDTR4_5 = 5;
    sbit  ALTDTR4_5_bit at ALTDTR4.B5;
    const register unsigned short int ALTDTR4_4 = 4;
    sbit  ALTDTR4_4_bit at ALTDTR4.B4;
    const register unsigned short int ALTDTR4_3 = 3;
    sbit  ALTDTR4_3_bit at ALTDTR4.B3;
    const register unsigned short int ALTDTR4_2 = 2;
    sbit  ALTDTR4_2_bit at ALTDTR4.B2;
    const register unsigned short int ALTDTR4_1 = 1;
    sbit  ALTDTR4_1_bit at ALTDTR4.B1;
    const register unsigned short int ALTDTR4_0 = 0;
    sbit  ALTDTR4_0_bit at ALTDTR4.B0;

    // SDC4 bits
    const register unsigned short int SDC4_15 = 15;
    sbit  SDC4_15_bit at SDC4.B15;
    const register unsigned short int SDC4_14 = 14;
    sbit  SDC4_14_bit at SDC4.B14;
    const register unsigned short int SDC4_13 = 13;
    sbit  SDC4_13_bit at SDC4.B13;
    const register unsigned short int SDC4_12 = 12;
    sbit  SDC4_12_bit at SDC4.B12;
    const register unsigned short int SDC4_11 = 11;
    sbit  SDC4_11_bit at SDC4.B11;
    const register unsigned short int SDC4_10 = 10;
    sbit  SDC4_10_bit at SDC4.B10;
    const register unsigned short int SDC4_9 = 9;
    sbit  SDC4_9_bit at SDC4.B9;
    const register unsigned short int SDC4_8 = 8;
    sbit  SDC4_8_bit at SDC4.B8;
    const register unsigned short int SDC4_7 = 7;
    sbit  SDC4_7_bit at SDC4.B7;
    const register unsigned short int SDC4_6 = 6;
    sbit  SDC4_6_bit at SDC4.B6;
    const register unsigned short int SDC4_5 = 5;
    sbit  SDC4_5_bit at SDC4.B5;
    const register unsigned short int SDC4_4 = 4;
    sbit  SDC4_4_bit at SDC4.B4;
    const register unsigned short int SDC4_3 = 3;
    sbit  SDC4_3_bit at SDC4.B3;
    const register unsigned short int SDC4_2 = 2;
    sbit  SDC4_2_bit at SDC4.B2;
    const register unsigned short int SDC4_1 = 1;
    sbit  SDC4_1_bit at SDC4.B1;
    const register unsigned short int SDC4_0 = 0;
    sbit  SDC4_0_bit at SDC4.B0;

    // SPHASE4 bits
    const register unsigned short int SPHASE4_15 = 15;
    sbit  SPHASE4_15_bit at SPHASE4.B15;
    const register unsigned short int SPHASE4_14 = 14;
    sbit  SPHASE4_14_bit at SPHASE4.B14;
    const register unsigned short int SPHASE4_13 = 13;
    sbit  SPHASE4_13_bit at SPHASE4.B13;
    const register unsigned short int SPHASE4_12 = 12;
    sbit  SPHASE4_12_bit at SPHASE4.B12;
    const register unsigned short int SPHASE4_11 = 11;
    sbit  SPHASE4_11_bit at SPHASE4.B11;
    const register unsigned short int SPHASE4_10 = 10;
    sbit  SPHASE4_10_bit at SPHASE4.B10;
    const register unsigned short int SPHASE4_9 = 9;
    sbit  SPHASE4_9_bit at SPHASE4.B9;
    const register unsigned short int SPHASE4_8 = 8;
    sbit  SPHASE4_8_bit at SPHASE4.B8;
    const register unsigned short int SPHASE4_7 = 7;
    sbit  SPHASE4_7_bit at SPHASE4.B7;
    const register unsigned short int SPHASE4_6 = 6;
    sbit  SPHASE4_6_bit at SPHASE4.B6;
    const register unsigned short int SPHASE4_5 = 5;
    sbit  SPHASE4_5_bit at SPHASE4.B5;
    const register unsigned short int SPHASE4_4 = 4;
    sbit  SPHASE4_4_bit at SPHASE4.B4;
    const register unsigned short int SPHASE4_3 = 3;
    sbit  SPHASE4_3_bit at SPHASE4.B3;
    const register unsigned short int SPHASE4_2 = 2;
    sbit  SPHASE4_2_bit at SPHASE4.B2;
    const register unsigned short int SPHASE4_1 = 1;
    sbit  SPHASE4_1_bit at SPHASE4.B1;
    const register unsigned short int SPHASE4_0 = 0;
    sbit  SPHASE4_0_bit at SPHASE4.B0;

    // TRIG4 bits
    sbit  TRGCMP_12_TRIG4_bit at TRIG4.B15;
    sbit  TRGCMP_11_TRIG4_bit at TRIG4.B14;
    sbit  TRGCMP_10_TRIG4_bit at TRIG4.B13;
    sbit  TRGCMP_9_TRIG4_bit at TRIG4.B12;
    sbit  TRGCMP_8_TRIG4_bit at TRIG4.B11;
    sbit  TRGCMP_7_TRIG4_bit at TRIG4.B10;
    sbit  TRGCMP_6_TRIG4_bit at TRIG4.B9;
    sbit  TRGCMP_5_TRIG4_bit at TRIG4.B8;
    sbit  TRGCMP_4_TRIG4_bit at TRIG4.B7;
    sbit  TRGCMP_3_TRIG4_bit at TRIG4.B6;
    sbit  TRGCMP_2_TRIG4_bit at TRIG4.B5;
    sbit  TRGCMP_1_TRIG4_bit at TRIG4.B4;
    sbit  TRGCMP_0_TRIG4_bit at TRIG4.B3;

    // TRGCON4 bits
    sbit  TRGDIV_3_TRGCON4_bit at TRGCON4.B15;
    sbit  TRGDIV_2_TRGCON4_bit at TRGCON4.B14;
    sbit  TRGDIV_1_TRGCON4_bit at TRGCON4.B13;
    sbit  TRGDIV_0_TRGCON4_bit at TRGCON4.B12;
    sbit  TRGSTRT_5_TRGCON4_bit at TRGCON4.B5;
    sbit  TRGSTRT_4_TRGCON4_bit at TRGCON4.B4;
    sbit  TRGSTRT_3_TRGCON4_bit at TRGCON4.B3;
    sbit  TRGSTRT_2_TRGCON4_bit at TRGCON4.B2;
    sbit  TRGSTRT_1_TRGCON4_bit at TRGCON4.B1;
    sbit  TRGSTRT_0_TRGCON4_bit at TRGCON4.B0;

    // PWMCAP4 bits
    sbit  PWMCAP_12_PWMCAP4_bit at PWMCAP4.B15;
    sbit  PWMCAP_11_PWMCAP4_bit at PWMCAP4.B14;
    sbit  PWMCAP_10_PWMCAP4_bit at PWMCAP4.B13;
    sbit  PWMCAP_9_PWMCAP4_bit at PWMCAP4.B12;
    sbit  PWMCAP_8_PWMCAP4_bit at PWMCAP4.B11;
    sbit  PWMCAP_7_PWMCAP4_bit at PWMCAP4.B10;
    sbit  PWMCAP_6_PWMCAP4_bit at PWMCAP4.B9;
    sbit  PWMCAP_5_PWMCAP4_bit at PWMCAP4.B8;
    sbit  PWMCAP_4_PWMCAP4_bit at PWMCAP4.B7;
    sbit  PWMCAP_3_PWMCAP4_bit at PWMCAP4.B6;
    sbit  PWMCAP_2_PWMCAP4_bit at PWMCAP4.B5;
    sbit  PWMCAP_1_PWMCAP4_bit at PWMCAP4.B4;
    sbit  PWMCAP_0_PWMCAP4_bit at PWMCAP4.B3;

    // LEBCON4 bits
    sbit  PHR_LEBCON4_bit at LEBCON4.B15;
    sbit  PHF_LEBCON4_bit at LEBCON4.B14;
    sbit  PLR_LEBCON4_bit at LEBCON4.B13;
    sbit  PLF_LEBCON4_bit at LEBCON4.B12;
    sbit  FLTLEBEN_LEBCON4_bit at LEBCON4.B11;
    sbit  CLLEBEN_LEBCON4_bit at LEBCON4.B10;
    sbit  BCH_LEBCON4_bit at LEBCON4.B5;
    sbit  BCL_LEBCON4_bit at LEBCON4.B4;
    sbit  BPHH_LEBCON4_bit at LEBCON4.B3;
    sbit  BPHL_LEBCON4_bit at LEBCON4.B2;
    sbit  BPLH_LEBCON4_bit at LEBCON4.B1;
    sbit  BPLL_LEBCON4_bit at LEBCON4.B0;

    // LEBDLY4 bits
    sbit  LEB_8_LEBDLY4_bit at LEBDLY4.B11;
    sbit  LEB_7_LEBDLY4_bit at LEBDLY4.B10;
    sbit  LEB_6_LEBDLY4_bit at LEBDLY4.B9;
    sbit  LEB_5_LEBDLY4_bit at LEBDLY4.B8;
    sbit  LEB_4_LEBDLY4_bit at LEBDLY4.B7;
    sbit  LEB_3_LEBDLY4_bit at LEBDLY4.B6;
    sbit  LEB_2_LEBDLY4_bit at LEBDLY4.B5;
    sbit  LEB_1_LEBDLY4_bit at LEBDLY4.B4;
    sbit  LEB_0_LEBDLY4_bit at LEBDLY4.B3;

    // AUXCON4 bits
    sbit  BLANKSEL_3_AUXCON4_bit at AUXCON4.B11;
    sbit  BLANKSEL_2_AUXCON4_bit at AUXCON4.B10;
    sbit  BLANKSEL_1_AUXCON4_bit at AUXCON4.B9;
    sbit  BLANKSEL_0_AUXCON4_bit at AUXCON4.B8;
    sbit  CHOPSEL_3_AUXCON4_bit at AUXCON4.B5;
    sbit  CHOPSEL_2_AUXCON4_bit at AUXCON4.B4;
    sbit  CHOPSEL_1_AUXCON4_bit at AUXCON4.B3;
    sbit  CHOPSEL_0_AUXCON4_bit at AUXCON4.B2;
    sbit  CHOPHEN_AUXCON4_bit at AUXCON4.B1;
    sbit  CHOPLEN_AUXCON4_bit at AUXCON4.B0;

    // PWMCON5 bits
    sbit  FLTSTAT_PWMCON5_bit at PWMCON5.B15;
    sbit  CLSTAT_PWMCON5_bit at PWMCON5.B14;
    sbit  TRGSTAT_PWMCON5_bit at PWMCON5.B13;
    sbit  FLTIEN_PWMCON5_bit at PWMCON5.B12;
    sbit  CLIEN_PWMCON5_bit at PWMCON5.B11;
    sbit  TRGIEN_PWMCON5_bit at PWMCON5.B10;
    sbit  ITB_PWMCON5_bit at PWMCON5.B9;
    sbit  MDCS_PWMCON5_bit at PWMCON5.B8;
    sbit  DTC_1_PWMCON5_bit at PWMCON5.B7;
    sbit  DTC_0_PWMCON5_bit at PWMCON5.B6;
    sbit  DTCP_PWMCON5_bit at PWMCON5.B5;
    sbit  MTBS_PWMCON5_bit at PWMCON5.B3;
    sbit  CAM_PWMCON5_bit at PWMCON5.B2;
    sbit  XPRES_PWMCON5_bit at PWMCON5.B1;
    sbit  IUE_PWMCON5_bit at PWMCON5.B0;

    // IOCON5 bits
    sbit  PENH_IOCON5_bit at IOCON5.B15;
    sbit  PENL_IOCON5_bit at IOCON5.B14;
    sbit  POLH_IOCON5_bit at IOCON5.B13;
    sbit  POLL_IOCON5_bit at IOCON5.B12;
    sbit  PMOD_1_IOCON5_bit at IOCON5.B11;
    sbit  PMOD_0_IOCON5_bit at IOCON5.B10;
    sbit  OVRENH_IOCON5_bit at IOCON5.B9;
    sbit  OVRENL_IOCON5_bit at IOCON5.B8;
    sbit  OVRDAT_1_IOCON5_bit at IOCON5.B7;
    sbit  OVRDAT_0_IOCON5_bit at IOCON5.B6;
    sbit  FLTDAT_1_IOCON5_bit at IOCON5.B5;
    sbit  FLTDAT_0_IOCON5_bit at IOCON5.B4;
    sbit  CLDAT_1_IOCON5_bit at IOCON5.B3;
    sbit  CLDAT_0_IOCON5_bit at IOCON5.B2;
    sbit  SWAP_IOCON5_bit at IOCON5.B1;
    sbit  OSYNC_IOCON5_bit at IOCON5.B0;

    // FCLCON5 bits
    sbit  IFLTMOD_FCLCON5_bit at FCLCON5.B15;
    sbit  CLSRC_4_FCLCON5_bit at FCLCON5.B14;
    sbit  CLSRC_3_FCLCON5_bit at FCLCON5.B13;
    sbit  CLSRC_2_FCLCON5_bit at FCLCON5.B12;
    sbit  CLSRC_1_FCLCON5_bit at FCLCON5.B11;
    sbit  CLSRC_0_FCLCON5_bit at FCLCON5.B10;
    sbit  CLPOL_FCLCON5_bit at FCLCON5.B9;
    sbit  CLMOD_FCLCON5_bit at FCLCON5.B8;
    sbit  FLTSRC_4_FCLCON5_bit at FCLCON5.B7;
    sbit  FLTSRC_3_FCLCON5_bit at FCLCON5.B6;
    sbit  FLTSRC_2_FCLCON5_bit at FCLCON5.B5;
    sbit  FLTSRC_1_FCLCON5_bit at FCLCON5.B4;
    sbit  FLTSRC_0_FCLCON5_bit at FCLCON5.B3;
    sbit  FLTPOL_FCLCON5_bit at FCLCON5.B2;
    sbit  FLTMOD_1_FCLCON5_bit at FCLCON5.B1;
    sbit  FLTMOD_0_FCLCON5_bit at FCLCON5.B0;

    // PDC5 bits
    const register unsigned short int PDC5_15 = 15;
    sbit  PDC5_15_bit at PDC5.B15;
    const register unsigned short int PDC5_14 = 14;
    sbit  PDC5_14_bit at PDC5.B14;
    const register unsigned short int PDC5_13 = 13;
    sbit  PDC5_13_bit at PDC5.B13;
    const register unsigned short int PDC5_12 = 12;
    sbit  PDC5_12_bit at PDC5.B12;
    const register unsigned short int PDC5_11 = 11;
    sbit  PDC5_11_bit at PDC5.B11;
    const register unsigned short int PDC5_10 = 10;
    sbit  PDC5_10_bit at PDC5.B10;
    const register unsigned short int PDC5_9 = 9;
    sbit  PDC5_9_bit at PDC5.B9;
    const register unsigned short int PDC5_8 = 8;
    sbit  PDC5_8_bit at PDC5.B8;
    const register unsigned short int PDC5_7 = 7;
    sbit  PDC5_7_bit at PDC5.B7;
    const register unsigned short int PDC5_6 = 6;
    sbit  PDC5_6_bit at PDC5.B6;
    const register unsigned short int PDC5_5 = 5;
    sbit  PDC5_5_bit at PDC5.B5;
    const register unsigned short int PDC5_4 = 4;
    sbit  PDC5_4_bit at PDC5.B4;
    const register unsigned short int PDC5_3 = 3;
    sbit  PDC5_3_bit at PDC5.B3;
    const register unsigned short int PDC5_2 = 2;
    sbit  PDC5_2_bit at PDC5.B2;
    const register unsigned short int PDC5_1 = 1;
    sbit  PDC5_1_bit at PDC5.B1;
    const register unsigned short int PDC5_0 = 0;
    sbit  PDC5_0_bit at PDC5.B0;

    // PHASE5 bits
    const register unsigned short int PHASE5_15 = 15;
    sbit  PHASE5_15_bit at PHASE5.B15;
    const register unsigned short int PHASE5_14 = 14;
    sbit  PHASE5_14_bit at PHASE5.B14;
    const register unsigned short int PHASE5_13 = 13;
    sbit  PHASE5_13_bit at PHASE5.B13;
    const register unsigned short int PHASE5_12 = 12;
    sbit  PHASE5_12_bit at PHASE5.B12;
    const register unsigned short int PHASE5_11 = 11;
    sbit  PHASE5_11_bit at PHASE5.B11;
    const register unsigned short int PHASE5_10 = 10;
    sbit  PHASE5_10_bit at PHASE5.B10;
    const register unsigned short int PHASE5_9 = 9;
    sbit  PHASE5_9_bit at PHASE5.B9;
    const register unsigned short int PHASE5_8 = 8;
    sbit  PHASE5_8_bit at PHASE5.B8;
    const register unsigned short int PHASE5_7 = 7;
    sbit  PHASE5_7_bit at PHASE5.B7;
    const register unsigned short int PHASE5_6 = 6;
    sbit  PHASE5_6_bit at PHASE5.B6;
    const register unsigned short int PHASE5_5 = 5;
    sbit  PHASE5_5_bit at PHASE5.B5;
    const register unsigned short int PHASE5_4 = 4;
    sbit  PHASE5_4_bit at PHASE5.B4;
    const register unsigned short int PHASE5_3 = 3;
    sbit  PHASE5_3_bit at PHASE5.B3;
    const register unsigned short int PHASE5_2 = 2;
    sbit  PHASE5_2_bit at PHASE5.B2;
    const register unsigned short int PHASE5_1 = 1;
    sbit  PHASE5_1_bit at PHASE5.B1;
    const register unsigned short int PHASE5_0 = 0;
    sbit  PHASE5_0_bit at PHASE5.B0;

    // DTR5 bits
    const register unsigned short int DTR5_13 = 13;
    sbit  DTR5_13_bit at DTR5.B13;
    const register unsigned short int DTR5_12 = 12;
    sbit  DTR5_12_bit at DTR5.B12;
    const register unsigned short int DTR5_11 = 11;
    sbit  DTR5_11_bit at DTR5.B11;
    const register unsigned short int DTR5_10 = 10;
    sbit  DTR5_10_bit at DTR5.B10;
    const register unsigned short int DTR5_9 = 9;
    sbit  DTR5_9_bit at DTR5.B9;
    const register unsigned short int DTR5_8 = 8;
    sbit  DTR5_8_bit at DTR5.B8;
    const register unsigned short int DTR5_7 = 7;
    sbit  DTR5_7_bit at DTR5.B7;
    const register unsigned short int DTR5_6 = 6;
    sbit  DTR5_6_bit at DTR5.B6;
    const register unsigned short int DTR5_5 = 5;
    sbit  DTR5_5_bit at DTR5.B5;
    const register unsigned short int DTR5_4 = 4;
    sbit  DTR5_4_bit at DTR5.B4;
    const register unsigned short int DTR5_3 = 3;
    sbit  DTR5_3_bit at DTR5.B3;
    const register unsigned short int DTR5_2 = 2;
    sbit  DTR5_2_bit at DTR5.B2;
    const register unsigned short int DTR5_1 = 1;
    sbit  DTR5_1_bit at DTR5.B1;
    const register unsigned short int DTR5_0 = 0;
    sbit  DTR5_0_bit at DTR5.B0;

    // ALTDTR5 bits
    const register unsigned short int ALTDTR5_13 = 13;
    sbit  ALTDTR5_13_bit at ALTDTR5.B13;
    const register unsigned short int ALTDTR5_12 = 12;
    sbit  ALTDTR5_12_bit at ALTDTR5.B12;
    const register unsigned short int ALTDTR5_11 = 11;
    sbit  ALTDTR5_11_bit at ALTDTR5.B11;
    const register unsigned short int ALTDTR5_10 = 10;
    sbit  ALTDTR5_10_bit at ALTDTR5.B10;
    const register unsigned short int ALTDTR5_9 = 9;
    sbit  ALTDTR5_9_bit at ALTDTR5.B9;
    const register unsigned short int ALTDTR5_8 = 8;
    sbit  ALTDTR5_8_bit at ALTDTR5.B8;
    const register unsigned short int ALTDTR5_7 = 7;
    sbit  ALTDTR5_7_bit at ALTDTR5.B7;
    const register unsigned short int ALTDTR5_6 = 6;
    sbit  ALTDTR5_6_bit at ALTDTR5.B6;
    const register unsigned short int ALTDTR5_5 = 5;
    sbit  ALTDTR5_5_bit at ALTDTR5.B5;
    const register unsigned short int ALTDTR5_4 = 4;
    sbit  ALTDTR5_4_bit at ALTDTR5.B4;
    const register unsigned short int ALTDTR5_3 = 3;
    sbit  ALTDTR5_3_bit at ALTDTR5.B3;
    const register unsigned short int ALTDTR5_2 = 2;
    sbit  ALTDTR5_2_bit at ALTDTR5.B2;
    const register unsigned short int ALTDTR5_1 = 1;
    sbit  ALTDTR5_1_bit at ALTDTR5.B1;
    const register unsigned short int ALTDTR5_0 = 0;
    sbit  ALTDTR5_0_bit at ALTDTR5.B0;

    // SDC5 bits
    const register unsigned short int SDC5_15 = 15;
    sbit  SDC5_15_bit at SDC5.B15;
    const register unsigned short int SDC5_14 = 14;
    sbit  SDC5_14_bit at SDC5.B14;
    const register unsigned short int SDC5_13 = 13;
    sbit  SDC5_13_bit at SDC5.B13;
    const register unsigned short int SDC5_12 = 12;
    sbit  SDC5_12_bit at SDC5.B12;
    const register unsigned short int SDC5_11 = 11;
    sbit  SDC5_11_bit at SDC5.B11;
    const register unsigned short int SDC5_10 = 10;
    sbit  SDC5_10_bit at SDC5.B10;
    const register unsigned short int SDC5_9 = 9;
    sbit  SDC5_9_bit at SDC5.B9;
    const register unsigned short int SDC5_8 = 8;
    sbit  SDC5_8_bit at SDC5.B8;
    const register unsigned short int SDC5_7 = 7;
    sbit  SDC5_7_bit at SDC5.B7;
    const register unsigned short int SDC5_6 = 6;
    sbit  SDC5_6_bit at SDC5.B6;
    const register unsigned short int SDC5_5 = 5;
    sbit  SDC5_5_bit at SDC5.B5;
    const register unsigned short int SDC5_4 = 4;
    sbit  SDC5_4_bit at SDC5.B4;
    const register unsigned short int SDC5_3 = 3;
    sbit  SDC5_3_bit at SDC5.B3;
    const register unsigned short int SDC5_2 = 2;
    sbit  SDC5_2_bit at SDC5.B2;
    const register unsigned short int SDC5_1 = 1;
    sbit  SDC5_1_bit at SDC5.B1;
    const register unsigned short int SDC5_0 = 0;
    sbit  SDC5_0_bit at SDC5.B0;

    // SPHASE5 bits
    const register unsigned short int SPHASE5_15 = 15;
    sbit  SPHASE5_15_bit at SPHASE5.B15;
    const register unsigned short int SPHASE5_14 = 14;
    sbit  SPHASE5_14_bit at SPHASE5.B14;
    const register unsigned short int SPHASE5_13 = 13;
    sbit  SPHASE5_13_bit at SPHASE5.B13;
    const register unsigned short int SPHASE5_12 = 12;
    sbit  SPHASE5_12_bit at SPHASE5.B12;
    const register unsigned short int SPHASE5_11 = 11;
    sbit  SPHASE5_11_bit at SPHASE5.B11;
    const register unsigned short int SPHASE5_10 = 10;
    sbit  SPHASE5_10_bit at SPHASE5.B10;
    const register unsigned short int SPHASE5_9 = 9;
    sbit  SPHASE5_9_bit at SPHASE5.B9;
    const register unsigned short int SPHASE5_8 = 8;
    sbit  SPHASE5_8_bit at SPHASE5.B8;
    const register unsigned short int SPHASE5_7 = 7;
    sbit  SPHASE5_7_bit at SPHASE5.B7;
    const register unsigned short int SPHASE5_6 = 6;
    sbit  SPHASE5_6_bit at SPHASE5.B6;
    const register unsigned short int SPHASE5_5 = 5;
    sbit  SPHASE5_5_bit at SPHASE5.B5;
    const register unsigned short int SPHASE5_4 = 4;
    sbit  SPHASE5_4_bit at SPHASE5.B4;
    const register unsigned short int SPHASE5_3 = 3;
    sbit  SPHASE5_3_bit at SPHASE5.B3;
    const register unsigned short int SPHASE5_2 = 2;
    sbit  SPHASE5_2_bit at SPHASE5.B2;
    const register unsigned short int SPHASE5_1 = 1;
    sbit  SPHASE5_1_bit at SPHASE5.B1;
    const register unsigned short int SPHASE5_0 = 0;
    sbit  SPHASE5_0_bit at SPHASE5.B0;

    // TRIG5 bits
    sbit  TRGCMP_12_TRIG5_bit at TRIG5.B15;
    sbit  TRGCMP_11_TRIG5_bit at TRIG5.B14;
    sbit  TRGCMP_10_TRIG5_bit at TRIG5.B13;
    sbit  TRGCMP_9_TRIG5_bit at TRIG5.B12;
    sbit  TRGCMP_8_TRIG5_bit at TRIG5.B11;
    sbit  TRGCMP_7_TRIG5_bit at TRIG5.B10;
    sbit  TRGCMP_6_TRIG5_bit at TRIG5.B9;
    sbit  TRGCMP_5_TRIG5_bit at TRIG5.B8;
    sbit  TRGCMP_4_TRIG5_bit at TRIG5.B7;
    sbit  TRGCMP_3_TRIG5_bit at TRIG5.B6;
    sbit  TRGCMP_2_TRIG5_bit at TRIG5.B5;
    sbit  TRGCMP_1_TRIG5_bit at TRIG5.B4;
    sbit  TRGCMP_0_TRIG5_bit at TRIG5.B3;

    // TRGCON5 bits
    sbit  TRGDIV_3_TRGCON5_bit at TRGCON5.B15;
    sbit  TRGDIV_2_TRGCON5_bit at TRGCON5.B14;
    sbit  TRGDIV_1_TRGCON5_bit at TRGCON5.B13;
    sbit  TRGDIV_0_TRGCON5_bit at TRGCON5.B12;
    sbit  TRGSTRT_5_TRGCON5_bit at TRGCON5.B5;
    sbit  TRGSTRT_4_TRGCON5_bit at TRGCON5.B4;
    sbit  TRGSTRT_3_TRGCON5_bit at TRGCON5.B3;
    sbit  TRGSTRT_2_TRGCON5_bit at TRGCON5.B2;
    sbit  TRGSTRT_1_TRGCON5_bit at TRGCON5.B1;
    sbit  TRGSTRT_0_TRGCON5_bit at TRGCON5.B0;

    // PWMCAP5 bits
    sbit  PWMCAP_12_PWMCAP5_bit at PWMCAP5.B15;
    sbit  PWMCAP_11_PWMCAP5_bit at PWMCAP5.B14;
    sbit  PWMCAP_10_PWMCAP5_bit at PWMCAP5.B13;
    sbit  PWMCAP_9_PWMCAP5_bit at PWMCAP5.B12;
    sbit  PWMCAP_8_PWMCAP5_bit at PWMCAP5.B11;
    sbit  PWMCAP_7_PWMCAP5_bit at PWMCAP5.B10;
    sbit  PWMCAP_6_PWMCAP5_bit at PWMCAP5.B9;
    sbit  PWMCAP_5_PWMCAP5_bit at PWMCAP5.B8;
    sbit  PWMCAP_4_PWMCAP5_bit at PWMCAP5.B7;
    sbit  PWMCAP_3_PWMCAP5_bit at PWMCAP5.B6;
    sbit  PWMCAP_2_PWMCAP5_bit at PWMCAP5.B5;
    sbit  PWMCAP_1_PWMCAP5_bit at PWMCAP5.B4;
    sbit  PWMCAP_0_PWMCAP5_bit at PWMCAP5.B3;

    // LEBCON5 bits
    sbit  PHR_LEBCON5_bit at LEBCON5.B15;
    sbit  PHF_LEBCON5_bit at LEBCON5.B14;
    sbit  PLR_LEBCON5_bit at LEBCON5.B13;
    sbit  PLF_LEBCON5_bit at LEBCON5.B12;
    sbit  FLTLEBEN_LEBCON5_bit at LEBCON5.B11;
    sbit  CLLEBEN_LEBCON5_bit at LEBCON5.B10;
    sbit  BCH_LEBCON5_bit at LEBCON5.B5;
    sbit  BCL_LEBCON5_bit at LEBCON5.B4;
    sbit  BPHH_LEBCON5_bit at LEBCON5.B3;
    sbit  BPHL_LEBCON5_bit at LEBCON5.B2;
    sbit  BPLH_LEBCON5_bit at LEBCON5.B1;
    sbit  BPLL_LEBCON5_bit at LEBCON5.B0;

    // LEBDLY5 bits
    sbit  LEB_8_LEBDLY5_bit at LEBDLY5.B11;
    sbit  LEB_7_LEBDLY5_bit at LEBDLY5.B10;
    sbit  LEB_6_LEBDLY5_bit at LEBDLY5.B9;
    sbit  LEB_5_LEBDLY5_bit at LEBDLY5.B8;
    sbit  LEB_4_LEBDLY5_bit at LEBDLY5.B7;
    sbit  LEB_3_LEBDLY5_bit at LEBDLY5.B6;
    sbit  LEB_2_LEBDLY5_bit at LEBDLY5.B5;
    sbit  LEB_1_LEBDLY5_bit at LEBDLY5.B4;
    sbit  LEB_0_LEBDLY5_bit at LEBDLY5.B3;

    // AUXCON5 bits
    sbit  BLANKSEL_3_AUXCON5_bit at AUXCON5.B11;
    sbit  BLANKSEL_2_AUXCON5_bit at AUXCON5.B10;
    sbit  BLANKSEL_1_AUXCON5_bit at AUXCON5.B9;
    sbit  BLANKSEL_0_AUXCON5_bit at AUXCON5.B8;
    sbit  CHOPSEL_3_AUXCON5_bit at AUXCON5.B5;
    sbit  CHOPSEL_2_AUXCON5_bit at AUXCON5.B4;
    sbit  CHOPSEL_1_AUXCON5_bit at AUXCON5.B3;
    sbit  CHOPSEL_0_AUXCON5_bit at AUXCON5.B2;
    sbit  CHOPHEN_AUXCON5_bit at AUXCON5.B1;
    sbit  CHOPLEN_AUXCON5_bit at AUXCON5.B0;

    // PWMCON6 bits
    sbit  FLTSTAT_PWMCON6_bit at PWMCON6.B15;
    sbit  CLSTAT_PWMCON6_bit at PWMCON6.B14;
    sbit  TRGSTAT_PWMCON6_bit at PWMCON6.B13;
    sbit  FLTIEN_PWMCON6_bit at PWMCON6.B12;
    sbit  CLIEN_PWMCON6_bit at PWMCON6.B11;
    sbit  TRGIEN_PWMCON6_bit at PWMCON6.B10;
    sbit  ITB_PWMCON6_bit at PWMCON6.B9;
    sbit  MDCS_PWMCON6_bit at PWMCON6.B8;
    sbit  DTC_1_PWMCON6_bit at PWMCON6.B7;
    sbit  DTC_0_PWMCON6_bit at PWMCON6.B6;
    sbit  DTCP_PWMCON6_bit at PWMCON6.B5;
    sbit  MTBS_PWMCON6_bit at PWMCON6.B3;
    sbit  CAM_PWMCON6_bit at PWMCON6.B2;
    sbit  XPRES_PWMCON6_bit at PWMCON6.B1;
    sbit  IUE_PWMCON6_bit at PWMCON6.B0;

    // IOCON6 bits
    sbit  PENH_IOCON6_bit at IOCON6.B15;
    sbit  PENL_IOCON6_bit at IOCON6.B14;
    sbit  POLH_IOCON6_bit at IOCON6.B13;
    sbit  POLL_IOCON6_bit at IOCON6.B12;
    sbit  PMOD_1_IOCON6_bit at IOCON6.B11;
    sbit  PMOD_0_IOCON6_bit at IOCON6.B10;
    sbit  OVRENH_IOCON6_bit at IOCON6.B9;
    sbit  OVRENL_IOCON6_bit at IOCON6.B8;
    sbit  OVRDAT_1_IOCON6_bit at IOCON6.B7;
    sbit  OVRDAT_0_IOCON6_bit at IOCON6.B6;
    sbit  FLTDAT_1_IOCON6_bit at IOCON6.B5;
    sbit  FLTDAT_0_IOCON6_bit at IOCON6.B4;
    sbit  CLDAT_1_IOCON6_bit at IOCON6.B3;
    sbit  CLDAT_0_IOCON6_bit at IOCON6.B2;
    sbit  SWAP_IOCON6_bit at IOCON6.B1;
    sbit  OSYNC_IOCON6_bit at IOCON6.B0;

    // FCLCON6 bits
    sbit  IFLTMOD_FCLCON6_bit at FCLCON6.B15;
    sbit  CLSRC_4_FCLCON6_bit at FCLCON6.B14;
    sbit  CLSRC_3_FCLCON6_bit at FCLCON6.B13;
    sbit  CLSRC_2_FCLCON6_bit at FCLCON6.B12;
    sbit  CLSRC_1_FCLCON6_bit at FCLCON6.B11;
    sbit  CLSRC_0_FCLCON6_bit at FCLCON6.B10;
    sbit  CLPOL_FCLCON6_bit at FCLCON6.B9;
    sbit  CLMOD_FCLCON6_bit at FCLCON6.B8;
    sbit  FLTSRC_4_FCLCON6_bit at FCLCON6.B7;
    sbit  FLTSRC_3_FCLCON6_bit at FCLCON6.B6;
    sbit  FLTSRC_2_FCLCON6_bit at FCLCON6.B5;
    sbit  FLTSRC_1_FCLCON6_bit at FCLCON6.B4;
    sbit  FLTSRC_0_FCLCON6_bit at FCLCON6.B3;
    sbit  FLTPOL_FCLCON6_bit at FCLCON6.B2;
    sbit  FLTMOD_1_FCLCON6_bit at FCLCON6.B1;
    sbit  FLTMOD_0_FCLCON6_bit at FCLCON6.B0;

    // PDC6 bits
    const register unsigned short int PDC6_15 = 15;
    sbit  PDC6_15_bit at PDC6.B15;
    const register unsigned short int PDC6_14 = 14;
    sbit  PDC6_14_bit at PDC6.B14;
    const register unsigned short int PDC6_13 = 13;
    sbit  PDC6_13_bit at PDC6.B13;
    const register unsigned short int PDC6_12 = 12;
    sbit  PDC6_12_bit at PDC6.B12;
    const register unsigned short int PDC6_11 = 11;
    sbit  PDC6_11_bit at PDC6.B11;
    const register unsigned short int PDC6_10 = 10;
    sbit  PDC6_10_bit at PDC6.B10;
    const register unsigned short int PDC6_9 = 9;
    sbit  PDC6_9_bit at PDC6.B9;
    const register unsigned short int PDC6_8 = 8;
    sbit  PDC6_8_bit at PDC6.B8;
    const register unsigned short int PDC6_7 = 7;
    sbit  PDC6_7_bit at PDC6.B7;
    const register unsigned short int PDC6_6 = 6;
    sbit  PDC6_6_bit at PDC6.B6;
    const register unsigned short int PDC6_5 = 5;
    sbit  PDC6_5_bit at PDC6.B5;
    const register unsigned short int PDC6_4 = 4;
    sbit  PDC6_4_bit at PDC6.B4;
    const register unsigned short int PDC6_3 = 3;
    sbit  PDC6_3_bit at PDC6.B3;
    const register unsigned short int PDC6_2 = 2;
    sbit  PDC6_2_bit at PDC6.B2;
    const register unsigned short int PDC6_1 = 1;
    sbit  PDC6_1_bit at PDC6.B1;
    const register unsigned short int PDC6_0 = 0;
    sbit  PDC6_0_bit at PDC6.B0;

    // PHASE6 bits
    const register unsigned short int PHASE6_15 = 15;
    sbit  PHASE6_15_bit at PHASE6.B15;
    const register unsigned short int PHASE6_14 = 14;
    sbit  PHASE6_14_bit at PHASE6.B14;
    const register unsigned short int PHASE6_13 = 13;
    sbit  PHASE6_13_bit at PHASE6.B13;
    const register unsigned short int PHASE6_12 = 12;
    sbit  PHASE6_12_bit at PHASE6.B12;
    const register unsigned short int PHASE6_11 = 11;
    sbit  PHASE6_11_bit at PHASE6.B11;
    const register unsigned short int PHASE6_10 = 10;
    sbit  PHASE6_10_bit at PHASE6.B10;
    const register unsigned short int PHASE6_9 = 9;
    sbit  PHASE6_9_bit at PHASE6.B9;
    const register unsigned short int PHASE6_8 = 8;
    sbit  PHASE6_8_bit at PHASE6.B8;
    const register unsigned short int PHASE6_7 = 7;
    sbit  PHASE6_7_bit at PHASE6.B7;
    const register unsigned short int PHASE6_6 = 6;
    sbit  PHASE6_6_bit at PHASE6.B6;
    const register unsigned short int PHASE6_5 = 5;
    sbit  PHASE6_5_bit at PHASE6.B5;
    const register unsigned short int PHASE6_4 = 4;
    sbit  PHASE6_4_bit at PHASE6.B4;
    const register unsigned short int PHASE6_3 = 3;
    sbit  PHASE6_3_bit at PHASE6.B3;
    const register unsigned short int PHASE6_2 = 2;
    sbit  PHASE6_2_bit at PHASE6.B2;
    const register unsigned short int PHASE6_1 = 1;
    sbit  PHASE6_1_bit at PHASE6.B1;
    const register unsigned short int PHASE6_0 = 0;
    sbit  PHASE6_0_bit at PHASE6.B0;

    // DTR6 bits
    const register unsigned short int DTR6_13 = 13;
    sbit  DTR6_13_bit at DTR6.B13;
    const register unsigned short int DTR6_12 = 12;
    sbit  DTR6_12_bit at DTR6.B12;
    const register unsigned short int DTR6_11 = 11;
    sbit  DTR6_11_bit at DTR6.B11;
    const register unsigned short int DTR6_10 = 10;
    sbit  DTR6_10_bit at DTR6.B10;
    const register unsigned short int DTR6_9 = 9;
    sbit  DTR6_9_bit at DTR6.B9;
    const register unsigned short int DTR6_8 = 8;
    sbit  DTR6_8_bit at DTR6.B8;
    const register unsigned short int DTR6_7 = 7;
    sbit  DTR6_7_bit at DTR6.B7;
    const register unsigned short int DTR6_6 = 6;
    sbit  DTR6_6_bit at DTR6.B6;
    const register unsigned short int DTR6_5 = 5;
    sbit  DTR6_5_bit at DTR6.B5;
    const register unsigned short int DTR6_4 = 4;
    sbit  DTR6_4_bit at DTR6.B4;
    const register unsigned short int DTR6_3 = 3;
    sbit  DTR6_3_bit at DTR6.B3;
    const register unsigned short int DTR6_2 = 2;
    sbit  DTR6_2_bit at DTR6.B2;
    const register unsigned short int DTR6_1 = 1;
    sbit  DTR6_1_bit at DTR6.B1;
    const register unsigned short int DTR6_0 = 0;
    sbit  DTR6_0_bit at DTR6.B0;

    // ALTDTR6 bits
    const register unsigned short int ALTDTR6_13 = 13;
    sbit  ALTDTR6_13_bit at ALTDTR6.B13;
    const register unsigned short int ALTDTR6_12 = 12;
    sbit  ALTDTR6_12_bit at ALTDTR6.B12;
    const register unsigned short int ALTDTR6_11 = 11;
    sbit  ALTDTR6_11_bit at ALTDTR6.B11;
    const register unsigned short int ALTDTR6_10 = 10;
    sbit  ALTDTR6_10_bit at ALTDTR6.B10;
    const register unsigned short int ALTDTR6_9 = 9;
    sbit  ALTDTR6_9_bit at ALTDTR6.B9;
    const register unsigned short int ALTDTR6_8 = 8;
    sbit  ALTDTR6_8_bit at ALTDTR6.B8;
    const register unsigned short int ALTDTR6_7 = 7;
    sbit  ALTDTR6_7_bit at ALTDTR6.B7;
    const register unsigned short int ALTDTR6_6 = 6;
    sbit  ALTDTR6_6_bit at ALTDTR6.B6;
    const register unsigned short int ALTDTR6_5 = 5;
    sbit  ALTDTR6_5_bit at ALTDTR6.B5;
    const register unsigned short int ALTDTR6_4 = 4;
    sbit  ALTDTR6_4_bit at ALTDTR6.B4;
    const register unsigned short int ALTDTR6_3 = 3;
    sbit  ALTDTR6_3_bit at ALTDTR6.B3;
    const register unsigned short int ALTDTR6_2 = 2;
    sbit  ALTDTR6_2_bit at ALTDTR6.B2;
    const register unsigned short int ALTDTR6_1 = 1;
    sbit  ALTDTR6_1_bit at ALTDTR6.B1;
    const register unsigned short int ALTDTR6_0 = 0;
    sbit  ALTDTR6_0_bit at ALTDTR6.B0;

    // SDC6 bits
    const register unsigned short int SDC6_15 = 15;
    sbit  SDC6_15_bit at SDC6.B15;
    const register unsigned short int SDC6_14 = 14;
    sbit  SDC6_14_bit at SDC6.B14;
    const register unsigned short int SDC6_13 = 13;
    sbit  SDC6_13_bit at SDC6.B13;
    const register unsigned short int SDC6_12 = 12;
    sbit  SDC6_12_bit at SDC6.B12;
    const register unsigned short int SDC6_11 = 11;
    sbit  SDC6_11_bit at SDC6.B11;
    const register unsigned short int SDC6_10 = 10;
    sbit  SDC6_10_bit at SDC6.B10;
    const register unsigned short int SDC6_9 = 9;
    sbit  SDC6_9_bit at SDC6.B9;
    const register unsigned short int SDC6_8 = 8;
    sbit  SDC6_8_bit at SDC6.B8;
    const register unsigned short int SDC6_7 = 7;
    sbit  SDC6_7_bit at SDC6.B7;
    const register unsigned short int SDC6_6 = 6;
    sbit  SDC6_6_bit at SDC6.B6;
    const register unsigned short int SDC6_5 = 5;
    sbit  SDC6_5_bit at SDC6.B5;
    const register unsigned short int SDC6_4 = 4;
    sbit  SDC6_4_bit at SDC6.B4;
    const register unsigned short int SDC6_3 = 3;
    sbit  SDC6_3_bit at SDC6.B3;
    const register unsigned short int SDC6_2 = 2;
    sbit  SDC6_2_bit at SDC6.B2;
    const register unsigned short int SDC6_1 = 1;
    sbit  SDC6_1_bit at SDC6.B1;
    const register unsigned short int SDC6_0 = 0;
    sbit  SDC6_0_bit at SDC6.B0;

    // SPHASE6 bits
    const register unsigned short int SPHASE6_15 = 15;
    sbit  SPHASE6_15_bit at SPHASE6.B15;
    const register unsigned short int SPHASE6_14 = 14;
    sbit  SPHASE6_14_bit at SPHASE6.B14;
    const register unsigned short int SPHASE6_13 = 13;
    sbit  SPHASE6_13_bit at SPHASE6.B13;
    const register unsigned short int SPHASE6_12 = 12;
    sbit  SPHASE6_12_bit at SPHASE6.B12;
    const register unsigned short int SPHASE6_11 = 11;
    sbit  SPHASE6_11_bit at SPHASE6.B11;
    const register unsigned short int SPHASE6_10 = 10;
    sbit  SPHASE6_10_bit at SPHASE6.B10;
    const register unsigned short int SPHASE6_9 = 9;
    sbit  SPHASE6_9_bit at SPHASE6.B9;
    const register unsigned short int SPHASE6_8 = 8;
    sbit  SPHASE6_8_bit at SPHASE6.B8;
    const register unsigned short int SPHASE6_7 = 7;
    sbit  SPHASE6_7_bit at SPHASE6.B7;
    const register unsigned short int SPHASE6_6 = 6;
    sbit  SPHASE6_6_bit at SPHASE6.B6;
    const register unsigned short int SPHASE6_5 = 5;
    sbit  SPHASE6_5_bit at SPHASE6.B5;
    const register unsigned short int SPHASE6_4 = 4;
    sbit  SPHASE6_4_bit at SPHASE6.B4;
    const register unsigned short int SPHASE6_3 = 3;
    sbit  SPHASE6_3_bit at SPHASE6.B3;
    const register unsigned short int SPHASE6_2 = 2;
    sbit  SPHASE6_2_bit at SPHASE6.B2;
    const register unsigned short int SPHASE6_1 = 1;
    sbit  SPHASE6_1_bit at SPHASE6.B1;
    const register unsigned short int SPHASE6_0 = 0;
    sbit  SPHASE6_0_bit at SPHASE6.B0;

    // TRIG6 bits
    sbit  TRGCMP_12_TRIG6_bit at TRIG6.B15;
    sbit  TRGCMP_11_TRIG6_bit at TRIG6.B14;
    sbit  TRGCMP_10_TRIG6_bit at TRIG6.B13;
    sbit  TRGCMP_9_TRIG6_bit at TRIG6.B12;
    sbit  TRGCMP_8_TRIG6_bit at TRIG6.B11;
    sbit  TRGCMP_7_TRIG6_bit at TRIG6.B10;
    sbit  TRGCMP_6_TRIG6_bit at TRIG6.B9;
    sbit  TRGCMP_5_TRIG6_bit at TRIG6.B8;
    sbit  TRGCMP_4_TRIG6_bit at TRIG6.B7;
    sbit  TRGCMP_3_TRIG6_bit at TRIG6.B6;
    sbit  TRGCMP_2_TRIG6_bit at TRIG6.B5;
    sbit  TRGCMP_1_TRIG6_bit at TRIG6.B4;
    sbit  TRGCMP_0_TRIG6_bit at TRIG6.B3;

    // TRGCON6 bits
    sbit  TRGDIV_3_TRGCON6_bit at TRGCON6.B15;
    sbit  TRGDIV_2_TRGCON6_bit at TRGCON6.B14;
    sbit  TRGDIV_1_TRGCON6_bit at TRGCON6.B13;
    sbit  TRGDIV_0_TRGCON6_bit at TRGCON6.B12;
    sbit  TRGSTRT_5_TRGCON6_bit at TRGCON6.B5;
    sbit  TRGSTRT_4_TRGCON6_bit at TRGCON6.B4;
    sbit  TRGSTRT_3_TRGCON6_bit at TRGCON6.B3;
    sbit  TRGSTRT_2_TRGCON6_bit at TRGCON6.B2;
    sbit  TRGSTRT_1_TRGCON6_bit at TRGCON6.B1;
    sbit  TRGSTRT_0_TRGCON6_bit at TRGCON6.B0;

    // PWMCAP6 bits
    sbit  PWMCAP_12_PWMCAP6_bit at PWMCAP6.B15;
    sbit  PWMCAP_11_PWMCAP6_bit at PWMCAP6.B14;
    sbit  PWMCAP_10_PWMCAP6_bit at PWMCAP6.B13;
    sbit  PWMCAP_9_PWMCAP6_bit at PWMCAP6.B12;
    sbit  PWMCAP_8_PWMCAP6_bit at PWMCAP6.B11;
    sbit  PWMCAP_7_PWMCAP6_bit at PWMCAP6.B10;
    sbit  PWMCAP_6_PWMCAP6_bit at PWMCAP6.B9;
    sbit  PWMCAP_5_PWMCAP6_bit at PWMCAP6.B8;
    sbit  PWMCAP_4_PWMCAP6_bit at PWMCAP6.B7;
    sbit  PWMCAP_3_PWMCAP6_bit at PWMCAP6.B6;
    sbit  PWMCAP_2_PWMCAP6_bit at PWMCAP6.B5;
    sbit  PWMCAP_1_PWMCAP6_bit at PWMCAP6.B4;
    sbit  PWMCAP_0_PWMCAP6_bit at PWMCAP6.B3;

    // LEBCON6 bits
    sbit  PHR_LEBCON6_bit at LEBCON6.B15;
    sbit  PHF_LEBCON6_bit at LEBCON6.B14;
    sbit  PLR_LEBCON6_bit at LEBCON6.B13;
    sbit  PLF_LEBCON6_bit at LEBCON6.B12;
    sbit  FLTLEBEN_LEBCON6_bit at LEBCON6.B11;
    sbit  CLLEBEN_LEBCON6_bit at LEBCON6.B10;
    sbit  BCH_LEBCON6_bit at LEBCON6.B5;
    sbit  BCL_LEBCON6_bit at LEBCON6.B4;
    sbit  BPHH_LEBCON6_bit at LEBCON6.B3;
    sbit  BPHL_LEBCON6_bit at LEBCON6.B2;
    sbit  BPLH_LEBCON6_bit at LEBCON6.B1;
    sbit  BPLL_LEBCON6_bit at LEBCON6.B0;

    // LEBDLY6 bits
    sbit  LEB_8_LEBDLY6_bit at LEBDLY6.B11;
    sbit  LEB_7_LEBDLY6_bit at LEBDLY6.B10;
    sbit  LEB_6_LEBDLY6_bit at LEBDLY6.B9;
    sbit  LEB_5_LEBDLY6_bit at LEBDLY6.B8;
    sbit  LEB_4_LEBDLY6_bit at LEBDLY6.B7;
    sbit  LEB_3_LEBDLY6_bit at LEBDLY6.B6;
    sbit  LEB_2_LEBDLY6_bit at LEBDLY6.B5;
    sbit  LEB_1_LEBDLY6_bit at LEBDLY6.B4;
    sbit  LEB_0_LEBDLY6_bit at LEBDLY6.B3;

    // AUXCON6 bits
    sbit  BLANKSEL_3_AUXCON6_bit at AUXCON6.B11;
    sbit  BLANKSEL_2_AUXCON6_bit at AUXCON6.B10;
    sbit  BLANKSEL_1_AUXCON6_bit at AUXCON6.B9;
    sbit  BLANKSEL_0_AUXCON6_bit at AUXCON6.B8;
    sbit  CHOPSEL_3_AUXCON6_bit at AUXCON6.B5;
    sbit  CHOPSEL_2_AUXCON6_bit at AUXCON6.B4;
    sbit  CHOPSEL_1_AUXCON6_bit at AUXCON6.B3;
    sbit  CHOPSEL_0_AUXCON6_bit at AUXCON6.B2;
    sbit  CHOPHEN_AUXCON6_bit at AUXCON6.B1;
    sbit  CHOPLEN_AUXCON6_bit at AUXCON6.B0;

    // PWMCON7 bits
    sbit  FLTSTAT_PWMCON7_bit at PWMCON7.B15;
    sbit  CLSTAT_PWMCON7_bit at PWMCON7.B14;
    sbit  TRGSTAT_PWMCON7_bit at PWMCON7.B13;
    sbit  FLTIEN_PWMCON7_bit at PWMCON7.B12;
    sbit  CLIEN_PWMCON7_bit at PWMCON7.B11;
    sbit  TRGIEN_PWMCON7_bit at PWMCON7.B10;
    sbit  ITB_PWMCON7_bit at PWMCON7.B9;
    sbit  MDCS_PWMCON7_bit at PWMCON7.B8;
    sbit  DTC_1_PWMCON7_bit at PWMCON7.B7;
    sbit  DTC_0_PWMCON7_bit at PWMCON7.B6;
    sbit  DTCP_PWMCON7_bit at PWMCON7.B5;
    sbit  MTBS_PWMCON7_bit at PWMCON7.B3;
    sbit  CAM_PWMCON7_bit at PWMCON7.B2;
    sbit  XPRES_PWMCON7_bit at PWMCON7.B1;
    sbit  IUE_PWMCON7_bit at PWMCON7.B0;

    // IOCON7 bits
    sbit  PENH_IOCON7_bit at IOCON7.B15;
    sbit  PENL_IOCON7_bit at IOCON7.B14;
    sbit  POLH_IOCON7_bit at IOCON7.B13;
    sbit  POLL_IOCON7_bit at IOCON7.B12;
    sbit  PMOD_1_IOCON7_bit at IOCON7.B11;
    sbit  PMOD_0_IOCON7_bit at IOCON7.B10;
    sbit  OVRENH_IOCON7_bit at IOCON7.B9;
    sbit  OVRENL_IOCON7_bit at IOCON7.B8;
    sbit  OVRDAT_1_IOCON7_bit at IOCON7.B7;
    sbit  OVRDAT_0_IOCON7_bit at IOCON7.B6;
    sbit  FLTDAT_1_IOCON7_bit at IOCON7.B5;
    sbit  FLTDAT_0_IOCON7_bit at IOCON7.B4;
    sbit  CLDAT_1_IOCON7_bit at IOCON7.B3;
    sbit  CLDAT_0_IOCON7_bit at IOCON7.B2;
    sbit  SWAP_IOCON7_bit at IOCON7.B1;
    sbit  OSYNC_IOCON7_bit at IOCON7.B0;

    // FCLCON7 bits
    sbit  IFLTMOD_FCLCON7_bit at FCLCON7.B15;
    sbit  CLSRC_4_FCLCON7_bit at FCLCON7.B14;
    sbit  CLSRC_3_FCLCON7_bit at FCLCON7.B13;
    sbit  CLSRC_2_FCLCON7_bit at FCLCON7.B12;
    sbit  CLSRC_1_FCLCON7_bit at FCLCON7.B11;
    sbit  CLSRC_0_FCLCON7_bit at FCLCON7.B10;
    sbit  CLPOL_FCLCON7_bit at FCLCON7.B9;
    sbit  CLMOD_FCLCON7_bit at FCLCON7.B8;
    sbit  FLTSRC_4_FCLCON7_bit at FCLCON7.B7;
    sbit  FLTSRC_3_FCLCON7_bit at FCLCON7.B6;
    sbit  FLTSRC_2_FCLCON7_bit at FCLCON7.B5;
    sbit  FLTSRC_1_FCLCON7_bit at FCLCON7.B4;
    sbit  FLTSRC_0_FCLCON7_bit at FCLCON7.B3;
    sbit  FLTPOL_FCLCON7_bit at FCLCON7.B2;
    sbit  FLTMOD_1_FCLCON7_bit at FCLCON7.B1;
    sbit  FLTMOD_0_FCLCON7_bit at FCLCON7.B0;

    // PDC7 bits
    const register unsigned short int PDC7_15 = 15;
    sbit  PDC7_15_bit at PDC7.B15;
    const register unsigned short int PDC7_14 = 14;
    sbit  PDC7_14_bit at PDC7.B14;
    const register unsigned short int PDC7_13 = 13;
    sbit  PDC7_13_bit at PDC7.B13;
    const register unsigned short int PDC7_12 = 12;
    sbit  PDC7_12_bit at PDC7.B12;
    const register unsigned short int PDC7_11 = 11;
    sbit  PDC7_11_bit at PDC7.B11;
    const register unsigned short int PDC7_10 = 10;
    sbit  PDC7_10_bit at PDC7.B10;
    const register unsigned short int PDC7_9 = 9;
    sbit  PDC7_9_bit at PDC7.B9;
    const register unsigned short int PDC7_8 = 8;
    sbit  PDC7_8_bit at PDC7.B8;
    const register unsigned short int PDC7_7 = 7;
    sbit  PDC7_7_bit at PDC7.B7;
    const register unsigned short int PDC7_6 = 6;
    sbit  PDC7_6_bit at PDC7.B6;
    const register unsigned short int PDC7_5 = 5;
    sbit  PDC7_5_bit at PDC7.B5;
    const register unsigned short int PDC7_4 = 4;
    sbit  PDC7_4_bit at PDC7.B4;
    const register unsigned short int PDC7_3 = 3;
    sbit  PDC7_3_bit at PDC7.B3;
    const register unsigned short int PDC7_2 = 2;
    sbit  PDC7_2_bit at PDC7.B2;
    const register unsigned short int PDC7_1 = 1;
    sbit  PDC7_1_bit at PDC7.B1;
    const register unsigned short int PDC7_0 = 0;
    sbit  PDC7_0_bit at PDC7.B0;

    // PHASE7 bits
    const register unsigned short int PHASE7_15 = 15;
    sbit  PHASE7_15_bit at PHASE7.B15;
    const register unsigned short int PHASE7_14 = 14;
    sbit  PHASE7_14_bit at PHASE7.B14;
    const register unsigned short int PHASE7_13 = 13;
    sbit  PHASE7_13_bit at PHASE7.B13;
    const register unsigned short int PHASE7_12 = 12;
    sbit  PHASE7_12_bit at PHASE7.B12;
    const register unsigned short int PHASE7_11 = 11;
    sbit  PHASE7_11_bit at PHASE7.B11;
    const register unsigned short int PHASE7_10 = 10;
    sbit  PHASE7_10_bit at PHASE7.B10;
    const register unsigned short int PHASE7_9 = 9;
    sbit  PHASE7_9_bit at PHASE7.B9;
    const register unsigned short int PHASE7_8 = 8;
    sbit  PHASE7_8_bit at PHASE7.B8;
    const register unsigned short int PHASE7_7 = 7;
    sbit  PHASE7_7_bit at PHASE7.B7;
    const register unsigned short int PHASE7_6 = 6;
    sbit  PHASE7_6_bit at PHASE7.B6;
    const register unsigned short int PHASE7_5 = 5;
    sbit  PHASE7_5_bit at PHASE7.B5;
    const register unsigned short int PHASE7_4 = 4;
    sbit  PHASE7_4_bit at PHASE7.B4;
    const register unsigned short int PHASE7_3 = 3;
    sbit  PHASE7_3_bit at PHASE7.B3;
    const register unsigned short int PHASE7_2 = 2;
    sbit  PHASE7_2_bit at PHASE7.B2;
    const register unsigned short int PHASE7_1 = 1;
    sbit  PHASE7_1_bit at PHASE7.B1;
    const register unsigned short int PHASE7_0 = 0;
    sbit  PHASE7_0_bit at PHASE7.B0;

    // DTR7 bits
    const register unsigned short int DTR7_13 = 13;
    sbit  DTR7_13_bit at DTR7.B13;
    const register unsigned short int DTR7_12 = 12;
    sbit  DTR7_12_bit at DTR7.B12;
    const register unsigned short int DTR7_11 = 11;
    sbit  DTR7_11_bit at DTR7.B11;
    const register unsigned short int DTR7_10 = 10;
    sbit  DTR7_10_bit at DTR7.B10;
    const register unsigned short int DTR7_9 = 9;
    sbit  DTR7_9_bit at DTR7.B9;
    const register unsigned short int DTR7_8 = 8;
    sbit  DTR7_8_bit at DTR7.B8;
    const register unsigned short int DTR7_7 = 7;
    sbit  DTR7_7_bit at DTR7.B7;
    const register unsigned short int DTR7_6 = 6;
    sbit  DTR7_6_bit at DTR7.B6;
    const register unsigned short int DTR7_5 = 5;
    sbit  DTR7_5_bit at DTR7.B5;
    const register unsigned short int DTR7_4 = 4;
    sbit  DTR7_4_bit at DTR7.B4;
    const register unsigned short int DTR7_3 = 3;
    sbit  DTR7_3_bit at DTR7.B3;
    const register unsigned short int DTR7_2 = 2;
    sbit  DTR7_2_bit at DTR7.B2;
    const register unsigned short int DTR7_1 = 1;
    sbit  DTR7_1_bit at DTR7.B1;
    const register unsigned short int DTR7_0 = 0;
    sbit  DTR7_0_bit at DTR7.B0;

    // ALTDTR7 bits
    const register unsigned short int ALTDTR7_13 = 13;
    sbit  ALTDTR7_13_bit at ALTDTR7.B13;
    const register unsigned short int ALTDTR7_12 = 12;
    sbit  ALTDTR7_12_bit at ALTDTR7.B12;
    const register unsigned short int ALTDTR7_11 = 11;
    sbit  ALTDTR7_11_bit at ALTDTR7.B11;
    const register unsigned short int ALTDTR7_10 = 10;
    sbit  ALTDTR7_10_bit at ALTDTR7.B10;
    const register unsigned short int ALTDTR7_9 = 9;
    sbit  ALTDTR7_9_bit at ALTDTR7.B9;
    const register unsigned short int ALTDTR7_8 = 8;
    sbit  ALTDTR7_8_bit at ALTDTR7.B8;
    const register unsigned short int ALTDTR7_7 = 7;
    sbit  ALTDTR7_7_bit at ALTDTR7.B7;
    const register unsigned short int ALTDTR7_6 = 6;
    sbit  ALTDTR7_6_bit at ALTDTR7.B6;
    const register unsigned short int ALTDTR7_5 = 5;
    sbit  ALTDTR7_5_bit at ALTDTR7.B5;
    const register unsigned short int ALTDTR7_4 = 4;
    sbit  ALTDTR7_4_bit at ALTDTR7.B4;
    const register unsigned short int ALTDTR7_3 = 3;
    sbit  ALTDTR7_3_bit at ALTDTR7.B3;
    const register unsigned short int ALTDTR7_2 = 2;
    sbit  ALTDTR7_2_bit at ALTDTR7.B2;
    const register unsigned short int ALTDTR7_1 = 1;
    sbit  ALTDTR7_1_bit at ALTDTR7.B1;
    const register unsigned short int ALTDTR7_0 = 0;
    sbit  ALTDTR7_0_bit at ALTDTR7.B0;

    // SDC7 bits
    const register unsigned short int SDC7_15 = 15;
    sbit  SDC7_15_bit at SDC7.B15;
    const register unsigned short int SDC7_14 = 14;
    sbit  SDC7_14_bit at SDC7.B14;
    const register unsigned short int SDC7_13 = 13;
    sbit  SDC7_13_bit at SDC7.B13;
    const register unsigned short int SDC7_12 = 12;
    sbit  SDC7_12_bit at SDC7.B12;
    const register unsigned short int SDC7_11 = 11;
    sbit  SDC7_11_bit at SDC7.B11;
    const register unsigned short int SDC7_10 = 10;
    sbit  SDC7_10_bit at SDC7.B10;
    const register unsigned short int SDC7_9 = 9;
    sbit  SDC7_9_bit at SDC7.B9;
    const register unsigned short int SDC7_8 = 8;
    sbit  SDC7_8_bit at SDC7.B8;
    const register unsigned short int SDC7_7 = 7;
    sbit  SDC7_7_bit at SDC7.B7;
    const register unsigned short int SDC7_6 = 6;
    sbit  SDC7_6_bit at SDC7.B6;
    const register unsigned short int SDC7_5 = 5;
    sbit  SDC7_5_bit at SDC7.B5;
    const register unsigned short int SDC7_4 = 4;
    sbit  SDC7_4_bit at SDC7.B4;
    const register unsigned short int SDC7_3 = 3;
    sbit  SDC7_3_bit at SDC7.B3;
    const register unsigned short int SDC7_2 = 2;
    sbit  SDC7_2_bit at SDC7.B2;
    const register unsigned short int SDC7_1 = 1;
    sbit  SDC7_1_bit at SDC7.B1;
    const register unsigned short int SDC7_0 = 0;
    sbit  SDC7_0_bit at SDC7.B0;

    // SPHASE7 bits
    const register unsigned short int SPHASE7_15 = 15;
    sbit  SPHASE7_15_bit at SPHASE7.B15;
    const register unsigned short int SPHASE7_14 = 14;
    sbit  SPHASE7_14_bit at SPHASE7.B14;
    const register unsigned short int SPHASE7_13 = 13;
    sbit  SPHASE7_13_bit at SPHASE7.B13;
    const register unsigned short int SPHASE7_12 = 12;
    sbit  SPHASE7_12_bit at SPHASE7.B12;
    const register unsigned short int SPHASE7_11 = 11;
    sbit  SPHASE7_11_bit at SPHASE7.B11;
    const register unsigned short int SPHASE7_10 = 10;
    sbit  SPHASE7_10_bit at SPHASE7.B10;
    const register unsigned short int SPHASE7_9 = 9;
    sbit  SPHASE7_9_bit at SPHASE7.B9;
    const register unsigned short int SPHASE7_8 = 8;
    sbit  SPHASE7_8_bit at SPHASE7.B8;
    const register unsigned short int SPHASE7_7 = 7;
    sbit  SPHASE7_7_bit at SPHASE7.B7;
    const register unsigned short int SPHASE7_6 = 6;
    sbit  SPHASE7_6_bit at SPHASE7.B6;
    const register unsigned short int SPHASE7_5 = 5;
    sbit  SPHASE7_5_bit at SPHASE7.B5;
    const register unsigned short int SPHASE7_4 = 4;
    sbit  SPHASE7_4_bit at SPHASE7.B4;
    const register unsigned short int SPHASE7_3 = 3;
    sbit  SPHASE7_3_bit at SPHASE7.B3;
    const register unsigned short int SPHASE7_2 = 2;
    sbit  SPHASE7_2_bit at SPHASE7.B2;
    const register unsigned short int SPHASE7_1 = 1;
    sbit  SPHASE7_1_bit at SPHASE7.B1;
    const register unsigned short int SPHASE7_0 = 0;
    sbit  SPHASE7_0_bit at SPHASE7.B0;

    // TRIG7 bits
    sbit  TRGCMP_12_TRIG7_bit at TRIG7.B15;
    sbit  TRGCMP_11_TRIG7_bit at TRIG7.B14;
    sbit  TRGCMP_10_TRIG7_bit at TRIG7.B13;
    sbit  TRGCMP_9_TRIG7_bit at TRIG7.B12;
    sbit  TRGCMP_8_TRIG7_bit at TRIG7.B11;
    sbit  TRGCMP_7_TRIG7_bit at TRIG7.B10;
    sbit  TRGCMP_6_TRIG7_bit at TRIG7.B9;
    sbit  TRGCMP_5_TRIG7_bit at TRIG7.B8;
    sbit  TRGCMP_4_TRIG7_bit at TRIG7.B7;
    sbit  TRGCMP_3_TRIG7_bit at TRIG7.B6;
    sbit  TRGCMP_2_TRIG7_bit at TRIG7.B5;
    sbit  TRGCMP_1_TRIG7_bit at TRIG7.B4;
    sbit  TRGCMP_0_TRIG7_bit at TRIG7.B3;

    // TRGCON7 bits
    sbit  TRGDIV_3_TRGCON7_bit at TRGCON7.B15;
    sbit  TRGDIV_2_TRGCON7_bit at TRGCON7.B14;
    sbit  TRGDIV_1_TRGCON7_bit at TRGCON7.B13;
    sbit  TRGDIV_0_TRGCON7_bit at TRGCON7.B12;
    sbit  TRGSTRT_5_TRGCON7_bit at TRGCON7.B5;
    sbit  TRGSTRT_4_TRGCON7_bit at TRGCON7.B4;
    sbit  TRGSTRT_3_TRGCON7_bit at TRGCON7.B3;
    sbit  TRGSTRT_2_TRGCON7_bit at TRGCON7.B2;
    sbit  TRGSTRT_1_TRGCON7_bit at TRGCON7.B1;
    sbit  TRGSTRT_0_TRGCON7_bit at TRGCON7.B0;

    // PWMCAP7 bits
    sbit  PWMCAP_12_PWMCAP7_bit at PWMCAP7.B15;
    sbit  PWMCAP_11_PWMCAP7_bit at PWMCAP7.B14;
    sbit  PWMCAP_10_PWMCAP7_bit at PWMCAP7.B13;
    sbit  PWMCAP_9_PWMCAP7_bit at PWMCAP7.B12;
    sbit  PWMCAP_8_PWMCAP7_bit at PWMCAP7.B11;
    sbit  PWMCAP_7_PWMCAP7_bit at PWMCAP7.B10;
    sbit  PWMCAP_6_PWMCAP7_bit at PWMCAP7.B9;
    sbit  PWMCAP_5_PWMCAP7_bit at PWMCAP7.B8;
    sbit  PWMCAP_4_PWMCAP7_bit at PWMCAP7.B7;
    sbit  PWMCAP_3_PWMCAP7_bit at PWMCAP7.B6;
    sbit  PWMCAP_2_PWMCAP7_bit at PWMCAP7.B5;
    sbit  PWMCAP_1_PWMCAP7_bit at PWMCAP7.B4;
    sbit  PWMCAP_0_PWMCAP7_bit at PWMCAP7.B3;

    // LEBCON7 bits
    sbit  PHR_LEBCON7_bit at LEBCON7.B15;
    sbit  PHF_LEBCON7_bit at LEBCON7.B14;
    sbit  PLR_LEBCON7_bit at LEBCON7.B13;
    sbit  PLF_LEBCON7_bit at LEBCON7.B12;
    sbit  FLTLEBEN_LEBCON7_bit at LEBCON7.B11;
    sbit  CLLEBEN_LEBCON7_bit at LEBCON7.B10;
    sbit  BCH_LEBCON7_bit at LEBCON7.B5;
    sbit  BCL_LEBCON7_bit at LEBCON7.B4;
    sbit  BPHH_LEBCON7_bit at LEBCON7.B3;
    sbit  BPHL_LEBCON7_bit at LEBCON7.B2;
    sbit  BPLH_LEBCON7_bit at LEBCON7.B1;
    sbit  BPLL_LEBCON7_bit at LEBCON7.B0;

    // LEBDLY7 bits
    sbit  LEB_8_LEBDLY7_bit at LEBDLY7.B11;
    sbit  LEB_7_LEBDLY7_bit at LEBDLY7.B10;
    sbit  LEB_6_LEBDLY7_bit at LEBDLY7.B9;
    sbit  LEB_5_LEBDLY7_bit at LEBDLY7.B8;
    sbit  LEB_4_LEBDLY7_bit at LEBDLY7.B7;
    sbit  LEB_3_LEBDLY7_bit at LEBDLY7.B6;
    sbit  LEB_2_LEBDLY7_bit at LEBDLY7.B5;
    sbit  LEB_1_LEBDLY7_bit at LEBDLY7.B4;
    sbit  LEB_0_LEBDLY7_bit at LEBDLY7.B3;

    // AUXCON7 bits
    sbit  BLANKSEL_3_AUXCON7_bit at AUXCON7.B11;
    sbit  BLANKSEL_2_AUXCON7_bit at AUXCON7.B10;
    sbit  BLANKSEL_1_AUXCON7_bit at AUXCON7.B9;
    sbit  BLANKSEL_0_AUXCON7_bit at AUXCON7.B8;
    sbit  CHOPSEL_3_AUXCON7_bit at AUXCON7.B5;
    sbit  CHOPSEL_2_AUXCON7_bit at AUXCON7.B4;
    sbit  CHOPSEL_1_AUXCON7_bit at AUXCON7.B3;
    sbit  CHOPSEL_0_AUXCON7_bit at AUXCON7.B2;
    sbit  CHOPHEN_AUXCON7_bit at AUXCON7.B1;
    sbit  CHOPLEN_AUXCON7_bit at AUXCON7.B0;

    // TRISA bits
    const register unsigned short int TRISA15 = 15;
    sbit  TRISA15_bit at TRISA.B15;
    const register unsigned short int TRISA14 = 14;
    sbit  TRISA14_bit at TRISA.B14;
    const register unsigned short int TRISA10 = 10;
    sbit  TRISA10_bit at TRISA.B10;
    const register unsigned short int TRISA9 = 9;
    sbit  TRISA9_bit at TRISA.B9;
    const register unsigned short int TRISA7 = 7;
    sbit  TRISA7_bit at TRISA.B7;
    const register unsigned short int TRISA6 = 6;
    sbit  TRISA6_bit at TRISA.B6;
    const register unsigned short int TRISA5 = 5;
    sbit  TRISA5_bit at TRISA.B5;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA3 = 3;
    sbit  TRISA3_bit at TRISA.B3;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;

    // PORTA bits
    const register unsigned short int RA15 = 15;
    sbit  RA15_bit at PORTA.B15;
    const register unsigned short int RA14 = 14;
    sbit  RA14_bit at PORTA.B14;
    const register unsigned short int RA10 = 10;
    sbit  RA10_bit at PORTA.B10;
    const register unsigned short int RA9 = 9;
    sbit  RA9_bit at PORTA.B9;
    const register unsigned short int RA7 = 7;
    sbit  RA7_bit at PORTA.B7;
    const register unsigned short int RA6 = 6;
    sbit  RA6_bit at PORTA.B6;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;

    // LATA bits
    const register unsigned short int LATA15 = 15;
    sbit  LATA15_bit at LATA.B15;
    const register unsigned short int LATA14 = 14;
    sbit  LATA14_bit at LATA.B14;
    const register unsigned short int LATA10 = 10;
    sbit  LATA10_bit at LATA.B10;
    const register unsigned short int LATA9 = 9;
    sbit  LATA9_bit at LATA.B9;
    const register unsigned short int LATA7 = 7;
    sbit  LATA7_bit at LATA.B7;
    const register unsigned short int LATA6 = 6;
    sbit  LATA6_bit at LATA.B6;
    const register unsigned short int LATA5 = 5;
    sbit  LATA5_bit at LATA.B5;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA3 = 3;
    sbit  LATA3_bit at LATA.B3;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;

    // ODCA bits
    const register unsigned short int ODCA15 = 15;
    sbit  ODCA15_bit at ODCA.B15;
    const register unsigned short int ODCA14 = 14;
    sbit  ODCA14_bit at ODCA.B14;
    const register unsigned short int ODCA5 = 5;
    sbit  ODCA5_bit at ODCA.B5;
    const register unsigned short int ODCA4 = 4;
    sbit  ODCA4_bit at ODCA.B4;
    const register unsigned short int ODCA3 = 3;
    sbit  ODCA3_bit at ODCA.B3;
    const register unsigned short int ODCA2 = 2;
    sbit  ODCA2_bit at ODCA.B2;
    const register unsigned short int ODCA1 = 1;
    sbit  ODCA1_bit at ODCA.B1;
    const register unsigned short int ODCA0 = 0;
    sbit  ODCA0_bit at ODCA.B0;

    // CNENA bits
    const register unsigned short int CNIEA15 = 15;
    sbit  CNIEA15_bit at CNENA.B15;
    const register unsigned short int CNIEA14 = 14;
    sbit  CNIEA14_bit at CNENA.B14;
    const register unsigned short int CNIEA10 = 10;
    sbit  CNIEA10_bit at CNENA.B10;
    const register unsigned short int CNIEA9 = 9;
    sbit  CNIEA9_bit at CNENA.B9;
    const register unsigned short int CNIEA7 = 7;
    sbit  CNIEA7_bit at CNENA.B7;
    const register unsigned short int CNIEA6 = 6;
    sbit  CNIEA6_bit at CNENA.B6;
    const register unsigned short int CNIEA5 = 5;
    sbit  CNIEA5_bit at CNENA.B5;
    const register unsigned short int CNIEA4 = 4;
    sbit  CNIEA4_bit at CNENA.B4;
    const register unsigned short int CNIEA3 = 3;
    sbit  CNIEA3_bit at CNENA.B3;
    const register unsigned short int CNIEA2 = 2;
    sbit  CNIEA2_bit at CNENA.B2;
    const register unsigned short int CNIEA1 = 1;
    sbit  CNIEA1_bit at CNENA.B1;
    const register unsigned short int CNIEA0 = 0;
    sbit  CNIEA0_bit at CNENA.B0;

    // CNPUA bits
    const register unsigned short int CNPUA15 = 15;
    sbit  CNPUA15_bit at CNPUA.B15;
    const register unsigned short int CNPUA14 = 14;
    sbit  CNPUA14_bit at CNPUA.B14;
    const register unsigned short int CNPUA10 = 10;
    sbit  CNPUA10_bit at CNPUA.B10;
    const register unsigned short int CNPUA9 = 9;
    sbit  CNPUA9_bit at CNPUA.B9;
    const register unsigned short int CNPUA7 = 7;
    sbit  CNPUA7_bit at CNPUA.B7;
    const register unsigned short int CNPUA6 = 6;
    sbit  CNPUA6_bit at CNPUA.B6;
    const register unsigned short int CNPUA5 = 5;
    sbit  CNPUA5_bit at CNPUA.B5;
    const register unsigned short int CNPUA4 = 4;
    sbit  CNPUA4_bit at CNPUA.B4;
    const register unsigned short int CNPUA3 = 3;
    sbit  CNPUA3_bit at CNPUA.B3;
    const register unsigned short int CNPUA2 = 2;
    sbit  CNPUA2_bit at CNPUA.B2;
    const register unsigned short int CNPUA1 = 1;
    sbit  CNPUA1_bit at CNPUA.B1;
    const register unsigned short int CNPUA0 = 0;
    sbit  CNPUA0_bit at CNPUA.B0;

    // CNPDA bits
    const register unsigned short int CNPDA15 = 15;
    sbit  CNPDA15_bit at CNPDA.B15;
    const register unsigned short int CNPDA14 = 14;
    sbit  CNPDA14_bit at CNPDA.B14;
    const register unsigned short int CNPDA10 = 10;
    sbit  CNPDA10_bit at CNPDA.B10;
    const register unsigned short int CNPDA9 = 9;
    sbit  CNPDA9_bit at CNPDA.B9;
    const register unsigned short int CNPDA7 = 7;
    sbit  CNPDA7_bit at CNPDA.B7;
    const register unsigned short int CNPDA6 = 6;
    sbit  CNPDA6_bit at CNPDA.B6;
    const register unsigned short int CNPDA5 = 5;
    sbit  CNPDA5_bit at CNPDA.B5;
    const register unsigned short int CNPDA4 = 4;
    sbit  CNPDA4_bit at CNPDA.B4;
    const register unsigned short int CNPDA3 = 3;
    sbit  CNPDA3_bit at CNPDA.B3;
    const register unsigned short int CNPDA2 = 2;
    sbit  CNPDA2_bit at CNPDA.B2;
    const register unsigned short int CNPDA1 = 1;
    sbit  CNPDA1_bit at CNPDA.B1;
    const register unsigned short int CNPDA0 = 0;
    sbit  CNPDA0_bit at CNPDA.B0;

    // ANSELA bits
    const register unsigned short int ANSA10 = 10;
    sbit  ANSA10_bit at ANSELA.B10;
    const register unsigned short int ANSA9 = 9;
    sbit  ANSA9_bit at ANSELA.B9;
    const register unsigned short int ANSA7 = 7;
    sbit  ANSA7_bit at ANSELA.B7;
    const register unsigned short int ANSA6 = 6;
    sbit  ANSA6_bit at ANSELA.B6;

    // TRISB bits
    const register unsigned short int TRISB15 = 15;
    sbit  TRISB15_bit at TRISB.B15;
    const register unsigned short int TRISB14 = 14;
    sbit  TRISB14_bit at TRISB.B14;
    const register unsigned short int TRISB13 = 13;
    sbit  TRISB13_bit at TRISB.B13;
    const register unsigned short int TRISB12 = 12;
    sbit  TRISB12_bit at TRISB.B12;
    const register unsigned short int TRISB11 = 11;
    sbit  TRISB11_bit at TRISB.B11;
    const register unsigned short int TRISB10 = 10;
    sbit  TRISB10_bit at TRISB.B10;
    const register unsigned short int TRISB9 = 9;
    sbit  TRISB9_bit at TRISB.B9;
    const register unsigned short int TRISB8 = 8;
    sbit  TRISB8_bit at TRISB.B8;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;

    // PORTB bits
    const register unsigned short int RB15 = 15;
    sbit  RB15_bit at PORTB.B15;
    const register unsigned short int RB14 = 14;
    sbit  RB14_bit at PORTB.B14;
    const register unsigned short int RB13 = 13;
    sbit  RB13_bit at PORTB.B13;
    const register unsigned short int RB12 = 12;
    sbit  RB12_bit at PORTB.B12;
    const register unsigned short int RB11 = 11;
    sbit  RB11_bit at PORTB.B11;
    const register unsigned short int RB10 = 10;
    sbit  RB10_bit at PORTB.B10;
    const register unsigned short int RB9 = 9;
    sbit  RB9_bit at PORTB.B9;
    const register unsigned short int RB8 = 8;
    sbit  RB8_bit at PORTB.B8;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;

    // LATB bits
    const register unsigned short int LATB15 = 15;
    sbit  LATB15_bit at LATB.B15;
    const register unsigned short int LATB14 = 14;
    sbit  LATB14_bit at LATB.B14;
    const register unsigned short int LATB13 = 13;
    sbit  LATB13_bit at LATB.B13;
    const register unsigned short int LATB12 = 12;
    sbit  LATB12_bit at LATB.B12;
    const register unsigned short int LATB11 = 11;
    sbit  LATB11_bit at LATB.B11;
    const register unsigned short int LATB10 = 10;
    sbit  LATB10_bit at LATB.B10;
    const register unsigned short int LATB9 = 9;
    sbit  LATB9_bit at LATB.B9;
    const register unsigned short int LATB8 = 8;
    sbit  LATB8_bit at LATB.B8;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;

    // CNENB bits
    const register unsigned short int CNIEB15 = 15;
    sbit  CNIEB15_bit at CNENB.B15;
    const register unsigned short int CNIEB14 = 14;
    sbit  CNIEB14_bit at CNENB.B14;
    const register unsigned short int CNIEB13 = 13;
    sbit  CNIEB13_bit at CNENB.B13;
    const register unsigned short int CNIEB12 = 12;
    sbit  CNIEB12_bit at CNENB.B12;
    const register unsigned short int CNIEB11 = 11;
    sbit  CNIEB11_bit at CNENB.B11;
    const register unsigned short int CNIEB10 = 10;
    sbit  CNIEB10_bit at CNENB.B10;
    const register unsigned short int CNIEB9 = 9;
    sbit  CNIEB9_bit at CNENB.B9;
    const register unsigned short int CNIEB8 = 8;
    sbit  CNIEB8_bit at CNENB.B8;
    const register unsigned short int CNIEB7 = 7;
    sbit  CNIEB7_bit at CNENB.B7;
    const register unsigned short int CNIEB6 = 6;
    sbit  CNIEB6_bit at CNENB.B6;
    const register unsigned short int CNIEB5 = 5;
    sbit  CNIEB5_bit at CNENB.B5;
    const register unsigned short int CNIEB4 = 4;
    sbit  CNIEB4_bit at CNENB.B4;
    const register unsigned short int CNIEB3 = 3;
    sbit  CNIEB3_bit at CNENB.B3;
    const register unsigned short int CNIEB2 = 2;
    sbit  CNIEB2_bit at CNENB.B2;
    const register unsigned short int CNIEB1 = 1;
    sbit  CNIEB1_bit at CNENB.B1;
    const register unsigned short int CNIEB0 = 0;
    sbit  CNIEB0_bit at CNENB.B0;

    // CNPUB bits
    const register unsigned short int CNPUB15 = 15;
    sbit  CNPUB15_bit at CNPUB.B15;
    const register unsigned short int CNPUB14 = 14;
    sbit  CNPUB14_bit at CNPUB.B14;
    const register unsigned short int CNPUB13 = 13;
    sbit  CNPUB13_bit at CNPUB.B13;
    const register unsigned short int CNPUB12 = 12;
    sbit  CNPUB12_bit at CNPUB.B12;
    const register unsigned short int CNPUB11 = 11;
    sbit  CNPUB11_bit at CNPUB.B11;
    const register unsigned short int CNPUB10 = 10;
    sbit  CNPUB10_bit at CNPUB.B10;
    const register unsigned short int CNPUB9 = 9;
    sbit  CNPUB9_bit at CNPUB.B9;
    const register unsigned short int CNPUB8 = 8;
    sbit  CNPUB8_bit at CNPUB.B8;
    const register unsigned short int CNPUB7 = 7;
    sbit  CNPUB7_bit at CNPUB.B7;
    const register unsigned short int CNPUB6 = 6;
    sbit  CNPUB6_bit at CNPUB.B6;
    const register unsigned short int CNPUB5 = 5;
    sbit  CNPUB5_bit at CNPUB.B5;
    const register unsigned short int CNPUB4 = 4;
    sbit  CNPUB4_bit at CNPUB.B4;
    const register unsigned short int CNPUB3 = 3;
    sbit  CNPUB3_bit at CNPUB.B3;
    const register unsigned short int CNPUB2 = 2;
    sbit  CNPUB2_bit at CNPUB.B2;
    const register unsigned short int CNPUB1 = 1;
    sbit  CNPUB1_bit at CNPUB.B1;
    const register unsigned short int CNPUB0 = 0;
    sbit  CNPUB0_bit at CNPUB.B0;

    // CNPDB bits
    const register unsigned short int CNPDB15 = 15;
    sbit  CNPDB15_bit at CNPDB.B15;
    const register unsigned short int CNPDB14 = 14;
    sbit  CNPDB14_bit at CNPDB.B14;
    const register unsigned short int CNPDB13 = 13;
    sbit  CNPDB13_bit at CNPDB.B13;
    const register unsigned short int CNPDB12 = 12;
    sbit  CNPDB12_bit at CNPDB.B12;
    const register unsigned short int CNPDB11 = 11;
    sbit  CNPDB11_bit at CNPDB.B11;
    const register unsigned short int CNPDB10 = 10;
    sbit  CNPDB10_bit at CNPDB.B10;
    const register unsigned short int CNPDB9 = 9;
    sbit  CNPDB9_bit at CNPDB.B9;
    const register unsigned short int CNPDB8 = 8;
    sbit  CNPDB8_bit at CNPDB.B8;
    const register unsigned short int CNPDB7 = 7;
    sbit  CNPDB7_bit at CNPDB.B7;
    const register unsigned short int CNPDB6 = 6;
    sbit  CNPDB6_bit at CNPDB.B6;
    const register unsigned short int CNPDB5 = 5;
    sbit  CNPDB5_bit at CNPDB.B5;
    const register unsigned short int CNPDB4 = 4;
    sbit  CNPDB4_bit at CNPDB.B4;
    const register unsigned short int CNPDB3 = 3;
    sbit  CNPDB3_bit at CNPDB.B3;
    const register unsigned short int CNPDB2 = 2;
    sbit  CNPDB2_bit at CNPDB.B2;
    const register unsigned short int CNPDB1 = 1;
    sbit  CNPDB1_bit at CNPDB.B1;
    const register unsigned short int CNPDB0 = 0;
    sbit  CNPDB0_bit at CNPDB.B0;

    // ANSELB bits
    const register unsigned short int ANSB15 = 15;
    sbit  ANSB15_bit at ANSELB.B15;
    const register unsigned short int ANSB14 = 14;
    sbit  ANSB14_bit at ANSELB.B14;
    const register unsigned short int ANSB13 = 13;
    sbit  ANSB13_bit at ANSELB.B13;
    const register unsigned short int ANSB12 = 12;
    sbit  ANSB12_bit at ANSELB.B12;
    const register unsigned short int ANSB11 = 11;
    sbit  ANSB11_bit at ANSELB.B11;
    const register unsigned short int ANSB10 = 10;
    sbit  ANSB10_bit at ANSELB.B10;
    const register unsigned short int ANSB9 = 9;
    sbit  ANSB9_bit at ANSELB.B9;
    const register unsigned short int ANSB8 = 8;
    sbit  ANSB8_bit at ANSELB.B8;
    const register unsigned short int ANSB7 = 7;
    sbit  ANSB7_bit at ANSELB.B7;
    const register unsigned short int ANSB6 = 6;
    sbit  ANSB6_bit at ANSELB.B6;
    const register unsigned short int ANSB5 = 5;
    sbit  ANSB5_bit at ANSELB.B5;
    const register unsigned short int ANSB4 = 4;
    sbit  ANSB4_bit at ANSELB.B4;
    const register unsigned short int ANSB3 = 3;
    sbit  ANSB3_bit at ANSELB.B3;
    const register unsigned short int ANSB2 = 2;
    sbit  ANSB2_bit at ANSELB.B2;
    const register unsigned short int ANSB1 = 1;
    sbit  ANSB1_bit at ANSELB.B1;
    const register unsigned short int ANSB0 = 0;
    sbit  ANSB0_bit at ANSELB.B0;

    // TRISC bits
    const register unsigned short int TRISC15 = 15;
    sbit  TRISC15_bit at TRISC.B15;
    const register unsigned short int TRISC14 = 14;
    sbit  TRISC14_bit at TRISC.B14;
    const register unsigned short int TRISC13 = 13;
    sbit  TRISC13_bit at TRISC.B13;
    const register unsigned short int TRISC12 = 12;
    sbit  TRISC12_bit at TRISC.B12;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;

    // PORTC bits
    const register unsigned short int RC15 = 15;
    sbit  RC15_bit at PORTC.B15;
    const register unsigned short int RC14 = 14;
    sbit  RC14_bit at PORTC.B14;
    const register unsigned short int RC13 = 13;
    sbit  RC13_bit at PORTC.B13;
    const register unsigned short int RC12 = 12;
    sbit  RC12_bit at PORTC.B12;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;

    // LATC bits
    const register unsigned short int LATC15 = 15;
    sbit  LATC15_bit at LATC.B15;
    const register unsigned short int LATC14 = 14;
    sbit  LATC14_bit at LATC.B14;
    const register unsigned short int LATC13 = 13;
    sbit  LATC13_bit at LATC.B13;
    const register unsigned short int LATC12 = 12;
    sbit  LATC12_bit at LATC.B12;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;

    // CNENC bits
    const register unsigned short int CNIEC15 = 15;
    sbit  CNIEC15_bit at CNENC.B15;
    const register unsigned short int CNIEC14 = 14;
    sbit  CNIEC14_bit at CNENC.B14;
    const register unsigned short int CNIEC13 = 13;
    sbit  CNIEC13_bit at CNENC.B13;
    const register unsigned short int CNIEC12 = 12;
    sbit  CNIEC12_bit at CNENC.B12;
    const register unsigned short int CNIEC4 = 4;
    sbit  CNIEC4_bit at CNENC.B4;
    const register unsigned short int CNIEC3 = 3;
    sbit  CNIEC3_bit at CNENC.B3;
    const register unsigned short int CNIEC2 = 2;
    sbit  CNIEC2_bit at CNENC.B2;
    const register unsigned short int CNIEC1 = 1;
    sbit  CNIEC1_bit at CNENC.B1;

    // CNPUC bits
    const register unsigned short int CNPUC15 = 15;
    sbit  CNPUC15_bit at CNPUC.B15;
    const register unsigned short int CNPUC14 = 14;
    sbit  CNPUC14_bit at CNPUC.B14;
    const register unsigned short int CNPUC13 = 13;
    sbit  CNPUC13_bit at CNPUC.B13;
    const register unsigned short int CNPUC12 = 12;
    sbit  CNPUC12_bit at CNPUC.B12;
    const register unsigned short int CNPUC4 = 4;
    sbit  CNPUC4_bit at CNPUC.B4;
    const register unsigned short int CNPUC3 = 3;
    sbit  CNPUC3_bit at CNPUC.B3;
    const register unsigned short int CNPUC2 = 2;
    sbit  CNPUC2_bit at CNPUC.B2;
    const register unsigned short int CNPUC1 = 1;
    sbit  CNPUC1_bit at CNPUC.B1;

    // CNPDC bits
    const register unsigned short int CNPDC15 = 15;
    sbit  CNPDC15_bit at CNPDC.B15;
    const register unsigned short int CNPDC14 = 14;
    sbit  CNPDC14_bit at CNPDC.B14;
    const register unsigned short int CNPDC13 = 13;
    sbit  CNPDC13_bit at CNPDC.B13;
    const register unsigned short int CNPDC12 = 12;
    sbit  CNPDC12_bit at CNPDC.B12;
    const register unsigned short int CNPDC4 = 4;
    sbit  CNPDC4_bit at CNPDC.B4;
    const register unsigned short int CNPDC3 = 3;
    sbit  CNPDC3_bit at CNPDC.B3;
    const register unsigned short int CNPDC2 = 2;
    sbit  CNPDC2_bit at CNPDC.B2;
    const register unsigned short int CNPDC1 = 1;
    sbit  CNPDC1_bit at CNPDC.B1;

    // ANSELC bits
    const register unsigned short int ANSC14 = 14;
    sbit  ANSC14_bit at ANSELC.B14;
    const register unsigned short int ANSC13 = 13;
    sbit  ANSC13_bit at ANSELC.B13;
    const register unsigned short int ANSC4 = 4;
    sbit  ANSC4_bit at ANSELC.B4;
    const register unsigned short int ANSC3 = 3;
    sbit  ANSC3_bit at ANSELC.B3;
    const register unsigned short int ANSC2 = 2;
    sbit  ANSC2_bit at ANSELC.B2;
    const register unsigned short int ANSC1 = 1;
    sbit  ANSC1_bit at ANSELC.B1;

    // TRISD bits
    const register unsigned short int TRISD15 = 15;
    sbit  TRISD15_bit at TRISD.B15;
    const register unsigned short int TRISD14 = 14;
    sbit  TRISD14_bit at TRISD.B14;
    const register unsigned short int TRISD13 = 13;
    sbit  TRISD13_bit at TRISD.B13;
    const register unsigned short int TRISD12 = 12;
    sbit  TRISD12_bit at TRISD.B12;
    const register unsigned short int TRISD11 = 11;
    sbit  TRISD11_bit at TRISD.B11;
    const register unsigned short int TRISD10 = 10;
    sbit  TRISD10_bit at TRISD.B10;
    const register unsigned short int TRISD9 = 9;
    sbit  TRISD9_bit at TRISD.B9;
    const register unsigned short int TRISD8 = 8;
    sbit  TRISD8_bit at TRISD.B8;
    const register unsigned short int TRISD7 = 7;
    sbit  TRISD7_bit at TRISD.B7;
    const register unsigned short int TRISD6 = 6;
    sbit  TRISD6_bit at TRISD.B6;
    const register unsigned short int TRISD5 = 5;
    sbit  TRISD5_bit at TRISD.B5;
    const register unsigned short int TRISD4 = 4;
    sbit  TRISD4_bit at TRISD.B4;
    const register unsigned short int TRISD3 = 3;
    sbit  TRISD3_bit at TRISD.B3;
    const register unsigned short int TRISD2 = 2;
    sbit  TRISD2_bit at TRISD.B2;
    const register unsigned short int TRISD1 = 1;
    sbit  TRISD1_bit at TRISD.B1;
    const register unsigned short int TRISD0 = 0;
    sbit  TRISD0_bit at TRISD.B0;

    // PORTD bits
    const register unsigned short int RD15 = 15;
    sbit  RD15_bit at PORTD.B15;
    const register unsigned short int RD14 = 14;
    sbit  RD14_bit at PORTD.B14;
    const register unsigned short int RD13 = 13;
    sbit  RD13_bit at PORTD.B13;
    const register unsigned short int RD12 = 12;
    sbit  RD12_bit at PORTD.B12;
    const register unsigned short int RD11 = 11;
    sbit  RD11_bit at PORTD.B11;
    const register unsigned short int RD10 = 10;
    sbit  RD10_bit at PORTD.B10;
    const register unsigned short int RD9 = 9;
    sbit  RD9_bit at PORTD.B9;
    const register unsigned short int RD8 = 8;
    sbit  RD8_bit at PORTD.B8;
    const register unsigned short int RD7 = 7;
    sbit  RD7_bit at PORTD.B7;
    const register unsigned short int RD6 = 6;
    sbit  RD6_bit at PORTD.B6;
    const register unsigned short int RD5 = 5;
    sbit  RD5_bit at PORTD.B5;
    const register unsigned short int RD4 = 4;
    sbit  RD4_bit at PORTD.B4;
    const register unsigned short int RD3 = 3;
    sbit  RD3_bit at PORTD.B3;
    const register unsigned short int RD2 = 2;
    sbit  RD2_bit at PORTD.B2;
    const register unsigned short int RD1 = 1;
    sbit  RD1_bit at PORTD.B1;
    const register unsigned short int RD0 = 0;
    sbit  RD0_bit at PORTD.B0;

    // LATD bits
    const register unsigned short int LATD15 = 15;
    sbit  LATD15_bit at LATD.B15;
    const register unsigned short int LATD14 = 14;
    sbit  LATD14_bit at LATD.B14;
    const register unsigned short int LATD13 = 13;
    sbit  LATD13_bit at LATD.B13;
    const register unsigned short int LATD12 = 12;
    sbit  LATD12_bit at LATD.B12;
    const register unsigned short int LATD11 = 11;
    sbit  LATD11_bit at LATD.B11;
    const register unsigned short int LATD10 = 10;
    sbit  LATD10_bit at LATD.B10;
    const register unsigned short int LATD9 = 9;
    sbit  LATD9_bit at LATD.B9;
    const register unsigned short int LATD8 = 8;
    sbit  LATD8_bit at LATD.B8;
    const register unsigned short int LATD7 = 7;
    sbit  LATD7_bit at LATD.B7;
    const register unsigned short int LATD6 = 6;
    sbit  LATD6_bit at LATD.B6;
    const register unsigned short int LATD5 = 5;
    sbit  LATD5_bit at LATD.B5;
    const register unsigned short int LATD4 = 4;
    sbit  LATD4_bit at LATD.B4;
    const register unsigned short int LATD3 = 3;
    sbit  LATD3_bit at LATD.B3;
    const register unsigned short int LATD2 = 2;
    sbit  LATD2_bit at LATD.B2;
    const register unsigned short int LATD1 = 1;
    sbit  LATD1_bit at LATD.B1;
    const register unsigned short int LATD0 = 0;
    sbit  LATD0_bit at LATD.B0;

    // ODCD bits
    const register unsigned short int ODCD15 = 15;
    sbit  ODCD15_bit at ODCD.B15;
    const register unsigned short int ODCD14 = 14;
    sbit  ODCD14_bit at ODCD.B14;
    const register unsigned short int ODCD13 = 13;
    sbit  ODCD13_bit at ODCD.B13;
    const register unsigned short int ODCD12 = 12;
    sbit  ODCD12_bit at ODCD.B12;
    const register unsigned short int ODCD11 = 11;
    sbit  ODCD11_bit at ODCD.B11;
    const register unsigned short int ODCD10 = 10;
    sbit  ODCD10_bit at ODCD.B10;
    const register unsigned short int ODCD9 = 9;
    sbit  ODCD9_bit at ODCD.B9;
    const register unsigned short int ODCD8 = 8;
    sbit  ODCD8_bit at ODCD.B8;
    const register unsigned short int ODCD5 = 5;
    sbit  ODCD5_bit at ODCD.B5;
    const register unsigned short int ODCD4 = 4;
    sbit  ODCD4_bit at ODCD.B4;
    const register unsigned short int ODCD3 = 3;
    sbit  ODCD3_bit at ODCD.B3;
    const register unsigned short int ODCD2 = 2;
    sbit  ODCD2_bit at ODCD.B2;
    const register unsigned short int ODCD1 = 1;
    sbit  ODCD1_bit at ODCD.B1;
    const register unsigned short int ODCD0 = 0;
    sbit  ODCD0_bit at ODCD.B0;

    // CNEND bits
    const register unsigned short int CNIED15 = 15;
    sbit  CNIED15_bit at CNEND.B15;
    const register unsigned short int CNIED14 = 14;
    sbit  CNIED14_bit at CNEND.B14;
    const register unsigned short int CNIED13 = 13;
    sbit  CNIED13_bit at CNEND.B13;
    const register unsigned short int CNIED12 = 12;
    sbit  CNIED12_bit at CNEND.B12;
    const register unsigned short int CNIED11 = 11;
    sbit  CNIED11_bit at CNEND.B11;
    const register unsigned short int CNIED10 = 10;
    sbit  CNIED10_bit at CNEND.B10;
    const register unsigned short int CNIED9 = 9;
    sbit  CNIED9_bit at CNEND.B9;
    const register unsigned short int CNIED8 = 8;
    sbit  CNIED8_bit at CNEND.B8;
    const register unsigned short int CNIED7 = 7;
    sbit  CNIED7_bit at CNEND.B7;
    const register unsigned short int CNIED6 = 6;
    sbit  CNIED6_bit at CNEND.B6;
    const register unsigned short int CNIED5 = 5;
    sbit  CNIED5_bit at CNEND.B5;
    const register unsigned short int CNIED4 = 4;
    sbit  CNIED4_bit at CNEND.B4;
    const register unsigned short int CNIED3 = 3;
    sbit  CNIED3_bit at CNEND.B3;
    const register unsigned short int CNIED2 = 2;
    sbit  CNIED2_bit at CNEND.B2;
    const register unsigned short int CNIED1 = 1;
    sbit  CNIED1_bit at CNEND.B1;
    const register unsigned short int CNIED0 = 0;
    sbit  CNIED0_bit at CNEND.B0;

    // CNPUD bits
    const register unsigned short int CNPUD15 = 15;
    sbit  CNPUD15_bit at CNPUD.B15;
    const register unsigned short int CNPUD14 = 14;
    sbit  CNPUD14_bit at CNPUD.B14;
    const register unsigned short int CNPUD13 = 13;
    sbit  CNPUD13_bit at CNPUD.B13;
    const register unsigned short int CNPUD12 = 12;
    sbit  CNPUD12_bit at CNPUD.B12;
    const register unsigned short int CNPUD11 = 11;
    sbit  CNPUD11_bit at CNPUD.B11;
    const register unsigned short int CNPUD10 = 10;
    sbit  CNPUD10_bit at CNPUD.B10;
    const register unsigned short int CNPUD9 = 9;
    sbit  CNPUD9_bit at CNPUD.B9;
    const register unsigned short int CNPUD8 = 8;
    sbit  CNPUD8_bit at CNPUD.B8;
    const register unsigned short int CNPUD7 = 7;
    sbit  CNPUD7_bit at CNPUD.B7;
    const register unsigned short int CNPUD6 = 6;
    sbit  CNPUD6_bit at CNPUD.B6;
    const register unsigned short int CNPUD5 = 5;
    sbit  CNPUD5_bit at CNPUD.B5;
    const register unsigned short int CNPUD4 = 4;
    sbit  CNPUD4_bit at CNPUD.B4;
    const register unsigned short int CNPUD3 = 3;
    sbit  CNPUD3_bit at CNPUD.B3;
    const register unsigned short int CNPUD2 = 2;
    sbit  CNPUD2_bit at CNPUD.B2;
    const register unsigned short int CNPUD1 = 1;
    sbit  CNPUD1_bit at CNPUD.B1;
    const register unsigned short int CNPUD0 = 0;
    sbit  CNPUD0_bit at CNPUD.B0;

    // CNPDD bits
    const register unsigned short int CNPDD15 = 15;
    sbit  CNPDD15_bit at CNPDD.B15;
    const register unsigned short int CNPDD14 = 14;
    sbit  CNPDD14_bit at CNPDD.B14;
    const register unsigned short int CNPDD13 = 13;
    sbit  CNPDD13_bit at CNPDD.B13;
    const register unsigned short int CNPDD12 = 12;
    sbit  CNPDD12_bit at CNPDD.B12;
    const register unsigned short int CNPDD11 = 11;
    sbit  CNPDD11_bit at CNPDD.B11;
    const register unsigned short int CNPDD10 = 10;
    sbit  CNPDD10_bit at CNPDD.B10;
    const register unsigned short int CNPDD9 = 9;
    sbit  CNPDD9_bit at CNPDD.B9;
    const register unsigned short int CNPDD8 = 8;
    sbit  CNPDD8_bit at CNPDD.B8;
    const register unsigned short int CNPDD7 = 7;
    sbit  CNPDD7_bit at CNPDD.B7;
    const register unsigned short int CNPDD6 = 6;
    sbit  CNPDD6_bit at CNPDD.B6;
    const register unsigned short int CNPDD5 = 5;
    sbit  CNPDD5_bit at CNPDD.B5;
    const register unsigned short int CNPDD4 = 4;
    sbit  CNPDD4_bit at CNPDD.B4;
    const register unsigned short int CNPDD3 = 3;
    sbit  CNPDD3_bit at CNPDD.B3;
    const register unsigned short int CNPDD2 = 2;
    sbit  CNPDD2_bit at CNPDD.B2;
    const register unsigned short int CNPDD1 = 1;
    sbit  CNPDD1_bit at CNPDD.B1;
    const register unsigned short int CNPDD0 = 0;
    sbit  CNPDD0_bit at CNPDD.B0;

    // ANSELD bits
    const register unsigned short int ANSD7 = 7;
    sbit  ANSD7_bit at ANSELD.B7;
    const register unsigned short int ANSD6 = 6;
    sbit  ANSD6_bit at ANSELD.B6;

    // TRISE bits
    const register unsigned short int TRISE9 = 9;
    sbit  TRISE9_bit at TRISE.B9;
    const register unsigned short int TRISE8 = 8;
    sbit  TRISE8_bit at TRISE.B8;
    const register unsigned short int TRISE7 = 7;
    sbit  TRISE7_bit at TRISE.B7;
    const register unsigned short int TRISE6 = 6;
    sbit  TRISE6_bit at TRISE.B6;
    const register unsigned short int TRISE5 = 5;
    sbit  TRISE5_bit at TRISE.B5;
    const register unsigned short int TRISE4 = 4;
    sbit  TRISE4_bit at TRISE.B4;
    const register unsigned short int TRISE3 = 3;
    sbit  TRISE3_bit at TRISE.B3;
    const register unsigned short int TRISE2 = 2;
    sbit  TRISE2_bit at TRISE.B2;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at TRISE.B1;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at TRISE.B0;

    // PORTE bits
    const register unsigned short int RE9 = 9;
    sbit  RE9_bit at PORTE.B9;
    const register unsigned short int RE8 = 8;
    sbit  RE8_bit at PORTE.B8;
    const register unsigned short int RE7 = 7;
    sbit  RE7_bit at PORTE.B7;
    const register unsigned short int RE6 = 6;
    sbit  RE6_bit at PORTE.B6;
    const register unsigned short int RE5 = 5;
    sbit  RE5_bit at PORTE.B5;
    const register unsigned short int RE4 = 4;
    sbit  RE4_bit at PORTE.B4;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;
    const register unsigned short int RE2 = 2;
    sbit  RE2_bit at PORTE.B2;
    const register unsigned short int RE1 = 1;
    sbit  RE1_bit at PORTE.B1;
    const register unsigned short int RE0 = 0;
    sbit  RE0_bit at PORTE.B0;

    // LATE bits
    const register unsigned short int LATE9 = 9;
    sbit  LATE9_bit at LATE.B9;
    const register unsigned short int LATE8 = 8;
    sbit  LATE8_bit at LATE.B8;
    const register unsigned short int LATE7 = 7;
    sbit  LATE7_bit at LATE.B7;
    const register unsigned short int LATE6 = 6;
    sbit  LATE6_bit at LATE.B6;
    const register unsigned short int LATE5 = 5;
    sbit  LATE5_bit at LATE.B5;
    const register unsigned short int LATE4 = 4;
    sbit  LATE4_bit at LATE.B4;
    const register unsigned short int LATE3 = 3;
    sbit  LATE3_bit at LATE.B3;
    const register unsigned short int LATE2 = 2;
    sbit  LATE2_bit at LATE.B2;
    const register unsigned short int LATE1 = 1;
    sbit  LATE1_bit at LATE.B1;
    const register unsigned short int LATE0 = 0;
    sbit  LATE0_bit at LATE.B0;

    // CNENE bits
    const register unsigned short int CNIEE9 = 9;
    sbit  CNIEE9_bit at CNENE.B9;
    const register unsigned short int CNIEE8 = 8;
    sbit  CNIEE8_bit at CNENE.B8;
    const register unsigned short int CNIEE7 = 7;
    sbit  CNIEE7_bit at CNENE.B7;
    const register unsigned short int CNIEE6 = 6;
    sbit  CNIEE6_bit at CNENE.B6;
    const register unsigned short int CNIEE5 = 5;
    sbit  CNIEE5_bit at CNENE.B5;
    const register unsigned short int CNIEE4 = 4;
    sbit  CNIEE4_bit at CNENE.B4;
    const register unsigned short int CNIEE3 = 3;
    sbit  CNIEE3_bit at CNENE.B3;
    const register unsigned short int CNIEE2 = 2;
    sbit  CNIEE2_bit at CNENE.B2;
    const register unsigned short int CNIEE1 = 1;
    sbit  CNIEE1_bit at CNENE.B1;
    const register unsigned short int CNIEE0 = 0;
    sbit  CNIEE0_bit at CNENE.B0;

    // CNPUE bits
    const register unsigned short int CNPUE9 = 9;
    sbit  CNPUE9_bit at CNPUE.B9;
    const register unsigned short int CNPUE8 = 8;
    sbit  CNPUE8_bit at CNPUE.B8;
    const register unsigned short int CNPUE7 = 7;
    sbit  CNPUE7_bit at CNPUE.B7;
    const register unsigned short int CNPUE6 = 6;
    sbit  CNPUE6_bit at CNPUE.B6;
    const register unsigned short int CNPUE5 = 5;
    sbit  CNPUE5_bit at CNPUE.B5;
    const register unsigned short int CNPUE4 = 4;
    sbit  CNPUE4_bit at CNPUE.B4;
    const register unsigned short int CNPUE3 = 3;
    sbit  CNPUE3_bit at CNPUE.B3;
    const register unsigned short int CNPUE2 = 2;
    sbit  CNPUE2_bit at CNPUE.B2;
    const register unsigned short int CNPUE1 = 1;
    sbit  CNPUE1_bit at CNPUE.B1;
    const register unsigned short int CNPUE0 = 0;
    sbit  CNPUE0_bit at CNPUE.B0;

    // CNPDE bits
    const register unsigned short int CNPDE9 = 9;
    sbit  CNPDE9_bit at CNPDE.B9;
    const register unsigned short int CNPDE8 = 8;
    sbit  CNPDE8_bit at CNPDE.B8;
    const register unsigned short int CNPDE7 = 7;
    sbit  CNPDE7_bit at CNPDE.B7;
    const register unsigned short int CNPDE6 = 6;
    sbit  CNPDE6_bit at CNPDE.B6;
    const register unsigned short int CNPDE5 = 5;
    sbit  CNPDE5_bit at CNPDE.B5;
    const register unsigned short int CNPDE4 = 4;
    sbit  CNPDE4_bit at CNPDE.B4;
    const register unsigned short int CNPDE3 = 3;
    sbit  CNPDE3_bit at CNPDE.B3;
    const register unsigned short int CNPDE2 = 2;
    sbit  CNPDE2_bit at CNPDE.B2;
    const register unsigned short int CNPDE1 = 1;
    sbit  CNPDE1_bit at CNPDE.B1;
    const register unsigned short int CNPDE0 = 0;
    sbit  CNPDE0_bit at CNPDE.B0;

    // ANSELE bits
    const register unsigned short int ANSE9 = 9;
    sbit  ANSE9_bit at ANSELE.B9;
    const register unsigned short int ANSE8 = 8;
    sbit  ANSE8_bit at ANSELE.B8;
    const register unsigned short int ANSE7 = 7;
    sbit  ANSE7_bit at ANSELE.B7;
    const register unsigned short int ANSE6 = 6;
    sbit  ANSE6_bit at ANSELE.B6;
    const register unsigned short int ANSE5 = 5;
    sbit  ANSE5_bit at ANSELE.B5;
    const register unsigned short int ANSE4 = 4;
    sbit  ANSE4_bit at ANSELE.B4;
    const register unsigned short int ANSE3 = 3;
    sbit  ANSE3_bit at ANSELE.B3;
    const register unsigned short int ANSE2 = 2;
    sbit  ANSE2_bit at ANSELE.B2;
    const register unsigned short int ANSE1 = 1;
    sbit  ANSE1_bit at ANSELE.B1;
    const register unsigned short int ANSE0 = 0;
    sbit  ANSE0_bit at ANSELE.B0;

    // TRISF bits
    const register unsigned short int TRISF13 = 13;
    sbit  TRISF13_bit at TRISF.B13;
    const register unsigned short int TRISF12 = 12;
    sbit  TRISF12_bit at TRISF.B12;
    const register unsigned short int TRISF8 = 8;
    sbit  TRISF8_bit at TRISF.B8;
    const register unsigned short int TRISF5 = 5;
    sbit  TRISF5_bit at TRISF.B5;
    const register unsigned short int TRISF4 = 4;
    sbit  TRISF4_bit at TRISF.B4;
    const register unsigned short int TRISF3 = 3;
    sbit  TRISF3_bit at TRISF.B3;
    const register unsigned short int TRISF2 = 2;
    sbit  TRISF2_bit at TRISF.B2;
    const register unsigned short int TRISF1 = 1;
    sbit  TRISF1_bit at TRISF.B1;
    const register unsigned short int TRISF0 = 0;
    sbit  TRISF0_bit at TRISF.B0;

    // PORTF bits
    const register unsigned short int RF13 = 13;
    sbit  RF13_bit at PORTF.B13;
    const register unsigned short int RF12 = 12;
    sbit  RF12_bit at PORTF.B12;
    const register unsigned short int RF8 = 8;
    sbit  RF8_bit at PORTF.B8;
    const register unsigned short int RF5 = 5;
    sbit  RF5_bit at PORTF.B5;
    const register unsigned short int RF4 = 4;
    sbit  RF4_bit at PORTF.B4;
    const register unsigned short int RF3 = 3;
    sbit  RF3_bit at PORTF.B3;
    const register unsigned short int RF2 = 2;
    sbit  RF2_bit at PORTF.B2;
    const register unsigned short int RF1 = 1;
    sbit  RF1_bit at PORTF.B1;
    const register unsigned short int RF0 = 0;
    sbit  RF0_bit at PORTF.B0;

    // LATF bits
    const register unsigned short int LATF13 = 13;
    sbit  LATF13_bit at LATF.B13;
    const register unsigned short int LATF12 = 12;
    sbit  LATF12_bit at LATF.B12;
    const register unsigned short int LATF8 = 8;
    sbit  LATF8_bit at LATF.B8;
    const register unsigned short int LATF5 = 5;
    sbit  LATF5_bit at LATF.B5;
    const register unsigned short int LATF4 = 4;
    sbit  LATF4_bit at LATF.B4;
    const register unsigned short int LATF3 = 3;
    sbit  LATF3_bit at LATF.B3;
    const register unsigned short int LATF2 = 2;
    sbit  LATF2_bit at LATF.B2;
    const register unsigned short int LATF1 = 1;
    sbit  LATF1_bit at LATF.B1;
    const register unsigned short int LATF0 = 0;
    sbit  LATF0_bit at LATF.B0;

    // ODCF bits
    const register unsigned short int ODCF13 = 13;
    sbit  ODCF13_bit at ODCF.B13;
    const register unsigned short int ODCF12 = 12;
    sbit  ODCF12_bit at ODCF.B12;
    const register unsigned short int ODCF8 = 8;
    sbit  ODCF8_bit at ODCF.B8;
    const register unsigned short int ODCF5 = 5;
    sbit  ODCF5_bit at ODCF.B5;
    const register unsigned short int ODCF4 = 4;
    sbit  ODCF4_bit at ODCF.B4;
    const register unsigned short int ODCF3 = 3;
    sbit  ODCF3_bit at ODCF.B3;
    const register unsigned short int ODCF2 = 2;
    sbit  ODCF2_bit at ODCF.B2;
    const register unsigned short int ODCF1 = 1;
    sbit  ODCF1_bit at ODCF.B1;
    const register unsigned short int ODCF0 = 0;
    sbit  ODCF0_bit at ODCF.B0;

    // CNENF bits
    const register unsigned short int CNIEF13 = 13;
    sbit  CNIEF13_bit at CNENF.B13;
    const register unsigned short int CNIEF12 = 12;
    sbit  CNIEF12_bit at CNENF.B12;
    const register unsigned short int CNIEF8 = 8;
    sbit  CNIEF8_bit at CNENF.B8;
    const register unsigned short int CNIEF5 = 5;
    sbit  CNIEF5_bit at CNENF.B5;
    const register unsigned short int CNIEF4 = 4;
    sbit  CNIEF4_bit at CNENF.B4;
    const register unsigned short int CNIEF3 = 3;
    sbit  CNIEF3_bit at CNENF.B3;
    const register unsigned short int CNIEF2 = 2;
    sbit  CNIEF2_bit at CNENF.B2;
    const register unsigned short int CNIEF1 = 1;
    sbit  CNIEF1_bit at CNENF.B1;
    const register unsigned short int CNIEF0 = 0;
    sbit  CNIEF0_bit at CNENF.B0;

    // CNPUF bits
    const register unsigned short int CNPUF13 = 13;
    sbit  CNPUF13_bit at CNPUF.B13;
    const register unsigned short int CNPUF12 = 12;
    sbit  CNPUF12_bit at CNPUF.B12;
    const register unsigned short int CNPUF8 = 8;
    sbit  CNPUF8_bit at CNPUF.B8;
    const register unsigned short int CNPUF5 = 5;
    sbit  CNPUF5_bit at CNPUF.B5;
    const register unsigned short int CNPUF4 = 4;
    sbit  CNPUF4_bit at CNPUF.B4;
    const register unsigned short int CNPUF3 = 3;
    sbit  CNPUF3_bit at CNPUF.B3;
    const register unsigned short int CNPUF2 = 2;
    sbit  CNPUF2_bit at CNPUF.B2;
    const register unsigned short int CNPUF1 = 1;
    sbit  CNPUF1_bit at CNPUF.B1;
    const register unsigned short int CNPUF0 = 0;
    sbit  CNPUF0_bit at CNPUF.B0;

    // CNPDF bits
    const register unsigned short int CNPDF13 = 13;
    sbit  CNPDF13_bit at CNPDF.B13;
    const register unsigned short int CNPDF12 = 12;
    sbit  CNPDF12_bit at CNPDF.B12;
    const register unsigned short int CNPDF8 = 8;
    sbit  CNPDF8_bit at CNPDF.B8;
    const register unsigned short int CNPDF5 = 5;
    sbit  CNPDF5_bit at CNPDF.B5;
    const register unsigned short int CNPDF4 = 4;
    sbit  CNPDF4_bit at CNPDF.B4;
    const register unsigned short int CNPDF3 = 3;
    sbit  CNPDF3_bit at CNPDF.B3;
    const register unsigned short int CNPDF2 = 2;
    sbit  CNPDF2_bit at CNPDF.B2;
    const register unsigned short int CNPDF1 = 1;
    sbit  CNPDF1_bit at CNPDF.B1;
    const register unsigned short int CNPDF0 = 0;
    sbit  CNPDF0_bit at CNPDF.B0;

    // TRISG bits
    const register unsigned short int TRISG15 = 15;
    sbit  TRISG15_bit at TRISG.B15;
    const register unsigned short int TRISG14 = 14;
    sbit  TRISG14_bit at TRISG.B14;
    const register unsigned short int TRISG13 = 13;
    sbit  TRISG13_bit at TRISG.B13;
    const register unsigned short int TRISG12 = 12;
    sbit  TRISG12_bit at TRISG.B12;
    const register unsigned short int TRISG9 = 9;
    sbit  TRISG9_bit at TRISG.B9;
    const register unsigned short int TRISG8 = 8;
    sbit  TRISG8_bit at TRISG.B8;
    const register unsigned short int TRISG7 = 7;
    sbit  TRISG7_bit at TRISG.B7;
    const register unsigned short int TRISG6 = 6;
    sbit  TRISG6_bit at TRISG.B6;
    const register unsigned short int TRISG1 = 1;
    sbit  TRISG1_bit at TRISG.B1;
    const register unsigned short int TRISG0 = 0;
    sbit  TRISG0_bit at TRISG.B0;

    // PORTG bits
    const register unsigned short int RG15 = 15;
    sbit  RG15_bit at PORTG.B15;
    const register unsigned short int RG14 = 14;
    sbit  RG14_bit at PORTG.B14;
    const register unsigned short int RG13 = 13;
    sbit  RG13_bit at PORTG.B13;
    const register unsigned short int RG12 = 12;
    sbit  RG12_bit at PORTG.B12;
    const register unsigned short int RG9 = 9;
    sbit  RG9_bit at PORTG.B9;
    const register unsigned short int RG8 = 8;
    sbit  RG8_bit at PORTG.B8;
    const register unsigned short int RG7 = 7;
    sbit  RG7_bit at PORTG.B7;
    const register unsigned short int RG6 = 6;
    sbit  RG6_bit at PORTG.B6;
    const register unsigned short int RG3 = 3;
    sbit  RG3_bit at PORTG.B3;
    const register unsigned short int RG2 = 2;
    sbit  RG2_bit at PORTG.B2;
    const register unsigned short int RG1 = 1;
    sbit  RG1_bit at PORTG.B1;
    const register unsigned short int RG0 = 0;
    sbit  RG0_bit at PORTG.B0;

    // LATG bits
    const register unsigned short int LATG15 = 15;
    sbit  LATG15_bit at LATG.B15;
    const register unsigned short int LATG14 = 14;
    sbit  LATG14_bit at LATG.B14;
    const register unsigned short int LATG13 = 13;
    sbit  LATG13_bit at LATG.B13;
    const register unsigned short int LATG12 = 12;
    sbit  LATG12_bit at LATG.B12;
    const register unsigned short int LATG9 = 9;
    sbit  LATG9_bit at LATG.B9;
    const register unsigned short int LATG8 = 8;
    sbit  LATG8_bit at LATG.B8;
    const register unsigned short int LATG7 = 7;
    sbit  LATG7_bit at LATG.B7;
    const register unsigned short int LATG6 = 6;
    sbit  LATG6_bit at LATG.B6;
    const register unsigned short int LATG1 = 1;
    sbit  LATG1_bit at LATG.B1;
    const register unsigned short int LATG0 = 0;
    sbit  LATG0_bit at LATG.B0;

    // ODCG bits
    const register unsigned short int ODCG15 = 15;
    sbit  ODCG15_bit at ODCG.B15;
    const register unsigned short int ODCG14 = 14;
    sbit  ODCG14_bit at ODCG.B14;
    const register unsigned short int ODCG13 = 13;
    sbit  ODCG13_bit at ODCG.B13;
    const register unsigned short int ODCG12 = 12;
    sbit  ODCG12_bit at ODCG.B12;
    const register unsigned short int ODCG1 = 1;
    sbit  ODCG1_bit at ODCG.B1;
    const register unsigned short int ODCG0 = 0;
    sbit  ODCG0_bit at ODCG.B0;

    // CNENG bits
    const register unsigned short int CNIEG15 = 15;
    sbit  CNIEG15_bit at CNENG.B15;
    const register unsigned short int CNIEG14 = 14;
    sbit  CNIEG14_bit at CNENG.B14;
    const register unsigned short int CNIEG13 = 13;
    sbit  CNIEG13_bit at CNENG.B13;
    const register unsigned short int CNIEG12 = 12;
    sbit  CNIEG12_bit at CNENG.B12;
    const register unsigned short int CNIEG9 = 9;
    sbit  CNIEG9_bit at CNENG.B9;
    const register unsigned short int CNIEG8 = 8;
    sbit  CNIEG8_bit at CNENG.B8;
    const register unsigned short int CNIEG7 = 7;
    sbit  CNIEG7_bit at CNENG.B7;
    const register unsigned short int CNIEG6 = 6;
    sbit  CNIEG6_bit at CNENG.B6;
    const register unsigned short int CNIEG3 = 3;
    sbit  CNIEG3_bit at CNENG.B3;
    const register unsigned short int CNIEG2 = 2;
    sbit  CNIEG2_bit at CNENG.B2;
    const register unsigned short int CNIEG1 = 1;
    sbit  CNIEG1_bit at CNENG.B1;
    const register unsigned short int CNIEG0 = 0;
    sbit  CNIEG0_bit at CNENG.B0;

    // CNPUG bits
    const register unsigned short int CNPUG15 = 15;
    sbit  CNPUG15_bit at CNPUG.B15;
    const register unsigned short int CNPUG14 = 14;
    sbit  CNPUG14_bit at CNPUG.B14;
    const register unsigned short int CNPUG13 = 13;
    sbit  CNPUG13_bit at CNPUG.B13;
    const register unsigned short int CNPUG12 = 12;
    sbit  CNPUG12_bit at CNPUG.B12;
    const register unsigned short int CNPUG9 = 9;
    sbit  CNPUG9_bit at CNPUG.B9;
    const register unsigned short int CNPUG8 = 8;
    sbit  CNPUG8_bit at CNPUG.B8;
    const register unsigned short int CNPUG7 = 7;
    sbit  CNPUG7_bit at CNPUG.B7;
    const register unsigned short int CNPUG6 = 6;
    sbit  CNPUG6_bit at CNPUG.B6;
    const register unsigned short int CNPUG1 = 1;
    sbit  CNPUG1_bit at CNPUG.B1;
    const register unsigned short int CNPUG0 = 0;
    sbit  CNPUG0_bit at CNPUG.B0;

    // CNPDG bits
    const register unsigned short int CNPDG15 = 15;
    sbit  CNPDG15_bit at CNPDG.B15;
    const register unsigned short int CNPDG14 = 14;
    sbit  CNPDG14_bit at CNPDG.B14;
    const register unsigned short int CNPDG13 = 13;
    sbit  CNPDG13_bit at CNPDG.B13;
    const register unsigned short int CNPDG12 = 12;
    sbit  CNPDG12_bit at CNPDG.B12;
    const register unsigned short int CNPDG9 = 9;
    sbit  CNPDG9_bit at CNPDG.B9;
    const register unsigned short int CNPDG8 = 8;
    sbit  CNPDG8_bit at CNPDG.B8;
    const register unsigned short int CNPDG7 = 7;
    sbit  CNPDG7_bit at CNPDG.B7;
    const register unsigned short int CNPDG6 = 6;
    sbit  CNPDG6_bit at CNPDG.B6;
    const register unsigned short int CNPDG1 = 1;
    sbit  CNPDG1_bit at CNPDG.B1;
    const register unsigned short int CNPDG0 = 0;
    sbit  CNPDG0_bit at CNPDG.B0;

    // ANSELG bits
    const register unsigned short int ANSG9 = 9;
    sbit  ANSG9_bit at ANSELG.B9;
    const register unsigned short int ANSG8 = 8;
    sbit  ANSG8_bit at ANSELG.B8;
    const register unsigned short int ANSG7 = 7;
    sbit  ANSG7_bit at ANSELG.B7;
    const register unsigned short int ANSG6 = 6;
    sbit  ANSG6_bit at ANSELG.B6;

    // TRISH bits
    const register unsigned short int TRISH15 = 15;
    sbit  TRISH15_bit at TRISH.B15;
    const register unsigned short int TRISH14 = 14;
    sbit  TRISH14_bit at TRISH.B14;
    const register unsigned short int TRISH13 = 13;
    sbit  TRISH13_bit at TRISH.B13;
    const register unsigned short int TRISH12 = 12;
    sbit  TRISH12_bit at TRISH.B12;
    const register unsigned short int TRISH11 = 11;
    sbit  TRISH11_bit at TRISH.B11;
    const register unsigned short int TRISH10 = 10;
    sbit  TRISH10_bit at TRISH.B10;
    const register unsigned short int TRISH9 = 9;
    sbit  TRISH9_bit at TRISH.B9;
    const register unsigned short int TRISH8 = 8;
    sbit  TRISH8_bit at TRISH.B8;
    const register unsigned short int TRISH7 = 7;
    sbit  TRISH7_bit at TRISH.B7;
    const register unsigned short int TRISH6 = 6;
    sbit  TRISH6_bit at TRISH.B6;
    const register unsigned short int TRISH5 = 5;
    sbit  TRISH5_bit at TRISH.B5;
    const register unsigned short int TRISH4 = 4;
    sbit  TRISH4_bit at TRISH.B4;
    const register unsigned short int TRISH3 = 3;
    sbit  TRISH3_bit at TRISH.B3;
    const register unsigned short int TRISH2 = 2;
    sbit  TRISH2_bit at TRISH.B2;
    const register unsigned short int TRISH1 = 1;
    sbit  TRISH1_bit at TRISH.B1;
    const register unsigned short int TRISH0 = 0;
    sbit  TRISH0_bit at TRISH.B0;

    // PORTH bits
    const register unsigned short int RH15 = 15;
    sbit  RH15_bit at PORTH.B15;
    const register unsigned short int RH14 = 14;
    sbit  RH14_bit at PORTH.B14;
    const register unsigned short int RH13 = 13;
    sbit  RH13_bit at PORTH.B13;
    const register unsigned short int RH12 = 12;
    sbit  RH12_bit at PORTH.B12;
    const register unsigned short int RH11 = 11;
    sbit  RH11_bit at PORTH.B11;
    const register unsigned short int RH10 = 10;
    sbit  RH10_bit at PORTH.B10;
    const register unsigned short int RH9 = 9;
    sbit  RH9_bit at PORTH.B9;
    const register unsigned short int RH8 = 8;
    sbit  RH8_bit at PORTH.B8;
    const register unsigned short int RH7 = 7;
    sbit  RH7_bit at PORTH.B7;
    const register unsigned short int RH6 = 6;
    sbit  RH6_bit at PORTH.B6;
    const register unsigned short int RH5 = 5;
    sbit  RH5_bit at PORTH.B5;
    const register unsigned short int RH4 = 4;
    sbit  RH4_bit at PORTH.B4;
    const register unsigned short int RH3 = 3;
    sbit  RH3_bit at PORTH.B3;
    const register unsigned short int RH2 = 2;
    sbit  RH2_bit at PORTH.B2;
    const register unsigned short int RH1 = 1;
    sbit  RH1_bit at PORTH.B1;
    const register unsigned short int RH0 = 0;
    sbit  RH0_bit at PORTH.B0;

    // LATH bits
    const register unsigned short int LATH15 = 15;
    sbit  LATH15_bit at LATH.B15;
    const register unsigned short int LATH14 = 14;
    sbit  LATH14_bit at LATH.B14;
    const register unsigned short int LATH13 = 13;
    sbit  LATH13_bit at LATH.B13;
    const register unsigned short int LATH12 = 12;
    sbit  LATH12_bit at LATH.B12;
    const register unsigned short int LATH11 = 11;
    sbit  LATH11_bit at LATH.B11;
    const register unsigned short int LATH10 = 10;
    sbit  LATH10_bit at LATH.B10;
    const register unsigned short int LATH9 = 9;
    sbit  LATH9_bit at LATH.B9;
    const register unsigned short int LATH8 = 8;
    sbit  LATH8_bit at LATH.B8;
    const register unsigned short int LATH7 = 7;
    sbit  LATH7_bit at LATH.B7;
    const register unsigned short int LATH6 = 6;
    sbit  LATH6_bit at LATH.B6;
    const register unsigned short int LATH5 = 5;
    sbit  LATH5_bit at LATH.B5;
    const register unsigned short int LATH4 = 4;
    sbit  LATH4_bit at LATH.B4;
    const register unsigned short int LATH3 = 3;
    sbit  LATH3_bit at LATH.B3;
    const register unsigned short int LATH2 = 2;
    sbit  LATH2_bit at LATH.B2;
    const register unsigned short int LATH1 = 1;
    sbit  LATH1_bit at LATH.B1;
    const register unsigned short int LATH0 = 0;
    sbit  LATH0_bit at LATH.B0;

    // ODCH bits
    const register unsigned short int ODCH15 = 15;
    sbit  ODCH15_bit at ODCH.B15;
    const register unsigned short int ODCH14 = 14;
    sbit  ODCH14_bit at ODCH.B14;
    const register unsigned short int ODCH13 = 13;
    sbit  ODCH13_bit at ODCH.B13;
    const register unsigned short int ODCH12 = 12;
    sbit  ODCH12_bit at ODCH.B12;
    const register unsigned short int ODCH11 = 11;
    sbit  ODCH11_bit at ODCH.B11;
    const register unsigned short int ODCH10 = 10;
    sbit  ODCH10_bit at ODCH.B10;
    const register unsigned short int ODCH9 = 9;
    sbit  ODCH9_bit at ODCH.B9;
    const register unsigned short int ODCH8 = 8;
    sbit  ODCH8_bit at ODCH.B8;
    const register unsigned short int ODCH7 = 7;
    sbit  ODCH7_bit at ODCH.B7;
    const register unsigned short int ODCH6 = 6;
    sbit  ODCH6_bit at ODCH.B6;
    const register unsigned short int ODCH5 = 5;
    sbit  ODCH5_bit at ODCH.B5;
    const register unsigned short int ODCH4 = 4;
    sbit  ODCH4_bit at ODCH.B4;
    const register unsigned short int ODCH3 = 3;
    sbit  ODCH3_bit at ODCH.B3;
    const register unsigned short int ODCH2 = 2;
    sbit  ODCH2_bit at ODCH.B2;
    const register unsigned short int ODCH1 = 1;
    sbit  ODCH1_bit at ODCH.B1;
    const register unsigned short int ODCH0 = 0;
    sbit  ODCH0_bit at ODCH.B0;

    // CNENH bits
    const register unsigned short int CNIEH15 = 15;
    sbit  CNIEH15_bit at CNENH.B15;
    const register unsigned short int CNIEH14 = 14;
    sbit  CNIEH14_bit at CNENH.B14;
    const register unsigned short int CNIEH13 = 13;
    sbit  CNIEH13_bit at CNENH.B13;
    const register unsigned short int CNIEH12 = 12;
    sbit  CNIEH12_bit at CNENH.B12;
    const register unsigned short int CNIEH11 = 11;
    sbit  CNIEH11_bit at CNENH.B11;
    const register unsigned short int CNIEH10 = 10;
    sbit  CNIEH10_bit at CNENH.B10;
    const register unsigned short int CNIEH9 = 9;
    sbit  CNIEH9_bit at CNENH.B9;
    const register unsigned short int CNIEH8 = 8;
    sbit  CNIEH8_bit at CNENH.B8;
    const register unsigned short int CNIEH7 = 7;
    sbit  CNIEH7_bit at CNENH.B7;
    const register unsigned short int CNIEH6 = 6;
    sbit  CNIEH6_bit at CNENH.B6;
    const register unsigned short int CNIEH5 = 5;
    sbit  CNIEH5_bit at CNENH.B5;
    const register unsigned short int CNIEH4 = 4;
    sbit  CNIEH4_bit at CNENH.B4;
    const register unsigned short int CNIEH3 = 3;
    sbit  CNIEH3_bit at CNENH.B3;
    const register unsigned short int CNIEH2 = 2;
    sbit  CNIEH2_bit at CNENH.B2;
    const register unsigned short int CNIEH1 = 1;
    sbit  CNIEH1_bit at CNENH.B1;
    const register unsigned short int CNIEH0 = 0;
    sbit  CNIEH0_bit at CNENH.B0;

    // CNPUH bits
    const register unsigned short int CNPUH15 = 15;
    sbit  CNPUH15_bit at CNPUH.B15;
    const register unsigned short int CNPUH14 = 14;
    sbit  CNPUH14_bit at CNPUH.B14;
    const register unsigned short int CNPUH13 = 13;
    sbit  CNPUH13_bit at CNPUH.B13;
    const register unsigned short int CNPUH12 = 12;
    sbit  CNPUH12_bit at CNPUH.B12;
    const register unsigned short int CNPUH11 = 11;
    sbit  CNPUH11_bit at CNPUH.B11;
    const register unsigned short int CNPUH10 = 10;
    sbit  CNPUH10_bit at CNPUH.B10;
    const register unsigned short int CNPUH9 = 9;
    sbit  CNPUH9_bit at CNPUH.B9;
    const register unsigned short int CNPUH8 = 8;
    sbit  CNPUH8_bit at CNPUH.B8;
    const register unsigned short int CNPUH7 = 7;
    sbit  CNPUH7_bit at CNPUH.B7;
    const register unsigned short int CNPUH6 = 6;
    sbit  CNPUH6_bit at CNPUH.B6;
    const register unsigned short int CNPUH5 = 5;
    sbit  CNPUH5_bit at CNPUH.B5;
    const register unsigned short int CNPUH4 = 4;
    sbit  CNPUH4_bit at CNPUH.B4;
    const register unsigned short int CNPUH3 = 3;
    sbit  CNPUH3_bit at CNPUH.B3;
    const register unsigned short int CNPUH2 = 2;
    sbit  CNPUH2_bit at CNPUH.B2;
    const register unsigned short int CNPUH1 = 1;
    sbit  CNPUH1_bit at CNPUH.B1;
    const register unsigned short int CNPUH0 = 0;
    sbit  CNPUH0_bit at CNPUH.B0;

    // CNPDH bits
    const register unsigned short int CNPDH15 = 15;
    sbit  CNPDH15_bit at CNPDH.B15;
    const register unsigned short int CNPDH14 = 14;
    sbit  CNPDH14_bit at CNPDH.B14;
    const register unsigned short int CNPDH13 = 13;
    sbit  CNPDH13_bit at CNPDH.B13;
    const register unsigned short int CNPDH12 = 12;
    sbit  CNPDH12_bit at CNPDH.B12;
    const register unsigned short int CNPDH11 = 11;
    sbit  CNPDH11_bit at CNPDH.B11;
    const register unsigned short int CNPDH10 = 10;
    sbit  CNPDH10_bit at CNPDH.B10;
    const register unsigned short int CNPDH9 = 9;
    sbit  CNPDH9_bit at CNPDH.B9;
    const register unsigned short int CNPDH8 = 8;
    sbit  CNPDH8_bit at CNPDH.B8;
    const register unsigned short int CNPDH7 = 7;
    sbit  CNPDH7_bit at CNPDH.B7;
    const register unsigned short int CNPDH6 = 6;
    sbit  CNPDH6_bit at CNPDH.B6;
    const register unsigned short int CNPDH5 = 5;
    sbit  CNPDH5_bit at CNPDH.B5;
    const register unsigned short int CNPDH4 = 4;
    sbit  CNPDH4_bit at CNPDH.B4;
    const register unsigned short int CNPDH3 = 3;
    sbit  CNPDH3_bit at CNPDH.B3;
    const register unsigned short int CNPDH2 = 2;
    sbit  CNPDH2_bit at CNPDH.B2;
    const register unsigned short int CNPDH1 = 1;
    sbit  CNPDH1_bit at CNPDH.B1;
    const register unsigned short int CNPDH0 = 0;
    sbit  CNPDH0_bit at CNPDH.B0;

    // TRISJ bits
    const register unsigned short int TRISJ15 = 15;
    sbit  TRISJ15_bit at TRISJ.B15;
    const register unsigned short int TRISJ14 = 14;
    sbit  TRISJ14_bit at TRISJ.B14;
    const register unsigned short int TRISJ13 = 13;
    sbit  TRISJ13_bit at TRISJ.B13;
    const register unsigned short int TRISJ12 = 12;
    sbit  TRISJ12_bit at TRISJ.B12;
    const register unsigned short int TRISJ11 = 11;
    sbit  TRISJ11_bit at TRISJ.B11;
    const register unsigned short int TRISJ10 = 10;
    sbit  TRISJ10_bit at TRISJ.B10;
    const register unsigned short int TRISJ9 = 9;
    sbit  TRISJ9_bit at TRISJ.B9;
    const register unsigned short int TRISJ8 = 8;
    sbit  TRISJ8_bit at TRISJ.B8;
    const register unsigned short int TRISJ7 = 7;
    sbit  TRISJ7_bit at TRISJ.B7;
    const register unsigned short int TRISJ6 = 6;
    sbit  TRISJ6_bit at TRISJ.B6;
    const register unsigned short int TRISJ5 = 5;
    sbit  TRISJ5_bit at TRISJ.B5;
    const register unsigned short int TRISJ4 = 4;
    sbit  TRISJ4_bit at TRISJ.B4;
    const register unsigned short int TRISJ3 = 3;
    sbit  TRISJ3_bit at TRISJ.B3;
    const register unsigned short int TRISJ2 = 2;
    sbit  TRISJ2_bit at TRISJ.B2;
    const register unsigned short int TRISJ1 = 1;
    sbit  TRISJ1_bit at TRISJ.B1;
    const register unsigned short int TRISJ0 = 0;
    sbit  TRISJ0_bit at TRISJ.B0;

    // PORTJ bits
    const register unsigned short int RJ15 = 15;
    sbit  RJ15_bit at PORTJ.B15;
    const register unsigned short int RJ14 = 14;
    sbit  RJ14_bit at PORTJ.B14;
    const register unsigned short int RJ13 = 13;
    sbit  RJ13_bit at PORTJ.B13;
    const register unsigned short int RJ12 = 12;
    sbit  RJ12_bit at PORTJ.B12;
    const register unsigned short int RJ11 = 11;
    sbit  RJ11_bit at PORTJ.B11;
    const register unsigned short int RJ10 = 10;
    sbit  RJ10_bit at PORTJ.B10;
    const register unsigned short int RJ9 = 9;
    sbit  RJ9_bit at PORTJ.B9;
    const register unsigned short int RJ8 = 8;
    sbit  RJ8_bit at PORTJ.B8;
    const register unsigned short int RJ7 = 7;
    sbit  RJ7_bit at PORTJ.B7;
    const register unsigned short int RJ6 = 6;
    sbit  RJ6_bit at PORTJ.B6;
    const register unsigned short int RJ5 = 5;
    sbit  RJ5_bit at PORTJ.B5;
    const register unsigned short int RJ4 = 4;
    sbit  RJ4_bit at PORTJ.B4;
    const register unsigned short int RJ3 = 3;
    sbit  RJ3_bit at PORTJ.B3;
    const register unsigned short int RJ2 = 2;
    sbit  RJ2_bit at PORTJ.B2;
    const register unsigned short int RJ1 = 1;
    sbit  RJ1_bit at PORTJ.B1;
    const register unsigned short int RJ0 = 0;
    sbit  RJ0_bit at PORTJ.B0;

    // LATJ bits
    const register unsigned short int LATJ15 = 15;
    sbit  LATJ15_bit at LATJ.B15;
    const register unsigned short int LATJ14 = 14;
    sbit  LATJ14_bit at LATJ.B14;
    const register unsigned short int LATJ13 = 13;
    sbit  LATJ13_bit at LATJ.B13;
    const register unsigned short int LATJ12 = 12;
    sbit  LATJ12_bit at LATJ.B12;
    const register unsigned short int LATJ11 = 11;
    sbit  LATJ11_bit at LATJ.B11;
    const register unsigned short int LATJ10 = 10;
    sbit  LATJ10_bit at LATJ.B10;
    const register unsigned short int LATJ9 = 9;
    sbit  LATJ9_bit at LATJ.B9;
    const register unsigned short int LATJ8 = 8;
    sbit  LATJ8_bit at LATJ.B8;
    const register unsigned short int LATJ7 = 7;
    sbit  LATJ7_bit at LATJ.B7;
    const register unsigned short int LATJ6 = 6;
    sbit  LATJ6_bit at LATJ.B6;
    const register unsigned short int LATJ5 = 5;
    sbit  LATJ5_bit at LATJ.B5;
    const register unsigned short int LATJ4 = 4;
    sbit  LATJ4_bit at LATJ.B4;
    const register unsigned short int LATJ3 = 3;
    sbit  LATJ3_bit at LATJ.B3;
    const register unsigned short int LATJ2 = 2;
    sbit  LATJ2_bit at LATJ.B2;
    const register unsigned short int LATJ1 = 1;
    sbit  LATJ1_bit at LATJ.B1;
    const register unsigned short int LATJ0 = 0;
    sbit  LATJ0_bit at LATJ.B0;

    // ODCJ bits
    const register unsigned short int ODCJ15 = 15;
    sbit  ODCJ15_bit at ODCJ.B15;
    const register unsigned short int ODCJ14 = 14;
    sbit  ODCJ14_bit at ODCJ.B14;
    const register unsigned short int ODCJ13 = 13;
    sbit  ODCJ13_bit at ODCJ.B13;
    const register unsigned short int ODCJ12 = 12;
    sbit  ODCJ12_bit at ODCJ.B12;
    const register unsigned short int ODCJ11 = 11;
    sbit  ODCJ11_bit at ODCJ.B11;
    const register unsigned short int ODCJ10 = 10;
    sbit  ODCJ10_bit at ODCJ.B10;
    const register unsigned short int ODCJ9 = 9;
    sbit  ODCJ9_bit at ODCJ.B9;
    const register unsigned short int ODCJ8 = 8;
    sbit  ODCJ8_bit at ODCJ.B8;
    const register unsigned short int ODCJ7 = 7;
    sbit  ODCJ7_bit at ODCJ.B7;
    const register unsigned short int ODCJ6 = 6;
    sbit  ODCJ6_bit at ODCJ.B6;
    const register unsigned short int ODCJ5 = 5;
    sbit  ODCJ5_bit at ODCJ.B5;
    const register unsigned short int ODCJ4 = 4;
    sbit  ODCJ4_bit at ODCJ.B4;
    const register unsigned short int ODCJ3 = 3;
    sbit  ODCJ3_bit at ODCJ.B3;
    const register unsigned short int ODCJ2 = 2;
    sbit  ODCJ2_bit at ODCJ.B2;
    const register unsigned short int ODCJ1 = 1;
    sbit  ODCJ1_bit at ODCJ.B1;
    const register unsigned short int ODCJ0 = 0;
    sbit  ODCJ0_bit at ODCJ.B0;

    // CNENJ bits
    const register unsigned short int CNIEJ15 = 15;
    sbit  CNIEJ15_bit at CNENJ.B15;
    const register unsigned short int CNIEJ14 = 14;
    sbit  CNIEJ14_bit at CNENJ.B14;
    const register unsigned short int CNIEJ13 = 13;
    sbit  CNIEJ13_bit at CNENJ.B13;
    const register unsigned short int CNIEJ12 = 12;
    sbit  CNIEJ12_bit at CNENJ.B12;
    const register unsigned short int CNIEJ11 = 11;
    sbit  CNIEJ11_bit at CNENJ.B11;
    const register unsigned short int CNIEJ10 = 10;
    sbit  CNIEJ10_bit at CNENJ.B10;
    const register unsigned short int CNIEJ9 = 9;
    sbit  CNIEJ9_bit at CNENJ.B9;
    const register unsigned short int CNIEJ8 = 8;
    sbit  CNIEJ8_bit at CNENJ.B8;
    const register unsigned short int CNIEJ7 = 7;
    sbit  CNIEJ7_bit at CNENJ.B7;
    const register unsigned short int CNIEJ6 = 6;
    sbit  CNIEJ6_bit at CNENJ.B6;
    const register unsigned short int CNIEJ5 = 5;
    sbit  CNIEJ5_bit at CNENJ.B5;
    const register unsigned short int CNIEJ4 = 4;
    sbit  CNIEJ4_bit at CNENJ.B4;
    const register unsigned short int CNIEJ3 = 3;
    sbit  CNIEJ3_bit at CNENJ.B3;
    const register unsigned short int CNIEJ2 = 2;
    sbit  CNIEJ2_bit at CNENJ.B2;
    const register unsigned short int CNIEJ1 = 1;
    sbit  CNIEJ1_bit at CNENJ.B1;
    const register unsigned short int CNIEJ0 = 0;
    sbit  CNIEJ0_bit at CNENJ.B0;

    // CNPUJ bits
    const register unsigned short int CNPUJ15 = 15;
    sbit  CNPUJ15_bit at CNPUJ.B15;
    const register unsigned short int CNPUJ14 = 14;
    sbit  CNPUJ14_bit at CNPUJ.B14;
    const register unsigned short int CNPUJ13 = 13;
    sbit  CNPUJ13_bit at CNPUJ.B13;
    const register unsigned short int CNPUJ12 = 12;
    sbit  CNPUJ12_bit at CNPUJ.B12;
    const register unsigned short int CNPUJ11 = 11;
    sbit  CNPUJ11_bit at CNPUJ.B11;
    const register unsigned short int CNPUJ10 = 10;
    sbit  CNPUJ10_bit at CNPUJ.B10;
    const register unsigned short int CNPUJ9 = 9;
    sbit  CNPUJ9_bit at CNPUJ.B9;
    const register unsigned short int CNPUJ8 = 8;
    sbit  CNPUJ8_bit at CNPUJ.B8;
    const register unsigned short int CNPUJ7 = 7;
    sbit  CNPUJ7_bit at CNPUJ.B7;
    const register unsigned short int CNPUJ6 = 6;
    sbit  CNPUJ6_bit at CNPUJ.B6;
    const register unsigned short int CNPUJ5 = 5;
    sbit  CNPUJ5_bit at CNPUJ.B5;
    const register unsigned short int CNPUJ4 = 4;
    sbit  CNPUJ4_bit at CNPUJ.B4;
    const register unsigned short int CNPUJ3 = 3;
    sbit  CNPUJ3_bit at CNPUJ.B3;
    const register unsigned short int CNPUJ2 = 2;
    sbit  CNPUJ2_bit at CNPUJ.B2;
    const register unsigned short int CNPUJ1 = 1;
    sbit  CNPUJ1_bit at CNPUJ.B1;
    const register unsigned short int CNPUJ0 = 0;
    sbit  CNPUJ0_bit at CNPUJ.B0;

    // CNPDJ bits
    const register unsigned short int CNPDJ15 = 15;
    sbit  CNPDJ15_bit at CNPDJ.B15;
    const register unsigned short int CNPDJ14 = 14;
    sbit  CNPDJ14_bit at CNPDJ.B14;
    const register unsigned short int CNPDJ13 = 13;
    sbit  CNPDJ13_bit at CNPDJ.B13;
    const register unsigned short int CNPDJ12 = 12;
    sbit  CNPDJ12_bit at CNPDJ.B12;
    const register unsigned short int CNPDJ11 = 11;
    sbit  CNPDJ11_bit at CNPDJ.B11;
    const register unsigned short int CNPDJ10 = 10;
    sbit  CNPDJ10_bit at CNPDJ.B10;
    const register unsigned short int CNPDJ9 = 9;
    sbit  CNPDJ9_bit at CNPDJ.B9;
    const register unsigned short int CNPDJ8 = 8;
    sbit  CNPDJ8_bit at CNPDJ.B8;
    const register unsigned short int CNPDJ7 = 7;
    sbit  CNPDJ7_bit at CNPDJ.B7;
    const register unsigned short int CNPDJ6 = 6;
    sbit  CNPDJ6_bit at CNPDJ.B6;
    const register unsigned short int CNPDJ5 = 5;
    sbit  CNPDJ5_bit at CNPDJ.B5;
    const register unsigned short int CNPDJ4 = 4;
    sbit  CNPDJ4_bit at CNPDJ.B4;
    const register unsigned short int CNPDJ3 = 3;
    sbit  CNPDJ3_bit at CNPDJ.B3;
    const register unsigned short int CNPDJ2 = 2;
    sbit  CNPDJ2_bit at CNPDJ.B2;
    const register unsigned short int CNPDJ1 = 1;
    sbit  CNPDJ1_bit at CNPDJ.B1;
    const register unsigned short int CNPDJ0 = 0;
    sbit  CNPDJ0_bit at CNPDJ.B0;

    // TRISK bits
    const register unsigned short int TRISK15 = 15;
    sbit  TRISK15_bit at TRISK.B15;
    const register unsigned short int TRISK14 = 14;
    sbit  TRISK14_bit at TRISK.B14;
    const register unsigned short int TRISK13 = 13;
    sbit  TRISK13_bit at TRISK.B13;
    const register unsigned short int TRISK12 = 12;
    sbit  TRISK12_bit at TRISK.B12;
    const register unsigned short int TRISK11 = 11;
    sbit  TRISK11_bit at TRISK.B11;
    const register unsigned short int TRISK1 = 1;
    sbit  TRISK1_bit at TRISK.B1;
    const register unsigned short int TRISK0 = 0;
    sbit  TRISK0_bit at TRISK.B0;

    // PORTK bits
    const register unsigned short int RK15 = 15;
    sbit  RK15_bit at PORTK.B15;
    const register unsigned short int RK14 = 14;
    sbit  RK14_bit at PORTK.B14;
    const register unsigned short int RK13 = 13;
    sbit  RK13_bit at PORTK.B13;
    const register unsigned short int RK12 = 12;
    sbit  RK12_bit at PORTK.B12;
    const register unsigned short int RK11 = 11;
    sbit  RK11_bit at PORTK.B11;
    const register unsigned short int RK1 = 1;
    sbit  RK1_bit at PORTK.B1;
    const register unsigned short int RK0 = 0;
    sbit  RK0_bit at PORTK.B0;

    // LATK bits
    const register unsigned short int LATK15 = 15;
    sbit  LATK15_bit at LATK.B15;
    const register unsigned short int LATK14 = 14;
    sbit  LATK14_bit at LATK.B14;
    const register unsigned short int LATK13 = 13;
    sbit  LATK13_bit at LATK.B13;
    const register unsigned short int LATK12 = 12;
    sbit  LATK12_bit at LATK.B12;
    const register unsigned short int LATK11 = 11;
    sbit  LATK11_bit at LATK.B11;
    const register unsigned short int LATK1 = 1;
    sbit  LATK1_bit at LATK.B1;
    const register unsigned short int LATK0 = 0;
    sbit  LATK0_bit at LATK.B0;

    // ODCK bits
    const register unsigned short int ODCK15 = 15;
    sbit  ODCK15_bit at ODCK.B15;
    const register unsigned short int ODCK14 = 14;
    sbit  ODCK14_bit at ODCK.B14;
    const register unsigned short int ODCK13 = 13;
    sbit  ODCK13_bit at ODCK.B13;
    const register unsigned short int ODCK12 = 12;
    sbit  ODCK12_bit at ODCK.B12;
    const register unsigned short int ODCK11 = 11;
    sbit  ODCK11_bit at ODCK.B11;
    const register unsigned short int ODCK1 = 1;
    sbit  ODCK1_bit at ODCK.B1;
    const register unsigned short int ODCK0 = 0;
    sbit  ODCK0_bit at ODCK.B0;

    // CNENK bits
    const register unsigned short int CNIEK15 = 15;
    sbit  CNIEK15_bit at CNENK.B15;
    const register unsigned short int CNIEK14 = 14;
    sbit  CNIEK14_bit at CNENK.B14;
    const register unsigned short int CNIEK13 = 13;
    sbit  CNIEK13_bit at CNENK.B13;
    const register unsigned short int CNIEK12 = 12;
    sbit  CNIEK12_bit at CNENK.B12;
    const register unsigned short int CNIEK11 = 11;
    sbit  CNIEK11_bit at CNENK.B11;
    const register unsigned short int CNIEK1 = 1;
    sbit  CNIEK1_bit at CNENK.B1;
    const register unsigned short int CNIEK0 = 0;
    sbit  CNIEK0_bit at CNENK.B0;

    // CNPUK bits
    const register unsigned short int CNPUK15 = 15;
    sbit  CNPUK15_bit at CNPUK.B15;
    const register unsigned short int CNPUK14 = 14;
    sbit  CNPUK14_bit at CNPUK.B14;
    const register unsigned short int CNPUK13 = 13;
    sbit  CNPUK13_bit at CNPUK.B13;
    const register unsigned short int CNPUK12 = 12;
    sbit  CNPUK12_bit at CNPUK.B12;
    const register unsigned short int CNPUK11 = 11;
    sbit  CNPUK11_bit at CNPUK.B11;
    const register unsigned short int CNPUK1 = 1;
    sbit  CNPUK1_bit at CNPUK.B1;
    const register unsigned short int CNPUK0 = 0;
    sbit  CNPUK0_bit at CNPUK.B0;

    // CNPDK bits
    const register unsigned short int CNPDK15 = 15;
    sbit  CNPDK15_bit at CNPDK.B15;
    const register unsigned short int CNPDK14 = 14;
    sbit  CNPDK14_bit at CNPDK.B14;
    const register unsigned short int CNPDK13 = 13;
    sbit  CNPDK13_bit at CNPDK.B13;
    const register unsigned short int CNPDK12 = 12;
    sbit  CNPDK12_bit at CNPDK.B12;
    const register unsigned short int CNPDK11 = 11;
    sbit  CNPDK11_bit at CNPDK.B11;
    const register unsigned short int CNPDK1 = 1;
    sbit  CNPDK1_bit at CNPDK.B1;
    const register unsigned short int CNPDK0 = 0;
    sbit  CNPDK0_bit at CNPDK.B0;

    // PADCFG1 bits
    const register unsigned short int RTSECSEL = 1;
    sbit  RTSECSEL_bit at PADCFG1.B1;
    const register unsigned short int PMPTTL = 0;
    sbit  PMPTTL_bit at PADCFG1.B0;

    // FEXL bits
    const register unsigned short int FEXL_15 = 15;
    sbit  FEXL_15_bit at FEXL.B15;
    const register unsigned short int FEXL_14 = 14;
    sbit  FEXL_14_bit at FEXL.B14;
    const register unsigned short int FEXL_13 = 13;
    sbit  FEXL_13_bit at FEXL.B13;
    const register unsigned short int FEXL_12 = 12;
    sbit  FEXL_12_bit at FEXL.B12;
    const register unsigned short int FEXL_11 = 11;
    sbit  FEXL_11_bit at FEXL.B11;
    const register unsigned short int FEXL_10 = 10;
    sbit  FEXL_10_bit at FEXL.B10;
    const register unsigned short int FEXL_9 = 9;
    sbit  FEXL_9_bit at FEXL.B9;
    const register unsigned short int FEXL_8 = 8;
    sbit  FEXL_8_bit at FEXL.B8;
    const register unsigned short int FEXL_7 = 7;
    sbit  FEXL_7_bit at FEXL.B7;
    const register unsigned short int FEXL_6 = 6;
    sbit  FEXL_6_bit at FEXL.B6;
    const register unsigned short int FEXL_5 = 5;
    sbit  FEXL_5_bit at FEXL.B5;
    const register unsigned short int FEXL_4 = 4;
    sbit  FEXL_4_bit at FEXL.B4;
    const register unsigned short int FEXL_3 = 3;
    sbit  FEXL_3_bit at FEXL.B3;
    const register unsigned short int FEXL_2 = 2;
    sbit  FEXL_2_bit at FEXL.B2;
    const register unsigned short int FEXL_1 = 1;
    sbit  FEXL_1_bit at FEXL.B1;
    const register unsigned short int FEXL_0 = 0;
    sbit  FEXL_0_bit at FEXL.B0;

    // FEXU bits
    const register unsigned short int FEXU_7 = 7;
    sbit  FEXU_7_bit at FEXU.B7;
    const register unsigned short int FEXU_6 = 6;
    sbit  FEXU_6_bit at FEXU.B6;
    const register unsigned short int FEXU_5 = 5;
    sbit  FEXU_5_bit at FEXU.B5;
    const register unsigned short int FEXU_4 = 4;
    sbit  FEXU_4_bit at FEXU.B4;
    const register unsigned short int FEXU_3 = 3;
    sbit  FEXU_3_bit at FEXU.B3;
    const register unsigned short int FEXU_2 = 2;
    sbit  FEXU_2_bit at FEXU.B2;
    const register unsigned short int FEXU_1 = 1;
    sbit  FEXU_1_bit at FEXU.B1;
    const register unsigned short int FEXU_0 = 0;
    sbit  FEXU_0_bit at FEXU.B0;

    // VISI bits
    const register unsigned short int VISI_15 = 15;
    sbit  VISI_15_bit at VISI.B15;
    const register unsigned short int VISI_14 = 14;
    sbit  VISI_14_bit at VISI.B14;
    const register unsigned short int VISI_13 = 13;
    sbit  VISI_13_bit at VISI.B13;
    const register unsigned short int VISI_12 = 12;
    sbit  VISI_12_bit at VISI.B12;
    const register unsigned short int VISI_11 = 11;
    sbit  VISI_11_bit at VISI.B11;
    const register unsigned short int VISI_10 = 10;
    sbit  VISI_10_bit at VISI.B10;
    const register unsigned short int VISI_9 = 9;
    sbit  VISI_9_bit at VISI.B9;
    const register unsigned short int VISI_8 = 8;
    sbit  VISI_8_bit at VISI.B8;
    const register unsigned short int VISI_7 = 7;
    sbit  VISI_7_bit at VISI.B7;
    const register unsigned short int VISI_6 = 6;
    sbit  VISI_6_bit at VISI.B6;
    const register unsigned short int VISI_5 = 5;
    sbit  VISI_5_bit at VISI.B5;
    const register unsigned short int VISI_4 = 4;
    sbit  VISI_4_bit at VISI.B4;
    const register unsigned short int VISI_3 = 3;
    sbit  VISI_3_bit at VISI.B3;
    const register unsigned short int VISI_2 = 2;
    sbit  VISI_2_bit at VISI.B2;
    const register unsigned short int VISI_1 = 1;
    sbit  VISI_1_bit at VISI.B1;
    const register unsigned short int VISI_0 = 0;
    sbit  VISI_0_bit at VISI.B0;

    // DPCL bits
    const register unsigned short int DPCL_15 = 15;
    sbit  DPCL_15_bit at DPCL.B15;
    const register unsigned short int DPCL_14 = 14;
    sbit  DPCL_14_bit at DPCL.B14;
    const register unsigned short int DPCL_13 = 13;
    sbit  DPCL_13_bit at DPCL.B13;
    const register unsigned short int DPCL_12 = 12;
    sbit  DPCL_12_bit at DPCL.B12;
    const register unsigned short int DPCL_11 = 11;
    sbit  DPCL_11_bit at DPCL.B11;
    const register unsigned short int DPCL_10 = 10;
    sbit  DPCL_10_bit at DPCL.B10;
    const register unsigned short int DPCL_9 = 9;
    sbit  DPCL_9_bit at DPCL.B9;
    const register unsigned short int DPCL_8 = 8;
    sbit  DPCL_8_bit at DPCL.B8;
    const register unsigned short int DPCL_7 = 7;
    sbit  DPCL_7_bit at DPCL.B7;
    const register unsigned short int DPCL_6 = 6;
    sbit  DPCL_6_bit at DPCL.B6;
    const register unsigned short int DPCL_5 = 5;
    sbit  DPCL_5_bit at DPCL.B5;
    const register unsigned short int DPCL_4 = 4;
    sbit  DPCL_4_bit at DPCL.B4;
    const register unsigned short int DPCL_3 = 3;
    sbit  DPCL_3_bit at DPCL.B3;
    const register unsigned short int DPCL_2 = 2;
    sbit  DPCL_2_bit at DPCL.B2;
    const register unsigned short int DPCL_1 = 1;
    sbit  DPCL_1_bit at DPCL.B1;
    const register unsigned short int DPCL_0 = 0;
    sbit  DPCL_0_bit at DPCL.B0;

    // DPCU bits
    const register unsigned short int DPCU_7 = 7;
    sbit  DPCU_7_bit at DPCU.B7;
    const register unsigned short int DPCU_6 = 6;
    sbit  DPCU_6_bit at DPCU.B6;
    const register unsigned short int DPCU_5 = 5;
    sbit  DPCU_5_bit at DPCU.B5;
    const register unsigned short int DPCU_4 = 4;
    sbit  DPCU_4_bit at DPCU.B4;
    const register unsigned short int DPCU_3 = 3;
    sbit  DPCU_3_bit at DPCU.B3;
    const register unsigned short int DPCU_2 = 2;
    sbit  DPCU_2_bit at DPCU.B2;
    const register unsigned short int DPCU_1 = 1;
    sbit  DPCU_1_bit at DPCU.B1;
    const register unsigned short int DPCU_0 = 0;
    sbit  DPCU_0_bit at DPCU.B0;

    // DFTADD bits
    const register unsigned short int DFTADD_15 = 15;
    sbit  DFTADD_15_bit at DFTADD.B15;
    const register unsigned short int DFTADD_14 = 14;
    sbit  DFTADD_14_bit at DFTADD.B14;
    const register unsigned short int DFTADD_13 = 13;
    sbit  DFTADD_13_bit at DFTADD.B13;
    const register unsigned short int DFTADD_12 = 12;
    sbit  DFTADD_12_bit at DFTADD.B12;
    const register unsigned short int DFTADD_11 = 11;
    sbit  DFTADD_11_bit at DFTADD.B11;
    const register unsigned short int DFTADD_10 = 10;
    sbit  DFTADD_10_bit at DFTADD.B10;
    const register unsigned short int DFTADD_9 = 9;
    sbit  DFTADD_9_bit at DFTADD.B9;
    const register unsigned short int DFTADD_8 = 8;
    sbit  DFTADD_8_bit at DFTADD.B8;
    const register unsigned short int DFTADD_7 = 7;
    sbit  DFTADD_7_bit at DFTADD.B7;
    const register unsigned short int DFTADD_6 = 6;
    sbit  DFTADD_6_bit at DFTADD.B6;
    const register unsigned short int DFTADD_5 = 5;
    sbit  DFTADD_5_bit at DFTADD.B5;
    const register unsigned short int DFTADD_4 = 4;
    sbit  DFTADD_4_bit at DFTADD.B4;
    const register unsigned short int DFTADD_3 = 3;
    sbit  DFTADD_3_bit at DFTADD.B3;
    const register unsigned short int DFTADD_2 = 2;
    sbit  DFTADD_2_bit at DFTADD.B2;
    const register unsigned short int DFTADD_1 = 1;
    sbit  DFTADD_1_bit at DFTADD.B1;
    const register unsigned short int DFTADD_0 = 0;
    sbit  DFTADD_0_bit at DFTADD.B0;

    // DFTDATA bits
    const register unsigned short int DFTDATA_15 = 15;
    sbit  DFTDATA_15_bit at DFTDATA.B15;
    const register unsigned short int DFTDATA_14 = 14;
    sbit  DFTDATA_14_bit at DFTDATA.B14;
    const register unsigned short int DFTDATA_13 = 13;
    sbit  DFTDATA_13_bit at DFTDATA.B13;
    const register unsigned short int DFTDATA_12 = 12;
    sbit  DFTDATA_12_bit at DFTDATA.B12;
    const register unsigned short int DFTDATA_11 = 11;
    sbit  DFTDATA_11_bit at DFTDATA.B11;
    const register unsigned short int DFTDATA_10 = 10;
    sbit  DFTDATA_10_bit at DFTDATA.B10;
    const register unsigned short int DFTDATA_9 = 9;
    sbit  DFTDATA_9_bit at DFTDATA.B9;
    const register unsigned short int DFTDATA_8 = 8;
    sbit  DFTDATA_8_bit at DFTDATA.B8;
    const register unsigned short int DFTDATA_7 = 7;
    sbit  DFTDATA_7_bit at DFTDATA.B7;
    const register unsigned short int DFTDATA_6 = 6;
    sbit  DFTDATA_6_bit at DFTDATA.B6;
    const register unsigned short int DFTDATA_5 = 5;
    sbit  DFTDATA_5_bit at DFTDATA.B5;
    const register unsigned short int DFTDATA_4 = 4;
    sbit  DFTDATA_4_bit at DFTDATA.B4;
    const register unsigned short int DFTDATA_3 = 3;
    sbit  DFTDATA_3_bit at DFTDATA.B3;
    const register unsigned short int DFTDATA_2 = 2;
    sbit  DFTDATA_2_bit at DFTDATA.B2;
    const register unsigned short int DFTDATA_1 = 1;
    sbit  DFTDATA_1_bit at DFTDATA.B1;
    const register unsigned short int DFTDATA_0 = 0;
    sbit  DFTDATA_0_bit at DFTDATA.B0;

    // DFTDATA_INC bits
    const register unsigned short int DFTDATA_INC_15 = 15;
    sbit  DFTDATA_INC_15_bit at DFTDATA_INC.B15;
    const register unsigned short int DFTDATA_INC_14 = 14;
    sbit  DFTDATA_INC_14_bit at DFTDATA_INC.B14;
    const register unsigned short int DFTDATA_INC_13 = 13;
    sbit  DFTDATA_INC_13_bit at DFTDATA_INC.B13;
    const register unsigned short int DFTDATA_INC_12 = 12;
    sbit  DFTDATA_INC_12_bit at DFTDATA_INC.B12;
    const register unsigned short int DFTDATA_INC_11 = 11;
    sbit  DFTDATA_INC_11_bit at DFTDATA_INC.B11;
    const register unsigned short int DFTDATA_INC_10 = 10;
    sbit  DFTDATA_INC_10_bit at DFTDATA_INC.B10;
    const register unsigned short int DFTDATA_INC_9 = 9;
    sbit  DFTDATA_INC_9_bit at DFTDATA_INC.B9;
    const register unsigned short int DFTDATA_INC_8 = 8;
    sbit  DFTDATA_INC_8_bit at DFTDATA_INC.B8;
    const register unsigned short int DFTDATA_INC_7 = 7;
    sbit  DFTDATA_INC_7_bit at DFTDATA_INC.B7;
    const register unsigned short int DFTDATA_INC_6 = 6;
    sbit  DFTDATA_INC_6_bit at DFTDATA_INC.B6;
    const register unsigned short int DFTDATA_INC_5 = 5;
    sbit  DFTDATA_INC_5_bit at DFTDATA_INC.B5;
    const register unsigned short int DFTDATA_INC_4 = 4;
    sbit  DFTDATA_INC_4_bit at DFTDATA_INC.B4;
    const register unsigned short int DFTDATA_INC_3 = 3;
    sbit  DFTDATA_INC_3_bit at DFTDATA_INC.B3;
    const register unsigned short int DFTDATA_INC_2 = 2;
    sbit  DFTDATA_INC_2_bit at DFTDATA_INC.B2;
    const register unsigned short int DFTDATA_INC_1 = 1;
    sbit  DFTDATA_INC_1_bit at DFTDATA_INC.B1;
    const register unsigned short int DFTDATA_INC_0 = 0;
    sbit  DFTDATA_INC_0_bit at DFTDATA_INC.B0;

    // Start of structures implementation for backward compatibility

// backward compatibility for DSRPAGBITS
    typedef struct tagDSRPAGBITS {
      unsigned DSRPAG:10;
} typeDSRPAGBITS;
sfr volatile typeDSRPAGBITS DSRPAGbits absolute 0x032;

// backward compatibility for DSWPAGBITS
    typedef struct tagDSWPAGBITS {
      unsigned DSWPAG:9;
} typeDSWPAGBITS;
sfr volatile typeDSWPAGBITS DSWPAGbits absolute 0x034;

// backward compatibility for SRBITS
    typedef struct tagSRBITS {
      union {
        struct {
          unsigned C:1;
          unsigned Z:1;
          unsigned OV:1;
          unsigned N:1;
          unsigned RA:1;
          unsigned IPL:3;
          unsigned DC:1;
          unsigned DA:1;
          unsigned SAB:1;
          unsigned OAB:1;
          unsigned SB:1;
          unsigned SA:1;
          unsigned OB:1;
          unsigned OA:1;
        };
        struct {
          unsigned :5;
          unsigned IPL0:1;
          unsigned IPL1:1;
          unsigned IPL2:1;
        };
      };
} typeSRBITS;
sfr volatile typeSRBITS SRbits absolute 0x042;

// backward compatibility for CORCONBITS
    typedef struct tagCORCONBITS {
      union {
        struct {
          unsigned IF:1;
          unsigned RND:1;
          unsigned SFA:1;
          unsigned IPL3:1;
          unsigned ACCSAT:1;
          unsigned SATDW:1;
          unsigned SATB:1;
          unsigned SATA:1;
          unsigned DL:3;
          unsigned EDT:1;
          unsigned US:2;
          unsigned :1;
          unsigned VAR:1;
        };
        struct {
          unsigned :8;
          unsigned DL0:1;
          unsigned DL1:1;
          unsigned DL2:1;
          unsigned :1;
          unsigned US0:1;
          unsigned US1:1;
        };
      };
} typeCORCONBITS;
sfr volatile typeCORCONBITS CORCONbits absolute 0x044;

// backward compatibility for MODCONBITS
    typedef struct tagMODCONBITS {
      union {
        struct {
          unsigned XWM:4;
          unsigned YWM:4;
          unsigned BWM:4;
          unsigned :2;
          unsigned YMODEN:1;
          unsigned XMODEN:1;
        };
        struct {
          unsigned XWM0:1;
          unsigned XWM1:1;
          unsigned XWM2:1;
          unsigned XWM3:1;
          unsigned YWM0:1;
          unsigned YWM1:1;
          unsigned YWM2:1;
          unsigned YWM3:1;
          unsigned BWM0:1;
          unsigned BWM1:1;
          unsigned BWM2:1;
          unsigned BWM3:1;
        };
      };
} typeMODCONBITS;
sfr volatile typeMODCONBITS MODCONbits absolute 0x046;

// backward compatibility for XBREVBITS
    typedef struct tagXBREVBITS {
      union {
        struct {
          unsigned XB:15;
          unsigned BREN:1;
        };
        struct {
          unsigned XB0:1;
          unsigned XB1:1;
          unsigned XB2:1;
          unsigned XB3:1;
          unsigned XB4:1;
          unsigned XB5:1;
          unsigned XB6:1;
          unsigned XB7:1;
          unsigned XB8:1;
          unsigned XB9:1;
          unsigned XB10:1;
          unsigned XB11:1;
          unsigned XB12:1;
          unsigned XB13:1;
          unsigned XB14:1;
        };
      };
} typeXBREVBITS;
sfr volatile typeXBREVBITS XBREVbits absolute 0x050;

// backward compatibility for TBLPAGBITS
    typedef struct tagTBLPAGBITS {
      unsigned TBLPAG:8;
} typeTBLPAGBITS;
sfr volatile typeTBLPAGBITS TBLPAGbits absolute 0x054;

// backward compatibility for T1CONBITS
    typedef struct tagT1CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned TSYNC:1;
          unsigned :1;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT1CONBITS;
sfr volatile typeT1CONBITS T1CONbits absolute 0x104;

// backward compatibility for T2CONBITS
    typedef struct tagT2CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :1;
          unsigned T32:1;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT2CONBITS;
sfr volatile typeT2CONBITS T2CONbits absolute 0x110;

// backward compatibility for T3CONBITS
    typedef struct tagT3CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :2;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT3CONBITS;
sfr volatile typeT3CONBITS T3CONbits absolute 0x112;

// backward compatibility for T4CONBITS
    typedef struct tagT4CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :1;
          unsigned T32:1;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT4CONBITS;
sfr volatile typeT4CONBITS T4CONbits absolute 0x11E;

// backward compatibility for T5CONBITS
    typedef struct tagT5CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :2;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT5CONBITS;
sfr volatile typeT5CONBITS T5CONbits absolute 0x120;

// backward compatibility for T6CONBITS
    typedef struct tagT6CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :1;
          unsigned T32:1;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT6CONBITS;
sfr volatile typeT6CONBITS T6CONbits absolute 0x12C;

// backward compatibility for T7CONBITS
    typedef struct tagT7CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :2;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT7CONBITS;
sfr volatile typeT7CONBITS T7CONbits absolute 0x12E;

// backward compatibility for T8CONBITS
    typedef struct tagT8CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :1;
          unsigned T32:1;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT8CONBITS;
sfr volatile typeT8CONBITS T8CONbits absolute 0x13A;

// backward compatibility for T9CONBITS
    typedef struct tagT9CONBITS {
      union {
        struct {
          unsigned :1;
          unsigned TCS:1;
          unsigned :2;
          unsigned TCKPS:2;
          unsigned TGATE:1;
          unsigned :6;
          unsigned TSIDL:1;
          unsigned :1;
          unsigned TON:1;
        };
        struct {
          unsigned :4;
          unsigned TCKPS0:1;
          unsigned TCKPS1:1;
        };
      };
} typeT9CONBITS;
sfr volatile typeT9CONBITS T9CONbits absolute 0x13C;

// backward compatibility for IC1CON1BITS
    typedef struct tagIC1CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC1CON1BITS;
sfr volatile typeIC1CON1BITS IC1CON1bits absolute 0x140;

// backward compatibility for IC1CON2BITS
    typedef struct tagIC1CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC1CON2BITS;
sfr volatile typeIC1CON2BITS IC1CON2bits absolute 0x142;

// backward compatibility for IC
    typedef struct tagIC {
            unsigned int icxbuf;
            unsigned int icxcon;
} typeIC;
sfr volatile typeIC IC1 absolute 0x144;
sfr volatile typeIC IC2 absolute 0x14C;
sfr volatile typeIC IC3 absolute 0x154;
sfr volatile typeIC IC4 absolute 0x15C;
sfr volatile typeIC IC5 absolute 0x164;
sfr volatile typeIC IC6 absolute 0x16C;
sfr volatile typeIC IC7 absolute 0x174;
sfr volatile typeIC IC8 absolute 0x17C;
sfr volatile typeIC IC9 absolute 0x17C;
sfr volatile typeIC IC10 absolute 0x17C;
sfr volatile typeIC IC11 absolute 0x17C;
sfr volatile typeIC IC12 absolute 0x17C;
sfr volatile typeIC IC13 absolute 0x17C;
sfr volatile typeIC IC14 absolute 0x17C;
sfr volatile typeIC IC15 absolute 0x17C;
sfr volatile typeIC IC16 absolute 0x17C;

// backward compatibility for IC2CON1BITS
    typedef struct tagIC2CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC2CON1BITS;
sfr volatile typeIC2CON1BITS IC2CON1bits absolute 0x148;

// backward compatibility for IC2CON2BITS
    typedef struct tagIC2CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC2CON2BITS;
sfr volatile typeIC2CON2BITS IC2CON2bits absolute 0x14A;

// backward compatibility for IC3CON1BITS
    typedef struct tagIC3CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC3CON1BITS;
sfr volatile typeIC3CON1BITS IC3CON1bits absolute 0x150;

// backward compatibility for IC3CON2BITS
    typedef struct tagIC3CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC3CON2BITS;
sfr volatile typeIC3CON2BITS IC3CON2bits absolute 0x152;

// backward compatibility for IC4CON1BITS
    typedef struct tagIC4CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC4CON1BITS;
sfr volatile typeIC4CON1BITS IC4CON1bits absolute 0x158;

// backward compatibility for IC4CON2BITS
    typedef struct tagIC4CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC4CON2BITS;
sfr volatile typeIC4CON2BITS IC4CON2bits absolute 0x15A;

// backward compatibility for IC5CON1BITS
    typedef struct tagIC5CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC5CON1BITS;
sfr volatile typeIC5CON1BITS IC5CON1bits absolute 0x160;

// backward compatibility for IC5CON2BITS
    typedef struct tagIC5CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC5CON2BITS;
sfr volatile typeIC5CON2BITS IC5CON2bits absolute 0x162;

// backward compatibility for IC6CON1BITS
    typedef struct tagIC6CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC6CON1BITS;
sfr volatile typeIC6CON1BITS IC6CON1bits absolute 0x168;

// backward compatibility for IC6CON2BITS
    typedef struct tagIC6CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC6CON2BITS;
sfr volatile typeIC6CON2BITS IC6CON2bits absolute 0x16A;

// backward compatibility for IC7CON1BITS
    typedef struct tagIC7CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC7CON1BITS;
sfr volatile typeIC7CON1BITS IC7CON1bits absolute 0x170;

// backward compatibility for IC7CON2BITS
    typedef struct tagIC7CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC7CON2BITS;
sfr volatile typeIC7CON2BITS IC7CON2bits absolute 0x172;

// backward compatibility for IC8CON1BITS
    typedef struct tagIC8CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC8CON1BITS;
sfr volatile typeIC8CON1BITS IC8CON1bits absolute 0x178;

// backward compatibility for IC8CON2BITS
    typedef struct tagIC8CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC8CON2BITS;
sfr volatile typeIC8CON2BITS IC8CON2bits absolute 0x17A;

// backward compatibility for IC9CON1BITS
    typedef struct tagIC9CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC9CON1BITS;
sfr volatile typeIC9CON1BITS IC9CON1bits absolute 0x180;

// backward compatibility for IC9CON2BITS
    typedef struct tagIC9CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC9CON2BITS;
sfr volatile typeIC9CON2BITS IC9CON2bits absolute 0x182;

// backward compatibility for IC10CON1BITS
    typedef struct tagIC10CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC10CON1BITS;
sfr volatile typeIC10CON1BITS IC10CON1bits absolute 0x188;

// backward compatibility for IC10CON2BITS
    typedef struct tagIC10CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC10CON2BITS;
sfr volatile typeIC10CON2BITS IC10CON2bits absolute 0x18A;

// backward compatibility for IC11CON1BITS
    typedef struct tagIC11CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC11CON1BITS;
sfr volatile typeIC11CON1BITS IC11CON1bits absolute 0x190;

// backward compatibility for IC11CON2BITS
    typedef struct tagIC11CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC11CON2BITS;
sfr volatile typeIC11CON2BITS IC11CON2bits absolute 0x192;

// backward compatibility for IC12CON1BITS
    typedef struct tagIC12CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC12CON1BITS;
sfr volatile typeIC12CON1BITS IC12CON1bits absolute 0x198;

// backward compatibility for IC12CON2BITS
    typedef struct tagIC12CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC12CON2BITS;
sfr volatile typeIC12CON2BITS IC12CON2bits absolute 0x19A;

// backward compatibility for IC13CON1BITS
    typedef struct tagIC13CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC13CON1BITS;
sfr volatile typeIC13CON1BITS IC13CON1bits absolute 0x1A0;

// backward compatibility for IC13CON2BITS
    typedef struct tagIC13CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC13CON2BITS;
sfr volatile typeIC13CON2BITS IC13CON2bits absolute 0x1A2;

// backward compatibility for IC14CON1BITS
    typedef struct tagIC14CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC14CON1BITS;
sfr volatile typeIC14CON1BITS IC14CON1bits absolute 0x1A8;

// backward compatibility for IC14CON2BITS
    typedef struct tagIC14CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC14CON2BITS;
sfr volatile typeIC14CON2BITS IC14CON2bits absolute 0x1AA;

// backward compatibility for IC15CON1BITS
    typedef struct tagIC15CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC15CON1BITS;
sfr volatile typeIC15CON1BITS IC15CON1bits absolute 0x1B0;

// backward compatibility for IC15CON2BITS
    typedef struct tagIC15CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC15CON2BITS;
sfr volatile typeIC15CON2BITS IC15CON2bits absolute 0x1B2;

// backward compatibility for IC16CON1BITS
    typedef struct tagIC16CON1BITS {
      union {
        struct {
          unsigned ICM:3;
          unsigned ICBNE:1;
          unsigned ICOV:1;
          unsigned ICI:2;
          unsigned :3;
          unsigned ICTSEL:3;
          unsigned ICSIDL:1;
        };
        struct {
          unsigned ICM0:1;
          unsigned ICM1:1;
          unsigned ICM2:1;
          unsigned :2;
          unsigned ICI0:1;
          unsigned ICI1:1;
          unsigned :3;
          unsigned ICTSEL0:1;
          unsigned ICTSEL1:1;
          unsigned ICTSEL2:1;
        };
      };
} typeIC16CON1BITS;
sfr volatile typeIC16CON1BITS IC16CON1bits absolute 0x1B8;

// backward compatibility for IC16CON2BITS
    typedef struct tagIC16CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned :1;
          unsigned TRIGSTAT:1;
          unsigned ICTRIG:1;
          unsigned IC32:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
        };
      };
} typeIC16CON2BITS;
sfr volatile typeIC16CON2BITS IC16CON2bits absolute 0x1BA;

// backward compatibility for QEI1CONBITS
    typedef struct tagQEI1CONBITS {
      unsigned CCM:2;
      unsigned GATEN:1;
      unsigned CNTPOL:1;
      unsigned INTDIV:3;
      unsigned :1;
      unsigned IMV:2;
      unsigned PIMOD:3;
      unsigned QEISIDL:1;
      unsigned :1;
      unsigned QEIEN:1;
} typeQEI1CONBITS;
sfr volatile typeQEI1CONBITS QEI1CONbits absolute 0x1C0;

// backward compatibility for QEI1IOCBITS
    typedef struct tagQEI1IOCBITS {
      unsigned QEA:1;
      unsigned QEB:1;
      unsigned INDEX:1;
      unsigned HOME:1;
      unsigned QEAPOL:1;
      unsigned QEBPOL:1;
      unsigned IDXPOL:1;
      unsigned HOMPOL:1;
      unsigned SWPAB:1;
      unsigned OUTFNC:2;
      unsigned QFDIV:3;
      unsigned FLTREN:1;
      unsigned QCAPEN:1;
} typeQEI1IOCBITS;
sfr volatile typeQEI1IOCBITS QEI1IOCbits absolute 0x1C2;

// backward compatibility for QEI1STATBITS
    typedef struct tagQEI1STATBITS {
      unsigned IDXIEN:1;
      unsigned IDXIRQ:1;
      unsigned HOMIEN:1;
      unsigned HOMIRQ:1;
      unsigned VELOVIEN:1;
      unsigned VELOVIRQ:1;
      unsigned PCIIEN:1;
      unsigned PCIIRQ:1;
      unsigned POSOVIEN:1;
      unsigned POSOVIRQ:1;
      unsigned PCLEQIEN:1;
      unsigned PCLEQIRQ:1;
      unsigned PCHEQIEN:1;
      unsigned PCHEQIRQ:1;
} typeQEI1STATBITS;
sfr volatile typeQEI1STATBITS QEI1STATbits absolute 0x1C4;

// backward compatibility for I2C1CONBITS
    typedef struct tagI2C1CONBITS {
      unsigned SEN:1;
      unsigned RSEN:1;
      unsigned PEN:1;
      unsigned RCEN:1;
      unsigned ACKEN:1;
      unsigned ACKDT:1;
      unsigned STREN:1;
      unsigned GCEN:1;
      unsigned SMEN:1;
      unsigned DISSLW:1;
      unsigned A10M:1;
      unsigned IPMIEN:1;
      unsigned SCLREL:1;
      unsigned I2CSIDL:1;
      unsigned :1;
      unsigned I2CEN:1;
} typeI2C1CONBITS;
sfr volatile typeI2C1CONBITS I2C1CONbits absolute 0x206;

// backward compatibility for I2C1STATBITS
    typedef struct tagI2C1STATBITS {
      unsigned TBF:1;
      unsigned RBF:1;
      unsigned R_W:1;
      unsigned S:1;
      unsigned P:1;
      unsigned D_A:1;
      unsigned I2COV:1;
      unsigned IWCOL:1;
      unsigned ADD10:1;
      unsigned GCSTAT:1;
      unsigned BCL:1;
      unsigned :3;
      unsigned TRSTAT:1;
      unsigned ACKSTAT:1;
} typeI2C1STATBITS;
sfr volatile typeI2C1STATBITS I2C1STATbits absolute 0x208;

// backward compatibility for I2C2CONBITS
    typedef struct tagI2C2CONBITS {
      unsigned SEN:1;
      unsigned RSEN:1;
      unsigned PEN:1;
      unsigned RCEN:1;
      unsigned ACKEN:1;
      unsigned ACKDT:1;
      unsigned STREN:1;
      unsigned GCEN:1;
      unsigned SMEN:1;
      unsigned DISSLW:1;
      unsigned A10M:1;
      unsigned IPMIEN:1;
      unsigned SCLREL:1;
      unsigned I2CSIDL:1;
      unsigned :1;
      unsigned I2CEN:1;
} typeI2C2CONBITS;
sfr volatile typeI2C2CONBITS I2C2CONbits absolute 0x216;

// backward compatibility for I2C2STATBITS
    typedef struct tagI2C2STATBITS {
      unsigned TBF:1;
      unsigned RBF:1;
      unsigned R_W:1;
      unsigned S:1;
      unsigned P:1;
      unsigned D_A:1;
      unsigned I2COV:1;
      unsigned IWCOL:1;
      unsigned ADD10:1;
      unsigned GCSTAT:1;
      unsigned BCL:1;
      unsigned :3;
      unsigned TRSTAT:1;
      unsigned ACKSTAT:1;
} typeI2C2STATBITS;
sfr volatile typeI2C2STATBITS I2C2STATbits absolute 0x218;

// backward compatibility for UART
    typedef struct tagUART {
            unsigned int uxmode;
            unsigned int uxsta;
            unsigned int uxtxreg;
            unsigned int uxrxreg;
            unsigned int uxbrg;
} typeUART;
sfr volatile typeUART UART1 absolute 0x220;
sfr volatile typeUART UART2 absolute 0x230;

// backward compatibility for U1MODEBITS
    typedef struct tagU1MODEBITS {
      union {
        struct {
          unsigned STSEL:1;
          unsigned PDSEL:2;
          unsigned BRGH:1;
          unsigned URXINV:1;
          unsigned ABAUD:1;
          unsigned LPBACK:1;
          unsigned WAKE:1;
          unsigned UEN:2;
          unsigned :1;
          unsigned RTSMD:1;
          unsigned IREN:1;
          unsigned USIDL:1;
          unsigned :1;
          unsigned UARTEN:1;
        };
        struct {
          unsigned :1;
          unsigned PDSEL0:1;
          unsigned PDSEL1:1;
          unsigned :1;
          unsigned RXINV:1;
          unsigned :3;
          unsigned UEN0:1;
          unsigned UEN1:1;
        };
      };
} typeU1MODEBITS;
sfr volatile typeU1MODEBITS U1MODEbits absolute 0x220;

// backward compatibility for U1STABITS
    typedef struct tagU1STABITS {
      union {
        struct {
          unsigned URXDA:1;
          unsigned OERR:1;
          unsigned FERR:1;
          unsigned PERR:1;
          unsigned RIDLE:1;
          unsigned ADDEN:1;
          unsigned URXISEL:2;
          unsigned TRMT:1;
          unsigned UTXBF:1;
          unsigned UTXEN:1;
          unsigned UTXBRK:1;
          unsigned :1;
          unsigned UTXISEL0:1;
          unsigned UTXINV:1;
          unsigned UTXISEL1:1;
        };
        struct {
          unsigned :6;
          unsigned URXISEL0:1;
          unsigned URXISEL1:1;
          unsigned :6;
          unsigned TXINV:1;
        };
      };
} typeU1STABITS;
sfr volatile typeU1STABITS U1STAbits absolute 0x222;

// backward compatibility for U2MODEBITS
    typedef struct tagU2MODEBITS {
      union {
        struct {
          unsigned STSEL:1;
          unsigned PDSEL:2;
          unsigned BRGH:1;
          unsigned URXINV:1;
          unsigned ABAUD:1;
          unsigned LPBACK:1;
          unsigned WAKE:1;
          unsigned UEN:2;
          unsigned :1;
          unsigned RTSMD:1;
          unsigned IREN:1;
          unsigned USIDL:1;
          unsigned :1;
          unsigned UARTEN:1;
        };
        struct {
          unsigned :1;
          unsigned PDSEL0:1;
          unsigned PDSEL1:1;
          unsigned :1;
          unsigned RXINV:1;
          unsigned :3;
          unsigned UEN0:1;
          unsigned UEN1:1;
        };
      };
} typeU2MODEBITS;
sfr volatile typeU2MODEBITS U2MODEbits absolute 0x230;

// backward compatibility for U2STABITS
    typedef struct tagU2STABITS {
      union {
        struct {
          unsigned URXDA:1;
          unsigned OERR:1;
          unsigned FERR:1;
          unsigned PERR:1;
          unsigned RIDLE:1;
          unsigned ADDEN:1;
          unsigned URXISEL:2;
          unsigned TRMT:1;
          unsigned UTXBF:1;
          unsigned UTXEN:1;
          unsigned UTXBRK:1;
          unsigned :1;
          unsigned UTXISEL0:1;
          unsigned UTXINV:1;
          unsigned UTXISEL1:1;
        };
        struct {
          unsigned :6;
          unsigned URXISEL0:1;
          unsigned URXISEL1:1;
          unsigned :6;
          unsigned TXINV:1;
        };
      };
} typeU2STABITS;
sfr volatile typeU2STABITS U2STAbits absolute 0x232;

// backward compatibility for SPI
    typedef struct tagSPI {
            unsigned int spixstat;
            unsigned int spixcon1;
            unsigned int spixcon2;
            unsigned int unused;
            unsigned int spixbuf;
} typeSPI;
sfr volatile typeSPI SPI1 absolute 0x240;
sfr volatile typeSPI SPI2 absolute 0x260;

// backward compatibility for SPI1STATBITS
    typedef struct tagSPI1STATBITS {
      union {
        struct {
          unsigned SPIRBF:1;
          unsigned SPITBF:1;
          unsigned SISEL:3;
          unsigned SRXMPT:1;
          unsigned SPIROV:1;
          unsigned SRMPT:1;
          unsigned SPIBEC:3;
          unsigned :2;
          unsigned SPISIDL:1;
          unsigned :1;
          unsigned SPIEN:1;
        };
        struct {
          unsigned :2;
          unsigned SISEL0:1;
          unsigned SISEL1:1;
          unsigned SISEL2:1;
          unsigned :3;
          unsigned SPIBEC0:1;
          unsigned SPIBEC1:1;
          unsigned SPIBEC2:1;
        };
      };
} typeSPI1STATBITS;
sfr volatile typeSPI1STATBITS SPI1STATbits absolute 0x240;

// backward compatibility for SPI1CON1BITS
    typedef struct tagSPI1CON1BITS {
      union {
        struct {
          unsigned PPRE:2;
          unsigned SPRE:3;
          unsigned MSTEN:1;
          unsigned CKP:1;
          unsigned SSEN:1;
          unsigned CKE:1;
          unsigned SMP:1;
          unsigned MODE16:1;
          unsigned DISSDO:1;
          unsigned DISSCK:1;
        };
        struct {
          unsigned PPRE0:1;
          unsigned PPRE1:1;
          unsigned SPRE0:1;
          unsigned SPRE1:1;
          unsigned SPRE2:1;
        };
      };
} typeSPI1CON1BITS;
sfr volatile typeSPI1CON1BITS SPI1CON1bits absolute 0x242;

// backward compatibility for SPI1CON2BITS
    typedef struct tagSPI1CON2BITS {
      unsigned SPIBEN:1;
      unsigned FRMDLY:1;
      unsigned :11;
      unsigned FRMPOL:1;
      unsigned SPIFSD:1;
      unsigned FRMEN:1;
} typeSPI1CON2BITS;
sfr volatile typeSPI1CON2BITS SPI1CON2bits absolute 0x244;

// backward compatibility for U3MODEBITS
    typedef struct tagU3MODEBITS {
      union {
        struct {
          unsigned STSEL:1;
          unsigned PDSEL:2;
          unsigned BRGH:1;
          unsigned URXINV:1;
          unsigned ABAUD:1;
          unsigned LPBACK:1;
          unsigned WAKE:1;
          unsigned UEN:2;
          unsigned :1;
          unsigned RTSMD:1;
          unsigned IREN:1;
          unsigned USIDL:1;
          unsigned :1;
          unsigned UARTEN:1;
        };
        struct {
          unsigned :1;
          unsigned PDSEL0:1;
          unsigned PDSEL1:1;
          unsigned :1;
          unsigned RXINV:1;
          unsigned :3;
          unsigned UEN0:1;
          unsigned UEN1:1;
        };
      };
} typeU3MODEBITS;
sfr volatile typeU3MODEBITS U3MODEbits absolute 0x250;

// backward compatibility for U3STABITS
    typedef struct tagU3STABITS {
      union {
        struct {
          unsigned URXDA:1;
          unsigned OERR:1;
          unsigned FERR:1;
          unsigned PERR:1;
          unsigned RIDLE:1;
          unsigned ADDEN:1;
          unsigned URXISEL:2;
          unsigned TRMT:1;
          unsigned UTXBF:1;
          unsigned UTXEN:1;
          unsigned UTXBRK:1;
          unsigned :1;
          unsigned UTXISEL0:1;
          unsigned UTXINV:1;
          unsigned UTXISEL1:1;
        };
        struct {
          unsigned :6;
          unsigned URXISEL0:1;
          unsigned URXISEL1:1;
          unsigned :6;
          unsigned TXINV:1;
        };
      };
} typeU3STABITS;
sfr volatile typeU3STABITS U3STAbits absolute 0x252;

// backward compatibility for SPI2STATBITS
    typedef struct tagSPI2STATBITS {
      union {
        struct {
          unsigned SPIRBF:1;
          unsigned SPITBF:1;
          unsigned SISEL:3;
          unsigned SRXMPT:1;
          unsigned SPIROV:1;
          unsigned SRMPT:1;
          unsigned SPIBEC:3;
          unsigned :2;
          unsigned SPISIDL:1;
          unsigned :1;
          unsigned SPIEN:1;
        };
        struct {
          unsigned :2;
          unsigned SISEL0:1;
          unsigned SISEL1:1;
          unsigned SISEL2:1;
          unsigned :3;
          unsigned SPIBEC0:1;
          unsigned SPIBEC1:1;
          unsigned SPIBEC2:1;
        };
      };
} typeSPI2STATBITS;
sfr volatile typeSPI2STATBITS SPI2STATbits absolute 0x260;

// backward compatibility for SPI2CON1BITS
    typedef struct tagSPI2CON1BITS {
      union {
        struct {
          unsigned PPRE:2;
          unsigned SPRE:3;
          unsigned MSTEN:1;
          unsigned CKP:1;
          unsigned SSEN:1;
          unsigned CKE:1;
          unsigned SMP:1;
          unsigned MODE16:1;
          unsigned DISSDO:1;
          unsigned DISSCK:1;
        };
        struct {
          unsigned PPRE0:1;
          unsigned PPRE1:1;
          unsigned SPRE0:1;
          unsigned SPRE1:1;
          unsigned SPRE2:1;
        };
      };
} typeSPI2CON1BITS;
sfr volatile typeSPI2CON1BITS SPI2CON1bits absolute 0x262;

// backward compatibility for SPI2CON2BITS
    typedef struct tagSPI2CON2BITS {
      unsigned SPIBEN:1;
      unsigned FRMDLY:1;
      unsigned :11;
      unsigned FRMPOL:1;
      unsigned SPIFSD:1;
      unsigned FRMEN:1;
} typeSPI2CON2BITS;
sfr volatile typeSPI2CON2BITS SPI2CON2bits absolute 0x264;

// backward compatibility for DCICON1BITS
    typedef struct tagDCICON1BITS {
      union {
        struct {
          unsigned COFSM:2;
          unsigned :3;
          unsigned DJST:1;
          unsigned CSDOM:1;
          unsigned UNFM:1;
          unsigned COFSD:1;
          unsigned CSCKE:1;
          unsigned CSCKD:1;
          unsigned DLOOP:1;
          unsigned :1;
          unsigned DCISIDL:1;
          unsigned :1;
          unsigned DCIEN:1;
        };
        struct {
          unsigned COFSM0:1;
          unsigned COFSM1:1;
        };
      };
} typeDCICON1BITS;
sfr volatile typeDCICON1BITS DCICON1bits absolute 0x280;

// backward compatibility for DCICON2BITS
    typedef struct tagDCICON2BITS {
      union {
        struct {
          unsigned WS:4;
          unsigned :1;
          unsigned COFSG:4;
          unsigned :1;
          unsigned BLEN:2;
        };
        struct {
          unsigned WS0:1;
          unsigned WS1:1;
          unsigned WS2:1;
          unsigned WS3:1;
          unsigned :1;
          unsigned COFSG0:1;
          unsigned COFSG1:1;
          unsigned COFSG2:1;
          unsigned COFSG3:1;
          unsigned :1;
          unsigned BLEN0:1;
          unsigned BLEN1:1;
        };
      };
} typeDCICON2BITS;
sfr volatile typeDCICON2BITS DCICON2bits absolute 0x282;

// backward compatibility for DCICON3BITS
    typedef struct tagDCICON3BITS {
      union {
        struct {
          unsigned BCG:12;
        };
        struct {
          unsigned BCG0:1;
          unsigned BCG1:1;
          unsigned BCG2:1;
          unsigned BCG3:1;
          unsigned BCG4:1;
          unsigned BCG5:1;
          unsigned BCG6:1;
          unsigned BCG7:1;
          unsigned BCG8:1;
          unsigned BCG9:1;
          unsigned BCG10:1;
          unsigned BCG11:1;
        };
      };
} typeDCICON3BITS;
sfr volatile typeDCICON3BITS DCICON3bits absolute 0x284;

// backward compatibility for DCISTATBITS
    typedef struct tagDCISTATBITS {
      union {
        struct {
          unsigned TMPTY:1;
          unsigned TUNF:1;
          unsigned RFUL:1;
          unsigned ROV:1;
          unsigned :4;
          unsigned SLOT:4;
        };
        struct {
          unsigned :8;
          unsigned SLOT0:1;
          unsigned SLOT1:1;
          unsigned SLOT2:1;
          unsigned SLOT3:1;
        };
      };
} typeDCISTATBITS;
sfr volatile typeDCISTATBITS DCISTATbits absolute 0x286;

// backward compatibility for TSCONBITS
    typedef struct tagTSCONBITS {
      unsigned TSE0:1;
      unsigned TSE1:1;
      unsigned TSE2:1;
      unsigned TSE3:1;
      unsigned TSE4:1;
      unsigned TSE5:1;
      unsigned TSE6:1;
      unsigned TSE7:1;
      unsigned TSE8:1;
      unsigned TSE9:1;
      unsigned TSE10:1;
      unsigned TSE11:1;
      unsigned TSE12:1;
      unsigned TSE13:1;
      unsigned TSE14:1;
      unsigned TSE15:1;
} typeTSCONBITS;
sfr volatile typeTSCONBITS TSCONbits absolute 0x288;

// backward compatibility for RSCONBITS
    typedef struct tagRSCONBITS {
      unsigned RSE0:1;
      unsigned RSE1:1;
      unsigned RSE2:1;
      unsigned RSE3:1;
      unsigned RSE4:1;
      unsigned RSE5:1;
      unsigned RSE6:1;
      unsigned RSE7:1;
      unsigned RSE8:1;
      unsigned RSE9:1;
      unsigned RSE10:1;
      unsigned RSE11:1;
      unsigned RSE12:1;
      unsigned RSE13:1;
      unsigned RSE14:1;
      unsigned RSE15:1;
} typeRSCONBITS;
sfr volatile typeRSCONBITS RSCONbits absolute 0x28C;

// backward compatibility for SPI3STATBITS
    typedef struct tagSPI3STATBITS {
      union {
        struct {
          unsigned SPIRBF:1;
          unsigned SPITBF:1;
          unsigned SISEL:3;
          unsigned SRXMPT:1;
          unsigned SPIROV:1;
          unsigned SRMPT:1;
          unsigned SPIBEC:3;
          unsigned :2;
          unsigned SPISIDL:1;
          unsigned :1;
          unsigned SPIEN:1;
        };
        struct {
          unsigned :2;
          unsigned SISEL0:1;
          unsigned SISEL1:1;
          unsigned SISEL2:1;
          unsigned :3;
          unsigned SPIBEC0:1;
          unsigned SPIBEC1:1;
          unsigned SPIBEC2:1;
        };
      };
} typeSPI3STATBITS;
sfr volatile typeSPI3STATBITS SPI3STATbits absolute 0x2A0;

// backward compatibility for SPI3CON1BITS
    typedef struct tagSPI3CON1BITS {
      union {
        struct {
          unsigned PPRE:2;
          unsigned SPRE:3;
          unsigned MSTEN:1;
          unsigned CKP:1;
          unsigned SSEN:1;
          unsigned CKE:1;
          unsigned SMP:1;
          unsigned MODE16:1;
          unsigned DISSDO:1;
          unsigned DISSCK:1;
        };
        struct {
          unsigned PPRE0:1;
          unsigned PPRE1:1;
          unsigned SPRE0:1;
          unsigned SPRE1:1;
          unsigned SPRE2:1;
        };
      };
} typeSPI3CON1BITS;
sfr volatile typeSPI3CON1BITS SPI3CON1bits absolute 0x2A2;

// backward compatibility for SPI3CON2BITS
    typedef struct tagSPI3CON2BITS {
      unsigned SPIBEN:1;
      unsigned FRMDLY:1;
      unsigned :11;
      unsigned FRMPOL:1;
      unsigned SPIFSD:1;
      unsigned FRMEN:1;
} typeSPI3CON2BITS;
sfr volatile typeSPI3CON2BITS SPI3CON2bits absolute 0x2A4;

// backward compatibility for U4MODEBITS
    typedef struct tagU4MODEBITS {
      union {
        struct {
          unsigned STSEL:1;
          unsigned PDSEL:2;
          unsigned BRGH:1;
          unsigned URXINV:1;
          unsigned ABAUD:1;
          unsigned LPBACK:1;
          unsigned WAKE:1;
          unsigned UEN:2;
          unsigned :1;
          unsigned RTSMD:1;
          unsigned IREN:1;
          unsigned USIDL:1;
          unsigned :1;
          unsigned UARTEN:1;
        };
        struct {
          unsigned :1;
          unsigned PDSEL0:1;
          unsigned PDSEL1:1;
          unsigned :1;
          unsigned RXINV:1;
          unsigned :3;
          unsigned UEN0:1;
          unsigned UEN1:1;
        };
      };
} typeU4MODEBITS;
sfr volatile typeU4MODEBITS U4MODEbits absolute 0x2B0;

// backward compatibility for U4STABITS
    typedef struct tagU4STABITS {
      union {
        struct {
          unsigned URXDA:1;
          unsigned OERR:1;
          unsigned FERR:1;
          unsigned PERR:1;
          unsigned RIDLE:1;
          unsigned ADDEN:1;
          unsigned URXISEL:2;
          unsigned TRMT:1;
          unsigned UTXBF:1;
          unsigned UTXEN:1;
          unsigned UTXBRK:1;
          unsigned :1;
          unsigned UTXISEL0:1;
          unsigned UTXINV:1;
          unsigned UTXISEL1:1;
        };
        struct {
          unsigned :6;
          unsigned URXISEL0:1;
          unsigned URXISEL1:1;
          unsigned :6;
          unsigned TXINV:1;
        };
      };
} typeU4STABITS;
sfr volatile typeU4STABITS U4STAbits absolute 0x2B2;

// backward compatibility for SPI4STATBITS
    typedef struct tagSPI4STATBITS {
      union {
        struct {
          unsigned SPIRBF:1;
          unsigned SPITBF:1;
          unsigned SISEL:3;
          unsigned SRXMPT:1;
          unsigned SPIROV:1;
          unsigned SRMPT:1;
          unsigned SPIBEC:3;
          unsigned :2;
          unsigned SPISIDL:1;
          unsigned :1;
          unsigned SPIEN:1;
        };
        struct {
          unsigned :2;
          unsigned SISEL0:1;
          unsigned SISEL1:1;
          unsigned SISEL2:1;
          unsigned :3;
          unsigned SPIBEC0:1;
          unsigned SPIBEC1:1;
          unsigned SPIBEC2:1;
        };
      };
} typeSPI4STATBITS;
sfr volatile typeSPI4STATBITS SPI4STATbits absolute 0x2C0;

// backward compatibility for SPI4CON1BITS
    typedef struct tagSPI4CON1BITS {
      union {
        struct {
          unsigned PPRE:2;
          unsigned SPRE:3;
          unsigned MSTEN:1;
          unsigned CKP:1;
          unsigned SSEN:1;
          unsigned CKE:1;
          unsigned SMP:1;
          unsigned MODE16:1;
          unsigned DISSDO:1;
          unsigned DISSCK:1;
        };
        struct {
          unsigned PPRE0:1;
          unsigned PPRE1:1;
          unsigned SPRE0:1;
          unsigned SPRE1:1;
          unsigned SPRE2:1;
        };
      };
} typeSPI4CON1BITS;
sfr volatile typeSPI4CON1BITS SPI4CON1bits absolute 0x2C2;

// backward compatibility for SPI4CON2BITS
    typedef struct tagSPI4CON2BITS {
      unsigned SPIBEN:1;
      unsigned FRMDLY:1;
      unsigned :11;
      unsigned FRMPOL:1;
      unsigned SPIFSD:1;
      unsigned FRMEN:1;
} typeSPI4CON2BITS;
sfr volatile typeSPI4CON2BITS SPI4CON2bits absolute 0x2C4;

// backward compatibility for AD1CON1BITS
    typedef struct tagAD1CON1BITS {
      union {
        struct {
          unsigned DONE:1;
          unsigned SAMP:1;
          unsigned ASAM:1;
          unsigned SIMSAM:1;
          unsigned SSRCG:1;
          unsigned SSRC:3;
          unsigned FORM:2;
          unsigned AD12B:1;
          unsigned :1;
          unsigned ADDMABM:1;
          unsigned ADSIDL:1;
          unsigned :1;
          unsigned ADON:1;
        };
        struct {
          unsigned :5;
          unsigned SSRC0:1;
          unsigned SSRC1:1;
          unsigned SSRC2:1;
          unsigned FORM0:1;
          unsigned FORM1:1;
        };
      };
} typeAD1CON1BITS;
sfr volatile typeAD1CON1BITS AD1CON1bits absolute 0x320;

// backward compatibility for AD1CON2BITS
    typedef struct tagAD1CON2BITS {
      union {
        struct {
          unsigned ALTS:1;
          unsigned BUFM:1;
          unsigned SMPI:5;
          unsigned BUFS:1;
          unsigned CHPS:2;
          unsigned CSCNA:1;
          unsigned :2;
          unsigned VCFG:3;
        };
        struct {
          unsigned :2;
          unsigned SMPI0:1;
          unsigned SMPI1:1;
          unsigned SMPI2:1;
          unsigned SMPI3:1;
          unsigned SMPI4:1;
          unsigned :1;
          unsigned CHPS0:1;
          unsigned CHPS1:1;
          unsigned :3;
          unsigned VCFG0:1;
          unsigned VCFG1:1;
          unsigned VCFG2:1;
        };
      };
} typeAD1CON2BITS;
sfr volatile typeAD1CON2BITS AD1CON2bits absolute 0x322;

// backward compatibility for AD1CON3BITS
    typedef struct tagAD1CON3BITS {
      union {
        struct {
          unsigned ADCS:8;
          unsigned SAMC:5;
          unsigned :2;
          unsigned ADRC:1;
        };
        struct {
          unsigned ADCS0:1;
          unsigned ADCS1:1;
          unsigned ADCS2:1;
          unsigned ADCS3:1;
          unsigned ADCS4:1;
          unsigned ADCS5:1;
          unsigned ADCS6:1;
          unsigned ADCS7:1;
          unsigned SAMC0:1;
          unsigned SAMC1:1;
          unsigned SAMC2:1;
          unsigned SAMC3:1;
          unsigned SAMC4:1;
        };
      };
} typeAD1CON3BITS;
sfr volatile typeAD1CON3BITS AD1CON3bits absolute 0x324;

// backward compatibility for AD1CHS123BITS
    typedef struct tagAD1CHS123BITS {
      union {
        struct {
          unsigned CH123SA:1;
          unsigned CH123NA:2;
          unsigned :5;
          unsigned CH123SB:1;
          unsigned CH123NB:2;
        };
        struct {
          unsigned :1;
          unsigned CH123NA0:1;
          unsigned CH123NA1:1;
          unsigned :6;
          unsigned CH123NB0:1;
          unsigned CH123NB1:1;
        };
      };
} typeAD1CHS123BITS;
sfr volatile typeAD1CHS123BITS AD1CHS123bits absolute 0x326;

// backward compatibility for AD1CHS0BITS
    typedef struct tagAD1CHS0BITS {
      union {
        struct {
          unsigned CH0SA:5;
          unsigned :2;
          unsigned CH0NA:1;
          unsigned CH0SB:5;
          unsigned :2;
          unsigned CH0NB:1;
        };
        struct {
          unsigned CH0SA0:1;
          unsigned CH0SA1:1;
          unsigned CH0SA2:1;
          unsigned CH0SA3:1;
          unsigned CH0SA4:1;
          unsigned :3;
          unsigned CH0SB0:1;
          unsigned CH0SB1:1;
          unsigned CH0SB2:1;
          unsigned CH0SB3:1;
          unsigned CH0SB4:1;
        };
      };
} typeAD1CHS0BITS;
sfr volatile typeAD1CHS0BITS AD1CHS0bits absolute 0x328;

// backward compatibility for AD1CSSHBITS
    typedef struct tagAD1CSSHBITS {
      unsigned CSS16:1;
      unsigned CSS17:1;
      unsigned CSS18:1;
      unsigned CSS19:1;
      unsigned CSS20:1;
      unsigned CSS21:1;
      unsigned CSS22:1;
      unsigned CSS23:1;
      unsigned CSS24:1;
      unsigned CSS25:1;
      unsigned CSS26:1;
      unsigned CSS27:1;
      unsigned CSS28:1;
      unsigned CSS29:1;
      unsigned CSS30:1;
      unsigned CSS31:1;
} typeAD1CSSHBITS;
sfr volatile typeAD1CSSHBITS AD1CSSHbits absolute 0x32E;

// backward compatibility for AD1CSSLBITS
    typedef struct tagAD1CSSLBITS {
      unsigned CSS0:1;
      unsigned CSS1:1;
      unsigned CSS2:1;
      unsigned CSS3:1;
      unsigned CSS4:1;
      unsigned CSS5:1;
      unsigned CSS6:1;
      unsigned CSS7:1;
      unsigned CSS8:1;
      unsigned CSS9:1;
      unsigned CSS10:1;
      unsigned CSS11:1;
      unsigned CSS12:1;
      unsigned CSS13:1;
      unsigned CSS14:1;
      unsigned CSS15:1;
} typeAD1CSSLBITS;
sfr volatile typeAD1CSSLBITS AD1CSSLbits absolute 0x330;

// backward compatibility for AD1CON4BITS
    typedef struct tagAD1CON4BITS {
      union {
        struct {
          unsigned DMABL:3;
          unsigned :5;
          unsigned ADDMAEN:1;
        };
        struct {
          unsigned DMABL0:1;
          unsigned DMABL1:1;
          unsigned DMABL2:1;
        };
      };
} typeAD1CON4BITS;
sfr volatile typeAD1CON4BITS AD1CON4bits absolute 0x332;

// backward compatibility for AD2CON1BITS
    typedef struct tagAD2CON1BITS {
      union {
        struct {
          unsigned DONE:1;
          unsigned SAMP:1;
          unsigned ASAM:1;
          unsigned SIMSAM:1;
          unsigned SSRCG:1;
          unsigned SSRC:3;
          unsigned FORM:2;
          unsigned :2;
          unsigned ADDMABM:1;
          unsigned ADSIDL:1;
          unsigned :1;
          unsigned ADON:1;
        };
        struct {
          unsigned :5;
          unsigned SSRC0:1;
          unsigned SSRC1:1;
          unsigned SSRC2:1;
          unsigned FORM0:1;
          unsigned FORM1:1;
        };
      };
} typeAD2CON1BITS;
sfr volatile typeAD2CON1BITS AD2CON1bits absolute 0x360;

// backward compatibility for AD2CON2BITS
    typedef struct tagAD2CON2BITS {
      union {
        struct {
          unsigned ALTS:1;
          unsigned BUFM:1;
          unsigned SMPI:5;
          unsigned BUFS:1;
          unsigned CHPS:2;
          unsigned CSCNA:1;
          unsigned :2;
          unsigned VCFG:3;
        };
        struct {
          unsigned :2;
          unsigned SMPI0:1;
          unsigned SMPI1:1;
          unsigned SMPI2:1;
          unsigned SMPI3:1;
          unsigned SMPI4:1;
          unsigned :1;
          unsigned CHPS0:1;
          unsigned CHPS1:1;
          unsigned :3;
          unsigned VCFG0:1;
          unsigned VCFG1:1;
          unsigned VCFG2:1;
        };
      };
} typeAD2CON2BITS;
sfr volatile typeAD2CON2BITS AD2CON2bits absolute 0x362;

// backward compatibility for AD2CON3BITS
    typedef struct tagAD2CON3BITS {
      union {
        struct {
          unsigned ADCS:8;
          unsigned SAMC:5;
          unsigned :2;
          unsigned ADRC:1;
        };
        struct {
          unsigned ADCS0:1;
          unsigned ADCS1:1;
          unsigned ADCS2:1;
          unsigned ADCS3:1;
          unsigned ADCS4:1;
          unsigned ADCS5:1;
          unsigned ADCS6:1;
          unsigned ADCS7:1;
          unsigned SAMC0:1;
          unsigned SAMC1:1;
          unsigned SAMC2:1;
          unsigned SAMC3:1;
          unsigned SAMC4:1;
        };
      };
} typeAD2CON3BITS;
sfr volatile typeAD2CON3BITS AD2CON3bits absolute 0x364;

// backward compatibility for AD2CHS123BITS
    typedef struct tagAD2CHS123BITS {
      union {
        struct {
          unsigned CH123SA:1;
          unsigned CH123NA:2;
          unsigned :5;
          unsigned CH123SB:1;
          unsigned CH123NB:2;
        };
        struct {
          unsigned :1;
          unsigned CH123NA0:1;
          unsigned CH123NA1:1;
          unsigned :6;
          unsigned CH123NB0:1;
          unsigned CH123NB1:1;
        };
      };
} typeAD2CHS123BITS;
sfr volatile typeAD2CHS123BITS AD2CHS123bits absolute 0x366;

// backward compatibility for AD2CHS0BITS
    typedef struct tagAD2CHS0BITS {
      union {
        struct {
          unsigned CH0SA:5;
          unsigned :2;
          unsigned CH0NA:1;
          unsigned CH0SB:5;
          unsigned :2;
          unsigned CH0NB:1;
        };
        struct {
          unsigned CH0SA0:1;
          unsigned CH0SA1:1;
          unsigned CH0SA2:1;
          unsigned CH0SA3:1;
          unsigned CH0SA4:1;
          unsigned :3;
          unsigned CH0SB0:1;
          unsigned CH0SB1:1;
          unsigned CH0SB2:1;
          unsigned CH0SB3:1;
          unsigned CH0SB4:1;
        };
      };
} typeAD2CHS0BITS;
sfr volatile typeAD2CHS0BITS AD2CHS0bits absolute 0x368;

// backward compatibility for AD2CSSLBITS
    typedef struct tagAD2CSSLBITS {
      unsigned CSS0:1;
      unsigned CSS1:1;
      unsigned CSS2:1;
      unsigned CSS3:1;
      unsigned CSS4:1;
      unsigned CSS5:1;
      unsigned CSS6:1;
      unsigned CSS7:1;
      unsigned CSS8:1;
      unsigned CSS9:1;
      unsigned CSS10:1;
      unsigned CSS11:1;
      unsigned CSS12:1;
      unsigned CSS13:1;
      unsigned CSS14:1;
      unsigned CSS15:1;
} typeAD2CSSLBITS;
sfr volatile typeAD2CSSLBITS AD2CSSLbits absolute 0x370;

// backward compatibility for AD2CON4BITS
    typedef struct tagAD2CON4BITS {
      union {
        struct {
          unsigned DMABL:3;
          unsigned :5;
          unsigned ADDMAEN:1;
        };
        struct {
          unsigned DMABL0:1;
          unsigned DMABL1:1;
          unsigned DMABL2:1;
        };
      };
} typeAD2CON4BITS;
sfr volatile typeAD2CON4BITS AD2CON4bits absolute 0x372;

// backward compatibility for C1CTRL1BITS
    typedef struct tagC1CTRL1BITS {
      union {
        struct {
          unsigned WIN:1;
          unsigned :2;
          unsigned CANCAP:1;
          unsigned :1;
          unsigned OPMODE:3;
          unsigned REQOP:3;
          unsigned CANCKS:1;
          unsigned ABAT:1;
          unsigned CSIDL:1;
        };
        struct {
          unsigned :5;
          unsigned OPMODE0:1;
          unsigned OPMODE1:1;
          unsigned OPMODE2:1;
          unsigned REQOP0:1;
          unsigned REQOP1:1;
          unsigned REQOP2:1;
        };
      };
} typeC1CTRL1BITS;
sfr volatile typeC1CTRL1BITS C1CTRL1bits absolute 0x400;

// backward compatibility for C1CTRL2BITS
    typedef struct tagC1CTRL2BITS {
      union {
        struct {
          unsigned DNCNT:5;
        };
        struct {
          unsigned DNCNT0:1;
          unsigned DNCNT1:1;
          unsigned DNCNT2:1;
          unsigned DNCNT3:1;
          unsigned DNCNT4:1;
        };
      };
} typeC1CTRL2BITS;
sfr volatile typeC1CTRL2BITS C1CTRL2bits absolute 0x402;

// backward compatibility for C1VECBITS
    typedef struct tagC1VECBITS {
      union {
        struct {
          unsigned ICODE:7;
          unsigned :1;
          unsigned FILHIT:5;
        };
        struct {
          unsigned ICODE0:1;
          unsigned ICODE1:1;
          unsigned ICODE2:1;
          unsigned ICODE3:1;
          unsigned ICODE4:1;
          unsigned ICODE5:1;
          unsigned ICODE6:1;
          unsigned :1;
          unsigned FILHIT0:1;
          unsigned FILHIT1:1;
          unsigned FILHIT2:1;
          unsigned FILHIT3:1;
          unsigned FILHIT4:1;
        };
      };
} typeC1VECBITS;
sfr volatile typeC1VECBITS C1VECbits absolute 0x404;

// backward compatibility for C1FCTRLBITS
    typedef struct tagC1FCTRLBITS {
      union {
        struct {
          unsigned FSA:5;
          unsigned :8;
          unsigned DMABS:3;
        };
        struct {
          unsigned FSA0:1;
          unsigned FSA1:1;
          unsigned FSA2:1;
          unsigned FSA3:1;
          unsigned FSA4:1;
          unsigned :8;
          unsigned DMABS0:1;
          unsigned DMABS1:1;
          unsigned DMABS2:1;
        };
      };
} typeC1FCTRLBITS;
sfr volatile typeC1FCTRLBITS C1FCTRLbits absolute 0x406;

// backward compatibility for C1FIFOBITS
    typedef struct tagC1FIFOBITS {
      union {
        struct {
          unsigned FNRB:6;
          unsigned :2;
          unsigned FBP:6;
        };
        struct {
          unsigned FNRB0:1;
          unsigned FNRB1:1;
          unsigned FNRB2:1;
          unsigned FNRB3:1;
          unsigned FNRB4:1;
          unsigned FNRB5:1;
          unsigned :2;
          unsigned FBP0:1;
          unsigned FBP1:1;
          unsigned FBP2:1;
          unsigned FBP3:1;
          unsigned FBP4:1;
          unsigned FBP5:1;
        };
      };
} typeC1FIFOBITS;
sfr volatile typeC1FIFOBITS C1FIFObits absolute 0x408;

// backward compatibility for C1INTFBITS
    typedef struct tagC1INTFBITS {
      unsigned TBIF:1;
      unsigned RBIF:1;
      unsigned RBOVIF:1;
      unsigned FIFOIF:1;
      unsigned :1;
      unsigned ERRIF:1;
      unsigned WAKIF:1;
      unsigned IVRIF:1;
      unsigned EWARN:1;
      unsigned RXWAR:1;
      unsigned TXWAR:1;
      unsigned RXBP:1;
      unsigned TXBP:1;
      unsigned TXBO:1;
} typeC1INTFBITS;
sfr volatile typeC1INTFBITS C1INTFbits absolute 0x40A;

// backward compatibility for C1INTEBITS
    typedef struct tagC1INTEBITS {
      unsigned TBIE:1;
      unsigned RBIE:1;
      unsigned RBOVIE:1;
      unsigned FIFOIE:1;
      unsigned :1;
      unsigned ERRIE:1;
      unsigned WAKIE:1;
      unsigned IVRIE:1;
} typeC1INTEBITS;
sfr volatile typeC1INTEBITS C1INTEbits absolute 0x40C;

// backward compatibility for C1ECBITS
    typedef struct tagC1ECBITS {
      unsigned RERRCNT:8;
      unsigned TERRCNT:8;
} typeC1ECBITS;
sfr volatile typeC1ECBITS C1ECbits absolute 0x40E;

// backward compatibility for C1CFG1BITS
    typedef struct tagC1CFG1BITS {
      union {
        struct {
          unsigned BRP:6;
          unsigned SJW:2;
        };
        struct {
          unsigned BRP0:1;
          unsigned BRP1:1;
          unsigned BRP2:1;
          unsigned BRP3:1;
          unsigned BRP4:1;
          unsigned BRP5:1;
          unsigned SJW0:1;
          unsigned SJW1:1;
        };
      };
} typeC1CFG1BITS;
sfr volatile typeC1CFG1BITS C1CFG1bits absolute 0x410;

// backward compatibility for C1CFG2BITS
    typedef struct tagC1CFG2BITS {
      union {
        struct {
          unsigned PRSEG:3;
          unsigned SEG1PH:3;
          unsigned SAM:1;
          unsigned SEG2PHTS:1;
          unsigned SEG2PH:3;
          unsigned :3;
          unsigned WAKFIL:1;
        };
        struct {
          unsigned PRSEG0:1;
          unsigned PRSEG1:1;
          unsigned PRSEG2:1;
          unsigned SEG1PH0:1;
          unsigned SEG1PH1:1;
          unsigned SEG1PH2:1;
          unsigned :2;
          unsigned SEG2PH0:1;
          unsigned SEG2PH1:1;
          unsigned SEG2PH2:1;
        };
      };
} typeC1CFG2BITS;
sfr volatile typeC1CFG2BITS C1CFG2bits absolute 0x412;

// backward compatibility for C1FEN1BITS
    typedef struct tagC1FEN1BITS {
      unsigned FLTEN0:1;
      unsigned FLTEN1:1;
      unsigned FLTEN2:1;
      unsigned FLTEN3:1;
      unsigned FLTEN4:1;
      unsigned FLTEN5:1;
      unsigned FLTEN6:1;
      unsigned FLTEN7:1;
      unsigned FLTEN8:1;
      unsigned FLTEN9:1;
      unsigned FLTEN10:1;
      unsigned FLTEN11:1;
      unsigned FLTEN12:1;
      unsigned FLTEN13:1;
      unsigned FLTEN14:1;
      unsigned FLTEN15:1;
} typeC1FEN1BITS;
sfr volatile typeC1FEN1BITS C1FEN1bits absolute 0x414;

// backward compatibility for C1FMSKSEL1BITS
    typedef struct tagC1FMSKSEL1BITS {
      union {
        struct {
          unsigned F0MSK:2;
          unsigned F1MSK:2;
          unsigned F2MSK:2;
          unsigned F3MSK:2;
          unsigned F4MSK:2;
          unsigned F5MSK:2;
          unsigned F6MSK:2;
          unsigned F7MSK:2;
        };
        struct {
          unsigned F0MSK0:1;
          unsigned F0MSK1:1;
          unsigned F1MSK0:1;
          unsigned F1MSK1:1;
          unsigned F2MSK0:1;
          unsigned F2MSK1:1;
          unsigned F3MSK0:1;
          unsigned F3MSK1:1;
          unsigned F4MSK0:1;
          unsigned F4MSK1:1;
          unsigned F5MSK0:1;
          unsigned F5MSK1:1;
          unsigned F6MSK0:1;
          unsigned F6MSK1:1;
          unsigned F7MSK0:1;
          unsigned F7MSK1:1;
        };
      };
} typeC1FMSKSEL1BITS;
sfr volatile typeC1FMSKSEL1BITS C1FMSKSEL1bits absolute 0x418;

// backward compatibility for C1FMSKSEL2BITS
    typedef struct tagC1FMSKSEL2BITS {
      union {
        struct {
          unsigned F8MSK:2;
          unsigned F9MSK:2;
          unsigned F10MSK:2;
          unsigned F11MSK:2;
          unsigned F12MSK:2;
          unsigned F13MSK:2;
          unsigned F14MSK:2;
          unsigned F15MSK:2;
        };
        struct {
          unsigned F8MSK0:1;
          unsigned F8MSK1:1;
          unsigned F9MSK0:1;
          unsigned F9MSK1:1;
          unsigned F10MSK0:1;
          unsigned F10MSK1:1;
          unsigned F11MSK0:1;
          unsigned F11MSK1:1;
          unsigned F12MSK0:1;
          unsigned F12MSK1:1;
          unsigned F13MSK0:1;
          unsigned F13MSK1:1;
          unsigned F14MSK0:1;
          unsigned F14MSK1:1;
          unsigned F15MSK0:1;
          unsigned F15MSK1:1;
        };
      };
} typeC1FMSKSEL2BITS;
sfr volatile typeC1FMSKSEL2BITS C1FMSKSEL2bits absolute 0x41A;

// backward compatibility for C1BUFPNT1BITS
    typedef struct tagC1BUFPNT1BITS {
      union {
        struct {
          unsigned F0BP:4;
          unsigned F1BP:4;
          unsigned F2BP:4;
          unsigned F3BP:4;
        };
        struct {
          unsigned F0BP0:1;
          unsigned F0BP1:1;
          unsigned F0BP2:1;
          unsigned F0BP3:1;
          unsigned F1BP0:1;
          unsigned F1BP1:1;
          unsigned F1BP2:1;
          unsigned F1BP3:1;
          unsigned F2BP0:1;
          unsigned F2BP1:1;
          unsigned F2BP2:1;
          unsigned F2BP3:1;
          unsigned F3BP0:1;
          unsigned F3BP1:1;
          unsigned F3BP2:1;
          unsigned F3BP3:1;
        };
      };
} typeC1BUFPNT1BITS;
sfr volatile typeC1BUFPNT1BITS C1BUFPNT1bits absolute 0x420;

// backward compatibility for C1RXFUL1BITS
    typedef struct tagC1RXFUL1BITS {
      unsigned RXFUL0:1;
      unsigned RXFUL1:1;
      unsigned RXFUL2:1;
      unsigned RXFUL3:1;
      unsigned RXFUL4:1;
      unsigned RXFUL5:1;
      unsigned RXFUL6:1;
      unsigned RXFUL7:1;
      unsigned RXFUL8:1;
      unsigned RXFUL9:1;
      unsigned RXFUL10:1;
      unsigned RXFUL11:1;
      unsigned RXFUL12:1;
      unsigned RXFUL13:1;
      unsigned RXFUL14:1;
      unsigned RXFUL15:1;
} typeC1RXFUL1BITS;
sfr volatile typeC1RXFUL1BITS C1RXFUL1bits absolute 0x420;

// backward compatibility for C1BUFPNT2BITS
    typedef struct tagC1BUFPNT2BITS {
      union {
        struct {
          unsigned F4BP:4;
          unsigned F5BP:4;
          unsigned F6BP:4;
          unsigned F7BP:4;
        };
        struct {
          unsigned F4BP0:1;
          unsigned F4BP1:1;
          unsigned F4BP2:1;
          unsigned F4BP3:1;
          unsigned F5BP0:1;
          unsigned F5BP1:1;
          unsigned F5BP2:1;
          unsigned F5BP3:1;
          unsigned F6BP0:1;
          unsigned F6BP1:1;
          unsigned F6BP2:1;
          unsigned F6BP3:1;
          unsigned F7BP0:1;
          unsigned F7BP1:1;
          unsigned F7BP2:1;
          unsigned F7BP3:1;
        };
      };
} typeC1BUFPNT2BITS;
sfr volatile typeC1BUFPNT2BITS C1BUFPNT2bits absolute 0x422;

// backward compatibility for C1RXFUL2BITS
    typedef struct tagC1RXFUL2BITS {
      unsigned RXFUL16:1;
      unsigned RXFUL17:1;
      unsigned RXFUL18:1;
      unsigned RXFUL19:1;
      unsigned RXFUL20:1;
      unsigned RXFUL21:1;
      unsigned RXFUL22:1;
      unsigned RXFUL23:1;
      unsigned RXFUL24:1;
      unsigned RXFUL25:1;
      unsigned RXFUL26:1;
      unsigned RXFUL27:1;
      unsigned RXFUL28:1;
      unsigned RXFUL29:1;
      unsigned RXFUL30:1;
      unsigned RXFUL31:1;
} typeC1RXFUL2BITS;
sfr volatile typeC1RXFUL2BITS C1RXFUL2bits absolute 0x422;

// backward compatibility for C1BUFPNT3BITS
    typedef struct tagC1BUFPNT3BITS {
      union {
        struct {
          unsigned F8BP:4;
          unsigned F9BP:4;
          unsigned F10BP:4;
          unsigned F11BP:4;
        };
        struct {
          unsigned F8BP0:1;
          unsigned F8BP1:1;
          unsigned F8BP2:1;
          unsigned F8BP3:1;
          unsigned F9BP0:1;
          unsigned F9BP1:1;
          unsigned F9BP2:1;
          unsigned F9BP3:1;
          unsigned F10BP0:1;
          unsigned F10BP1:1;
          unsigned F10BP2:1;
          unsigned F10BP3:1;
          unsigned F11BP0:1;
          unsigned F11BP1:1;
          unsigned F11BP2:1;
          unsigned F11BP3:1;
        };
      };
} typeC1BUFPNT3BITS;
sfr volatile typeC1BUFPNT3BITS C1BUFPNT3bits absolute 0x424;

// backward compatibility for C1BUFPNT4BITS
    typedef struct tagC1BUFPNT4BITS {
      union {
        struct {
          unsigned F12BP:4;
          unsigned F13BP:4;
          unsigned F14BP:4;
          unsigned F15BP:4;
        };
        struct {
          unsigned F12BP0:1;
          unsigned F12BP1:1;
          unsigned F12BP2:1;
          unsigned F12BP3:1;
          unsigned F13BP0:1;
          unsigned F13BP1:1;
          unsigned F13BP2:1;
          unsigned F13BP3:1;
          unsigned F14BP0:1;
          unsigned F14BP1:1;
          unsigned F14BP2:1;
          unsigned F14BP3:1;
          unsigned F15BP0:1;
          unsigned F15BP1:1;
          unsigned F15BP2:1;
          unsigned F15BP3:1;
        };
      };
} typeC1BUFPNT4BITS;
sfr volatile typeC1BUFPNT4BITS C1BUFPNT4bits absolute 0x426;

// backward compatibility for C1RXOVF1BITS
    typedef struct tagC1RXOVF1BITS {
      unsigned RXOVF0:1;
      unsigned RXOVF1:1;
      unsigned RXOVF2:1;
      unsigned RXOVF3:1;
      unsigned RXOVF4:1;
      unsigned RXOVF5:1;
      unsigned RXOVF6:1;
      unsigned RXOVF7:1;
      unsigned RXOVF8:1;
      unsigned RXOVF9:1;
      unsigned RXOVF10:1;
      unsigned RXOVF11:1;
      unsigned RXOVF12:1;
      unsigned RXOVF13:1;
      unsigned RXOVF14:1;
      unsigned RXOVF15:1;
} typeC1RXOVF1BITS;
sfr volatile typeC1RXOVF1BITS C1RXOVF1bits absolute 0x428;

// backward compatibility for C1RXOVF2BITS
    typedef struct tagC1RXOVF2BITS {
      unsigned RXOVF16:1;
      unsigned RXOVF17:1;
      unsigned RXOVF18:1;
      unsigned RXOVF19:1;
      unsigned RXOVF20:1;
      unsigned RXOVF21:1;
      unsigned RXOVF22:1;
      unsigned RXOVF23:1;
      unsigned RXOVF24:1;
      unsigned RXOVF25:1;
      unsigned RXOVF26:1;
      unsigned RXOVF27:1;
      unsigned RXOVF28:1;
      unsigned RXOVF29:1;
      unsigned RXOVF30:1;
      unsigned RXOVF31:1;
} typeC1RXOVF2BITS;
sfr volatile typeC1RXOVF2BITS C1RXOVF2bits absolute 0x42A;

// backward compatibility for C1RXM0SIDBITS
    typedef struct tagC1RXM0SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned MIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXM0SIDBITS;
sfr volatile typeC1RXM0SIDBITS C1RXM0SIDbits absolute 0x430;

// backward compatibility for C1TR01CONBITS
    typedef struct tagC1TR01CONBITS {
      union {
        struct {
          unsigned TX0PRI:2;
          unsigned RTREN0:1;
          unsigned TXREQ0:1;
          unsigned TXERR0:1;
          unsigned TXLARB0:1;
          unsigned TXABT0:1;
          unsigned TXEN0:1;
          unsigned TX1PRI:2;
          unsigned RTREN1:1;
          unsigned TXREQ1:1;
          unsigned TXERR1:1;
          unsigned TXLARB1:1;
          unsigned TXABT1:1;
          unsigned TXEN1:1;
        };
        struct {
          unsigned TX0PRI0:1;
          unsigned TX0PRI1:1;
          unsigned :6;
          unsigned TX1PRI0:1;
          unsigned TX1PRI1:1;
        };
      };
} typeC1TR01CONBITS;
sfr volatile typeC1TR01CONBITS C1TR01CONbits absolute 0x430;

// backward compatibility for C1RXM0EIDBITS
    typedef struct tagC1RXM0EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXM0EIDBITS;
sfr volatile typeC1RXM0EIDBITS C1RXM0EIDbits absolute 0x432;

// backward compatibility for C1TR23CONBITS
    typedef struct tagC1TR23CONBITS {
      union {
        struct {
          unsigned TX2PRI:2;
          unsigned RTREN2:1;
          unsigned TXREQ2:1;
          unsigned TXERR2:1;
          unsigned TXLARB2:1;
          unsigned TXABT2:1;
          unsigned TXEN2:1;
          unsigned TX3PRI:2;
          unsigned RTREN3:1;
          unsigned TXREQ3:1;
          unsigned TXERR3:1;
          unsigned TXLARB3:1;
          unsigned TXABT3:1;
          unsigned TXEN3:1;
        };
        struct {
          unsigned TX2PRI0:1;
          unsigned TX2PRI1:1;
          unsigned :6;
          unsigned TX3PRI0:1;
          unsigned TX3PRI1:1;
        };
      };
} typeC1TR23CONBITS;
sfr volatile typeC1TR23CONBITS C1TR23CONbits absolute 0x432;

// backward compatibility for C1RXM1SIDBITS
    typedef struct tagC1RXM1SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned MIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXM1SIDBITS;
sfr volatile typeC1RXM1SIDBITS C1RXM1SIDbits absolute 0x434;

// backward compatibility for C1TR45CONBITS
    typedef struct tagC1TR45CONBITS {
      union {
        struct {
          unsigned TX4PRI:2;
          unsigned RTREN4:1;
          unsigned TXREQ4:1;
          unsigned TXERR4:1;
          unsigned TXLARB4:1;
          unsigned TXABT4:1;
          unsigned TXEN4:1;
          unsigned TX5PRI:2;
          unsigned RTREN5:1;
          unsigned TXREQ5:1;
          unsigned TXERR5:1;
          unsigned TXLARB5:1;
          unsigned TXABT5:1;
          unsigned TXEN5:1;
        };
        struct {
          unsigned TX4PRI0:1;
          unsigned TX4PRI1:1;
          unsigned :6;
          unsigned TX5PRI0:1;
          unsigned TX5PRI1:1;
        };
      };
} typeC1TR45CONBITS;
sfr volatile typeC1TR45CONBITS C1TR45CONbits absolute 0x434;

// backward compatibility for C1RXM1EIDBITS
    typedef struct tagC1RXM1EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXM1EIDBITS;
sfr volatile typeC1RXM1EIDBITS C1RXM1EIDbits absolute 0x436;

// backward compatibility for C1TR67CONBITS
    typedef struct tagC1TR67CONBITS {
      union {
        struct {
          unsigned TX6PRI:2;
          unsigned RTREN6:1;
          unsigned TXREQ6:1;
          unsigned TXERR6:1;
          unsigned TXLARB6:1;
          unsigned TXABT6:1;
          unsigned TXEN6:1;
          unsigned TX7PRI:2;
          unsigned RTREN7:1;
          unsigned TXREQ7:1;
          unsigned TXERR7:1;
          unsigned TXLARB7:1;
          unsigned TXABT7:1;
          unsigned TXEN7:1;
        };
        struct {
          unsigned TX6PRI0:1;
          unsigned TX6PRI1:1;
          unsigned :6;
          unsigned TX7PRI0:1;
          unsigned TX7PRI1:1;
        };
      };
} typeC1TR67CONBITS;
sfr volatile typeC1TR67CONBITS C1TR67CONbits absolute 0x436;

// backward compatibility for C1RXM2SIDBITS
    typedef struct tagC1RXM2SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned MIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXM2SIDBITS;
sfr volatile typeC1RXM2SIDBITS C1RXM2SIDbits absolute 0x438;

// backward compatibility for C1RXM2EIDBITS
    typedef struct tagC1RXM2EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXM2EIDBITS;
sfr volatile typeC1RXM2EIDBITS C1RXM2EIDbits absolute 0x43A;

// backward compatibility for C1RXF0SIDBITS
    typedef struct tagC1RXF0SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF0SIDBITS;
sfr volatile typeC1RXF0SIDBITS C1RXF0SIDbits absolute 0x440;

// backward compatibility for C1RXF0EIDBITS
    typedef struct tagC1RXF0EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF0EIDBITS;
sfr volatile typeC1RXF0EIDBITS C1RXF0EIDbits absolute 0x442;

// backward compatibility for C1TXDBITS
    typedef struct tagC1TXDBITS {
      unsigned :16;
      unsigned C1TXD:16;
} typeC1TXDBITS;
sfr volatile typeC1TXDBITS C1TXDbits absolute 0x442;

// backward compatibility for C1RXF1SIDBITS
    typedef struct tagC1RXF1SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF1SIDBITS;
sfr volatile typeC1RXF1SIDBITS C1RXF1SIDbits absolute 0x444;

// backward compatibility for C1RXF1EIDBITS
    typedef struct tagC1RXF1EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF1EIDBITS;
sfr volatile typeC1RXF1EIDBITS C1RXF1EIDbits absolute 0x446;

// backward compatibility for C1RXF2SIDBITS
    typedef struct tagC1RXF2SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF2SIDBITS;
sfr volatile typeC1RXF2SIDBITS C1RXF2SIDbits absolute 0x448;

// backward compatibility for C1RXF2EIDBITS
    typedef struct tagC1RXF2EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF2EIDBITS;
sfr volatile typeC1RXF2EIDBITS C1RXF2EIDbits absolute 0x44A;

// backward compatibility for C1RXF3SIDBITS
    typedef struct tagC1RXF3SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF3SIDBITS;
sfr volatile typeC1RXF3SIDBITS C1RXF3SIDbits absolute 0x44C;

// backward compatibility for C1RXF3EIDBITS
    typedef struct tagC1RXF3EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF3EIDBITS;
sfr volatile typeC1RXF3EIDBITS C1RXF3EIDbits absolute 0x44E;

// backward compatibility for C1RXF4SIDBITS
    typedef struct tagC1RXF4SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF4SIDBITS;
sfr volatile typeC1RXF4SIDBITS C1RXF4SIDbits absolute 0x450;

// backward compatibility for C1RXF4EIDBITS
    typedef struct tagC1RXF4EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF4EIDBITS;
sfr volatile typeC1RXF4EIDBITS C1RXF4EIDbits absolute 0x452;

// backward compatibility for C1RXF5SIDBITS
    typedef struct tagC1RXF5SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF5SIDBITS;
sfr volatile typeC1RXF5SIDBITS C1RXF5SIDbits absolute 0x454;

// backward compatibility for C1RXF5EIDBITS
    typedef struct tagC1RXF5EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF5EIDBITS;
sfr volatile typeC1RXF5EIDBITS C1RXF5EIDbits absolute 0x456;

// backward compatibility for C1RXF6SIDBITS
    typedef struct tagC1RXF6SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF6SIDBITS;
sfr volatile typeC1RXF6SIDBITS C1RXF6SIDbits absolute 0x458;

// backward compatibility for C1RXF6EIDBITS
    typedef struct tagC1RXF6EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF6EIDBITS;
sfr volatile typeC1RXF6EIDBITS C1RXF6EIDbits absolute 0x45A;

// backward compatibility for C1RXF7SIDBITS
    typedef struct tagC1RXF7SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF7SIDBITS;
sfr volatile typeC1RXF7SIDBITS C1RXF7SIDbits absolute 0x45C;

// backward compatibility for C1RXF7EIDBITS
    typedef struct tagC1RXF7EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF7EIDBITS;
sfr volatile typeC1RXF7EIDBITS C1RXF7EIDbits absolute 0x45E;

// backward compatibility for C1RXF8SIDBITS
    typedef struct tagC1RXF8SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF8SIDBITS;
sfr volatile typeC1RXF8SIDBITS C1RXF8SIDbits absolute 0x460;

// backward compatibility for C1RXF8EIDBITS
    typedef struct tagC1RXF8EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF8EIDBITS;
sfr volatile typeC1RXF8EIDBITS C1RXF8EIDbits absolute 0x462;

// backward compatibility for C1RXF9SIDBITS
    typedef struct tagC1RXF9SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF9SIDBITS;
sfr volatile typeC1RXF9SIDBITS C1RXF9SIDbits absolute 0x464;

// backward compatibility for C1RXF9EIDBITS
    typedef struct tagC1RXF9EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF9EIDBITS;
sfr volatile typeC1RXF9EIDBITS C1RXF9EIDbits absolute 0x466;

// backward compatibility for C1RXF10SIDBITS
    typedef struct tagC1RXF10SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF10SIDBITS;
sfr volatile typeC1RXF10SIDBITS C1RXF10SIDbits absolute 0x468;

// backward compatibility for C1RXF10EIDBITS
    typedef struct tagC1RXF10EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF10EIDBITS;
sfr volatile typeC1RXF10EIDBITS C1RXF10EIDbits absolute 0x46A;

// backward compatibility for C1RXF11SIDBITS
    typedef struct tagC1RXF11SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF11SIDBITS;
sfr volatile typeC1RXF11SIDBITS C1RXF11SIDbits absolute 0x46C;

// backward compatibility for C1RXF11EIDBITS
    typedef struct tagC1RXF11EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF11EIDBITS;
sfr volatile typeC1RXF11EIDBITS C1RXF11EIDbits absolute 0x46E;

// backward compatibility for C1RXF12SIDBITS
    typedef struct tagC1RXF12SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF12SIDBITS;
sfr volatile typeC1RXF12SIDBITS C1RXF12SIDbits absolute 0x470;

// backward compatibility for C1RXF12EIDBITS
    typedef struct tagC1RXF12EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF12EIDBITS;
sfr volatile typeC1RXF12EIDBITS C1RXF12EIDbits absolute 0x472;

// backward compatibility for C1RXF13SIDBITS
    typedef struct tagC1RXF13SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF13SIDBITS;
sfr volatile typeC1RXF13SIDBITS C1RXF13SIDbits absolute 0x474;

// backward compatibility for C1RXF13EIDBITS
    typedef struct tagC1RXF13EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF13EIDBITS;
sfr volatile typeC1RXF13EIDBITS C1RXF13EIDbits absolute 0x476;

// backward compatibility for C1RXF14SIDBITS
    typedef struct tagC1RXF14SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF14SIDBITS;
sfr volatile typeC1RXF14SIDBITS C1RXF14SIDbits absolute 0x478;

// backward compatibility for C1RXF14EIDBITS
    typedef struct tagC1RXF14EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF14EIDBITS;
sfr volatile typeC1RXF14EIDBITS C1RXF14EIDbits absolute 0x47A;

// backward compatibility for C1RXF15SIDBITS
    typedef struct tagC1RXF15SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC1RXF15SIDBITS;
sfr volatile typeC1RXF15SIDBITS C1RXF15SIDbits absolute 0x47C;

// backward compatibility for C1RXF15EIDBITS
    typedef struct tagC1RXF15EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC1RXF15EIDBITS;
sfr volatile typeC1RXF15EIDBITS C1RXF15EIDbits absolute 0x47E;

// backward compatibility for U1OTGIRBITS
    typedef struct tagU1OTGIRBITS {
      unsigned VBUSVDIF:1;
      unsigned :1;
      unsigned SESENDIF:1;
      unsigned SESVDIF:1;
      unsigned ACTVIF:1;
      unsigned LSTATEIF:1;
      unsigned T1MSECIF:1;
      unsigned IDIF:1;
} typeU1OTGIRBITS;
sfr volatile typeU1OTGIRBITS U1OTGIRbits absolute 0x488;

// backward compatibility for U1OTGIEBITS
    typedef struct tagU1OTGIEBITS {
      unsigned VBUSVDIE:1;
      unsigned :1;
      unsigned SESENDIE:1;
      unsigned SESVDIE:1;
      unsigned ACTVIE:1;
      unsigned LSTATEIE:1;
      unsigned T1MSECIE:1;
      unsigned IDIE:1;
} typeU1OTGIEBITS;
sfr volatile typeU1OTGIEBITS U1OTGIEbits absolute 0x48A;

// backward compatibility for U1OTGSTATBITS
    typedef struct tagU1OTGSTATBITS {
      unsigned VBUSVD:1;
      unsigned :1;
      unsigned SESEND:1;
      unsigned SESVD:1;
      unsigned :1;
      unsigned LSTATE:1;
      unsigned :1;
      unsigned ID:1;
} typeU1OTGSTATBITS;
sfr volatile typeU1OTGSTATBITS U1OTGSTATbits absolute 0x48C;

// backward compatibility for U1OTGCONBITS
    typedef struct tagU1OTGCONBITS {
      unsigned VBUSDIS:1;
      unsigned VBUSCHG:1;
      unsigned OTGEN:1;
      unsigned VBUSON:1;
      unsigned DMPULDWN:1;
      unsigned DPPULDWN:1;
      unsigned DMPULUP:1;
      unsigned DPPULUP:1;
} typeU1OTGCONBITS;
sfr volatile typeU1OTGCONBITS U1OTGCONbits absolute 0x48E;

// backward compatibility for U1PWRCBITS
    typedef struct tagU1PWRCBITS {
      union {
        struct {
          unsigned USBPWR:1;
          unsigned USUSPND:1;
          unsigned :2;
          unsigned USLPGRD:1;
          unsigned :2;
          unsigned UACTPND:1;
        };
        struct {
          unsigned :1;
          unsigned USUSPEND:1;
        };
      };
} typeU1PWRCBITS;
sfr volatile typeU1PWRCBITS U1PWRCbits absolute 0x490;

// backward compatibility for U1IRBITS
    typedef struct tagU1IRBITS {
      union {
        struct {
          unsigned URSTIF:1;
          unsigned UERRIF:1;
          unsigned SOFIF:1;
          unsigned TRNIF:1;
          unsigned IDLEIF:1;
          unsigned RESUMEIF:1;
          unsigned :1;
          unsigned STALLIF:1;
        };
        struct {
          unsigned DETACHIF:1;
          unsigned :5;
          unsigned ATTACHIF:1;
        };
      };
} typeU1IRBITS;
sfr volatile typeU1IRBITS U1IRbits absolute 0x4C0;

// backward compatibility for U1IEBITS
    typedef struct tagU1IEBITS {
      union {
        struct {
          unsigned URSTIE:1;
          unsigned UERRIE:1;
          unsigned SOFIE:1;
          unsigned TRNIE:1;
          unsigned IDLEIE:1;
          unsigned RESUMEIE:1;
          unsigned :1;
          unsigned STALLIE:1;
        };
        struct {
          unsigned DETACHIE:1;
          unsigned :5;
          unsigned ATTACHIE:1;
        };
      };
} typeU1IEBITS;
sfr volatile typeU1IEBITS U1IEbits absolute 0x4C2;

// backward compatibility for U1EIRBITS
    typedef struct tagU1EIRBITS {
      union {
        struct {
          unsigned PIDEF:1;
          unsigned CRC5EF:1;
          unsigned CRC16EF:1;
          unsigned DFN8EF:1;
          unsigned BTOEF:1;
          unsigned DMAEF:1;
          unsigned BUSACCEF:1;
          unsigned BTSEF:1;
        };
        struct {
          unsigned :1;
          unsigned EOFEF:1;
        };
      };
} typeU1EIRBITS;
sfr volatile typeU1EIRBITS U1EIRbits absolute 0x4C4;

// backward compatibility for U1EIEBITS
    typedef struct tagU1EIEBITS {
      union {
        struct {
          unsigned PIDEE:1;
          unsigned CRC5EE:1;
          unsigned CRC16EE:1;
          unsigned DFN8EE:1;
          unsigned BTOEE:1;
          unsigned DMAEE:1;
          unsigned BUSACCEE:1;
          unsigned BTSEE:1;
        };
        struct {
          unsigned :1;
          unsigned EOFEE:1;
        };
      };
} typeU1EIEBITS;
sfr volatile typeU1EIEBITS U1EIEbits absolute 0x4C6;

// backward compatibility for U1STATBITS
    typedef struct tagU1STATBITS {
      union {
        struct {
          unsigned :2;
          unsigned PPBI:1;
          unsigned DIR:1;
          unsigned ENDPT:4;
        };
        struct {
          unsigned :4;
          unsigned ENDPT0:1;
          unsigned ENDPT1:1;
          unsigned ENDPT2:1;
          unsigned ENDPT3:1;
        };
      };
} typeU1STATBITS;
sfr volatile typeU1STATBITS U1STATbits absolute 0x4C8;

// backward compatibility for U1CONBITS
    typedef struct tagU1CONBITS {
      union {
        struct {
          unsigned USBEN:1;
          unsigned PPBRST:1;
          unsigned RESUME:1;
          unsigned HOSTEN:1;
          unsigned :1;
          unsigned PKTDIS:1;
          unsigned SE0:1;
        };
        struct {
          unsigned SOFEN:1;
          unsigned :3;
          unsigned USBRST:1;
          unsigned TOKBUSY:1;
          unsigned :1;
          unsigned JSTATE:1;
        };
        struct {
          unsigned :4;
          unsigned RESET:1;
        };
      };
} typeU1CONBITS;
sfr volatile typeU1CONBITS U1CONbits absolute 0x4CA;

// backward compatibility for U1ADDRBITS
    typedef struct tagU1ADDRBITS {
      union {
        struct {
          unsigned DEVADDR:7;
          unsigned LSPDEN:1;
        };
        struct {
          unsigned DEVADDR0:1;
          unsigned DEVADDR1:1;
          unsigned DEVADDR2:1;
          unsigned DEVADDR3:1;
          unsigned DEVADDR4:1;
          unsigned DEVADDR5:1;
          unsigned DEVADDR6:1;
          unsigned LOWSPDEN:1;
        };
      };
} typeU1ADDRBITS;
sfr volatile typeU1ADDRBITS U1ADDRbits absolute 0x4CC;

// backward compatibility for U1BDTP1BITS
    typedef struct tagU1BDTP1BITS {
      unsigned :1;
      unsigned BDTPTRL:7;
} typeU1BDTP1BITS;
sfr volatile typeU1BDTP1BITS U1BDTP1bits absolute 0x4CE;

// backward compatibility for U1FRMLBITS
    typedef struct tagU1FRMLBITS {
      unsigned FRM0:1;
      unsigned FRM1:1;
      unsigned FRM2:1;
      unsigned FRM3:1;
      unsigned FRM4:1;
      unsigned FRM5:1;
      unsigned FRM6:1;
      unsigned FRM7:1;
} typeU1FRMLBITS;
sfr volatile typeU1FRMLBITS U1FRMLbits absolute 0x4D0;

// backward compatibility for U1FRMHBITS
    typedef struct tagU1FRMHBITS {
      unsigned FRM8:1;
      unsigned FRM9:1;
      unsigned FRM10:1;
} typeU1FRMHBITS;
sfr volatile typeU1FRMHBITS U1FRMHbits absolute 0x4D2;

// backward compatibility for U1TOKBITS
    typedef struct tagU1TOKBITS {
      union {
        struct {
          unsigned EP0:1;
          unsigned EP1:1;
          unsigned EP2:1;
          unsigned EP3:1;
          unsigned PID0:1;
          unsigned PID1:1;
          unsigned PID2:1;
          unsigned PID3:1;
        };
        struct {
          unsigned EP:4;
          unsigned PID:4;
        };
      };
} typeU1TOKBITS;
sfr volatile typeU1TOKBITS U1TOKbits absolute 0x4D4;

// backward compatibility for U1SOFBITS
    typedef struct tagU1SOFBITS {
      unsigned CNT:8;
} typeU1SOFBITS;
sfr volatile typeU1SOFBITS U1SOFbits absolute 0x4D6;

// backward compatibility for U1BDTP2BITS
    typedef struct tagU1BDTP2BITS {
      unsigned BDTPTRH:8;
} typeU1BDTP2BITS;
sfr volatile typeU1BDTP2BITS U1BDTP2bits absolute 0x4D8;

// backward compatibility for U1BDTP3BITS
    typedef struct tagU1BDTP3BITS {
      unsigned BDTPTRU:8;
} typeU1BDTP3BITS;
sfr volatile typeU1BDTP3BITS U1BDTP3bits absolute 0x4DA;

// backward compatibility for U1CNFG1BITS
    typedef struct tagU1CNFG1BITS {
      unsigned :4;
      unsigned USBSIDL:1;
      unsigned :1;
      unsigned UOEMON:1;
      unsigned UTEYE:1;
} typeU1CNFG1BITS;
sfr volatile typeU1CNFG1BITS U1CNFG1bits absolute 0x4DC;

// backward compatibility for U1CNFG2BITS
    typedef struct tagU1CNFG2BITS {
      unsigned UTRDIS:1;
      unsigned UVCMPDIS:1;
      unsigned UVBUSDIS:1;
      unsigned EXTI2CEN:1;
      unsigned PUVBUS:1;
      unsigned UVCMPSEL:1;
} typeU1CNFG2BITS;
sfr volatile typeU1CNFG2BITS U1CNFG2bits absolute 0x4DE;

// backward compatibility for U1EP0BITS
    typedef struct tagU1EP0BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
          unsigned :1;
          unsigned RETRYDIS:1;
          unsigned LSPD:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
          unsigned :3;
          unsigned LOWSPD:1;
        };
      };
} typeU1EP0BITS;
sfr volatile typeU1EP0BITS U1EP0bits absolute 0x4E0;

// backward compatibility for U1EP1BITS
    typedef struct tagU1EP1BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP1BITS;
sfr volatile typeU1EP1BITS U1EP1bits absolute 0x4E2;

// backward compatibility for U1EP2BITS
    typedef struct tagU1EP2BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP2BITS;
sfr volatile typeU1EP2BITS U1EP2bits absolute 0x4E4;

// backward compatibility for U1EP3BITS
    typedef struct tagU1EP3BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP3BITS;
sfr volatile typeU1EP3BITS U1EP3bits absolute 0x4E6;

// backward compatibility for U1EP4BITS
    typedef struct tagU1EP4BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP4BITS;
sfr volatile typeU1EP4BITS U1EP4bits absolute 0x4E8;

// backward compatibility for U1EP5BITS
    typedef struct tagU1EP5BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP5BITS;
sfr volatile typeU1EP5BITS U1EP5bits absolute 0x4EA;

// backward compatibility for U1EP6BITS
    typedef struct tagU1EP6BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP6BITS;
sfr volatile typeU1EP6BITS U1EP6bits absolute 0x4EC;

// backward compatibility for U1EP7BITS
    typedef struct tagU1EP7BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP7BITS;
sfr volatile typeU1EP7BITS U1EP7bits absolute 0x4EE;

// backward compatibility for U1EP8BITS
    typedef struct tagU1EP8BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP8BITS;
sfr volatile typeU1EP8BITS U1EP8bits absolute 0x4F0;

// backward compatibility for U1EP9BITS
    typedef struct tagU1EP9BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP9BITS;
sfr volatile typeU1EP9BITS U1EP9bits absolute 0x4F2;

// backward compatibility for U1EP10BITS
    typedef struct tagU1EP10BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP10BITS;
sfr volatile typeU1EP10BITS U1EP10bits absolute 0x4F4;

// backward compatibility for U1EP11BITS
    typedef struct tagU1EP11BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP11BITS;
sfr volatile typeU1EP11BITS U1EP11bits absolute 0x4F6;

// backward compatibility for U1EP12BITS
    typedef struct tagU1EP12BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP12BITS;
sfr volatile typeU1EP12BITS U1EP12bits absolute 0x4F8;

// backward compatibility for U1EP13BITS
    typedef struct tagU1EP13BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP13BITS;
sfr volatile typeU1EP13BITS U1EP13bits absolute 0x4FA;

// backward compatibility for U1EP14BITS
    typedef struct tagU1EP14BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP14BITS;
sfr volatile typeU1EP14BITS U1EP14bits absolute 0x4FC;

// backward compatibility for U1EP15BITS
    typedef struct tagU1EP15BITS {
      union {
        struct {
          unsigned EPHSHK:1;
          unsigned EPSTALL:1;
          unsigned EPTXEN:1;
          unsigned EPRXEN:1;
          unsigned EPCONDIS:1;
        };
        struct {
          unsigned :2;
          unsigned EPINEN:1;
          unsigned EPOUTEN:1;
        };
      };
} typeU1EP15BITS;
sfr volatile typeU1EP15BITS U1EP15bits absolute 0x4FE;

// backward compatibility for C2CTRL1BITS
    typedef struct tagC2CTRL1BITS {
      union {
        struct {
          unsigned WIN:1;
          unsigned :2;
          unsigned CANCAP:1;
          unsigned :1;
          unsigned OPMODE:3;
          unsigned REQOP:3;
          unsigned CANCKS:1;
          unsigned ABAT:1;
          unsigned CSIDL:1;
        };
        struct {
          unsigned :5;
          unsigned OPMODE0:1;
          unsigned OPMODE1:1;
          unsigned OPMODE2:1;
          unsigned REQOP0:1;
          unsigned REQOP1:1;
          unsigned REQOP2:1;
        };
      };
} typeC2CTRL1BITS;
sfr volatile typeC2CTRL1BITS C2CTRL1bits absolute 0x500;

// backward compatibility for C2CTRL2BITS
    typedef struct tagC2CTRL2BITS {
      union {
        struct {
          unsigned DNCNT:5;
        };
        struct {
          unsigned DNCNT0:1;
          unsigned DNCNT1:1;
          unsigned DNCNT2:1;
          unsigned DNCNT3:1;
          unsigned DNCNT4:1;
        };
      };
} typeC2CTRL2BITS;
sfr volatile typeC2CTRL2BITS C2CTRL2bits absolute 0x502;

// backward compatibility for C2VECBITS
    typedef struct tagC2VECBITS {
      union {
        struct {
          unsigned ICODE:7;
          unsigned :1;
          unsigned FILHIT:5;
        };
        struct {
          unsigned ICODE0:1;
          unsigned ICODE1:1;
          unsigned ICODE2:1;
          unsigned ICODE3:1;
          unsigned ICODE4:1;
          unsigned ICODE5:1;
          unsigned ICODE6:1;
          unsigned :1;
          unsigned FILHIT0:1;
          unsigned FILHIT1:1;
          unsigned FILHIT2:1;
          unsigned FILHIT3:1;
          unsigned FILHIT4:1;
        };
      };
} typeC2VECBITS;
sfr volatile typeC2VECBITS C2VECbits absolute 0x504;

// backward compatibility for C2FCTRLBITS
    typedef struct tagC2FCTRLBITS {
      union {
        struct {
          unsigned FSA:5;
          unsigned :8;
          unsigned DMABS:3;
        };
        struct {
          unsigned FSA0:1;
          unsigned FSA1:1;
          unsigned FSA2:1;
          unsigned FSA3:1;
          unsigned FSA4:1;
          unsigned :8;
          unsigned DMABS0:1;
          unsigned DMABS1:1;
          unsigned DMABS2:1;
        };
      };
} typeC2FCTRLBITS;
sfr volatile typeC2FCTRLBITS C2FCTRLbits absolute 0x506;

// backward compatibility for C2FIFOBITS
    typedef struct tagC2FIFOBITS {
      union {
        struct {
          unsigned FNRB:6;
          unsigned :2;
          unsigned FBP:6;
        };
        struct {
          unsigned FNRB0:1;
          unsigned FNRB1:1;
          unsigned FNRB2:1;
          unsigned FNRB3:1;
          unsigned FNRB4:1;
          unsigned FNRB5:1;
          unsigned :2;
          unsigned FBP0:1;
          unsigned FBP1:1;
          unsigned FBP2:1;
          unsigned FBP3:1;
          unsigned FBP4:1;
          unsigned FBP5:1;
        };
      };
} typeC2FIFOBITS;
sfr volatile typeC2FIFOBITS C2FIFObits absolute 0x508;

// backward compatibility for C2INTFBITS
    typedef struct tagC2INTFBITS {
      unsigned TBIF:1;
      unsigned RBIF:1;
      unsigned RBOVIF:1;
      unsigned FIFOIF:1;
      unsigned :1;
      unsigned ERRIF:1;
      unsigned WAKIF:1;
      unsigned IVRIF:1;
      unsigned EWARN:1;
      unsigned RXWAR:1;
      unsigned TXWAR:1;
      unsigned RXBP:1;
      unsigned TXBP:1;
      unsigned TXBO:1;
} typeC2INTFBITS;
sfr volatile typeC2INTFBITS C2INTFbits absolute 0x50A;

// backward compatibility for C2INTEBITS
    typedef struct tagC2INTEBITS {
      unsigned TBIE:1;
      unsigned RBIE:1;
      unsigned RBOVIE:1;
      unsigned FIFOIE:1;
      unsigned :1;
      unsigned ERRIE:1;
      unsigned WAKIE:1;
      unsigned IVRIE:1;
} typeC2INTEBITS;
sfr volatile typeC2INTEBITS C2INTEbits absolute 0x50C;

// backward compatibility for C2ECBITS
    typedef struct tagC2ECBITS {
      unsigned RERRCNT:8;
      unsigned TERRCNT:8;
} typeC2ECBITS;
sfr volatile typeC2ECBITS C2ECbits absolute 0x50E;

// backward compatibility for C2CFG1BITS
    typedef struct tagC2CFG1BITS {
      union {
        struct {
          unsigned BRP:6;
          unsigned SJW:2;
        };
        struct {
          unsigned BRP0:1;
          unsigned BRP1:1;
          unsigned BRP2:1;
          unsigned BRP3:1;
          unsigned BRP4:1;
          unsigned BRP5:1;
          unsigned SJW0:1;
          unsigned SJW1:1;
        };
      };
} typeC2CFG1BITS;
sfr volatile typeC2CFG1BITS C2CFG1bits absolute 0x510;

// backward compatibility for C2CFG2BITS
    typedef struct tagC2CFG2BITS {
      union {
        struct {
          unsigned PRSEG:3;
          unsigned SEG1PH:3;
          unsigned SAM:1;
          unsigned SEG2PHTS:1;
          unsigned SEG2PH:3;
          unsigned :3;
          unsigned WAKFIL:1;
        };
        struct {
          unsigned PRSEG0:1;
          unsigned PRSEG1:1;
          unsigned PRSEG2:1;
          unsigned SEG1PH0:1;
          unsigned SEG1PH1:1;
          unsigned SEG1PH2:1;
          unsigned :2;
          unsigned SEG2PH0:1;
          unsigned SEG2PH1:1;
          unsigned SEG2PH2:1;
        };
      };
} typeC2CFG2BITS;
sfr volatile typeC2CFG2BITS C2CFG2bits absolute 0x512;

// backward compatibility for C2FEN1BITS
    typedef struct tagC2FEN1BITS {
      unsigned FLTEN0:1;
      unsigned FLTEN1:1;
      unsigned FLTEN2:1;
      unsigned FLTEN3:1;
      unsigned FLTEN4:1;
      unsigned FLTEN5:1;
      unsigned FLTEN6:1;
      unsigned FLTEN7:1;
      unsigned FLTEN8:1;
      unsigned FLTEN9:1;
      unsigned FLTEN10:1;
      unsigned FLTEN11:1;
      unsigned FLTEN12:1;
      unsigned FLTEN13:1;
      unsigned FLTEN14:1;
      unsigned FLTEN15:1;
} typeC2FEN1BITS;
sfr volatile typeC2FEN1BITS C2FEN1bits absolute 0x514;

// backward compatibility for C2FMSKSEL1BITS
    typedef struct tagC2FMSKSEL1BITS {
      union {
        struct {
          unsigned F0MSK:2;
          unsigned F1MSK:2;
          unsigned F2MSK:2;
          unsigned F3MSK:2;
          unsigned F4MSK:2;
          unsigned F5MSK:2;
          unsigned F6MSK:2;
          unsigned F7MSK:2;
        };
        struct {
          unsigned F0MSK0:1;
          unsigned F0MSK1:1;
          unsigned F1MSK0:1;
          unsigned F1MSK1:1;
          unsigned F2MSK0:1;
          unsigned F2MSK1:1;
          unsigned F3MSK0:1;
          unsigned F3MSK1:1;
          unsigned F4MSK0:1;
          unsigned F4MSK1:1;
          unsigned F5MSK0:1;
          unsigned F5MSK1:1;
          unsigned F6MSK0:1;
          unsigned F6MSK1:1;
          unsigned F7MSK0:1;
          unsigned F7MSK1:1;
        };
      };
} typeC2FMSKSEL1BITS;
sfr volatile typeC2FMSKSEL1BITS C2FMSKSEL1bits absolute 0x518;

// backward compatibility for C2FMSKSEL2BITS
    typedef struct tagC2FMSKSEL2BITS {
      union {
        struct {
          unsigned F8MSK:2;
          unsigned F9MSK:2;
          unsigned F10MSK:2;
          unsigned F11MSK:2;
          unsigned F12MSK:2;
          unsigned F13MSK:2;
          unsigned F14MSK:2;
          unsigned F15MSK:2;
        };
        struct {
          unsigned F8MSK0:1;
          unsigned F8MSK1:1;
          unsigned F9MSK0:1;
          unsigned F9MSK1:1;
          unsigned F10MSK0:1;
          unsigned F10MSK1:1;
          unsigned F11MSK0:1;
          unsigned F11MSK1:1;
          unsigned F12MSK0:1;
          unsigned F12MSK1:1;
          unsigned F13MSK0:1;
          unsigned F13MSK1:1;
          unsigned F14MSK0:1;
          unsigned F14MSK1:1;
          unsigned F15MSK0:1;
          unsigned F15MSK1:1;
        };
      };
} typeC2FMSKSEL2BITS;
sfr volatile typeC2FMSKSEL2BITS C2FMSKSEL2bits absolute 0x51A;

// backward compatibility for C2BUFPNT1BITS
    typedef struct tagC2BUFPNT1BITS {
      union {
        struct {
          unsigned F0BP:4;
          unsigned F1BP:4;
          unsigned F2BP:4;
          unsigned F3BP:4;
        };
        struct {
          unsigned F0BP0:1;
          unsigned F0BP1:1;
          unsigned F0BP2:1;
          unsigned F0BP3:1;
          unsigned F1BP0:1;
          unsigned F1BP1:1;
          unsigned F1BP2:1;
          unsigned F1BP3:1;
          unsigned F2BP0:1;
          unsigned F2BP1:1;
          unsigned F2BP2:1;
          unsigned F2BP3:1;
          unsigned F3BP0:1;
          unsigned F3BP1:1;
          unsigned F3BP2:1;
          unsigned F3BP3:1;
        };
      };
} typeC2BUFPNT1BITS;
sfr volatile typeC2BUFPNT1BITS C2BUFPNT1bits absolute 0x520;

// backward compatibility for C2RXFUL1BITS
    typedef struct tagC2RXFUL1BITS {
      unsigned RXFUL0:1;
      unsigned RXFUL1:1;
      unsigned RXFUL2:1;
      unsigned RXFUL3:1;
      unsigned RXFUL4:1;
      unsigned RXFUL5:1;
      unsigned RXFUL6:1;
      unsigned RXFUL7:1;
      unsigned RXFUL8:1;
      unsigned RXFUL9:1;
      unsigned RXFUL10:1;
      unsigned RXFUL11:1;
      unsigned RXFUL12:1;
      unsigned RXFUL13:1;
      unsigned RXFUL14:1;
      unsigned RXFUL15:1;
} typeC2RXFUL1BITS;
sfr volatile typeC2RXFUL1BITS C2RXFUL1bits absolute 0x520;

// backward compatibility for C2BUFPNT2BITS
    typedef struct tagC2BUFPNT2BITS {
      union {
        struct {
          unsigned F4BP:4;
          unsigned F5BP:4;
          unsigned F6BP:4;
          unsigned F7BP:4;
        };
        struct {
          unsigned F4BP0:1;
          unsigned F4BP1:1;
          unsigned F4BP2:1;
          unsigned F4BP3:1;
          unsigned F5BP0:1;
          unsigned F5BP1:1;
          unsigned F5BP2:1;
          unsigned F5BP3:1;
          unsigned F6BP0:1;
          unsigned F6BP1:1;
          unsigned F6BP2:1;
          unsigned F6BP3:1;
          unsigned F7BP0:1;
          unsigned F7BP1:1;
          unsigned F7BP2:1;
          unsigned F7BP3:1;
        };
      };
} typeC2BUFPNT2BITS;
sfr volatile typeC2BUFPNT2BITS C2BUFPNT2bits absolute 0x522;

// backward compatibility for C2RXFUL2BITS
    typedef struct tagC2RXFUL2BITS {
      unsigned RXFUL16:1;
      unsigned RXFUL17:1;
      unsigned RXFUL18:1;
      unsigned RXFUL19:1;
      unsigned RXFUL20:1;
      unsigned RXFUL21:1;
      unsigned RXFUL22:1;
      unsigned RXFUL23:1;
      unsigned RXFUL24:1;
      unsigned RXFUL25:1;
      unsigned RXFUL26:1;
      unsigned RXFUL27:1;
      unsigned RXFUL28:1;
      unsigned RXFUL29:1;
      unsigned RXFUL30:1;
      unsigned RXFUL31:1;
} typeC2RXFUL2BITS;
sfr volatile typeC2RXFUL2BITS C2RXFUL2bits absolute 0x522;

// backward compatibility for C2BUFPNT3BITS
    typedef struct tagC2BUFPNT3BITS {
      union {
        struct {
          unsigned F8BP:4;
          unsigned F9BP:4;
          unsigned F10BP:4;
          unsigned F11BP:4;
        };
        struct {
          unsigned F8BP0:1;
          unsigned F8BP1:1;
          unsigned F8BP2:1;
          unsigned F8BP3:1;
          unsigned F9BP0:1;
          unsigned F9BP1:1;
          unsigned F9BP2:1;
          unsigned F9BP3:1;
          unsigned F10BP0:1;
          unsigned F10BP1:1;
          unsigned F10BP2:1;
          unsigned F10BP3:1;
          unsigned F11BP0:1;
          unsigned F11BP1:1;
          unsigned F11BP2:1;
          unsigned F11BP3:1;
        };
      };
} typeC2BUFPNT3BITS;
sfr volatile typeC2BUFPNT3BITS C2BUFPNT3bits absolute 0x524;

// backward compatibility for C2BUFPNT4BITS
    typedef struct tagC2BUFPNT4BITS {
      union {
        struct {
          unsigned F12BP:4;
          unsigned F13BP:4;
          unsigned F14BP:4;
          unsigned F15BP:4;
        };
        struct {
          unsigned F12BP0:1;
          unsigned F12BP1:1;
          unsigned F12BP2:1;
          unsigned F12BP3:1;
          unsigned F13BP0:1;
          unsigned F13BP1:1;
          unsigned F13BP2:1;
          unsigned F13BP3:1;
          unsigned F14BP0:1;
          unsigned F14BP1:1;
          unsigned F14BP2:1;
          unsigned F14BP3:1;
          unsigned F15BP0:1;
          unsigned F15BP1:1;
          unsigned F15BP2:1;
          unsigned F15BP3:1;
        };
      };
} typeC2BUFPNT4BITS;
sfr volatile typeC2BUFPNT4BITS C2BUFPNT4bits absolute 0x526;

// backward compatibility for C2RXOVF1BITS
    typedef struct tagC2RXOVF1BITS {
      unsigned RXOVF0:1;
      unsigned RXOVF1:1;
      unsigned RXOVF2:1;
      unsigned RXOVF3:1;
      unsigned RXOVF4:1;
      unsigned RXOVF5:1;
      unsigned RXOVF6:1;
      unsigned RXOVF7:1;
      unsigned RXOVF8:1;
      unsigned RXOVF9:1;
      unsigned RXOVF10:1;
      unsigned RXOVF11:1;
      unsigned RXOVF12:1;
      unsigned RXOVF13:1;
      unsigned RXOVF14:1;
      unsigned RXOVF15:1;
} typeC2RXOVF1BITS;
sfr volatile typeC2RXOVF1BITS C2RXOVF1bits absolute 0x528;

// backward compatibility for C2RXOVF2BITS
    typedef struct tagC2RXOVF2BITS {
      unsigned RXOVF16:1;
      unsigned RXOVF17:1;
      unsigned RXOVF18:1;
      unsigned RXOVF19:1;
      unsigned RXOVF20:1;
      unsigned RXOVF21:1;
      unsigned RXOVF22:1;
      unsigned RXOVF23:1;
      unsigned RXOVF24:1;
      unsigned RXOVF25:1;
      unsigned RXOVF26:1;
      unsigned RXOVF27:1;
      unsigned RXOVF28:1;
      unsigned RXOVF29:1;
      unsigned RXOVF30:1;
      unsigned RXOVF31:1;
} typeC2RXOVF2BITS;
sfr volatile typeC2RXOVF2BITS C2RXOVF2bits absolute 0x52A;

// backward compatibility for C2RXM0SIDBITS
    typedef struct tagC2RXM0SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned MIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXM0SIDBITS;
sfr volatile typeC2RXM0SIDBITS C2RXM0SIDbits absolute 0x530;

// backward compatibility for C2TR01CONBITS
    typedef struct tagC2TR01CONBITS {
      union {
        struct {
          unsigned TX0PRI:2;
          unsigned RTREN0:1;
          unsigned TXREQ0:1;
          unsigned TXERR0:1;
          unsigned TXLARB0:1;
          unsigned TXABT0:1;
          unsigned TXEN0:1;
          unsigned TX1PRI:2;
          unsigned RTREN1:1;
          unsigned TXREQ1:1;
          unsigned TXERR1:1;
          unsigned TXLARB1:1;
          unsigned TXABT1:1;
          unsigned TXEN1:1;
        };
        struct {
          unsigned TX0PRI0:1;
          unsigned TX0PRI1:1;
          unsigned :6;
          unsigned TX1PRI0:1;
          unsigned TX1PRI1:1;
        };
      };
} typeC2TR01CONBITS;
sfr volatile typeC2TR01CONBITS C2TR01CONbits absolute 0x530;

// backward compatibility for C2RXM0EIDBITS
    typedef struct tagC2RXM0EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXM0EIDBITS;
sfr volatile typeC2RXM0EIDBITS C2RXM0EIDbits absolute 0x532;

// backward compatibility for C2TR23CONBITS
    typedef struct tagC2TR23CONBITS {
      union {
        struct {
          unsigned TX2PRI:2;
          unsigned RTREN2:1;
          unsigned TXREQ2:1;
          unsigned TXERR2:1;
          unsigned TXLARB2:1;
          unsigned TXABT2:1;
          unsigned TXEN2:1;
          unsigned TX3PRI:2;
          unsigned RTREN3:1;
          unsigned TXREQ3:1;
          unsigned TXERR3:1;
          unsigned TXLARB3:1;
          unsigned TXABT3:1;
          unsigned TXEN3:1;
        };
        struct {
          unsigned TX2PRI0:1;
          unsigned TX2PRI1:1;
          unsigned :6;
          unsigned TX3PRI0:1;
          unsigned TX3PRI1:1;
        };
      };
} typeC2TR23CONBITS;
sfr volatile typeC2TR23CONBITS C2TR23CONbits absolute 0x532;

// backward compatibility for C2RXM1SIDBITS
    typedef struct tagC2RXM1SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned MIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXM1SIDBITS;
sfr volatile typeC2RXM1SIDBITS C2RXM1SIDbits absolute 0x534;

// backward compatibility for C2TR45CONBITS
    typedef struct tagC2TR45CONBITS {
      union {
        struct {
          unsigned TX4PRI:2;
          unsigned RTREN4:1;
          unsigned TXREQ4:1;
          unsigned TXERR4:1;
          unsigned TXLARB4:1;
          unsigned TXABT4:1;
          unsigned TXEN4:1;
          unsigned TX5PRI:2;
          unsigned RTREN5:1;
          unsigned TXREQ5:1;
          unsigned TXERR5:1;
          unsigned TXLARB5:1;
          unsigned TXABT5:1;
          unsigned TXEN5:1;
        };
        struct {
          unsigned TX4PRI0:1;
          unsigned TX4PRI1:1;
          unsigned :6;
          unsigned TX5PRI0:1;
          unsigned TX5PRI1:1;
        };
      };
} typeC2TR45CONBITS;
sfr volatile typeC2TR45CONBITS C2TR45CONbits absolute 0x534;

// backward compatibility for C2RXM1EIDBITS
    typedef struct tagC2RXM1EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXM1EIDBITS;
sfr volatile typeC2RXM1EIDBITS C2RXM1EIDbits absolute 0x536;

// backward compatibility for C2TR67CONBITS
    typedef struct tagC2TR67CONBITS {
      union {
        struct {
          unsigned TX6PRI:2;
          unsigned RTREN6:1;
          unsigned TXREQ6:1;
          unsigned TXERR6:1;
          unsigned TXLARB6:1;
          unsigned TXABT6:1;
          unsigned TXEN6:1;
          unsigned TX7PRI:2;
          unsigned RTREN7:1;
          unsigned TXREQ7:1;
          unsigned TXERR7:1;
          unsigned TXLARB7:1;
          unsigned TXABT7:1;
          unsigned TXEN7:1;
        };
        struct {
          unsigned TX6PRI0:1;
          unsigned TX6PRI1:1;
          unsigned :6;
          unsigned TX7PRI0:1;
          unsigned TX7PRI1:1;
        };
      };
} typeC2TR67CONBITS;
sfr volatile typeC2TR67CONBITS C2TR67CONbits absolute 0x536;

// backward compatibility for C2RXM2SIDBITS
    typedef struct tagC2RXM2SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned MIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXM2SIDBITS;
sfr volatile typeC2RXM2SIDBITS C2RXM2SIDbits absolute 0x538;

// backward compatibility for C2RXM2EIDBITS
    typedef struct tagC2RXM2EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXM2EIDBITS;
sfr volatile typeC2RXM2EIDBITS C2RXM2EIDbits absolute 0x53A;

// backward compatibility for C2RXF0SIDBITS
    typedef struct tagC2RXF0SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF0SIDBITS;
sfr volatile typeC2RXF0SIDBITS C2RXF0SIDbits absolute 0x540;

// backward compatibility for C2RXF0EIDBITS
    typedef struct tagC2RXF0EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF0EIDBITS;
sfr volatile typeC2RXF0EIDBITS C2RXF0EIDbits absolute 0x542;

// backward compatibility for C2TXDBITS
    typedef struct tagC2TXDBITS {
      unsigned :16;
      unsigned C2TXD:16;
} typeC2TXDBITS;
sfr volatile typeC2TXDBITS C2TXDbits absolute 0x542;

// backward compatibility for C2RXF1SIDBITS
    typedef struct tagC2RXF1SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF1SIDBITS;
sfr volatile typeC2RXF1SIDBITS C2RXF1SIDbits absolute 0x544;

// backward compatibility for C2RXF1EIDBITS
    typedef struct tagC2RXF1EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF1EIDBITS;
sfr volatile typeC2RXF1EIDBITS C2RXF1EIDbits absolute 0x546;

// backward compatibility for C2RXF2SIDBITS
    typedef struct tagC2RXF2SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF2SIDBITS;
sfr volatile typeC2RXF2SIDBITS C2RXF2SIDbits absolute 0x548;

// backward compatibility for C2RXF2EIDBITS
    typedef struct tagC2RXF2EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF2EIDBITS;
sfr volatile typeC2RXF2EIDBITS C2RXF2EIDbits absolute 0x54A;

// backward compatibility for C2RXF3SIDBITS
    typedef struct tagC2RXF3SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF3SIDBITS;
sfr volatile typeC2RXF3SIDBITS C2RXF3SIDbits absolute 0x54C;

// backward compatibility for C2RXF3EIDBITS
    typedef struct tagC2RXF3EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF3EIDBITS;
sfr volatile typeC2RXF3EIDBITS C2RXF3EIDbits absolute 0x54E;

// backward compatibility for C2RXF4SIDBITS
    typedef struct tagC2RXF4SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF4SIDBITS;
sfr volatile typeC2RXF4SIDBITS C2RXF4SIDbits absolute 0x550;

// backward compatibility for C2RXF4EIDBITS
    typedef struct tagC2RXF4EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF4EIDBITS;
sfr volatile typeC2RXF4EIDBITS C2RXF4EIDbits absolute 0x552;

// backward compatibility for C2RXF5SIDBITS
    typedef struct tagC2RXF5SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF5SIDBITS;
sfr volatile typeC2RXF5SIDBITS C2RXF5SIDbits absolute 0x554;

// backward compatibility for C2RXF5EIDBITS
    typedef struct tagC2RXF5EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF5EIDBITS;
sfr volatile typeC2RXF5EIDBITS C2RXF5EIDbits absolute 0x556;

// backward compatibility for C2RXF6SIDBITS
    typedef struct tagC2RXF6SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF6SIDBITS;
sfr volatile typeC2RXF6SIDBITS C2RXF6SIDbits absolute 0x558;

// backward compatibility for C2RXF6EIDBITS
    typedef struct tagC2RXF6EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF6EIDBITS;
sfr volatile typeC2RXF6EIDBITS C2RXF6EIDbits absolute 0x55A;

// backward compatibility for C2RXF7SIDBITS
    typedef struct tagC2RXF7SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF7SIDBITS;
sfr volatile typeC2RXF7SIDBITS C2RXF7SIDbits absolute 0x55C;

// backward compatibility for C2RXF7EIDBITS
    typedef struct tagC2RXF7EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF7EIDBITS;
sfr volatile typeC2RXF7EIDBITS C2RXF7EIDbits absolute 0x55E;

// backward compatibility for C2RXF8SIDBITS
    typedef struct tagC2RXF8SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF8SIDBITS;
sfr volatile typeC2RXF8SIDBITS C2RXF8SIDbits absolute 0x560;

// backward compatibility for C2RXF8EIDBITS
    typedef struct tagC2RXF8EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF8EIDBITS;
sfr volatile typeC2RXF8EIDBITS C2RXF8EIDbits absolute 0x562;

// backward compatibility for C2RXF9SIDBITS
    typedef struct tagC2RXF9SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF9SIDBITS;
sfr volatile typeC2RXF9SIDBITS C2RXF9SIDbits absolute 0x564;

// backward compatibility for C2RXF9EIDBITS
    typedef struct tagC2RXF9EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF9EIDBITS;
sfr volatile typeC2RXF9EIDBITS C2RXF9EIDbits absolute 0x566;

// backward compatibility for C2RXF10SIDBITS
    typedef struct tagC2RXF10SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF10SIDBITS;
sfr volatile typeC2RXF10SIDBITS C2RXF10SIDbits absolute 0x568;

// backward compatibility for C2RXF10EIDBITS
    typedef struct tagC2RXF10EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF10EIDBITS;
sfr volatile typeC2RXF10EIDBITS C2RXF10EIDbits absolute 0x56A;

// backward compatibility for C2RXF11SIDBITS
    typedef struct tagC2RXF11SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF11SIDBITS;
sfr volatile typeC2RXF11SIDBITS C2RXF11SIDbits absolute 0x56C;

// backward compatibility for C2RXF11EIDBITS
    typedef struct tagC2RXF11EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF11EIDBITS;
sfr volatile typeC2RXF11EIDBITS C2RXF11EIDbits absolute 0x56E;

// backward compatibility for C2RXF12SIDBITS
    typedef struct tagC2RXF12SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF12SIDBITS;
sfr volatile typeC2RXF12SIDBITS C2RXF12SIDbits absolute 0x570;

// backward compatibility for C2RXF12EIDBITS
    typedef struct tagC2RXF12EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF12EIDBITS;
sfr volatile typeC2RXF12EIDBITS C2RXF12EIDbits absolute 0x572;

// backward compatibility for C2RXF13SIDBITS
    typedef struct tagC2RXF13SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF13SIDBITS;
sfr volatile typeC2RXF13SIDBITS C2RXF13SIDbits absolute 0x574;

// backward compatibility for C2RXF13EIDBITS
    typedef struct tagC2RXF13EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF13EIDBITS;
sfr volatile typeC2RXF13EIDBITS C2RXF13EIDbits absolute 0x576;

// backward compatibility for C2RXF14SIDBITS
    typedef struct tagC2RXF14SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF14SIDBITS;
sfr volatile typeC2RXF14SIDBITS C2RXF14SIDbits absolute 0x578;

// backward compatibility for C2RXF14EIDBITS
    typedef struct tagC2RXF14EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF14EIDBITS;
sfr volatile typeC2RXF14EIDBITS C2RXF14EIDbits absolute 0x57A;

// backward compatibility for C2RXF15SIDBITS
    typedef struct tagC2RXF15SIDBITS {
      union {
        struct {
          unsigned EID16:1;
          unsigned EID17:1;
          unsigned :1;
          unsigned EXIDE:1;
          unsigned :1;
          unsigned SID0:1;
          unsigned SID1:1;
          unsigned SID2:1;
          unsigned SID3:1;
          unsigned SID4:1;
          unsigned SID5:1;
          unsigned SID6:1;
          unsigned SID7:1;
          unsigned SID8:1;
          unsigned SID9:1;
          unsigned SID10:1;
        };
        struct {
          unsigned EID:2;
          unsigned :3;
          unsigned SID:11;
        };
      };
} typeC2RXF15SIDBITS;
sfr volatile typeC2RXF15SIDBITS C2RXF15SIDbits absolute 0x57C;

// backward compatibility for C2RXF15EIDBITS
    typedef struct tagC2RXF15EIDBITS {
      union {
        struct {
          unsigned EID0:1;
          unsigned EID1:1;
          unsigned EID2:1;
          unsigned EID3:1;
          unsigned EID4:1;
          unsigned EID5:1;
          unsigned EID6:1;
          unsigned EID7:1;
          unsigned EID8:1;
          unsigned EID9:1;
          unsigned EID10:1;
          unsigned EID11:1;
          unsigned EID12:1;
          unsigned EID13:1;
          unsigned EID14:1;
          unsigned EID15:1;
        };
        struct {
          unsigned EID:16;
        };
      };
} typeC2RXF15EIDBITS;
sfr volatile typeC2RXF15EIDBITS C2RXF15EIDbits absolute 0x57E;

// backward compatibility for U1PWMRRSBITS
    typedef struct tagU1PWMRRSBITS {
      unsigned PER:8;
      unsigned DC:8;
} typeU1PWMRRSBITS;
sfr volatile typeU1PWMRRSBITS U1PWMRRSbits absolute 0x580;

// backward compatibility for U1PWMCONBITS
    typedef struct tagU1PWMCONBITS {
      unsigned :8;
      unsigned CNTEN:1;
      unsigned PWMPOL:1;
      unsigned :5;
      unsigned PWMEN:1;
} typeU1PWMCONBITS;
sfr volatile typeU1PWMCONBITS U1PWMCONbits absolute 0x582;

// backward compatibility for QEI2CONBITS
    typedef struct tagQEI2CONBITS {
      unsigned CCM:2;
      unsigned GATEN:1;
      unsigned CNTPOL:1;
      unsigned INTDIV:3;
      unsigned :1;
      unsigned IMV:2;
      unsigned PIMOD:3;
      unsigned QEISIDL:1;
      unsigned :1;
      unsigned QEIEN:1;
} typeQEI2CONBITS;
sfr volatile typeQEI2CONBITS QEI2CONbits absolute 0x5C0;

// backward compatibility for QEI2IOCBITS
    typedef struct tagQEI2IOCBITS {
      unsigned QEA:1;
      unsigned QEB:1;
      unsigned INDEX:1;
      unsigned HOME:1;
      unsigned QEAPOL:1;
      unsigned QEBPOL:1;
      unsigned IDXPOL:1;
      unsigned HOMPOL:1;
      unsigned SWPAB:1;
      unsigned OUTFNC:2;
      unsigned QFDIV:3;
      unsigned FLTREN:1;
      unsigned QCAPEN:1;
} typeQEI2IOCBITS;
sfr volatile typeQEI2IOCBITS QEI2IOCbits absolute 0x5C2;

// backward compatibility for QEI2STATBITS
    typedef struct tagQEI2STATBITS {
      unsigned IDXIEN:1;
      unsigned IDXIRQ:1;
      unsigned HOMIEN:1;
      unsigned HOMIRQ:1;
      unsigned VELOVIEN:1;
      unsigned VELOVIRQ:1;
      unsigned PCIIEN:1;
      unsigned PCIIRQ:1;
      unsigned POSOVIEN:1;
      unsigned POSOVIRQ:1;
      unsigned PCLEQIEN:1;
      unsigned PCLEQIRQ:1;
      unsigned PCHEQIEN:1;
      unsigned PCHEQIRQ:1;
} typeQEI2STATBITS;
sfr volatile typeQEI2STATBITS QEI2STATbits absolute 0x5C4;

// backward compatibility for PMCONBITS
    typedef struct tagPMCONBITS {
      union {
        struct {
          unsigned RDSP:1;
          unsigned WRSP:1;
          unsigned BEP:1;
          unsigned CS1P:1;
          unsigned CS2P:1;
          unsigned ALP:1;
          unsigned CSF:2;
          unsigned PTRDEN:1;
          unsigned PTWREN:1;
          unsigned PTBEEN:1;
          unsigned ADRMUX:2;
          unsigned PSIDL:1;
          unsigned :1;
          unsigned PMPEN:1;
        };
        struct {
          unsigned :6;
          unsigned CSF0:1;
          unsigned CSF1:1;
          unsigned :3;
          unsigned ADRMUX0:1;
          unsigned ADRMUX1:1;
        };
      };
} typePMCONBITS;
sfr volatile typePMCONBITS PMCONbits absolute 0x600;

// backward compatibility for PMMODEBITS
    typedef struct tagPMMODEBITS {
      union {
        struct {
          unsigned WAITE:2;
          unsigned WAITM:4;
          unsigned WAITB:2;
          unsigned MODE:2;
          unsigned MODE16:1;
          unsigned INCM:2;
          unsigned IRQM:2;
          unsigned BUSY:1;
        };
        struct {
          unsigned WAITE0:1;
          unsigned WAITE1:1;
          unsigned WAITM0:1;
          unsigned WAITM1:1;
          unsigned WAITM2:1;
          unsigned WAITM3:1;
          unsigned WAITB0:1;
          unsigned WAITB1:1;
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :1;
          unsigned INCM0:1;
          unsigned INCM1:1;
          unsigned IRQM0:1;
          unsigned IRQM1:1;
        };
      };
} typePMMODEBITS;
sfr volatile typePMMODEBITS PMMODEbits absolute 0x602;

// backward compatibility for PMADDRBITS
    typedef struct tagPMADDRBITS {
      union {
        struct {
          unsigned ADDR:14;
          unsigned CS1:1;
          unsigned CS2:1;
        };
        struct {
          unsigned ADDR0:1;
          unsigned ADDR1:1;
          unsigned ADDR2:1;
          unsigned ADDR3:1;
          unsigned ADDR4:1;
          unsigned ADDR5:1;
          unsigned ADDR6:1;
          unsigned ADDR7:1;
          unsigned ADDR8:1;
          unsigned ADDR9:1;
          unsigned ADDR10:1;
          unsigned ADDR11:1;
          unsigned ADDR12:1;
          unsigned ADDR13:1;
        };
      };
} typePMADDRBITS;
sfr volatile typePMADDRBITS PMADDRbits absolute 0x604;

// backward compatibility for PMDOUT1BITS
    typedef struct tagPMDOUT1BITS {
      union {
        struct {
          unsigned ADDR:14;
          unsigned CS1:1;
          unsigned CS2:1;
        };
        struct {
          unsigned ADDR0:1;
          unsigned ADDR1:1;
          unsigned ADDR2:1;
          unsigned ADDR3:1;
          unsigned ADDR4:1;
          unsigned ADDR5:1;
          unsigned ADDR6:1;
          unsigned ADDR7:1;
          unsigned ADDR8:1;
          unsigned ADDR9:1;
          unsigned ADDR10:1;
          unsigned ADDR11:1;
          unsigned ADDR12:1;
          unsigned ADDR13:1;
        };
      };
} typePMDOUT1BITS;
sfr volatile typePMDOUT1BITS PMDOUT1bits absolute 0x604;

// backward compatibility for PMAENBITS
    typedef struct tagPMAENBITS {
      unsigned PTEN0:1;
      unsigned PTEN1:1;
      unsigned PTEN2:1;
      unsigned PTEN3:1;
      unsigned PTEN4:1;
      unsigned PTEN5:1;
      unsigned PTEN6:1;
      unsigned PTEN7:1;
      unsigned PTEN8:1;
      unsigned PTEN9:1;
      unsigned PTEN10:1;
      unsigned PTEN11:1;
      unsigned PTEN12:1;
      unsigned PTEN13:1;
      unsigned PTEN14:1;
      unsigned PTEN15:1;
} typePMAENBITS;
sfr volatile typePMAENBITS PMAENbits absolute 0x60C;

// backward compatibility for PMSTATBITS
    typedef struct tagPMSTATBITS {
      unsigned OB0E:1;
      unsigned OB1E:1;
      unsigned OB2E:1;
      unsigned OB3E:1;
      unsigned :2;
      unsigned OBUF:1;
      unsigned OBE:1;
      unsigned IB0F:1;
      unsigned IB1F:1;
      unsigned IB2F:1;
      unsigned IB3F:1;
      unsigned :2;
      unsigned IBOV:1;
      unsigned IBF:1;
} typePMSTATBITS;
sfr volatile typePMSTATBITS PMSTATbits absolute 0x60E;

// backward compatibility for ALCFGRPTBITS
    typedef struct tagALCFGRPTBITS {
      union {
        struct {
          unsigned ARPT:8;
          unsigned ALRMPTR:2;
          unsigned AMASK:4;
          unsigned CHIME:1;
          unsigned ALRMEN:1;
        };
        struct {
          unsigned ARPT0:1;
          unsigned ARPT1:1;
          unsigned ARPT2:1;
          unsigned ARPT3:1;
          unsigned ARPT4:1;
          unsigned ARPT5:1;
          unsigned ARPT6:1;
          unsigned ARPT7:1;
          unsigned ALRMPTR0:1;
          unsigned ALRMPTR1:1;
          unsigned AMASK0:1;
          unsigned AMASK1:1;
          unsigned AMASK2:1;
          unsigned AMASK3:1;
        };
      };
} typeALCFGRPTBITS;
sfr volatile typeALCFGRPTBITS ALCFGRPTbits absolute 0x622;

// backward compatibility for RCFGCALBITS
    typedef struct tagRCFGCALBITS {
      union {
        struct {
          unsigned CAL:8;
          unsigned RTCPTR:2;
          unsigned RTCOE:1;
          unsigned HALFSEC:1;
          unsigned RTCSYNC:1;
          unsigned RTCWREN:1;
          unsigned :1;
          unsigned RTCEN:1;
        };
        struct {
          unsigned CAL0:1;
          unsigned CAL1:1;
          unsigned CAL2:1;
          unsigned CAL3:1;
          unsigned CAL4:1;
          unsigned CAL5:1;
          unsigned CAL6:1;
          unsigned CAL7:1;
          unsigned RTCPTR0:1;
          unsigned RTCPTR1:1;
        };
      };
} typeRCFGCALBITS;
sfr volatile typeRCFGCALBITS RCFGCALbits absolute 0x626;

// backward compatibility for CRCCON1BITS
    typedef struct tagCRCCON1BITS {
      union {
        struct {
          unsigned :3;
          unsigned LENDIAN:1;
          unsigned CRCGO:1;
          unsigned CRCISEL:1;
          unsigned CRCMPT:1;
          unsigned CRCFUL:1;
          unsigned VWORD:5;
          unsigned CSIDL:1;
          unsigned :1;
          unsigned CRCEN:1;
        };
        struct {
          unsigned :8;
          unsigned VWORD0:1;
          unsigned VWORD1:1;
          unsigned VWORD2:1;
          unsigned VWORD3:1;
          unsigned VWORD4:1;
        };
      };
} typeCRCCON1BITS;
sfr volatile typeCRCCON1BITS CRCCON1bits absolute 0x640;

// backward compatibility for CRCCON2BITS
    typedef struct tagCRCCON2BITS {
      union {
        struct {
          unsigned PLEN:5;
          unsigned :3;
          unsigned DWIDTH:5;
        };
        struct {
          unsigned PLEN0:1;
          unsigned PLEN1:1;
          unsigned PLEN2:1;
          unsigned PLEN3:1;
          unsigned PLEN4:1;
          unsigned :3;
          unsigned DWIDTH0:1;
          unsigned DWIDTH1:1;
          unsigned DWIDTH2:1;
          unsigned DWIDTH3:1;
          unsigned DWIDTH4:1;
        };
      };
} typeCRCCON2BITS;
sfr volatile typeCRCCON2BITS CRCCON2bits absolute 0x642;

// backward compatibility for CRCXORLBITS
    typedef struct tagCRCXORLBITS {
      unsigned :1;
      unsigned X1:1;
      unsigned X2:1;
      unsigned X3:1;
      unsigned X4:1;
      unsigned X5:1;
      unsigned X6:1;
      unsigned X7:1;
      unsigned X8:1;
      unsigned X9:1;
      unsigned X10:1;
      unsigned X11:1;
      unsigned X12:1;
      unsigned X13:1;
      unsigned X14:1;
      unsigned X15:1;
} typeCRCXORLBITS;
sfr volatile typeCRCXORLBITS CRCXORLbits absolute 0x644;

// backward compatibility for CRCXORHBITS
    typedef struct tagCRCXORHBITS {
      unsigned X16:1;
      unsigned X17:1;
      unsigned X18:1;
      unsigned X19:1;
      unsigned X20:1;
      unsigned X21:1;
      unsigned X22:1;
      unsigned X23:1;
      unsigned X24:1;
      unsigned X25:1;
      unsigned X26:1;
      unsigned X27:1;
      unsigned X28:1;
      unsigned X29:1;
      unsigned X30:1;
      unsigned X31:1;
} typeCRCXORHBITS;
sfr volatile typeCRCXORHBITS CRCXORHbits absolute 0x646;

// backward compatibility for RPOR0BITS
    typedef struct tagRPOR0BITS {
      union {
        struct {
          unsigned RP64R:6;
          unsigned :2;
          unsigned RP65R:6;
        };
        struct {
          unsigned RP64R0:1;
          unsigned RP64R1:1;
          unsigned RP64R2:1;
          unsigned RP64R3:1;
          unsigned RP64R4:1;
          unsigned RP64R5:1;
          unsigned :2;
          unsigned RP65R0:1;
          unsigned RP65R1:1;
          unsigned RP65R2:1;
          unsigned RP65R3:1;
          unsigned RP65R4:1;
          unsigned RP65R5:1;
        };
      };
} typeRPOR0BITS;
sfr volatile typeRPOR0BITS RPOR0bits absolute 0x680;

// backward compatibility for RPOR1BITS
    typedef struct tagRPOR1BITS {
      union {
        struct {
          unsigned RP66R:6;
          unsigned :2;
          unsigned RP67R:6;
        };
        struct {
          unsigned RP66R0:1;
          unsigned RP66R1:1;
          unsigned RP66R2:1;
          unsigned RP66R3:1;
          unsigned RP66R4:1;
          unsigned RP66R5:1;
          unsigned :2;
          unsigned RP67R0:1;
          unsigned RP67R1:1;
          unsigned RP67R2:1;
          unsigned RP67R3:1;
          unsigned RP67R4:1;
          unsigned RP67R5:1;
        };
      };
} typeRPOR1BITS;
sfr volatile typeRPOR1BITS RPOR1bits absolute 0x682;

// backward compatibility for RPOR2BITS
    typedef struct tagRPOR2BITS {
      union {
        struct {
          unsigned RP68R:6;
          unsigned :2;
          unsigned RP69R:6;
        };
        struct {
          unsigned RP68R0:1;
          unsigned RP68R1:1;
          unsigned RP68R2:1;
          unsigned RP68R3:1;
          unsigned RP68R4:1;
          unsigned RP68R5:1;
          unsigned :2;
          unsigned RP69R0:1;
          unsigned RP69R1:1;
          unsigned RP69R2:1;
          unsigned RP69R3:1;
          unsigned RP69R4:1;
          unsigned RP69R5:1;
        };
      };
} typeRPOR2BITS;
sfr volatile typeRPOR2BITS RPOR2bits absolute 0x684;

// backward compatibility for RPOR3BITS
    typedef struct tagRPOR3BITS {
      union {
        struct {
          unsigned RP70R:6;
          unsigned :2;
          unsigned RP71R:6;
        };
        struct {
          unsigned RP70R0:1;
          unsigned RP70R1:1;
          unsigned RP70R2:1;
          unsigned RP70R3:1;
          unsigned RP70R4:1;
          unsigned RP70R5:1;
          unsigned :2;
          unsigned RP71R0:1;
          unsigned RP71R1:1;
          unsigned RP71R2:1;
          unsigned RP71R3:1;
          unsigned RP71R4:1;
          unsigned RP71R5:1;
        };
      };
} typeRPOR3BITS;
sfr volatile typeRPOR3BITS RPOR3bits absolute 0x686;

// backward compatibility for RPOR4BITS
    typedef struct tagRPOR4BITS {
      union {
        struct {
          unsigned RP79R:6;
          unsigned :2;
          unsigned RP80R:6;
        };
        struct {
          unsigned RP79R0:1;
          unsigned RP79R1:1;
          unsigned RP79R2:1;
          unsigned RP79R3:1;
          unsigned RP79R4:1;
          unsigned RP79R5:1;
          unsigned :2;
          unsigned RP80R0:1;
          unsigned RP80R1:1;
          unsigned RP80R2:1;
          unsigned RP80R3:1;
          unsigned RP80R4:1;
          unsigned RP80R5:1;
        };
      };
} typeRPOR4BITS;
sfr volatile typeRPOR4BITS RPOR4bits absolute 0x688;

// backward compatibility for RPOR5BITS
    typedef struct tagRPOR5BITS {
      union {
        struct {
          unsigned RP82R:6;
          unsigned :2;
          unsigned RP84R:6;
        };
        struct {
          unsigned RP82R0:1;
          unsigned RP82R1:1;
          unsigned RP82R2:1;
          unsigned RP82R3:1;
          unsigned RP82R4:1;
          unsigned RP82R5:1;
          unsigned :2;
          unsigned RP84R0:1;
          unsigned RP84R1:1;
          unsigned RP84R2:1;
          unsigned RP84R3:1;
          unsigned RP84R4:1;
          unsigned RP84R5:1;
        };
      };
} typeRPOR5BITS;
sfr volatile typeRPOR5BITS RPOR5bits absolute 0x68A;

// backward compatibility for RPOR6BITS
    typedef struct tagRPOR6BITS {
      union {
        struct {
          unsigned RP85R:6;
          unsigned :2;
          unsigned RP87R:6;
        };
        struct {
          unsigned RP85R0:1;
          unsigned RP85R1:1;
          unsigned RP85R2:1;
          unsigned RP85R3:1;
          unsigned RP85R4:1;
          unsigned RP85R5:1;
          unsigned :2;
          unsigned RP87R0:1;
          unsigned RP87R1:1;
          unsigned RP87R2:1;
          unsigned RP87R3:1;
          unsigned RP87R4:1;
          unsigned RP87R5:1;
        };
      };
} typeRPOR6BITS;
sfr volatile typeRPOR6BITS RPOR6bits absolute 0x68C;

// backward compatibility for RPOR7BITS
    typedef struct tagRPOR7BITS {
      union {
        struct {
          unsigned RP96R:6;
          unsigned :2;
          unsigned RP97R:6;
        };
        struct {
          unsigned RP96R0:1;
          unsigned RP96R1:1;
          unsigned RP96R2:1;
          unsigned RP96R3:1;
          unsigned RP96R4:1;
          unsigned RP96R5:1;
          unsigned :2;
          unsigned RP97R0:1;
          unsigned RP97R1:1;
          unsigned RP97R2:1;
          unsigned RP97R3:1;
          unsigned RP97R4:1;
          unsigned RP97R5:1;
        };
      };
} typeRPOR7BITS;
sfr volatile typeRPOR7BITS RPOR7bits absolute 0x68E;

// backward compatibility for RPOR8BITS
    typedef struct tagRPOR8BITS {
      union {
        struct {
          unsigned RP98R:6;
          unsigned :2;
          unsigned RP99R:6;
        };
        struct {
          unsigned RP98R0:1;
          unsigned RP98R1:1;
          unsigned RP98R2:1;
          unsigned RP98R3:1;
          unsigned RP98R4:1;
          unsigned RP98R5:1;
          unsigned :2;
          unsigned RP99R0:1;
          unsigned RP99R1:1;
          unsigned RP99R2:1;
          unsigned RP99R3:1;
          unsigned RP99R4:1;
          unsigned RP99R5:1;
        };
      };
} typeRPOR8BITS;
sfr volatile typeRPOR8BITS RPOR8bits absolute 0x690;

// backward compatibility for RPOR9BITS
    typedef struct tagRPOR9BITS {
      union {
        struct {
          unsigned RP100R:6;
          unsigned :2;
          unsigned RP101R:6;
        };
        struct {
          unsigned RP100R0:1;
          unsigned RP100R1:1;
          unsigned RP100R2:1;
          unsigned RP100R3:1;
          unsigned RP100R4:1;
          unsigned RP100R5:1;
          unsigned :2;
          unsigned RP101R0:1;
          unsigned RP101R1:1;
          unsigned RP101R2:1;
          unsigned RP101R3:1;
          unsigned RP101R4:1;
          unsigned RP101R5:1;
        };
      };
} typeRPOR9BITS;
sfr volatile typeRPOR9BITS RPOR9bits absolute 0x692;

// backward compatibility for RPOR11BITS
    typedef struct tagRPOR11BITS {
      union {
        struct {
          unsigned RP104R:6;
          unsigned :2;
          unsigned RP108R:6;
        };
        struct {
          unsigned RP104R0:1;
          unsigned RP104R1:1;
          unsigned RP104R2:1;
          unsigned RP104R3:1;
          unsigned RP104R4:1;
          unsigned RP104R5:1;
          unsigned :2;
          unsigned RP108R0:1;
          unsigned RP108R1:1;
          unsigned RP108R2:1;
          unsigned RP108R3:1;
          unsigned RP108R4:1;
          unsigned RP108R5:1;
        };
      };
} typeRPOR11BITS;
sfr volatile typeRPOR11BITS RPOR11bits absolute 0x696;

// backward compatibility for RPOR12BITS
    typedef struct tagRPOR12BITS {
      union {
        struct {
          unsigned RP109R:6;
          unsigned :2;
          unsigned RP112R:6;
        };
        struct {
          unsigned RP109R0:1;
          unsigned RP109R1:1;
          unsigned RP109R2:1;
          unsigned RP109R3:1;
          unsigned RP109R4:1;
          unsigned RP109R5:1;
          unsigned :2;
          unsigned RP112R0:1;
          unsigned RP112R1:1;
          unsigned RP112R2:1;
          unsigned RP112R3:1;
          unsigned RP112R4:1;
          unsigned RP112R5:1;
        };
      };
} typeRPOR12BITS;
sfr volatile typeRPOR12BITS RPOR12bits absolute 0x698;

// backward compatibility for RPOR13BITS
    typedef struct tagRPOR13BITS {
      union {
        struct {
          unsigned RP113R:6;
          unsigned :2;
          unsigned RP118R:6;
        };
        struct {
          unsigned RP113R0:1;
          unsigned RP113R1:1;
          unsigned RP113R2:1;
          unsigned RP113R3:1;
          unsigned RP113R4:1;
          unsigned RP113R5:1;
          unsigned :2;
          unsigned RP118R0:1;
          unsigned RP118R1:1;
          unsigned RP118R2:1;
          unsigned RP118R3:1;
          unsigned RP118R4:1;
          unsigned RP118R5:1;
        };
      };
} typeRPOR13BITS;
sfr volatile typeRPOR13BITS RPOR13bits absolute 0x69A;

// backward compatibility for RPOR14BITS
    typedef struct tagRPOR14BITS {
      union {
        struct {
          unsigned RP120R:6;
          unsigned :2;
          unsigned RP125R:6;
        };
        struct {
          unsigned RP120R0:1;
          unsigned RP120R1:1;
          unsigned RP120R2:1;
          unsigned RP120R3:1;
          unsigned RP120R4:1;
          unsigned RP120R5:1;
          unsigned :2;
          unsigned RP125R0:1;
          unsigned RP125R1:1;
          unsigned RP125R2:1;
          unsigned RP125R3:1;
          unsigned RP125R4:1;
          unsigned RP125R5:1;
        };
      };
} typeRPOR14BITS;
sfr volatile typeRPOR14BITS RPOR14bits absolute 0x69C;

// backward compatibility for RPOR15BITS
    typedef struct tagRPOR15BITS {
      union {
        struct {
          unsigned RP126R:6;
          unsigned :2;
          unsigned RP127R:6;
        };
        struct {
          unsigned RP126R0:1;
          unsigned RP126R1:1;
          unsigned RP126R2:1;
          unsigned RP126R3:1;
          unsigned RP126R4:1;
          unsigned RP126R5:1;
          unsigned :2;
          unsigned RP127R0:1;
          unsigned RP127R1:1;
          unsigned RP127R2:1;
          unsigned RP127R3:1;
          unsigned RP127R4:1;
          unsigned RP127R5:1;
        };
      };
} typeRPOR15BITS;
sfr volatile typeRPOR15BITS RPOR15bits absolute 0x69E;

// backward compatibility for RPINR0BITS
    typedef struct tagRPINR0BITS {
      union {
        struct {
          unsigned :8;
          unsigned INT1R:7;
        };
        struct {
          unsigned :8;
          unsigned INT1R0:1;
          unsigned INT1R1:1;
          unsigned INT1R2:1;
          unsigned INT1R3:1;
          unsigned INT1R4:1;
          unsigned INT1R5:1;
          unsigned INT1R6:1;
        };
      };
} typeRPINR0BITS;
sfr volatile typeRPINR0BITS RPINR0bits absolute 0x6A0;

// backward compatibility for RPINR1BITS
    typedef struct tagRPINR1BITS {
      union {
        struct {
          unsigned INT2R:7;
          unsigned :1;
          unsigned INT3R:7;
        };
        struct {
          unsigned INT2R0:1;
          unsigned INT2R1:1;
          unsigned INT2R2:1;
          unsigned INT2R3:1;
          unsigned INT2R4:1;
          unsigned INT2R5:1;
          unsigned INT2R6:1;
          unsigned :1;
          unsigned INT3R0:1;
          unsigned INT3R1:1;
          unsigned INT3R2:1;
          unsigned INT3R3:1;
          unsigned INT3R4:1;
          unsigned INT3R5:1;
          unsigned INT3R6:1;
        };
      };
} typeRPINR1BITS;
sfr volatile typeRPINR1BITS RPINR1bits absolute 0x6A2;

// backward compatibility for RPINR2BITS
    typedef struct tagRPINR2BITS {
      union {
        struct {
          unsigned INT4R:7;
          unsigned :1;
          unsigned RSVR:7;
        };
        struct {
          unsigned INT4R0:1;
          unsigned INT4R1:1;
          unsigned INT4R2:1;
          unsigned INT4R3:1;
          unsigned INT4R4:1;
          unsigned INT4R5:1;
          unsigned INT4R6:1;
          unsigned :1;
          unsigned RSVR0:1;
          unsigned RSVR1:1;
          unsigned RSVR2:1;
          unsigned RSVR3:1;
          unsigned RSVR4:1;
          unsigned RSVR5:1;
          unsigned RSVR6:1;
        };
      };
} typeRPINR2BITS;
sfr volatile typeRPINR2BITS RPINR2bits absolute 0x6A4;

// backward compatibility for RPINR3BITS
    typedef struct tagRPINR3BITS {
      union {
        struct {
          unsigned T2CKR:7;
          unsigned :1;
          unsigned T3CKR:7;
        };
        struct {
          unsigned T2CKR0:1;
          unsigned T2CKR1:1;
          unsigned T2CKR2:1;
          unsigned T2CKR3:1;
          unsigned T2CKR4:1;
          unsigned T2CKR5:1;
          unsigned T2CKR6:1;
          unsigned :1;
          unsigned T3CKR0:1;
          unsigned T3CKR1:1;
          unsigned T3CKR2:1;
          unsigned T3CKR3:1;
          unsigned T3CKR4:1;
          unsigned T3CKR5:1;
          unsigned T3CKR6:1;
        };
      };
} typeRPINR3BITS;
sfr volatile typeRPINR3BITS RPINR3bits absolute 0x6A6;

// backward compatibility for RPINR4BITS
    typedef struct tagRPINR4BITS {
      union {
        struct {
          unsigned T4CKR:7;
          unsigned :1;
          unsigned T5CKR:7;
        };
        struct {
          unsigned T4CKR0:1;
          unsigned T4CKR1:1;
          unsigned T4CKR2:1;
          unsigned T4CKR3:1;
          unsigned T4CKR4:1;
          unsigned T4CKR5:1;
          unsigned T4CKR6:1;
          unsigned :1;
          unsigned T5CKR0:1;
          unsigned T5CKR1:1;
          unsigned T5CKR2:1;
          unsigned T5CKR3:1;
          unsigned T5CKR4:1;
          unsigned T5CKR5:1;
          unsigned T5CKR6:1;
        };
      };
} typeRPINR4BITS;
sfr volatile typeRPINR4BITS RPINR4bits absolute 0x6A8;

// backward compatibility for RPINR5BITS
    typedef struct tagRPINR5BITS {
      union {
        struct {
          unsigned T6CKR:7;
          unsigned :1;
          unsigned T7CKR:7;
        };
        struct {
          unsigned T6CKR0:1;
          unsigned T6CKR1:1;
          unsigned T6CKR2:1;
          unsigned T6CKR3:1;
          unsigned T6CKR4:1;
          unsigned T6CKR5:1;
          unsigned T6CKR6:1;
          unsigned :1;
          unsigned T7CKR0:1;
          unsigned T7CKR1:1;
          unsigned T7CKR2:1;
          unsigned T7CKR3:1;
          unsigned T7CKR4:1;
          unsigned T7CKR5:1;
          unsigned T7CKR6:1;
        };
      };
} typeRPINR5BITS;
sfr volatile typeRPINR5BITS RPINR5bits absolute 0x6AA;

// backward compatibility for RPINR6BITS
    typedef struct tagRPINR6BITS {
      union {
        struct {
          unsigned T8CKR:7;
          unsigned :1;
          unsigned T9CKR:7;
        };
        struct {
          unsigned T8CKR0:1;
          unsigned T8CKR1:1;
          unsigned T8CKR2:1;
          unsigned T8CKR3:1;
          unsigned T8CKR4:1;
          unsigned T8CKR5:1;
          unsigned T8CKR6:1;
          unsigned :1;
          unsigned T9CKR0:1;
          unsigned T9CKR1:1;
          unsigned T9CKR2:1;
          unsigned T9CKR3:1;
          unsigned T9CKR4:1;
          unsigned T9CKR5:1;
          unsigned T9CKR6:1;
        };
      };
} typeRPINR6BITS;
sfr volatile typeRPINR6BITS RPINR6bits absolute 0x6AC;

// backward compatibility for RPINR7BITS
    typedef struct tagRPINR7BITS {
      union {
        struct {
          unsigned IC1R:7;
          unsigned :1;
          unsigned IC2R:7;
        };
        struct {
          unsigned IC1R0:1;
          unsigned IC1R1:1;
          unsigned IC1R2:1;
          unsigned IC1R3:1;
          unsigned IC1R4:1;
          unsigned IC1R5:1;
          unsigned IC1R6:1;
          unsigned :1;
          unsigned IC2R0:1;
          unsigned IC2R1:1;
          unsigned IC2R2:1;
          unsigned IC2R3:1;
          unsigned IC2R4:1;
          unsigned IC2R5:1;
          unsigned IC2R6:1;
        };
      };
} typeRPINR7BITS;
sfr volatile typeRPINR7BITS RPINR7bits absolute 0x6AE;

// backward compatibility for RPINR8BITS
    typedef struct tagRPINR8BITS {
      union {
        struct {
          unsigned IC3R:7;
          unsigned :1;
          unsigned IC4R:7;
        };
        struct {
          unsigned IC3R0:1;
          unsigned IC3R1:1;
          unsigned IC3R2:1;
          unsigned IC3R3:1;
          unsigned IC3R4:1;
          unsigned IC3R5:1;
          unsigned IC3R6:1;
          unsigned :1;
          unsigned IC4R0:1;
          unsigned IC4R1:1;
          unsigned IC4R2:1;
          unsigned IC4R3:1;
          unsigned IC4R4:1;
          unsigned IC4R5:1;
          unsigned IC4R6:1;
        };
      };
} typeRPINR8BITS;
sfr volatile typeRPINR8BITS RPINR8bits absolute 0x6B0;

// backward compatibility for RPINR9BITS
    typedef struct tagRPINR9BITS {
      union {
        struct {
          unsigned IC5R:7;
          unsigned :1;
          unsigned IC6R:7;
        };
        struct {
          unsigned IC5R0:1;
          unsigned IC5R1:1;
          unsigned IC5R2:1;
          unsigned IC5R3:1;
          unsigned IC5R4:1;
          unsigned IC5R5:1;
          unsigned IC5R6:1;
          unsigned :1;
          unsigned IC6R0:1;
          unsigned IC6R1:1;
          unsigned IC6R2:1;
          unsigned IC6R3:1;
          unsigned IC6R4:1;
          unsigned IC6R5:1;
          unsigned IC6R6:1;
        };
      };
} typeRPINR9BITS;
sfr volatile typeRPINR9BITS RPINR9bits absolute 0x6B2;

// backward compatibility for RPINR10BITS
    typedef struct tagRPINR10BITS {
      union {
        struct {
          unsigned IC7R:7;
          unsigned :1;
          unsigned IC8R:7;
        };
        struct {
          unsigned IC7R0:1;
          unsigned IC7R1:1;
          unsigned IC7R2:1;
          unsigned IC7R3:1;
          unsigned IC7R4:1;
          unsigned IC7R5:1;
          unsigned IC7R6:1;
          unsigned :1;
          unsigned IC8R0:1;
          unsigned IC8R1:1;
          unsigned IC8R2:1;
          unsigned IC8R3:1;
          unsigned IC8R4:1;
          unsigned IC8R5:1;
          unsigned IC8R6:1;
        };
      };
} typeRPINR10BITS;
sfr volatile typeRPINR10BITS RPINR10bits absolute 0x6B4;

// backward compatibility for RPINR11BITS
    typedef struct tagRPINR11BITS {
      union {
        struct {
          unsigned OCFAR:7;
          unsigned :1;
          unsigned OCFBR:7;
        };
        struct {
          unsigned OCFAR0:1;
          unsigned OCFAR1:1;
          unsigned OCFAR2:1;
          unsigned OCFAR3:1;
          unsigned OCFAR4:1;
          unsigned OCFAR5:1;
          unsigned OCFAR6:1;
          unsigned :1;
          unsigned OCFBR0:1;
          unsigned OCFBR1:1;
          unsigned OCFBR2:1;
          unsigned OCFBR3:1;
          unsigned OCFBR4:1;
          unsigned OCFBR5:1;
          unsigned OCFBR6:1;
        };
      };
} typeRPINR11BITS;
sfr volatile typeRPINR11BITS RPINR11bits absolute 0x6B6;

// backward compatibility for RPINR12BITS
    typedef struct tagRPINR12BITS {
      union {
        struct {
          unsigned FLT1R:7;
          unsigned :1;
          unsigned FLT2R:7;
        };
        struct {
          unsigned FLT1R0:1;
          unsigned FLT1R1:1;
          unsigned FLT1R2:1;
          unsigned FLT1R3:1;
          unsigned FLT1R4:1;
          unsigned FLT1R5:1;
          unsigned FLT1R6:1;
          unsigned :1;
          unsigned FLT2R0:1;
          unsigned FLT2R1:1;
          unsigned FLT2R2:1;
          unsigned FLT2R3:1;
          unsigned FLT2R4:1;
          unsigned FLT2R5:1;
          unsigned FLT2R6:1;
        };
      };
} typeRPINR12BITS;
sfr volatile typeRPINR12BITS RPINR12bits absolute 0x6B8;

// backward compatibility for RPINR13BITS
    typedef struct tagRPINR13BITS {
      union {
        struct {
          unsigned FLT3R:7;
          unsigned :1;
          unsigned FLT4R:7;
        };
        struct {
          unsigned FLT3R0:1;
          unsigned FLT3R1:1;
          unsigned FLT3R2:1;
          unsigned FLT3R3:1;
          unsigned FLT3R4:1;
          unsigned FLT3R5:1;
          unsigned FLT3R6:1;
          unsigned :1;
          unsigned FLT4R0:1;
          unsigned FLT4R1:1;
          unsigned FLT4R2:1;
          unsigned FLT4R3:1;
          unsigned FLT4R4:1;
          unsigned FLT4R5:1;
          unsigned FLT4R6:1;
        };
      };
} typeRPINR13BITS;
sfr volatile typeRPINR13BITS RPINR13bits absolute 0x6BA;

// backward compatibility for RPINR14BITS
    typedef struct tagRPINR14BITS {
      union {
        struct {
          unsigned QEA1R:7;
          unsigned :1;
          unsigned QEB1R:7;
        };
        struct {
          unsigned QEA1R0:1;
          unsigned QEA1R1:1;
          unsigned QEA1R2:1;
          unsigned QEA1R3:1;
          unsigned QEA1R4:1;
          unsigned QEA1R5:1;
          unsigned QEA1R6:1;
          unsigned :1;
          unsigned QEB1R0:1;
          unsigned QEB1R1:1;
          unsigned QEB1R2:1;
          unsigned QEB1R3:1;
          unsigned QEB1R4:1;
          unsigned QEB1R5:1;
          unsigned QEB1R6:1;
        };
      };
} typeRPINR14BITS;
sfr volatile typeRPINR14BITS RPINR14bits absolute 0x6BC;

// backward compatibility for RPINR15BITS
    typedef struct tagRPINR15BITS {
      union {
        struct {
          unsigned INDX1R:7;
          unsigned :1;
          unsigned HOME1R:7;
        };
        struct {
          unsigned INDX1R0:1;
          unsigned INDX1R1:1;
          unsigned INDX1R2:1;
          unsigned INDX1R3:1;
          unsigned INDX1R4:1;
          unsigned INDX1R5:1;
          unsigned INDX1R6:1;
          unsigned :1;
          unsigned HOME1R0:1;
          unsigned HOME1R1:1;
          unsigned HOME1R2:1;
          unsigned HOME1R3:1;
          unsigned HOME1R4:1;
          unsigned HOME1R5:1;
          unsigned HOME1R6:1;
        };
      };
} typeRPINR15BITS;
sfr volatile typeRPINR15BITS RPINR15bits absolute 0x6BE;

// backward compatibility for RPINR16BITS
    typedef struct tagRPINR16BITS {
      union {
        struct {
          unsigned QEA2R:7;
          unsigned :1;
          unsigned QEB2R:7;
        };
        struct {
          unsigned QEA2R0:1;
          unsigned QEA2R1:1;
          unsigned QEA2R2:1;
          unsigned QEA2R3:1;
          unsigned QEA2R4:1;
          unsigned QEA2R5:1;
          unsigned QEA2R6:1;
          unsigned :1;
          unsigned QEB2R0:1;
          unsigned QEB2R1:1;
          unsigned QEB2R2:1;
          unsigned QEB2R3:1;
          unsigned QEB2R4:1;
          unsigned QEB2R5:1;
          unsigned QEB2R6:1;
        };
      };
} typeRPINR16BITS;
sfr volatile typeRPINR16BITS RPINR16bits absolute 0x6C0;

// backward compatibility for RPINR17BITS
    typedef struct tagRPINR17BITS {
      union {
        struct {
          unsigned INDX2R:7;
          unsigned :1;
          unsigned HOME2R:7;
        };
        struct {
          unsigned INDX2R0:1;
          unsigned INDX2R1:1;
          unsigned INDX2R2:1;
          unsigned INDX2R3:1;
          unsigned INDX2R4:1;
          unsigned INDX2R5:1;
          unsigned INDX2R6:1;
          unsigned :1;
          unsigned HOME2R0:1;
          unsigned HOME2R1:1;
          unsigned HOME2R2:1;
          unsigned HOME2R3:1;
          unsigned HOME2R4:1;
          unsigned HOME2R5:1;
          unsigned HOME2R6:1;
        };
      };
} typeRPINR17BITS;
sfr volatile typeRPINR17BITS RPINR17bits absolute 0x6C2;

// backward compatibility for RPINR18BITS
    typedef struct tagRPINR18BITS {
      union {
        struct {
          unsigned U1RXR:7;
          unsigned :1;
          unsigned U1CTSR:7;
        };
        struct {
          unsigned U1RXR0:1;
          unsigned U1RXR1:1;
          unsigned U1RXR2:1;
          unsigned U1RXR3:1;
          unsigned U1RXR4:1;
          unsigned U1RXR5:1;
          unsigned U1RXR6:1;
          unsigned :1;
          unsigned U1CTSR0:1;
          unsigned U1CTSR1:1;
          unsigned U1CTSR2:1;
          unsigned U1CTSR3:1;
          unsigned U1CTSR4:1;
          unsigned U1CTSR5:1;
          unsigned U1CTSR6:1;
        };
      };
} typeRPINR18BITS;
sfr volatile typeRPINR18BITS RPINR18bits absolute 0x6C4;

// backward compatibility for RPINR19BITS
    typedef struct tagRPINR19BITS {
      union {
        struct {
          unsigned U2RXR:7;
          unsigned :1;
          unsigned U2CTSR:7;
        };
        struct {
          unsigned U2RXR0:1;
          unsigned U2RXR1:1;
          unsigned U2RXR2:1;
          unsigned U2RXR3:1;
          unsigned U2RXR4:1;
          unsigned U2RXR5:1;
          unsigned U2RXR6:1;
          unsigned :1;
          unsigned U2CTSR0:1;
          unsigned U2CTSR1:1;
          unsigned U2CTSR2:1;
          unsigned U2CTSR3:1;
          unsigned U2CTSR4:1;
          unsigned U2CTSR5:1;
          unsigned U2CTSR6:1;
        };
      };
} typeRPINR19BITS;
sfr volatile typeRPINR19BITS RPINR19bits absolute 0x6C6;

// backward compatibility for RPINR20BITS
    typedef struct tagRPINR20BITS {
      union {
        struct {
          unsigned SDI1R:7;
          unsigned :1;
          unsigned SCK1R:7;
        };
        struct {
          unsigned SDI1R0:1;
          unsigned SDI1R1:1;
          unsigned SDI1R2:1;
          unsigned SDI1R3:1;
          unsigned SDI1R4:1;
          unsigned SDI1R5:1;
          unsigned SDI1R6:1;
          unsigned :1;
          unsigned SCK1R0:1;
          unsigned SCK1R1:1;
          unsigned SCK1R2:1;
          unsigned SCK1R3:1;
          unsigned SCK1R4:1;
          unsigned SCK1R5:1;
          unsigned SCK1R6:1;
        };
      };
} typeRPINR20BITS;
sfr volatile typeRPINR20BITS RPINR20bits absolute 0x6C8;

// backward compatibility for RPINR21BITS
    typedef struct tagRPINR21BITS {
      union {
        struct {
          unsigned SS1R:7;
        };
        struct {
          unsigned SS1R0:1;
          unsigned SS1R1:1;
          unsigned SS1R2:1;
          unsigned SS1R3:1;
          unsigned SS1R4:1;
          unsigned SS1R5:1;
          unsigned SS1R6:1;
        };
      };
} typeRPINR21BITS;
sfr volatile typeRPINR21BITS RPINR21bits absolute 0x6CA;

// backward compatibility for RPINR23BITS
    typedef struct tagRPINR23BITS {
      union {
        struct {
          unsigned SS2R:7;
        };
        struct {
          unsigned SS2R0:1;
          unsigned SS2R1:1;
          unsigned SS2R2:1;
          unsigned SS2R3:1;
          unsigned SS2R4:1;
          unsigned SS2R5:1;
          unsigned SS2R6:1;
        };
      };
} typeRPINR23BITS;
sfr volatile typeRPINR23BITS RPINR23bits absolute 0x6CE;

// backward compatibility for RPINR24BITS
    typedef struct tagRPINR24BITS {
      union {
        struct {
          unsigned CSDIR:7;
          unsigned :1;
          unsigned CSCKR:7;
        };
        struct {
          unsigned CSDIR0:1;
          unsigned CSDIR1:1;
          unsigned CSDIR2:1;
          unsigned CSDIR3:1;
          unsigned CSDIR4:1;
          unsigned CSDIR5:1;
          unsigned CSDIR6:1;
          unsigned :1;
          unsigned CSCKR0:1;
          unsigned CSCKR1:1;
          unsigned CSCKR2:1;
          unsigned CSCKR3:1;
          unsigned CSCKR4:1;
          unsigned CSCKR5:1;
          unsigned CSCKR6:1;
        };
      };
} typeRPINR24BITS;
sfr volatile typeRPINR24BITS RPINR24bits absolute 0x6D0;

// backward compatibility for RPINR25BITS
    typedef struct tagRPINR25BITS {
      union {
        struct {
          unsigned COFSR:7;
        };
        struct {
          unsigned COFSR0:1;
          unsigned COFSR1:1;
          unsigned COFSR2:1;
          unsigned COFSR3:1;
          unsigned COFSR4:1;
          unsigned COFSR5:1;
          unsigned COFSR6:1;
        };
      };
} typeRPINR25BITS;
sfr volatile typeRPINR25BITS RPINR25bits absolute 0x6D2;

// backward compatibility for RPINR26BITS
    typedef struct tagRPINR26BITS {
      union {
        struct {
          unsigned C1RXR:7;
          unsigned :1;
          unsigned C2RXR:7;
        };
        struct {
          unsigned C1RXR0:1;
          unsigned C1RXR1:1;
          unsigned C1RXR2:1;
          unsigned C1RXR3:1;
          unsigned C1RXR4:1;
          unsigned C1RXR5:1;
          unsigned C1RXR6:1;
          unsigned :1;
          unsigned C2RXR0:1;
          unsigned C2RXR1:1;
          unsigned C2RXR2:1;
          unsigned C2RXR3:1;
          unsigned C2RXR4:1;
          unsigned C2RXR5:1;
          unsigned C2RXR6:1;
        };
      };
} typeRPINR26BITS;
sfr volatile typeRPINR26BITS RPINR26bits absolute 0x6D4;

// backward compatibility for RPINR27BITS
    typedef struct tagRPINR27BITS {
      union {
        struct {
          unsigned U3RXR:7;
          unsigned :1;
          unsigned U3CTSR:7;
        };
        struct {
          unsigned U3RXR0:1;
          unsigned U3RXR1:1;
          unsigned U3RXR2:1;
          unsigned U3RXR3:1;
          unsigned U3RXR4:1;
          unsigned U3RXR5:1;
          unsigned U3RXR6:1;
          unsigned :1;
          unsigned U3CTSR0:1;
          unsigned U3CTSR1:1;
          unsigned U3CTSR2:1;
          unsigned U3CTSR3:1;
          unsigned U3CTSR4:1;
          unsigned U3CTSR5:1;
          unsigned U3CTSR6:1;
        };
      };
} typeRPINR27BITS;
sfr volatile typeRPINR27BITS RPINR27bits absolute 0x6D6;

// backward compatibility for RPINR28BITS
    typedef struct tagRPINR28BITS {
      union {
        struct {
          unsigned U4RXR:7;
          unsigned :1;
          unsigned U4CTSR:7;
        };
        struct {
          unsigned U4RXR0:1;
          unsigned U4RXR1:1;
          unsigned U4RXR2:1;
          unsigned U4RXR3:1;
          unsigned U4RXR4:1;
          unsigned U4RXR5:1;
          unsigned U4RXR6:1;
          unsigned :1;
          unsigned U4CTSR0:1;
          unsigned U4CTSR1:1;
          unsigned U4CTSR2:1;
          unsigned U4CTSR3:1;
          unsigned U4CTSR4:1;
          unsigned U4CTSR5:1;
          unsigned U4CTSR6:1;
        };
      };
} typeRPINR28BITS;
sfr volatile typeRPINR28BITS RPINR28bits absolute 0x6D8;

// backward compatibility for RPINR29BITS
    typedef struct tagRPINR29BITS {
      union {
        struct {
          unsigned SDI3R:7;
          unsigned :1;
          unsigned SCK3R:7;
        };
        struct {
          unsigned SDI3R0:1;
          unsigned SDI3R1:1;
          unsigned SDI3R2:1;
          unsigned SDI3R3:1;
          unsigned SDI3R4:1;
          unsigned SDI3R5:1;
          unsigned SDI3R6:1;
          unsigned :1;
          unsigned SCK3R0:1;
          unsigned SCK3R1:1;
          unsigned SCK3R2:1;
          unsigned SCK3R3:1;
          unsigned SCK3R4:1;
          unsigned SCK3R5:1;
          unsigned SCK3R6:1;
        };
      };
} typeRPINR29BITS;
sfr volatile typeRPINR29BITS RPINR29bits absolute 0x6DA;

// backward compatibility for RPINR30BITS
    typedef struct tagRPINR30BITS {
      union {
        struct {
          unsigned SS3R:7;
        };
        struct {
          unsigned SS3R0:1;
          unsigned SS3R1:1;
          unsigned SS3R2:1;
          unsigned SS3R3:1;
          unsigned SS3R4:1;
          unsigned SS3R5:1;
          unsigned SS3R6:1;
        };
      };
} typeRPINR30BITS;
sfr volatile typeRPINR30BITS RPINR30bits absolute 0x6DC;

// backward compatibility for RPINR31BITS
    typedef struct tagRPINR31BITS {
      union {
        struct {
          unsigned SDI4R:7;
          unsigned :1;
          unsigned SCK4R:7;
        };
        struct {
          unsigned SDI4R0:1;
          unsigned SDI4R1:1;
          unsigned SDI4R2:1;
          unsigned SDI4R3:1;
          unsigned SDI4R4:1;
          unsigned SDI4R5:1;
          unsigned SDI4R6:1;
          unsigned :1;
          unsigned SCK4R0:1;
          unsigned SCK4R1:1;
          unsigned SCK4R2:1;
          unsigned SCK4R3:1;
          unsigned SCK4R4:1;
          unsigned SCK4R5:1;
          unsigned SCK4R6:1;
        };
      };
} typeRPINR31BITS;
sfr volatile typeRPINR31BITS RPINR31bits absolute 0x6DE;

// backward compatibility for RPINR32BITS
    typedef struct tagRPINR32BITS {
      union {
        struct {
          unsigned SS4R:7;
        };
        struct {
          unsigned SS4R0:1;
          unsigned SS4R1:1;
          unsigned SS4R2:1;
          unsigned SS4R3:1;
          unsigned SS4R4:1;
          unsigned SS4R5:1;
          unsigned SS4R6:1;
        };
      };
} typeRPINR32BITS;
sfr volatile typeRPINR32BITS RPINR32bits absolute 0x6E0;

// backward compatibility for RPINR33BITS
    typedef struct tagRPINR33BITS {
      union {
        struct {
          unsigned IC9R:7;
          unsigned :1;
          unsigned IC10R:7;
        };
        struct {
          unsigned IC9R0:1;
          unsigned IC9R1:1;
          unsigned IC9R2:1;
          unsigned IC9R3:1;
          unsigned IC9R4:1;
          unsigned IC9R5:1;
          unsigned IC9R6:1;
          unsigned :1;
          unsigned IC10R0:1;
          unsigned IC10R1:1;
          unsigned IC10R2:1;
          unsigned IC10R3:1;
          unsigned IC10R4:1;
          unsigned IC10R5:1;
          unsigned IC10R6:1;
        };
      };
} typeRPINR33BITS;
sfr volatile typeRPINR33BITS RPINR33bits absolute 0x6E2;

// backward compatibility for RPINR34BITS
    typedef struct tagRPINR34BITS {
      union {
        struct {
          unsigned IC11R:7;
          unsigned :1;
          unsigned IC12R:7;
        };
        struct {
          unsigned IC11R0:1;
          unsigned IC11R1:1;
          unsigned IC11R2:1;
          unsigned IC11R3:1;
          unsigned IC11R4:1;
          unsigned IC11R5:1;
          unsigned IC11R6:1;
          unsigned :1;
          unsigned IC12R0:1;
          unsigned IC12R1:1;
          unsigned IC12R2:1;
          unsigned IC12R3:1;
          unsigned IC12R4:1;
          unsigned IC12R5:1;
          unsigned IC12R6:1;
        };
      };
} typeRPINR34BITS;
sfr volatile typeRPINR34BITS RPINR34bits absolute 0x6E4;

// backward compatibility for RPINR35BITS
    typedef struct tagRPINR35BITS {
      union {
        struct {
          unsigned IC13R:7;
          unsigned :1;
          unsigned IC14R:7;
        };
        struct {
          unsigned IC13R0:1;
          unsigned IC13R1:1;
          unsigned IC13R2:1;
          unsigned IC13R3:1;
          unsigned IC13R4:1;
          unsigned IC13R5:1;
          unsigned IC13R6:1;
          unsigned :1;
          unsigned IC14R0:1;
          unsigned IC14R1:1;
          unsigned IC14R2:1;
          unsigned IC14R3:1;
          unsigned IC14R4:1;
          unsigned IC14R5:1;
          unsigned IC14R6:1;
        };
      };
} typeRPINR35BITS;
sfr volatile typeRPINR35BITS RPINR35bits absolute 0x6E6;

// backward compatibility for RPINR36BITS
    typedef struct tagRPINR36BITS {
      union {
        struct {
          unsigned IC15R:7;
          unsigned :1;
          unsigned IC16R:7;
        };
        struct {
          unsigned IC15R0:1;
          unsigned IC15R1:1;
          unsigned IC15R2:1;
          unsigned IC15R3:1;
          unsigned IC15R4:1;
          unsigned IC15R5:1;
          unsigned IC15R6:1;
          unsigned :1;
          unsigned IC16R0:1;
          unsigned IC16R1:1;
          unsigned IC16R2:1;
          unsigned IC16R3:1;
          unsigned IC16R4:1;
          unsigned IC16R5:1;
          unsigned IC16R6:1;
        };
      };
} typeRPINR36BITS;
sfr volatile typeRPINR36BITS RPINR36bits absolute 0x6E8;

// backward compatibility for RPINR37BITS
    typedef struct tagRPINR37BITS {
      union {
        struct {
          unsigned OCFCR:7;
          unsigned :1;
          unsigned SYNCI1R:7;
        };
        struct {
          unsigned OCFCR0:1;
          unsigned OCFCR1:1;
          unsigned OCFCR2:1;
          unsigned OCFCR3:1;
          unsigned OCFCR4:1;
          unsigned OCFCR5:1;
          unsigned OCFCR6:1;
          unsigned :1;
          unsigned SYNCI1R0:1;
          unsigned SYNCI1R1:1;
          unsigned SYNCI1R2:1;
          unsigned SYNCI1R3:1;
          unsigned SYNCI1R4:1;
          unsigned SYNCI1R5:1;
          unsigned SYNCI1R6:1;
        };
      };
} typeRPINR37BITS;
sfr volatile typeRPINR37BITS RPINR37bits absolute 0x6EA;

// backward compatibility for RPINR38BITS
    typedef struct tagRPINR38BITS {
      union {
        struct {
          unsigned SYNCI2R:7;
          unsigned :1;
          unsigned DTCMP1R:7;
        };
        struct {
          unsigned SYNCI2R0:1;
          unsigned SYNCI2R1:1;
          unsigned SYNCI2R2:1;
          unsigned SYNCI2R3:1;
          unsigned SYNCI2R4:1;
          unsigned SYNCI2R5:1;
          unsigned SYNCI2R6:1;
          unsigned :1;
          unsigned DTCMP1R0:1;
          unsigned DTCMP1R1:1;
          unsigned DTCMP1R2:1;
          unsigned DTCMP1R3:1;
          unsigned DTCMP1R4:1;
          unsigned DTCMP1R5:1;
          unsigned DTCMP1R6:1;
        };
      };
} typeRPINR38BITS;
sfr volatile typeRPINR38BITS RPINR38bits absolute 0x6EC;

// backward compatibility for RPINR39BITS
    typedef struct tagRPINR39BITS {
      union {
        struct {
          unsigned DTCMP2R:7;
          unsigned :1;
          unsigned DTCMP3R:7;
        };
        struct {
          unsigned DTCMP2R0:1;
          unsigned DTCMP2R1:1;
          unsigned DTCMP2R2:1;
          unsigned DTCMP2R3:1;
          unsigned DTCMP2R4:1;
          unsigned DTCMP2R5:1;
          unsigned DTCMP2R6:1;
          unsigned :1;
          unsigned DTCMP3R0:1;
          unsigned DTCMP3R1:1;
          unsigned DTCMP3R2:1;
          unsigned DTCMP3R3:1;
          unsigned DTCMP3R4:1;
          unsigned DTCMP3R5:1;
          unsigned DTCMP3R6:1;
        };
      };
} typeRPINR39BITS;
sfr volatile typeRPINR39BITS RPINR39bits absolute 0x6EE;

// backward compatibility for RPINR40BITS
    typedef struct tagRPINR40BITS {
      union {
        struct {
          unsigned DTCMP4R:7;
          unsigned :1;
          unsigned DTCMP5R:7;
        };
        struct {
          unsigned DTCMP4R0:1;
          unsigned DTCMP4R1:1;
          unsigned DTCMP4R2:1;
          unsigned DTCMP4R3:1;
          unsigned DTCMP4R4:1;
          unsigned DTCMP4R5:1;
          unsigned DTCMP4R6:1;
          unsigned :1;
          unsigned DTCMP5R0:1;
          unsigned DTCMP5R1:1;
          unsigned DTCMP5R2:1;
          unsigned DTCMP5R3:1;
          unsigned DTCMP5R4:1;
          unsigned DTCMP5R5:1;
          unsigned DTCMP5R6:1;
        };
      };
} typeRPINR40BITS;
sfr volatile typeRPINR40BITS RPINR40bits absolute 0x6F0;

// backward compatibility for RPINR41BITS
    typedef struct tagRPINR41BITS {
      union {
        struct {
          unsigned DTCMP6R:7;
          unsigned :1;
          unsigned DTCMP7R:7;
        };
        struct {
          unsigned DTCMP6R0:1;
          unsigned DTCMP6R1:1;
          unsigned DTCMP6R2:1;
          unsigned DTCMP6R3:1;
          unsigned DTCMP6R4:1;
          unsigned DTCMP6R5:1;
          unsigned DTCMP6R6:1;
          unsigned :1;
          unsigned DTCMP7R0:1;
          unsigned DTCMP7R1:1;
          unsigned DTCMP7R2:1;
          unsigned DTCMP7R3:1;
          unsigned DTCMP7R4:1;
          unsigned DTCMP7R5:1;
          unsigned DTCMP7R6:1;
        };
      };
} typeRPINR41BITS;
sfr volatile typeRPINR41BITS RPINR41bits absolute 0x6F2;

// backward compatibility for RPINR42BITS
    typedef struct tagRPINR42BITS {
      union {
        struct {
          unsigned FLT5R:7;
          unsigned :1;
          unsigned FLT6R:7;
        };
        struct {
          unsigned FLT5R0:1;
          unsigned FLT5R1:1;
          unsigned FLT5R2:1;
          unsigned FLT5R3:1;
          unsigned FLT5R4:1;
          unsigned FLT5R5:1;
          unsigned FLT5R6:1;
          unsigned :1;
          unsigned FLT6R0:1;
          unsigned FLT6R1:1;
          unsigned FLT6R2:1;
          unsigned FLT6R3:1;
          unsigned FLT6R4:1;
          unsigned FLT6R5:1;
          unsigned FLT6R6:1;
        };
      };
} typeRPINR42BITS;
sfr volatile typeRPINR42BITS RPINR42bits absolute 0x6F4;

// backward compatibility for RPINR43BITS
    typedef struct tagRPINR43BITS {
      union {
        struct {
          unsigned FLT7R:7;
        };
        struct {
          unsigned FLT7R0:1;
          unsigned FLT7R1:1;
          unsigned FLT7R2:1;
          unsigned FLT7R3:1;
          unsigned FLT7R4:1;
          unsigned FLT7R5:1;
          unsigned FLT7R6:1;
        };
      };
} typeRPINR43BITS;
sfr volatile typeRPINR43BITS RPINR43bits absolute 0x6F6;

// backward compatibility for NVMCONBITS
    typedef struct tagNVMCONBITS {
      union {
        struct {
          unsigned NVMOP:4;
          unsigned :8;
          unsigned NVMSIDL:1;
          unsigned WRERR:1;
          unsigned WREN:1;
          unsigned WR:1;
        };
        struct {
          unsigned NVMOP0:1;
          unsigned NVMOP1:1;
          unsigned NVMOP2:1;
          unsigned NVMOP3:1;
        };
      };
} typeNVMCONBITS;
sfr volatile typeNVMCONBITS NVMCONbits absolute 0x728;

// backward compatibility for NVMADRUBITS
    typedef struct tagNVMADRUBITS {
      unsigned NVMADRU:8;
} typeNVMADRUBITS;
sfr volatile typeNVMADRUBITS NVMADRUbits absolute 0x72C;

// backward compatibility for RCONBITS
    typedef struct tagRCONBITS {
      unsigned POR:1;
      unsigned BOR:1;
      unsigned IDLE:1;
      unsigned SLEEP:1;
      unsigned WDTO:1;
      unsigned SWDTEN:1;
      unsigned SWR:1;
      unsigned EXTR:1;
      unsigned VREGS:1;
      unsigned CM:1;
      unsigned :1;
      unsigned VREGSF:1;
      unsigned :2;
      unsigned IOPUWR:1;
      unsigned TRAPR:1;
} typeRCONBITS;
sfr volatile typeRCONBITS RCONbits absolute 0x740;

// backward compatibility for OSCCONBITS
    typedef struct tagOSCCONBITS {
      union {
        struct {
          unsigned OSWEN:1;
          unsigned LPOSCEN:1;
          unsigned :1;
          unsigned CF:1;
          unsigned :1;
          unsigned LOCK:1;
          unsigned IOLOCK:1;
          unsigned CLKLOCK:1;
          unsigned NOSC:3;
          unsigned :1;
          unsigned COSC:3;
        };
        struct {
          unsigned :8;
          unsigned NOSC0:1;
          unsigned NOSC1:1;
          unsigned NOSC2:1;
          unsigned :1;
          unsigned COSC0:1;
          unsigned COSC1:1;
          unsigned COSC2:1;
        };
      };
} typeOSCCONBITS;
sfr volatile typeOSCCONBITS OSCCONbits absolute 0x742;

// backward compatibility for CLKDIVBITS
    typedef struct tagCLKDIVBITS {
      union {
        struct {
          unsigned PLLPRE:5;
          unsigned :1;
          unsigned PLLPOST:2;
          unsigned FRCDIV:3;
          unsigned DOZEN:1;
          unsigned DOZE:3;
          unsigned ROI:1;
        };
        struct {
          unsigned PLLPRE0:1;
          unsigned PLLPRE1:1;
          unsigned PLLPRE2:1;
          unsigned PLLPRE3:1;
          unsigned PLLPRE4:1;
          unsigned :1;
          unsigned PLLPOST0:1;
          unsigned PLLPOST1:1;
          unsigned FRCDIV0:1;
          unsigned FRCDIV1:1;
          unsigned FRCDIV2:1;
          unsigned :1;
          unsigned DOZE0:1;
          unsigned DOZE1:1;
          unsigned DOZE2:1;
        };
      };
} typeCLKDIVBITS;
sfr volatile typeCLKDIVBITS CLKDIVbits absolute 0x744;

// backward compatibility for PLLFBDBITS
    typedef struct tagPLLFBDBITS {
      union {
        struct {
          unsigned PLLDIV:9;
        };
        struct {
          unsigned PLLDIV0:1;
          unsigned PLLDIV1:1;
          unsigned PLLDIV2:1;
          unsigned PLLDIV3:1;
          unsigned PLLDIV4:1;
          unsigned PLLDIV5:1;
          unsigned PLLDIV6:1;
          unsigned PLLDIV7:1;
          unsigned PLLDIV8:1;
        };
      };
} typePLLFBDBITS;
sfr volatile typePLLFBDBITS PLLFBDbits absolute 0x746;

// backward compatibility for OSCTUNBITS
    typedef struct tagOSCTUNBITS {
      union {
        struct {
          unsigned TUN:6;
        };
        struct {
          unsigned TUN0:1;
          unsigned TUN1:1;
          unsigned TUN2:1;
          unsigned TUN3:1;
          unsigned TUN4:1;
          unsigned TUN5:1;
        };
      };
} typeOSCTUNBITS;
sfr volatile typeOSCTUNBITS OSCTUNbits absolute 0x748;

// backward compatibility for REFOCONBITS
    typedef struct tagREFOCONBITS {
      union {
        struct {
          unsigned :8;
          unsigned RODIV:4;
          unsigned ROSEL:1;
          unsigned ROSSLP:1;
          unsigned :1;
          unsigned ROON:1;
        };
        struct {
          unsigned :8;
          unsigned RODIV0:1;
          unsigned RODIV1:1;
          unsigned RODIV2:1;
          unsigned RODIV3:1;
        };
      };
} typeREFOCONBITS;
sfr volatile typeREFOCONBITS REFOCONbits absolute 0x74E;

// backward compatibility for ACLKCON3BITS
    typedef struct tagACLKCON3BITS {
      union {
        struct {
          unsigned APLLPRE:3;
          unsigned :2;
          unsigned APLLPOST:3;
          unsigned :1;
          unsigned FRCSEL:1;
          unsigned ASRCSEL:1;
          unsigned AOSCMD:2;
          unsigned SELACLK:1;
          unsigned APLLCK:1;
          unsigned ENAPLL:1;
        };
        struct {
          unsigned APPLPRE0:1;
          unsigned APPLPRE1:1;
          unsigned APPLPRE2:1;
          unsigned :2;
          unsigned APLLPOST0:1;
          unsigned APLLPOST1:1;
          unsigned APLLPOST2:1;
          unsigned :3;
          unsigned AOSCMD0:1;
          unsigned AOSCMD1:1;
        };
      };
} typeACLKCON3BITS;
sfr volatile typeACLKCON3BITS ACLKCON3bits absolute 0x758;

// backward compatibility for ACLKDIV3BITS
    typedef struct tagACLKDIV3BITS {
      union {
        struct {
          unsigned APLLDIV:3;
        };
        struct {
          unsigned APLLDIV0:1;
          unsigned APLLDIV1:1;
          unsigned APLLDIV2:1;
        };
      };
} typeACLKDIV3BITS;
sfr volatile typeACLKDIV3BITS ACLKDIV3bits absolute 0x75A;

// backward compatibility for PMD1BITS
    typedef struct tagPMD1BITS {
      unsigned AD1MD:1;
      unsigned C1MD:1;
      unsigned C2MD:1;
      unsigned SPI1MD:1;
      unsigned SPI2MD:1;
      unsigned U1MD:1;
      unsigned U2MD:1;
      unsigned I2C1MD:1;
      unsigned DCIMD:1;
      unsigned PWMMD:1;
      unsigned QEI1MD:1;
      unsigned T1MD:1;
      unsigned T2MD:1;
      unsigned T3MD:1;
      unsigned T4MD:1;
      unsigned T5MD:1;
} typePMD1BITS;
sfr volatile typePMD1BITS PMD1bits absolute 0x760;

// backward compatibility for PMD2BITS
    typedef struct tagPMD2BITS {
      unsigned OC1MD:1;
      unsigned OC2MD:1;
      unsigned OC3MD:1;
      unsigned OC4MD:1;
      unsigned OC5MD:1;
      unsigned OC6MD:1;
      unsigned OC7MD:1;
      unsigned OC8MD:1;
      unsigned IC1MD:1;
      unsigned IC2MD:1;
      unsigned IC3MD:1;
      unsigned IC4MD:1;
      unsigned IC5MD:1;
      unsigned IC6MD:1;
      unsigned IC7MD:1;
      unsigned IC8MD:1;
} typePMD2BITS;
sfr volatile typePMD2BITS PMD2bits absolute 0x762;

// backward compatibility for PMD3BITS
    typedef struct tagPMD3BITS {
      unsigned AD2MD:1;
      unsigned I2C2MD:1;
      unsigned :1;
      unsigned U3MD:1;
      unsigned :1;
      unsigned QEI2MD:1;
      unsigned DAC1MD:1;
      unsigned CRCMD:1;
      unsigned PMPMD:1;
      unsigned RTCCMD:1;
      unsigned CMPMD:1;
      unsigned :1;
      unsigned T6MD:1;
      unsigned T7MD:1;
      unsigned T8MD:1;
      unsigned T9MD:1;
} typePMD3BITS;
sfr volatile typePMD3BITS PMD3bits absolute 0x764;

// backward compatibility for PMD4BITS
    typedef struct tagPMD4BITS {
      unsigned USB1MD:1;
      unsigned :2;
      unsigned REFOMD:1;
      unsigned :1;
      unsigned U4MD:1;
} typePMD4BITS;
sfr volatile typePMD4BITS PMD4bits absolute 0x766;

// backward compatibility for PMD5BITS
    typedef struct tagPMD5BITS {
      unsigned OC9MD:1;
      unsigned OC10MD:1;
      unsigned OC11MD:1;
      unsigned OC12MD:1;
      unsigned OC13MD:1;
      unsigned OC14MD:1;
      unsigned OC15MD:1;
      unsigned OC16MD:1;
      unsigned IC9MD:1;
      unsigned IC10MD:1;
      unsigned IC11MD:1;
      unsigned IC12MD:1;
      unsigned IC13MD:1;
      unsigned IC14MD:1;
      unsigned IC15MD:1;
      unsigned IC16MD:1;
} typePMD5BITS;
sfr volatile typePMD5BITS PMD5bits absolute 0x768;

// backward compatibility for PMD6BITS
    typedef struct tagPMD6BITS {
      unsigned SPI3MD:1;
      unsigned SPI4MD:1;
      unsigned :6;
      unsigned PWM1MD:1;
      unsigned PWM2MD:1;
      unsigned PWM3MD:1;
      unsigned PWM4MD:1;
      unsigned PWM5MD:1;
      unsigned PWM6MD:1;
      unsigned PWM7MD:1;
} typePMD6BITS;
sfr volatile typePMD6BITS PMD6bits absolute 0x76A;

// backward compatibility for PMD7BITS
    typedef struct tagPMD7BITS {
      union {
        struct {
          unsigned :4;
          unsigned DMA0MD:1;
          unsigned DMA4MD:1;
          unsigned DMA8MD:1;
          unsigned DMA12MD:1;
        };
        struct {
          unsigned :4;
          unsigned DMA1MD:1;
          unsigned DMA5MD:1;
          unsigned DMA9MD:1;
          unsigned DMA13MD:1;
        };
        struct {
          unsigned :4;
          unsigned DMA2MD:1;
          unsigned DMA6MD:1;
          unsigned DMA10MD:1;
          unsigned DMA14MD:1;
        };
        struct {
          unsigned :4;
          unsigned DMA3MD:1;
          unsigned DMA7MD:1;
          unsigned DMA11MD:1;
        };
      };
} typePMD7BITS;
sfr volatile typePMD7BITS PMD7bits absolute 0x76C;

// backward compatibility for IFS0BITS
    typedef struct tagIFS0BITS {
      unsigned INT0IF:1;
      unsigned IC1IF:1;
      unsigned OC1IF:1;
      unsigned T1IF:1;
      unsigned DMA0IF:1;
      unsigned IC2IF:1;
      unsigned OC2IF:1;
      unsigned T2IF:1;
      unsigned T3IF:1;
      unsigned SPI1EIF:1;
      unsigned SPI1IF:1;
      unsigned U1RXIF:1;
      unsigned U1TXIF:1;
      unsigned AD1IF:1;
      unsigned DMA1IF:1;
      unsigned NVMIF:1;
} typeIFS0BITS;
sfr volatile typeIFS0BITS IFS0bits absolute 0x800;

// backward compatibility for IFS1BITS
    typedef struct tagIFS1BITS {
      unsigned SI2C1IF:1;
      unsigned MI2C1IF:1;
      unsigned CMIF:1;
      unsigned CNIF:1;
      unsigned INT1IF:1;
      unsigned AD2IF:1;
      unsigned IC7IF:1;
      unsigned IC8IF:1;
      unsigned DMA2IF:1;
      unsigned OC3IF:1;
      unsigned OC4IF:1;
      unsigned T4IF:1;
      unsigned T5IF:1;
      unsigned INT2IF:1;
      unsigned U2RXIF:1;
      unsigned U2TXIF:1;
} typeIFS1BITS;
sfr volatile typeIFS1BITS IFS1bits absolute 0x802;

// backward compatibility for IFS2BITS
    typedef struct tagIFS2BITS {
      unsigned SPI2EIF:1;
      unsigned SPI2IF:1;
      unsigned C1RXIF:1;
      unsigned C1IF:1;
      unsigned DMA3IF:1;
      unsigned IC3IF:1;
      unsigned IC4IF:1;
      unsigned IC5IF:1;
      unsigned IC6IF:1;
      unsigned OC5IF:1;
      unsigned OC6IF:1;
      unsigned OC7IF:1;
      unsigned OC8IF:1;
      unsigned PMPIF:1;
      unsigned DMA4IF:1;
      unsigned T6IF:1;
} typeIFS2BITS;
sfr volatile typeIFS2BITS IFS2bits absolute 0x804;

// backward compatibility for IFS3BITS
    typedef struct tagIFS3BITS {
      unsigned T7IF:1;
      unsigned SI2C2IF:1;
      unsigned MI2C2IF:1;
      unsigned T8IF:1;
      unsigned T9IF:1;
      unsigned INT3IF:1;
      unsigned INT4IF:1;
      unsigned C2RXIF:1;
      unsigned C2IF:1;
      unsigned PSEMIF:1;
      unsigned QEI1IF:1;
      unsigned DCIEIF:1;
      unsigned DCIIF:1;
      unsigned DMA5IF:1;
      unsigned RTCIF:1;
} typeIFS3BITS;
sfr volatile typeIFS3BITS IFS3bits absolute 0x806;

// backward compatibility for IFS4BITS
    typedef struct tagIFS4BITS {
      unsigned :1;
      unsigned U1EIF:1;
      unsigned U2EIF:1;
      unsigned CRCIF:1;
      unsigned DMA6IF:1;
      unsigned DMA7IF:1;
      unsigned C1TXIF:1;
      unsigned C2TXIF:1;
      unsigned :1;
      unsigned PSESMIF:1;
      unsigned :1;
      unsigned QEI2IF:1;
} typeIFS4BITS;
sfr volatile typeIFS4BITS IFS4bits absolute 0x808;

// backward compatibility for IFS5BITS
    typedef struct tagIFS5BITS {
      unsigned :1;
      unsigned U3EIF:1;
      unsigned U3RXIF:1;
      unsigned U3TXIF:1;
      unsigned :2;
      unsigned USB1IF:1;
      unsigned U4EIF:1;
      unsigned U4RXIF:1;
      unsigned U4TXIF:1;
      unsigned SPI3EIF:1;
      unsigned SPI3IF:1;
      unsigned OC9IF:1;
      unsigned IC9IF:1;
      unsigned PWM1IF:1;
      unsigned PWM2IF:1;
} typeIFS5BITS;
sfr volatile typeIFS5BITS IFS5bits absolute 0x80A;

// backward compatibility for IFS6BITS
    typedef struct tagIFS6BITS {
      unsigned PWM3IF:1;
      unsigned PWM4IF:1;
      unsigned PWM5IF:1;
      unsigned PWM6IF:1;
      unsigned PWM7IF:1;
} typeIFS6BITS;
sfr volatile typeIFS6BITS IFS6bits absolute 0x80C;

// backward compatibility for IFS7BITS
    typedef struct tagIFS7BITS {
      unsigned :6;
      unsigned DMA8IF:1;
      unsigned DMA9IF:1;
      unsigned DMA10IF:1;
      unsigned DMA11IF:1;
      unsigned SPI4EIF:1;
      unsigned SPI4IF:1;
      unsigned OC10IF:1;
      unsigned IC10IF:1;
      unsigned OC11IF:1;
      unsigned IC11IF:1;
} typeIFS7BITS;
sfr volatile typeIFS7BITS IFS7bits absolute 0x80E;

// backward compatibility for IFS8BITS
    typedef struct tagIFS8BITS {
      unsigned OC12IF:1;
      unsigned IC12IF:1;
      unsigned DMA12IF:1;
      unsigned DMA13IF:1;
      unsigned DMA14IF:1;
      unsigned :1;
      unsigned OC13IF:1;
      unsigned IC13IF:1;
      unsigned OC14IF:1;
      unsigned IC14IF:1;
      unsigned OC15IF:1;
      unsigned IC15IF:1;
      unsigned OC16IF:1;
      unsigned IC16IF:1;
      unsigned ICDIF:1;
} typeIFS8BITS;
sfr volatile typeIFS8BITS IFS8bits absolute 0x810;

// backward compatibility for IEC0BITS
    typedef struct tagIEC0BITS {
      unsigned INT0IE:1;
      unsigned IC1IE:1;
      unsigned OC1IE:1;
      unsigned T1IE:1;
      unsigned DMA0IE:1;
      unsigned IC2IE:1;
      unsigned OC2IE:1;
      unsigned T2IE:1;
      unsigned T3IE:1;
      unsigned SPI1EIE:1;
      unsigned SPI1IE:1;
      unsigned U1RXIE:1;
      unsigned U1TXIE:1;
      unsigned AD1IE:1;
      unsigned DMA1IE:1;
      unsigned NVMIE:1;
} typeIEC0BITS;
sfr volatile typeIEC0BITS IEC0bits absolute 0x820;

// backward compatibility for IEC1BITS
    typedef struct tagIEC1BITS {
      unsigned SI2C1IE:1;
      unsigned MI2C1IE:1;
      unsigned CMIE:1;
      unsigned CNIE:1;
      unsigned INT1IE:1;
      unsigned AD2IE:1;
      unsigned IC7IE:1;
      unsigned IC8IE:1;
      unsigned DMA2IE:1;
      unsigned OC3IE:1;
      unsigned OC4IE:1;
      unsigned T4IE:1;
      unsigned T5IE:1;
      unsigned INT2IE:1;
      unsigned U2RXIE:1;
      unsigned U2TXIE:1;
} typeIEC1BITS;
sfr volatile typeIEC1BITS IEC1bits absolute 0x822;

// backward compatibility for IEC2BITS
    typedef struct tagIEC2BITS {
      unsigned SPI2EIE:1;
      unsigned SPI2IE:1;
      unsigned C1RXIE:1;
      unsigned C1IE:1;
      unsigned DMA3IE:1;
      unsigned IC3IE:1;
      unsigned IC4IE:1;
      unsigned IC5IE:1;
      unsigned IC6IE:1;
      unsigned OC5IE:1;
      unsigned OC6IE:1;
      unsigned OC7IE:1;
      unsigned OC8IE:1;
      unsigned PMPIE:1;
      unsigned DMA4IE:1;
      unsigned T6IE:1;
} typeIEC2BITS;
sfr volatile typeIEC2BITS IEC2bits absolute 0x824;

// backward compatibility for IEC3BITS
    typedef struct tagIEC3BITS {
      unsigned T7IE:1;
      unsigned SI2C2IE:1;
      unsigned MI2C2IE:1;
      unsigned T8IE:1;
      unsigned T9IE:1;
      unsigned INT3IE:1;
      unsigned INT4IE:1;
      unsigned C2RXIE:1;
      unsigned C2IE:1;
      unsigned PSEMIE:1;
      unsigned QEI1IE:1;
      unsigned DCIEIE:1;
      unsigned DCIIE:1;
      unsigned DMA5IE:1;
      unsigned RTCIE:1;
} typeIEC3BITS;
sfr volatile typeIEC3BITS IEC3bits absolute 0x826;

// backward compatibility for IEC4BITS
    typedef struct tagIEC4BITS {
      unsigned :1;
      unsigned U1EIE:1;
      unsigned U2EIE:1;
      unsigned CRCIE:1;
      unsigned DMA6IE:1;
      unsigned DMA7IE:1;
      unsigned C1TXIE:1;
      unsigned C2TXIE:1;
      unsigned :1;
      unsigned PSESMIE:1;
      unsigned :1;
      unsigned QEI2IE:1;
} typeIEC4BITS;
sfr volatile typeIEC4BITS IEC4bits absolute 0x828;

// backward compatibility for IEC5BITS
    typedef struct tagIEC5BITS {
      unsigned :1;
      unsigned U3EIE:1;
      unsigned U3RXIE:1;
      unsigned U3TXIE:1;
      unsigned :2;
      unsigned USB1IE:1;
      unsigned U4EIE:1;
      unsigned U4RXIE:1;
      unsigned U4TXIE:1;
      unsigned SPI3EIE:1;
      unsigned SPI3IE:1;
      unsigned OC9IE:1;
      unsigned IC9IE:1;
      unsigned PWM1IE:1;
      unsigned PWM2IE:1;
} typeIEC5BITS;
sfr volatile typeIEC5BITS IEC5bits absolute 0x82A;

// backward compatibility for IEC6BITS
    typedef struct tagIEC6BITS {
      unsigned PWM3IE:1;
      unsigned PWM4IE:1;
      unsigned PWM5IE:1;
      unsigned PWM6IE:1;
      unsigned PWM7IE:1;
} typeIEC6BITS;
sfr volatile typeIEC6BITS IEC6bits absolute 0x82C;

// backward compatibility for IEC7BITS
    typedef struct tagIEC7BITS {
      unsigned :6;
      unsigned DMA8IE:1;
      unsigned DMA9IE:1;
      unsigned DMA10IE:1;
      unsigned DMA11IE:1;
      unsigned SPI4EIE:1;
      unsigned SPI4IE:1;
      unsigned OC10IE:1;
      unsigned IC10IE:1;
      unsigned OC11IE:1;
      unsigned IC11IE:1;
} typeIEC7BITS;
sfr volatile typeIEC7BITS IEC7bits absolute 0x82E;

// backward compatibility for IEC8BITS
    typedef struct tagIEC8BITS {
      unsigned OC12IE:1;
      unsigned IC12IE:1;
      unsigned DMA12IE:1;
      unsigned DMA13IE:1;
      unsigned DMA14IE:1;
      unsigned :1;
      unsigned OC13IE:1;
      unsigned IC13IE:1;
      unsigned OC14IE:1;
      unsigned IC14IE:1;
      unsigned OC15IE:1;
      unsigned IC15IE:1;
      unsigned OC16IE:1;
      unsigned IC16IE:1;
      unsigned ICDIF:1;
} typeIEC8BITS;
sfr volatile typeIEC8BITS IEC8bits absolute 0x830;

// backward compatibility for IPC0BITS
    typedef struct tagIPC0BITS {
      union {
        struct {
          unsigned INT0IP:3;
          unsigned :1;
          unsigned IC1IP:3;
          unsigned :1;
          unsigned OC1IP:3;
          unsigned :1;
          unsigned T1IP:3;
        };
        struct {
          unsigned INT0IP0:1;
          unsigned INT0IP1:1;
          unsigned INT0IP2:1;
          unsigned :1;
          unsigned IC1IP0:1;
          unsigned IC1IP1:1;
          unsigned IC1IP2:1;
          unsigned :1;
          unsigned OC1IP0:1;
          unsigned OC1IP1:1;
          unsigned OC1IP2:1;
          unsigned :1;
          unsigned T1IP0:1;
          unsigned T1IP1:1;
          unsigned T1IP2:1;
        };
      };
} typeIPC0BITS;
sfr volatile typeIPC0BITS IPC0bits absolute 0x840;

// backward compatibility for IPC1BITS
    typedef struct tagIPC1BITS {
      union {
        struct {
          unsigned DMA0IP:3;
          unsigned :1;
          unsigned IC2IP:3;
          unsigned :1;
          unsigned OC2IP:3;
          unsigned :1;
          unsigned T2IP:3;
        };
        struct {
          unsigned DMA0IP0:1;
          unsigned DMA0IP1:1;
          unsigned DMA0IP2:1;
          unsigned :1;
          unsigned IC2IP0:1;
          unsigned IC2IP1:1;
          unsigned IC2IP2:1;
          unsigned :1;
          unsigned OC2IP0:1;
          unsigned OC2IP1:1;
          unsigned OC2IP2:1;
          unsigned :1;
          unsigned T2IP0:1;
          unsigned T2IP1:1;
          unsigned T2IP2:1;
        };
      };
} typeIPC1BITS;
sfr volatile typeIPC1BITS IPC1bits absolute 0x842;

// backward compatibility for IPC2BITS
    typedef struct tagIPC2BITS {
      union {
        struct {
          unsigned T3IP:3;
          unsigned :1;
          unsigned SPI1EIP:3;
          unsigned :1;
          unsigned SPI1IP:3;
          unsigned :1;
          unsigned U1RXIP:3;
        };
        struct {
          unsigned T3IP0:1;
          unsigned T3IP1:1;
          unsigned T3IP2:1;
          unsigned :1;
          unsigned SPI1EIP0:1;
          unsigned SPI1EIP1:1;
          unsigned SPI1EIP2:1;
          unsigned :1;
          unsigned SPI1IP0:1;
          unsigned SPI1IP1:1;
          unsigned SPI1IP2:1;
          unsigned :1;
          unsigned U1RXIP0:1;
          unsigned U1RXIP1:1;
          unsigned U1RXIP2:1;
        };
      };
} typeIPC2BITS;
sfr volatile typeIPC2BITS IPC2bits absolute 0x844;

// backward compatibility for IPC3BITS
    typedef struct tagIPC3BITS {
      union {
        struct {
          unsigned U1TXIP:3;
          unsigned :1;
          unsigned AD1IP:3;
          unsigned :1;
          unsigned DMA1IP:3;
          unsigned :1;
          unsigned NVMIP:3;
        };
        struct {
          unsigned U1TXIP0:1;
          unsigned U1TXIP1:1;
          unsigned U1TXIP2:1;
          unsigned :1;
          unsigned AD1IP0:1;
          unsigned AD1IP1:1;
          unsigned AD1IP2:1;
          unsigned :1;
          unsigned DMA1IP0:1;
          unsigned DMA1IP1:1;
          unsigned DMA1IP2:1;
          unsigned :1;
          unsigned NVMIP0:1;
          unsigned NVMIP1:1;
          unsigned NVMIP2:1;
        };
      };
} typeIPC3BITS;
sfr volatile typeIPC3BITS IPC3bits absolute 0x846;

// backward compatibility for IPC4BITS
    typedef struct tagIPC4BITS {
      union {
        struct {
          unsigned SI2C1IP:3;
          unsigned :1;
          unsigned MI2C1IP:3;
          unsigned :1;
          unsigned CMIP:3;
          unsigned :1;
          unsigned CNIP:3;
        };
        struct {
          unsigned SI2C1IP0:1;
          unsigned SI2C1IP1:1;
          unsigned SI2C1IP2:1;
          unsigned :1;
          unsigned MI2C1IP0:1;
          unsigned MI2C1IP1:1;
          unsigned MI2C1IP2:1;
          unsigned :1;
          unsigned CMIP0:1;
          unsigned CMIP1:1;
          unsigned CMIP2:1;
          unsigned :1;
          unsigned CNIP0:1;
          unsigned CNIP1:1;
          unsigned CNIP2:1;
        };
      };
} typeIPC4BITS;
sfr volatile typeIPC4BITS IPC4bits absolute 0x848;

// backward compatibility for IPC5BITS
    typedef struct tagIPC5BITS {
      union {
        struct {
          unsigned INT1IP:3;
          unsigned :1;
          unsigned AD2IP:3;
          unsigned :1;
          unsigned IC7IP:3;
          unsigned :1;
          unsigned IC8IP:3;
        };
        struct {
          unsigned INT1IP0:1;
          unsigned INT1IP1:1;
          unsigned INT1IP2:1;
          unsigned :1;
          unsigned AD2IP0:1;
          unsigned AD2IP1:1;
          unsigned AD2IP2:1;
          unsigned :1;
          unsigned IC7IP0:1;
          unsigned IC7IP1:1;
          unsigned IC7IP2:1;
          unsigned :1;
          unsigned IC8IP0:1;
          unsigned IC8IP1:1;
          unsigned IC8IP2:1;
        };
      };
} typeIPC5BITS;
sfr volatile typeIPC5BITS IPC5bits absolute 0x84A;

// backward compatibility for IPC6BITS
    typedef struct tagIPC6BITS {
      union {
        struct {
          unsigned DMA2IP:3;
          unsigned :1;
          unsigned OC3IP:3;
          unsigned :1;
          unsigned OC4IP:3;
          unsigned :1;
          unsigned T4IP:3;
        };
        struct {
          unsigned DMA2IP0:1;
          unsigned DMA2IP1:1;
          unsigned DMA2IP2:1;
          unsigned :1;
          unsigned OC3IP0:1;
          unsigned OC3IP1:1;
          unsigned OC3IP2:1;
          unsigned :1;
          unsigned OC4IP0:1;
          unsigned OC4IP1:1;
          unsigned OC4IP2:1;
          unsigned :1;
          unsigned T4IP0:1;
          unsigned T4IP1:1;
          unsigned T4IP2:1;
        };
      };
} typeIPC6BITS;
sfr volatile typeIPC6BITS IPC6bits absolute 0x84C;

// backward compatibility for IPC7BITS
    typedef struct tagIPC7BITS {
      union {
        struct {
          unsigned T5IP:3;
          unsigned :1;
          unsigned INT2IP:3;
          unsigned :1;
          unsigned U2RXIP:3;
          unsigned :1;
          unsigned U2TXIP:3;
        };
        struct {
          unsigned T5IP0:1;
          unsigned T5IP1:1;
          unsigned T5IP2:1;
          unsigned :1;
          unsigned INT2IP0:1;
          unsigned INT2IP1:1;
          unsigned INT2IP2:1;
          unsigned :1;
          unsigned U2RXIP0:1;
          unsigned U2RXIP1:1;
          unsigned U2RXIP2:1;
          unsigned :1;
          unsigned U2TXIP0:1;
          unsigned U2TXIP1:1;
          unsigned U2TXIP2:1;
        };
      };
} typeIPC7BITS;
sfr volatile typeIPC7BITS IPC7bits absolute 0x84E;

// backward compatibility for IPC8BITS
    typedef struct tagIPC8BITS {
      union {
        struct {
          unsigned SPI2EIP:3;
          unsigned :1;
          unsigned SPI2IP:3;
          unsigned :1;
          unsigned C1RXIP:3;
          unsigned :1;
          unsigned C1IP:3;
        };
        struct {
          unsigned SPI2EIP0:1;
          unsigned SPI2EIP1:1;
          unsigned SPI2EIP2:1;
          unsigned :1;
          unsigned SPI2IP0:1;
          unsigned SPI2IP1:1;
          unsigned SPI2IP2:1;
          unsigned :1;
          unsigned C1RXIP0:1;
          unsigned C1RXIP1:1;
          unsigned C1RXIP2:1;
          unsigned :1;
          unsigned C1IP0:1;
          unsigned C1IP1:1;
          unsigned C1IP2:1;
        };
      };
} typeIPC8BITS;
sfr volatile typeIPC8BITS IPC8bits absolute 0x850;

// backward compatibility for IPC9BITS
    typedef struct tagIPC9BITS {
      union {
        struct {
          unsigned DMA3IP:3;
          unsigned :1;
          unsigned IC3IP:3;
          unsigned :1;
          unsigned IC4IP:3;
          unsigned :1;
          unsigned IC5IP:3;
        };
        struct {
          unsigned DMA3IP0:1;
          unsigned DMA3IP1:1;
          unsigned DMA3IP2:1;
          unsigned :1;
          unsigned IC3IP0:1;
          unsigned IC3IP1:1;
          unsigned IC3IP2:1;
          unsigned :1;
          unsigned IC4IP0:1;
          unsigned IC4IP1:1;
          unsigned IC4IP2:1;
          unsigned :1;
          unsigned IC5IP0:1;
          unsigned IC5IP1:1;
          unsigned IC5IP2:1;
        };
      };
} typeIPC9BITS;
sfr volatile typeIPC9BITS IPC9bits absolute 0x852;

// backward compatibility for IPC10BITS
    typedef struct tagIPC10BITS {
      union {
        struct {
          unsigned IC6IP:3;
          unsigned :1;
          unsigned OC5IP:3;
          unsigned :1;
          unsigned OC6IP:3;
          unsigned :1;
          unsigned OC7IP:3;
        };
        struct {
          unsigned IC6IP0:1;
          unsigned IC6IP1:1;
          unsigned IC6IP2:1;
          unsigned :1;
          unsigned OC5IP0:1;
          unsigned OC5IP1:1;
          unsigned OC5IP2:1;
          unsigned :1;
          unsigned OC6IP0:1;
          unsigned OC6IP1:1;
          unsigned OC6IP2:1;
          unsigned :1;
          unsigned OC7IP0:1;
          unsigned OC7IP1:1;
          unsigned OC7IP2:1;
        };
      };
} typeIPC10BITS;
sfr volatile typeIPC10BITS IPC10bits absolute 0x854;

// backward compatibility for IPC11BITS
    typedef struct tagIPC11BITS {
      union {
        struct {
          unsigned OC8IP:3;
          unsigned :1;
          unsigned PMPIP:3;
          unsigned :1;
          unsigned DMA4IP:3;
          unsigned :1;
          unsigned T6IP:3;
        };
        struct {
          unsigned OC8IP0:1;
          unsigned OC8IP1:1;
          unsigned OC8IP2:1;
          unsigned :1;
          unsigned PMPIP0:1;
          unsigned PMPIP1:1;
          unsigned PMPIP2:1;
          unsigned :1;
          unsigned DMA4IP0:1;
          unsigned DMA4IP1:1;
          unsigned DMA4IP2:1;
          unsigned :1;
          unsigned T6IP0:1;
          unsigned T6IP1:1;
          unsigned T6IP2:1;
        };
      };
} typeIPC11BITS;
sfr volatile typeIPC11BITS IPC11bits absolute 0x856;

// backward compatibility for IPC12BITS
    typedef struct tagIPC12BITS {
      union {
        struct {
          unsigned T7IP:3;
          unsigned :1;
          unsigned SI2C2IP:3;
          unsigned :1;
          unsigned MI2C2IP:3;
          unsigned :1;
          unsigned T8IP:3;
        };
        struct {
          unsigned T7IP0:1;
          unsigned T7IP1:1;
          unsigned T7IP2:1;
          unsigned :1;
          unsigned SI2C2IP0:1;
          unsigned SI2C2IP1:1;
          unsigned SI2C2IP2:1;
          unsigned :1;
          unsigned MI2C2IP0:1;
          unsigned MI2C2IP1:1;
          unsigned MI2C2IP2:1;
          unsigned :1;
          unsigned T8IP0:1;
          unsigned T8IP1:1;
          unsigned T8IP2:1;
        };
      };
} typeIPC12BITS;
sfr volatile typeIPC12BITS IPC12bits absolute 0x858;

// backward compatibility for IPC13BITS
    typedef struct tagIPC13BITS {
      union {
        struct {
          unsigned T9IP:3;
          unsigned :1;
          unsigned INT3IP:3;
          unsigned :1;
          unsigned INT4IP:3;
          unsigned :1;
          unsigned C2RXIP:3;
        };
        struct {
          unsigned T9IP0:1;
          unsigned T9IP1:1;
          unsigned T9IP2:1;
          unsigned :1;
          unsigned INT3IP0:1;
          unsigned INT3IP1:1;
          unsigned INT3IP2:1;
          unsigned :1;
          unsigned INT4IP0:1;
          unsigned INT4IP1:1;
          unsigned INT4IP2:1;
          unsigned :1;
          unsigned C2RXIP0:1;
          unsigned C2RXIP1:1;
          unsigned C2RXIP2:1;
        };
      };
} typeIPC13BITS;
sfr volatile typeIPC13BITS IPC13bits absolute 0x85A;

// backward compatibility for IPC14BITS
    typedef struct tagIPC14BITS {
      union {
        struct {
          unsigned C2IP:3;
          unsigned :1;
          unsigned PSEMIP:3;
          unsigned :1;
          unsigned QEI1IP:3;
          unsigned :1;
          unsigned DCIEIP:3;
        };
        struct {
          unsigned C2IP0:1;
          unsigned C2IP1:1;
          unsigned C2IP2:1;
          unsigned :1;
          unsigned PSEMIP0:1;
          unsigned PSEMIP1:1;
          unsigned PSEMIP2:1;
          unsigned :1;
          unsigned QEI1IP0:1;
          unsigned QEI1IP1:1;
          unsigned QEI1IP2:1;
          unsigned :1;
          unsigned DCIEIP0:1;
          unsigned DCIEIP1:1;
          unsigned DCIEIP2:1;
        };
      };
} typeIPC14BITS;
sfr volatile typeIPC14BITS IPC14bits absolute 0x85C;

// backward compatibility for IPC15BITS
    typedef struct tagIPC15BITS {
      union {
        struct {
          unsigned DCIIP:3;
          unsigned :1;
          unsigned DMA5IP:3;
          unsigned :1;
          unsigned RTCIP:3;
        };
        struct {
          unsigned DCIIP0:1;
          unsigned DCIIP1:1;
          unsigned DCIIP2:1;
          unsigned :1;
          unsigned DMA5IP0:1;
          unsigned DMA5IP1:1;
          unsigned DMA5IP2:1;
          unsigned :1;
          unsigned RTCIP0:1;
          unsigned RTCIP1:1;
          unsigned RTCIP2:1;
        };
      };
} typeIPC15BITS;
sfr volatile typeIPC15BITS IPC15bits absolute 0x85E;

// backward compatibility for IPC16BITS
    typedef struct tagIPC16BITS {
      union {
        struct {
          unsigned :4;
          unsigned U1EIP:3;
          unsigned :1;
          unsigned U2EIP:3;
          unsigned :1;
          unsigned CRCIP:3;
        };
        struct {
          unsigned :4;
          unsigned U1EIP0:1;
          unsigned U1EIP1:1;
          unsigned U1EIP2:1;
          unsigned :1;
          unsigned U2EIP0:1;
          unsigned U2EIP1:1;
          unsigned U2EIP2:1;
          unsigned :1;
          unsigned CRCIP0:1;
          unsigned CRCIP1:1;
          unsigned CRCIP2:1;
        };
      };
} typeIPC16BITS;
sfr volatile typeIPC16BITS IPC16bits absolute 0x860;

// backward compatibility for IPC17BITS
    typedef struct tagIPC17BITS {
      union {
        struct {
          unsigned DMA6IP:3;
          unsigned :1;
          unsigned DMA7IP:3;
          unsigned :1;
          unsigned C1TXIP:3;
          unsigned :1;
          unsigned C2TXIP:3;
        };
        struct {
          unsigned DMA6IP0:1;
          unsigned DMA6IP1:1;
          unsigned DMA6IP2:1;
          unsigned :1;
          unsigned DMA7IP0:1;
          unsigned DMA7IP1:1;
          unsigned DMA7IP2:1;
          unsigned :1;
          unsigned C1TXIP0:1;
          unsigned C1TXIP1:1;
          unsigned C1TXIP2:1;
          unsigned :1;
          unsigned C2TXIP0:1;
          unsigned C2TXIP1:1;
          unsigned C2TXIP2:1;
        };
      };
} typeIPC17BITS;
sfr volatile typeIPC17BITS IPC17bits absolute 0x862;

// backward compatibility for IPC18BITS
    typedef struct tagIPC18BITS {
      union {
        struct {
          unsigned :4;
          unsigned PSESMIP:3;
          unsigned :5;
          unsigned QEI2IP:3;
        };
        struct {
          unsigned :4;
          unsigned PSESMIP0:1;
          unsigned PSESMIP1:1;
          unsigned PSESMIP2:1;
          unsigned :5;
          unsigned QEI2IP0:1;
          unsigned QEI2IP1:1;
          unsigned QEI2IP2:1;
        };
      };
} typeIPC18BITS;
sfr volatile typeIPC18BITS IPC18bits absolute 0x864;

// backward compatibility for IPC20BITS
    typedef struct tagIPC20BITS {
      union {
        struct {
          unsigned :4;
          unsigned U3EIP:3;
          unsigned :1;
          unsigned U3RXIP:3;
          unsigned :1;
          unsigned U3TXIP:3;
        };
        struct {
          unsigned :4;
          unsigned U3EIP0:1;
          unsigned U3EIP1:1;
          unsigned U3EIP2:1;
          unsigned :1;
          unsigned U3RXIP0:1;
          unsigned U3RXIP1:1;
          unsigned U3RXIP2:1;
          unsigned :1;
          unsigned U3TXIP0:1;
          unsigned U3TXIP1:1;
          unsigned U3TXIP2:1;
        };
      };
} typeIPC20BITS;
sfr volatile typeIPC20BITS IPC20bits absolute 0x868;

// backward compatibility for IPC21BITS
    typedef struct tagIPC21BITS {
      union {
        struct {
          unsigned :8;
          unsigned USB1IP:3;
          unsigned :1;
          unsigned U4EIP:3;
        };
        struct {
          unsigned :8;
          unsigned USB1IP0:1;
          unsigned USB1IP1:1;
          unsigned USB1IP2:1;
          unsigned :1;
          unsigned U4EIP0:1;
          unsigned U4EIP1:1;
          unsigned U4EIP2:1;
        };
      };
} typeIPC21BITS;
sfr volatile typeIPC21BITS IPC21bits absolute 0x86A;

// backward compatibility for IPC22BITS
    typedef struct tagIPC22BITS {
      union {
        struct {
          unsigned U4RXIP:3;
          unsigned :1;
          unsigned U4TXIP:3;
          unsigned :1;
          unsigned SPI3EIP:3;
          unsigned :1;
          unsigned SPI3IP:3;
        };
        struct {
          unsigned U4RXIP0:1;
          unsigned U4RXIP1:1;
          unsigned U4RXIP2:1;
          unsigned :1;
          unsigned U4TXIP0:1;
          unsigned U4TXIP1:1;
          unsigned U4TXIP2:1;
          unsigned :1;
          unsigned SPI3EIP0:1;
          unsigned SPI3EIP1:1;
          unsigned SPI3EIP2:1;
          unsigned :1;
          unsigned SPI3IP0:1;
          unsigned SPI3IP1:1;
          unsigned SPI3IP2:1;
        };
      };
} typeIPC22BITS;
sfr volatile typeIPC22BITS IPC22bits absolute 0x86C;

// backward compatibility for IPC23BITS
    typedef struct tagIPC23BITS {
      union {
        struct {
          unsigned OC9IP:3;
          unsigned :1;
          unsigned IC9IP:3;
          unsigned :1;
          unsigned PWM1IP:3;
          unsigned :1;
          unsigned PWM2IP:3;
        };
        struct {
          unsigned OC9IP0:1;
          unsigned OC9IP1:1;
          unsigned OC9IP2:1;
          unsigned :1;
          unsigned IC9IP0:1;
          unsigned IC9IP1:1;
          unsigned IC9IP2:1;
          unsigned :1;
          unsigned PWM1IP0:1;
          unsigned PWM1IP1:1;
          unsigned PWM1IP2:1;
          unsigned :1;
          unsigned PWM2IP0:1;
          unsigned PWM2IP1:1;
          unsigned PWM2IP2:1;
        };
      };
} typeIPC23BITS;
sfr volatile typeIPC23BITS IPC23bits absolute 0x86E;

// backward compatibility for IPC24BITS
    typedef struct tagIPC24BITS {
      union {
        struct {
          unsigned PWM3IP:3;
          unsigned :1;
          unsigned PWM4IP:3;
          unsigned :1;
          unsigned PWM5IP:3;
          unsigned :1;
          unsigned PWM6IP:3;
        };
        struct {
          unsigned PWM3IP0:1;
          unsigned PWM3IP1:1;
          unsigned PWM3IP2:1;
          unsigned :1;
          unsigned PWM4IP0:1;
          unsigned PWM4IP1:1;
          unsigned PWM4IP2:1;
          unsigned :1;
          unsigned PWM5IP0:1;
          unsigned PWM5IP1:1;
          unsigned PWM5IP2:1;
          unsigned :1;
          unsigned PWM6IP0:1;
          unsigned PWM6IP1:1;
          unsigned PWM6IP2:1;
        };
      };
} typeIPC24BITS;
sfr volatile typeIPC24BITS IPC24bits absolute 0x870;

// backward compatibility for IPC25BITS
    typedef struct tagIPC25BITS {
      union {
        struct {
          unsigned PWM7IP:3;
        };
        struct {
          unsigned PWM7IP0:1;
          unsigned PWM7IP1:1;
          unsigned PWM7IP2:1;
        };
      };
} typeIPC25BITS;
sfr volatile typeIPC25BITS IPC25bits absolute 0x872;

// backward compatibility for IPC29BITS
    typedef struct tagIPC29BITS {
      union {
        struct {
          unsigned :8;
          unsigned DMA8IP:3;
          unsigned :1;
          unsigned DMA9IP:3;
        };
        struct {
          unsigned :8;
          unsigned DMA8IP0:1;
          unsigned DMA8IP1:1;
          unsigned DMA8IP2:1;
          unsigned :1;
          unsigned DMA9IP0:1;
          unsigned DMA9IP1:1;
          unsigned DMA9IP2:1;
        };
      };
} typeIPC29BITS;
sfr volatile typeIPC29BITS IPC29bits absolute 0x87A;

// backward compatibility for IPC30BITS
    typedef struct tagIPC30BITS {
      union {
        struct {
          unsigned DMA10IP:3;
          unsigned :1;
          unsigned DMA11IP:3;
          unsigned :1;
          unsigned SPI4EIP:3;
          unsigned :1;
          unsigned SPI4IP:3;
        };
        struct {
          unsigned DMA10IP0:1;
          unsigned DMA10IP1:1;
          unsigned DMA10IP2:1;
          unsigned :1;
          unsigned DMA11IP0:1;
          unsigned DMA11IP1:1;
          unsigned DMA11IP2:1;
          unsigned :1;
          unsigned SPI4EIP0:1;
          unsigned SPI4EIP1:1;
          unsigned SPI4EIP2:1;
          unsigned :1;
          unsigned SPI4IP0:1;
          unsigned SPI4IP1:1;
          unsigned SPI4IP2:1;
        };
      };
} typeIPC30BITS;
sfr volatile typeIPC30BITS IPC30bits absolute 0x87C;

// backward compatibility for IPC31BITS
    typedef struct tagIPC31BITS {
      union {
        struct {
          unsigned OC10IP:3;
          unsigned :1;
          unsigned IC10IP:3;
          unsigned :1;
          unsigned OC11IP:3;
          unsigned :1;
          unsigned IC11IP:3;
        };
        struct {
          unsigned OC10IP0:1;
          unsigned OC10IP1:1;
          unsigned OC10IP2:1;
          unsigned :1;
          unsigned IC10IP0:1;
          unsigned IC10IP1:1;
          unsigned IC10IP2:1;
          unsigned :1;
          unsigned OC11IP0:1;
          unsigned OC11IP1:1;
          unsigned OC11IP2:1;
          unsigned :1;
          unsigned IC11IP0:1;
          unsigned IC11IP1:1;
          unsigned IC11IP2:1;
        };
      };
} typeIPC31BITS;
sfr volatile typeIPC31BITS IPC31bits absolute 0x87E;

// backward compatibility for IPC32BITS
    typedef struct tagIPC32BITS {
      union {
        struct {
          unsigned OC12IP:3;
          unsigned :1;
          unsigned IC12IP:3;
          unsigned :1;
          unsigned DMA12IP:3;
          unsigned :1;
          unsigned DMA13IP:3;
        };
        struct {
          unsigned OC12IP0:1;
          unsigned OC12IP1:1;
          unsigned OC12IP2:1;
          unsigned :1;
          unsigned IC12IP0:1;
          unsigned IC12IP1:1;
          unsigned IC12IP2:1;
          unsigned :1;
          unsigned DMA12IP0:1;
          unsigned DMA12IP1:1;
          unsigned DMA12IP2:1;
          unsigned :1;
          unsigned DMA13IP0:1;
          unsigned DMA13IP1:1;
          unsigned DMA13IP2:1;
        };
      };
} typeIPC32BITS;
sfr volatile typeIPC32BITS IPC32bits absolute 0x880;

// backward compatibility for IPC33BITS
    typedef struct tagIPC33BITS {
      union {
        struct {
          unsigned DMA14IP:3;
          unsigned :5;
          unsigned OC13IP:3;
          unsigned :1;
          unsigned IC13IP:3;
        };
        struct {
          unsigned DMA14IP0:1;
          unsigned DMA14IP1:1;
          unsigned DMA14IP2:1;
          unsigned :5;
          unsigned OC13IP0:1;
          unsigned OC13IP1:1;
          unsigned OC13IP2:1;
          unsigned :1;
          unsigned IC13IP0:1;
          unsigned IC13IP1:1;
          unsigned IC13IP2:1;
        };
      };
} typeIPC33BITS;
sfr volatile typeIPC33BITS IPC33bits absolute 0x882;

// backward compatibility for IPC34BITS
    typedef struct tagIPC34BITS {
      union {
        struct {
          unsigned OC14IP:3;
          unsigned :1;
          unsigned IC14IP:3;
          unsigned :1;
          unsigned OC15IP:3;
          unsigned :1;
          unsigned IC15IP:3;
        };
        struct {
          unsigned OC14IP0:1;
          unsigned OC14IP1:1;
          unsigned OC14IP2:1;
          unsigned :1;
          unsigned IC14IP0:1;
          unsigned IC14IP1:1;
          unsigned IC14IP2:1;
          unsigned :1;
          unsigned OC15IP0:1;
          unsigned OC15IP1:1;
          unsigned OC15IP2:1;
          unsigned :1;
          unsigned IC15IP0:1;
          unsigned IC15IP1:1;
          unsigned IC15IP2:1;
        };
      };
} typeIPC34BITS;
sfr volatile typeIPC34BITS IPC34bits absolute 0x884;

// backward compatibility for IPC35BITS
    typedef struct tagIPC35BITS {
      union {
        struct {
          unsigned OC16IP:3;
          unsigned :1;
          unsigned IC16IP:3;
          unsigned :1;
          unsigned ICDIP:3;
        };
        struct {
          unsigned OC16IP0:1;
          unsigned OC16IP1:1;
          unsigned OC16IP2:1;
          unsigned :1;
          unsigned IC16IP0:1;
          unsigned IC16IP1:1;
          unsigned IC16IP2:1;
          unsigned :1;
          unsigned ICDIP0:1;
          unsigned ICDIP1:1;
          unsigned ICDIP2:1;
        };
      };
} typeIPC35BITS;
sfr volatile typeIPC35BITS IPC35bits absolute 0x886;

// backward compatibility for INTCON1BITS
    typedef struct tagINTCON1BITS {
      unsigned :1;
      unsigned OSCFAIL:1;
      unsigned STKERR:1;
      unsigned ADDRERR:1;
      unsigned MATHERR:1;
      unsigned DMACERR:1;
      unsigned DIV0ERR:1;
      unsigned SFTACERR:1;
      unsigned COVTE:1;
      unsigned OVBTE:1;
      unsigned OVATE:1;
      unsigned COVBERR:1;
      unsigned COVAERR:1;
      unsigned OVBERR:1;
      unsigned OVAERR:1;
      unsigned NSTDIS:1;
} typeINTCON1BITS;
sfr volatile typeINTCON1BITS INTCON1bits absolute 0x8C0;

// backward compatibility for INTCON2BITS
    typedef struct tagINTCON2BITS {
      unsigned INT0EP:1;
      unsigned INT1EP:1;
      unsigned INT2EP:1;
      unsigned INT3EP:1;
      unsigned INT4EP:1;
      unsigned :8;
      unsigned SWTRAP:1;
      unsigned DISI:1;
      unsigned GIE:1;
} typeINTCON2BITS;
sfr volatile typeINTCON2BITS INTCON2bits absolute 0x8C2;

// backward compatibility for INTCON3BITS
    typedef struct tagINTCON3BITS {
      unsigned :4;
      unsigned DOOVR:1;
      unsigned DAE:1;
      unsigned UAE:1;
} typeINTCON3BITS;
sfr volatile typeINTCON3BITS INTCON3bits absolute 0x8C4;

// backward compatibility for INTCON4BITS
    typedef struct tagINTCON4BITS {
      unsigned SGHT:1;
} typeINTCON4BITS;
sfr volatile typeINTCON4BITS INTCON4bits absolute 0x8C6;

// backward compatibility for INTTREGBITS
    typedef struct tagINTTREGBITS {
      union {
        struct {
          unsigned VECNUM:8;
          unsigned ILR:4;
        };
        struct {
          unsigned VECNUM0:1;
          unsigned VECNUM1:1;
          unsigned VECNUM2:1;
          unsigned VECNUM3:1;
          unsigned VECNUM4:1;
          unsigned VECNUM5:1;
          unsigned VECNUM6:1;
          unsigned VECNUM7:1;
          unsigned ILR0:1;
          unsigned ILR1:1;
          unsigned ILR2:1;
          unsigned ILR3:1;
        };
      };
} typeINTTREGBITS;
sfr volatile typeINTTREGBITS INTTREGbits absolute 0x8C8;

// backward compatibility for OC1CON1BITS
    typedef struct tagOC1CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC1CON1BITS;
sfr volatile typeOC1CON1BITS OC1CON1bits absolute 0x900;

// backward compatibility for OC1CON2BITS
    typedef struct tagOC1CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC1CON2BITS;
sfr volatile typeOC1CON2BITS OC1CON2bits absolute 0x902;

// backward compatibility for OC
    typedef struct tagOC {
            unsigned int ocxrs;
            unsigned int ocxr;
            unsigned int ocxcon;
} typeOC;
sfr volatile typeOC OC1 absolute 0x904;
sfr volatile typeOC OC2 absolute 0x90E;
sfr volatile typeOC OC3 absolute 0x918;
sfr volatile typeOC OC4 absolute 0x922;
sfr volatile typeOC OC5 absolute 0x92C;
sfr volatile typeOC OC6 absolute 0x936;
sfr volatile typeOC OC7 absolute 0x940;
sfr volatile typeOC OC8 absolute 0x94A;
sfr volatile typeOC OC9 absolute 0x94A;
sfr volatile typeOC OC10 absolute 0x94A;
sfr volatile typeOC OC11 absolute 0x94A;
sfr volatile typeOC OC12 absolute 0x94A;
sfr volatile typeOC OC13 absolute 0x94A;
sfr volatile typeOC OC14 absolute 0x94A;
sfr volatile typeOC OC15 absolute 0x94A;
sfr volatile typeOC OC16 absolute 0x94A;

// backward compatibility for OC2CON1BITS
    typedef struct tagOC2CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC2CON1BITS;
sfr volatile typeOC2CON1BITS OC2CON1bits absolute 0x90A;

// backward compatibility for OC2CON2BITS
    typedef struct tagOC2CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC2CON2BITS;
sfr volatile typeOC2CON2BITS OC2CON2bits absolute 0x90C;

// backward compatibility for OC3CON1BITS
    typedef struct tagOC3CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC3CON1BITS;
sfr volatile typeOC3CON1BITS OC3CON1bits absolute 0x914;

// backward compatibility for OC3CON2BITS
    typedef struct tagOC3CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC3CON2BITS;
sfr volatile typeOC3CON2BITS OC3CON2bits absolute 0x916;

// backward compatibility for OC4CON1BITS
    typedef struct tagOC4CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC4CON1BITS;
sfr volatile typeOC4CON1BITS OC4CON1bits absolute 0x91E;

// backward compatibility for OC4CON2BITS
    typedef struct tagOC4CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC4CON2BITS;
sfr volatile typeOC4CON2BITS OC4CON2bits absolute 0x920;

// backward compatibility for OC5CON1BITS
    typedef struct tagOC5CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC5CON1BITS;
sfr volatile typeOC5CON1BITS OC5CON1bits absolute 0x928;

// backward compatibility for OC5CON2BITS
    typedef struct tagOC5CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC5CON2BITS;
sfr volatile typeOC5CON2BITS OC5CON2bits absolute 0x92A;

// backward compatibility for OC6CON1BITS
    typedef struct tagOC6CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC6CON1BITS;
sfr volatile typeOC6CON1BITS OC6CON1bits absolute 0x932;

// backward compatibility for OC6CON2BITS
    typedef struct tagOC6CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC6CON2BITS;
sfr volatile typeOC6CON2BITS OC6CON2bits absolute 0x934;

// backward compatibility for OC7CON1BITS
    typedef struct tagOC7CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC7CON1BITS;
sfr volatile typeOC7CON1BITS OC7CON1bits absolute 0x93C;

// backward compatibility for OC7CON2BITS
    typedef struct tagOC7CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC7CON2BITS;
sfr volatile typeOC7CON2BITS OC7CON2bits absolute 0x93E;

// backward compatibility for OC8CON1BITS
    typedef struct tagOC8CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC8CON1BITS;
sfr volatile typeOC8CON1BITS OC8CON1bits absolute 0x946;

// backward compatibility for OC8CON2BITS
    typedef struct tagOC8CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC8CON2BITS;
sfr volatile typeOC8CON2BITS OC8CON2bits absolute 0x948;

// backward compatibility for OC9CON1BITS
    typedef struct tagOC9CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC9CON1BITS;
sfr volatile typeOC9CON1BITS OC9CON1bits absolute 0x950;

// backward compatibility for OC9CON2BITS
    typedef struct tagOC9CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC9CON2BITS;
sfr volatile typeOC9CON2BITS OC9CON2bits absolute 0x952;

// backward compatibility for OC10CON1BITS
    typedef struct tagOC10CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC10CON1BITS;
sfr volatile typeOC10CON1BITS OC10CON1bits absolute 0x95A;

// backward compatibility for OC10CON2BITS
    typedef struct tagOC10CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC10CON2BITS;
sfr volatile typeOC10CON2BITS OC10CON2bits absolute 0x95C;

// backward compatibility for OC11CON1BITS
    typedef struct tagOC11CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC11CON1BITS;
sfr volatile typeOC11CON1BITS OC11CON1bits absolute 0x964;

// backward compatibility for OC11CON2BITS
    typedef struct tagOC11CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC11CON2BITS;
sfr volatile typeOC11CON2BITS OC11CON2bits absolute 0x966;

// backward compatibility for OC12CON1BITS
    typedef struct tagOC12CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC12CON1BITS;
sfr volatile typeOC12CON1BITS OC12CON1bits absolute 0x96E;

// backward compatibility for OC12CON2BITS
    typedef struct tagOC12CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC12CON2BITS;
sfr volatile typeOC12CON2BITS OC12CON2bits absolute 0x970;

// backward compatibility for OC13CON1BITS
    typedef struct tagOC13CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC13CON1BITS;
sfr volatile typeOC13CON1BITS OC13CON1bits absolute 0x978;

// backward compatibility for OC13CON2BITS
    typedef struct tagOC13CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC13CON2BITS;
sfr volatile typeOC13CON2BITS OC13CON2bits absolute 0x97A;

// backward compatibility for OC14CON1BITS
    typedef struct tagOC14CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC14CON1BITS;
sfr volatile typeOC14CON1BITS OC14CON1bits absolute 0x982;

// backward compatibility for OC14CON2BITS
    typedef struct tagOC14CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC14CON2BITS;
sfr volatile typeOC14CON2BITS OC14CON2bits absolute 0x984;

// backward compatibility for OC15CON1BITS
    typedef struct tagOC15CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC15CON1BITS;
sfr volatile typeOC15CON1BITS OC15CON1bits absolute 0x98C;

// backward compatibility for OC15CON2BITS
    typedef struct tagOC15CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC15CON2BITS;
sfr volatile typeOC15CON2BITS OC15CON2bits absolute 0x98E;

// backward compatibility for OC16CON1BITS
    typedef struct tagOC16CON1BITS {
      union {
        struct {
          unsigned OCM:3;
          unsigned TRIGMODE:1;
          unsigned OCFLTA:1;
          unsigned OCFLTB:1;
          unsigned OCFLTC:1;
          unsigned ENFLTA:1;
          unsigned ENFLTB:1;
          unsigned ENFLTC:1;
          unsigned OCTSEL:3;
          unsigned OCSIDL:1;
        };
        struct {
          unsigned OCM0:1;
          unsigned OCM1:1;
          unsigned OCM2:1;
          unsigned :1;
          unsigned OCFLT:3;
          unsigned ENFLT:3;
          unsigned OCTSEL0:1;
          unsigned OCTSEL1:1;
          unsigned OCTSEL2:1;
        };
        struct {
          unsigned :4;
          unsigned OCFLT0:1;
          unsigned OCFLT1:1;
          unsigned OCFLT2:1;
          unsigned ENFLT0:1;
          unsigned ENFLT1:1;
          unsigned ENFLT2:1;
        };
      };
} typeOC16CON1BITS;
sfr volatile typeOC16CON1BITS OC16CON1bits absolute 0x996;

// backward compatibility for OC16CON2BITS
    typedef struct tagOC16CON2BITS {
      union {
        struct {
          unsigned SYNCSEL:5;
          unsigned OCTRIS:1;
          unsigned TRIGSTAT:1;
          unsigned OCTRIG:1;
          unsigned OC32:1;
          unsigned :3;
          unsigned OCINV:1;
          unsigned FLTTRIEN:1;
          unsigned FLTOUT:1;
          unsigned FLTMD:1;
        };
        struct {
          unsigned SYNCSEL0:1;
          unsigned SYNCSEL1:1;
          unsigned SYNCSEL2:1;
          unsigned SYNCSEL3:1;
          unsigned SYNCSEL4:1;
          unsigned :9;
          unsigned FLTMODE:1;
        };
      };
} typeOC16CON2BITS;
sfr volatile typeOC16CON2BITS OC16CON2bits absolute 0x998;

// backward compatibility for CMSTATBITS
    typedef struct tagCMSTATBITS {
      unsigned C1OUT:1;
      unsigned C2OUT:1;
      unsigned C3OUT:1;
      unsigned :5;
      unsigned C1EVT:1;
      unsigned C2EVT:1;
      unsigned C3EVT:1;
      unsigned :4;
      unsigned CMSIDL:1;
} typeCMSTATBITS;
sfr volatile typeCMSTATBITS CMSTATbits absolute 0xA80;

// backward compatibility for CVRCONBITS
    typedef struct tagCVRCONBITS {
      union {
        struct {
          unsigned CVR:4;
          unsigned CVRSS:1;
          unsigned CVRR:1;
          unsigned CVROE:1;
          unsigned CVREN:1;
          unsigned BGSEL:2;
          unsigned VREFSEL:1;
        };
        struct {
          unsigned CVR0:1;
          unsigned CVR1:1;
          unsigned CVR2:1;
          unsigned CVR3:1;
          unsigned :4;
          unsigned BGSEL0:1;
          unsigned BGSEL1:1;
        };
      };
} typeCVRCONBITS;
sfr volatile typeCVRCONBITS CVRCONbits absolute 0xA82;

// backward compatibility for CM1CONBITS
    typedef struct tagCM1CONBITS {
      union {
        struct {
          unsigned CCH:2;
          unsigned :2;
          unsigned CREF:1;
          unsigned :1;
          unsigned EVPOL:2;
          unsigned COUT:1;
          unsigned CEVT:1;
          unsigned :3;
          unsigned CPOL:1;
          unsigned COE:1;
          unsigned CON:1;
        };
        struct {
          unsigned CCH0:1;
          unsigned CCH1:1;
          unsigned :4;
          unsigned EVPOL0:1;
          unsigned EVPOL1:1;
          unsigned :7;
          unsigned CEN:1;
        };
      };
} typeCM1CONBITS;
sfr volatile typeCM1CONBITS CM1CONbits absolute 0xA84;

// backward compatibility for CM1MSKSRCBITS
    typedef struct tagCM1MSKSRCBITS {
      union {
        struct {
          unsigned SELSRCA:4;
          unsigned SELSRCB:4;
          unsigned SELSRCC:4;
        };
        struct {
          unsigned SELSRCA0:1;
          unsigned SELSRCA1:1;
          unsigned SELSRCA2:1;
          unsigned SELSRCA3:1;
          unsigned SELSRCB0:1;
          unsigned SELSRCB1:1;
          unsigned SELSRCB2:1;
          unsigned SELSRCB3:1;
          unsigned SELSRCC0:1;
          unsigned SELSRCC1:1;
          unsigned SELSRCC2:1;
          unsigned SELSRCC3:1;
        };
      };
} typeCM1MSKSRCBITS;
sfr volatile typeCM1MSKSRCBITS CM1MSKSRCbits absolute 0xA86;

// backward compatibility for CM1MSKCONBITS
    typedef struct tagCM1MSKCONBITS {
      unsigned AANEN:1;
      unsigned AAEN:1;
      unsigned ABNEN:1;
      unsigned ABEN:1;
      unsigned ACNEN:1;
      unsigned ACEN:1;
      unsigned PAGS:1;
      unsigned NAGS:1;
      unsigned OANEN:1;
      unsigned OAEN:1;
      unsigned OBNEN:1;
      unsigned OBEN:1;
      unsigned OCNEN:1;
      unsigned OCEN:1;
      unsigned :1;
      unsigned HLMS:1;
} typeCM1MSKCONBITS;
sfr volatile typeCM1MSKCONBITS CM1MSKCONbits absolute 0xA88;

// backward compatibility for CM1FLTRBITS
    typedef struct tagCM1FLTRBITS {
      union {
        struct {
          unsigned CFDIV:3;
          unsigned CFLTREN:1;
          unsigned CFSEL:3;
        };
        struct {
          unsigned CFDIV0:1;
          unsigned CFDIV1:1;
          unsigned CFDIV2:1;
          unsigned :1;
          unsigned CFSEL0:1;
          unsigned CFSEL1:1;
          unsigned CFSEL2:1;
        };
      };
} typeCM1FLTRBITS;
sfr volatile typeCM1FLTRBITS CM1FLTRbits absolute 0xA8A;

// backward compatibility for CM2CONBITS
    typedef struct tagCM2CONBITS {
      union {
        struct {
          unsigned CCH:2;
          unsigned :2;
          unsigned CREF:1;
          unsigned :1;
          unsigned EVPOL:2;
          unsigned COUT:1;
          unsigned CEVT:1;
          unsigned :3;
          unsigned CPOL:1;
          unsigned COE:1;
          unsigned CON:1;
        };
        struct {
          unsigned CCH0:1;
          unsigned CCH1:1;
          unsigned :4;
          unsigned EVPOL0:1;
          unsigned EVPOL1:1;
          unsigned :7;
          unsigned CEN:1;
        };
      };
} typeCM2CONBITS;
sfr volatile typeCM2CONBITS CM2CONbits absolute 0xA8C;

// backward compatibility for CM2MSKSRCBITS
    typedef struct tagCM2MSKSRCBITS {
      union {
        struct {
          unsigned SELSRCA:4;
          unsigned SELSRCB:4;
          unsigned SELSRCC:4;
        };
        struct {
          unsigned SELSRCA0:1;
          unsigned SELSRCA1:1;
          unsigned SELSRCA2:1;
          unsigned SELSRCA3:1;
          unsigned SELSRCB0:1;
          unsigned SELSRCB1:1;
          unsigned SELSRCB2:1;
          unsigned SELSRCB3:1;
          unsigned SELSRCC0:1;
          unsigned SELSRCC1:1;
          unsigned SELSRCC2:1;
          unsigned SELSRCC3:1;
        };
      };
} typeCM2MSKSRCBITS;
sfr volatile typeCM2MSKSRCBITS CM2MSKSRCbits absolute 0xA8E;

// backward compatibility for CM2MSKCONBITS
    typedef struct tagCM2MSKCONBITS {
      unsigned AANEN:1;
      unsigned AAEN:1;
      unsigned ABNEN:1;
      unsigned ABEN:1;
      unsigned ACNEN:1;
      unsigned ACEN:1;
      unsigned PAGS:1;
      unsigned NAGS:1;
      unsigned OANEN:1;
      unsigned OAEN:1;
      unsigned OBNEN:1;
      unsigned OBEN:1;
      unsigned OCNEN:1;
      unsigned OCEN:1;
      unsigned :1;
      unsigned HLMS:1;
} typeCM2MSKCONBITS;
sfr volatile typeCM2MSKCONBITS CM2MSKCONbits absolute 0xA90;

// backward compatibility for CM2FLTRBITS
    typedef struct tagCM2FLTRBITS {
      union {
        struct {
          unsigned CFDIV:3;
          unsigned CFLTREN:1;
          unsigned CFSEL:3;
        };
        struct {
          unsigned CFDIV0:1;
          unsigned CFDIV1:1;
          unsigned CFDIV2:1;
          unsigned :1;
          unsigned CFSEL0:1;
          unsigned CFSEL1:1;
          unsigned CFSEL2:1;
        };
      };
} typeCM2FLTRBITS;
sfr volatile typeCM2FLTRBITS CM2FLTRbits absolute 0xA92;

// backward compatibility for CM3CONBITS
    typedef struct tagCM3CONBITS {
      union {
        struct {
          unsigned CCH:2;
          unsigned :2;
          unsigned CREF:1;
          unsigned :1;
          unsigned EVPOL:2;
          unsigned COUT:1;
          unsigned CEVT:1;
          unsigned :3;
          unsigned CPOL:1;
          unsigned COE:1;
          unsigned CON:1;
        };
        struct {
          unsigned CCH0:1;
          unsigned CCH1:1;
          unsigned :4;
          unsigned EVPOL0:1;
          unsigned EVPOL1:1;
          unsigned :7;
          unsigned CEN:1;
        };
      };
} typeCM3CONBITS;
sfr volatile typeCM3CONBITS CM3CONbits absolute 0xA94;

// backward compatibility for CM3MSKSRCBITS
    typedef struct tagCM3MSKSRCBITS {
      union {
        struct {
          unsigned SELSRCA:4;
          unsigned SELSRCB:4;
          unsigned SELSRCC:4;
        };
        struct {
          unsigned SELSRCA0:1;
          unsigned SELSRCA1:1;
          unsigned SELSRCA2:1;
          unsigned SELSRCA3:1;
          unsigned SELSRCB0:1;
          unsigned SELSRCB1:1;
          unsigned SELSRCB2:1;
          unsigned SELSRCB3:1;
          unsigned SELSRCC0:1;
          unsigned SELSRCC1:1;
          unsigned SELSRCC2:1;
          unsigned SELSRCC3:1;
        };
      };
} typeCM3MSKSRCBITS;
sfr volatile typeCM3MSKSRCBITS CM3MSKSRCbits absolute 0xA96;

// backward compatibility for CM3MSKCONBITS
    typedef struct tagCM3MSKCONBITS {
      unsigned AANEN:1;
      unsigned AAEN:1;
      unsigned ABNEN:1;
      unsigned ABEN:1;
      unsigned ACNEN:1;
      unsigned ACEN:1;
      unsigned PAGS:1;
      unsigned NAGS:1;
      unsigned OANEN:1;
      unsigned OAEN:1;
      unsigned OBNEN:1;
      unsigned OBEN:1;
      unsigned OCNEN:1;
      unsigned OCEN:1;
      unsigned :1;
      unsigned HLMS:1;
} typeCM3MSKCONBITS;
sfr volatile typeCM3MSKCONBITS CM3MSKCONbits absolute 0xA98;

// backward compatibility for CM3FLTRBITS
    typedef struct tagCM3FLTRBITS {
      union {
        struct {
          unsigned CFDIV:3;
          unsigned CFLTREN:1;
          unsigned CFSEL:3;
        };
        struct {
          unsigned CFDIV0:1;
          unsigned CFDIV1:1;
          unsigned CFDIV2:1;
          unsigned :1;
          unsigned CFSEL0:1;
          unsigned CFSEL1:1;
          unsigned CFSEL2:1;
        };
      };
} typeCM3FLTRBITS;
sfr volatile typeCM3FLTRBITS CM3FLTRbits absolute 0xA9A;

// backward compatibility for DMA0CONBITS
    typedef struct tagDMA0CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA0CONBITS;
sfr volatile typeDMA0CONBITS DMA0CONbits absolute 0xB00;

// backward compatibility for DMA0REQBITS
    typedef struct tagDMA0REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA0REQBITS;
sfr volatile typeDMA0REQBITS DMA0REQbits absolute 0xB02;

// backward compatibility for DMA0STAHBITS
    typedef struct tagDMA0STAHBITS {
      unsigned STA:8;
} typeDMA0STAHBITS;
sfr volatile typeDMA0STAHBITS DMA0STAHbits absolute 0xB06;

// backward compatibility for DMA0STBHBITS
    typedef struct tagDMA0STBHBITS {
      unsigned STB:8;
} typeDMA0STBHBITS;
sfr volatile typeDMA0STBHBITS DMA0STBHbits absolute 0xB0A;

// backward compatibility for DMA0CNTBITS
    typedef struct tagDMA0CNTBITS {
      unsigned CNT:14;
} typeDMA0CNTBITS;
sfr volatile typeDMA0CNTBITS DMA0CNTbits absolute 0xB0E;

// backward compatibility for DMA1CONBITS
    typedef struct tagDMA1CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA1CONBITS;
sfr volatile typeDMA1CONBITS DMA1CONbits absolute 0xB10;

// backward compatibility for DMA1REQBITS
    typedef struct tagDMA1REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA1REQBITS;
sfr volatile typeDMA1REQBITS DMA1REQbits absolute 0xB12;

// backward compatibility for DMA1STAHBITS
    typedef struct tagDMA1STAHBITS {
      unsigned STA:8;
} typeDMA1STAHBITS;
sfr volatile typeDMA1STAHBITS DMA1STAHbits absolute 0xB16;

// backward compatibility for DMA1STBHBITS
    typedef struct tagDMA1STBHBITS {
      unsigned STB:8;
} typeDMA1STBHBITS;
sfr volatile typeDMA1STBHBITS DMA1STBHbits absolute 0xB1A;

// backward compatibility for DMA1CNTBITS
    typedef struct tagDMA1CNTBITS {
      unsigned CNT:14;
} typeDMA1CNTBITS;
sfr volatile typeDMA1CNTBITS DMA1CNTbits absolute 0xB1E;

// backward compatibility for DMA2CONBITS
    typedef struct tagDMA2CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA2CONBITS;
sfr volatile typeDMA2CONBITS DMA2CONbits absolute 0xB20;

// backward compatibility for DMA2REQBITS
    typedef struct tagDMA2REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA2REQBITS;
sfr volatile typeDMA2REQBITS DMA2REQbits absolute 0xB22;

// backward compatibility for DMA2STAHBITS
    typedef struct tagDMA2STAHBITS {
      unsigned STA:8;
} typeDMA2STAHBITS;
sfr volatile typeDMA2STAHBITS DMA2STAHbits absolute 0xB26;

// backward compatibility for DMA2STBHBITS
    typedef struct tagDMA2STBHBITS {
      unsigned STB:8;
} typeDMA2STBHBITS;
sfr volatile typeDMA2STBHBITS DMA2STBHbits absolute 0xB2A;

// backward compatibility for DMA2CNTBITS
    typedef struct tagDMA2CNTBITS {
      unsigned CNT:14;
} typeDMA2CNTBITS;
sfr volatile typeDMA2CNTBITS DMA2CNTbits absolute 0xB2E;

// backward compatibility for DMA3CONBITS
    typedef struct tagDMA3CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA3CONBITS;
sfr volatile typeDMA3CONBITS DMA3CONbits absolute 0xB30;

// backward compatibility for DMA3REQBITS
    typedef struct tagDMA3REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA3REQBITS;
sfr volatile typeDMA3REQBITS DMA3REQbits absolute 0xB32;

// backward compatibility for DMA3STAHBITS
    typedef struct tagDMA3STAHBITS {
      unsigned STA:8;
} typeDMA3STAHBITS;
sfr volatile typeDMA3STAHBITS DMA3STAHbits absolute 0xB36;

// backward compatibility for DMA3STBHBITS
    typedef struct tagDMA3STBHBITS {
      unsigned STB:8;
} typeDMA3STBHBITS;
sfr volatile typeDMA3STBHBITS DMA3STBHbits absolute 0xB3A;

// backward compatibility for DMA3CNTBITS
    typedef struct tagDMA3CNTBITS {
      unsigned CNT:14;
} typeDMA3CNTBITS;
sfr volatile typeDMA3CNTBITS DMA3CNTbits absolute 0xB3E;

// backward compatibility for DMA4CONBITS
    typedef struct tagDMA4CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA4CONBITS;
sfr volatile typeDMA4CONBITS DMA4CONbits absolute 0xB40;

// backward compatibility for DMA4REQBITS
    typedef struct tagDMA4REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA4REQBITS;
sfr volatile typeDMA4REQBITS DMA4REQbits absolute 0xB42;

// backward compatibility for DMA4STAHBITS
    typedef struct tagDMA4STAHBITS {
      unsigned STA:8;
} typeDMA4STAHBITS;
sfr volatile typeDMA4STAHBITS DMA4STAHbits absolute 0xB46;

// backward compatibility for DMA4STBHBITS
    typedef struct tagDMA4STBHBITS {
      unsigned STB:8;
} typeDMA4STBHBITS;
sfr volatile typeDMA4STBHBITS DMA4STBHbits absolute 0xB4A;

// backward compatibility for DMA4CNTBITS
    typedef struct tagDMA4CNTBITS {
      unsigned CNT:14;
} typeDMA4CNTBITS;
sfr volatile typeDMA4CNTBITS DMA4CNTbits absolute 0xB4E;

// backward compatibility for DMA5CONBITS
    typedef struct tagDMA5CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA5CONBITS;
sfr volatile typeDMA5CONBITS DMA5CONbits absolute 0xB50;

// backward compatibility for DMA5REQBITS
    typedef struct tagDMA5REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA5REQBITS;
sfr volatile typeDMA5REQBITS DMA5REQbits absolute 0xB52;

// backward compatibility for DMA5STAHBITS
    typedef struct tagDMA5STAHBITS {
      unsigned STA:8;
} typeDMA5STAHBITS;
sfr volatile typeDMA5STAHBITS DMA5STAHbits absolute 0xB56;

// backward compatibility for DMA5STBHBITS
    typedef struct tagDMA5STBHBITS {
      unsigned STB:8;
} typeDMA5STBHBITS;
sfr volatile typeDMA5STBHBITS DMA5STBHbits absolute 0xB5A;

// backward compatibility for DMA5CNTBITS
    typedef struct tagDMA5CNTBITS {
      unsigned CNT:14;
} typeDMA5CNTBITS;
sfr volatile typeDMA5CNTBITS DMA5CNTbits absolute 0xB5E;

// backward compatibility for DMA6CONBITS
    typedef struct tagDMA6CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA6CONBITS;
sfr volatile typeDMA6CONBITS DMA6CONbits absolute 0xB60;

// backward compatibility for DMA6REQBITS
    typedef struct tagDMA6REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA6REQBITS;
sfr volatile typeDMA6REQBITS DMA6REQbits absolute 0xB62;

// backward compatibility for DMA6STAHBITS
    typedef struct tagDMA6STAHBITS {
      unsigned STA:8;
} typeDMA6STAHBITS;
sfr volatile typeDMA6STAHBITS DMA6STAHbits absolute 0xB66;

// backward compatibility for DMA6STBHBITS
    typedef struct tagDMA6STBHBITS {
      unsigned STB:8;
} typeDMA6STBHBITS;
sfr volatile typeDMA6STBHBITS DMA6STBHbits absolute 0xB6A;

// backward compatibility for DMA6CNTBITS
    typedef struct tagDMA6CNTBITS {
      unsigned CNT:14;
} typeDMA6CNTBITS;
sfr volatile typeDMA6CNTBITS DMA6CNTbits absolute 0xB6E;

// backward compatibility for DMA7CONBITS
    typedef struct tagDMA7CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA7CONBITS;
sfr volatile typeDMA7CONBITS DMA7CONbits absolute 0xB70;

// backward compatibility for DMA7REQBITS
    typedef struct tagDMA7REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA7REQBITS;
sfr volatile typeDMA7REQBITS DMA7REQbits absolute 0xB72;

// backward compatibility for DMA7STAHBITS
    typedef struct tagDMA7STAHBITS {
      unsigned STA:8;
} typeDMA7STAHBITS;
sfr volatile typeDMA7STAHBITS DMA7STAHbits absolute 0xB76;

// backward compatibility for DMA7STBHBITS
    typedef struct tagDMA7STBHBITS {
      unsigned STB:8;
} typeDMA7STBHBITS;
sfr volatile typeDMA7STBHBITS DMA7STBHbits absolute 0xB7A;

// backward compatibility for DMA7CNTBITS
    typedef struct tagDMA7CNTBITS {
      unsigned CNT:14;
} typeDMA7CNTBITS;
sfr volatile typeDMA7CNTBITS DMA7CNTbits absolute 0xB7E;

// backward compatibility for DMA8CONBITS
    typedef struct tagDMA8CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA8CONBITS;
sfr volatile typeDMA8CONBITS DMA8CONbits absolute 0xB80;

// backward compatibility for DMA8REQBITS
    typedef struct tagDMA8REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA8REQBITS;
sfr volatile typeDMA8REQBITS DMA8REQbits absolute 0xB82;

// backward compatibility for DMA8STAHBITS
    typedef struct tagDMA8STAHBITS {
      unsigned STA:8;
} typeDMA8STAHBITS;
sfr volatile typeDMA8STAHBITS DMA8STAHbits absolute 0xB86;

// backward compatibility for DMA8STBHBITS
    typedef struct tagDMA8STBHBITS {
      unsigned STB:8;
} typeDMA8STBHBITS;
sfr volatile typeDMA8STBHBITS DMA8STBHbits absolute 0xB8A;

// backward compatibility for DMA8CNTBITS
    typedef struct tagDMA8CNTBITS {
      unsigned CNT:14;
} typeDMA8CNTBITS;
sfr volatile typeDMA8CNTBITS DMA8CNTbits absolute 0xB8E;

// backward compatibility for DMA9CONBITS
    typedef struct tagDMA9CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA9CONBITS;
sfr volatile typeDMA9CONBITS DMA9CONbits absolute 0xB90;

// backward compatibility for DMA9REQBITS
    typedef struct tagDMA9REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA9REQBITS;
sfr volatile typeDMA9REQBITS DMA9REQbits absolute 0xB92;

// backward compatibility for DMA9STAHBITS
    typedef struct tagDMA9STAHBITS {
      unsigned STA:8;
} typeDMA9STAHBITS;
sfr volatile typeDMA9STAHBITS DMA9STAHbits absolute 0xB96;

// backward compatibility for DMA9STBHBITS
    typedef struct tagDMA9STBHBITS {
      unsigned STB:8;
} typeDMA9STBHBITS;
sfr volatile typeDMA9STBHBITS DMA9STBHbits absolute 0xB9A;

// backward compatibility for DMA9CNTBITS
    typedef struct tagDMA9CNTBITS {
      unsigned CNT:14;
} typeDMA9CNTBITS;
sfr volatile typeDMA9CNTBITS DMA9CNTbits absolute 0xB9E;

// backward compatibility for DMA10CONBITS
    typedef struct tagDMA10CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA10CONBITS;
sfr volatile typeDMA10CONBITS DMA10CONbits absolute 0xBA0;

// backward compatibility for DMA10REQBITS
    typedef struct tagDMA10REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA10REQBITS;
sfr volatile typeDMA10REQBITS DMA10REQbits absolute 0xBA2;

// backward compatibility for DMA10STAHBITS
    typedef struct tagDMA10STAHBITS {
      unsigned STA:8;
} typeDMA10STAHBITS;
sfr volatile typeDMA10STAHBITS DMA10STAHbits absolute 0xBA6;

// backward compatibility for DMA10STBHBITS
    typedef struct tagDMA10STBHBITS {
      unsigned STB:8;
} typeDMA10STBHBITS;
sfr volatile typeDMA10STBHBITS DMA10STBHbits absolute 0xBAA;

// backward compatibility for DMA10CNTBITS
    typedef struct tagDMA10CNTBITS {
      unsigned CNT:14;
} typeDMA10CNTBITS;
sfr volatile typeDMA10CNTBITS DMA10CNTbits absolute 0xBAE;

// backward compatibility for DMA11CONBITS
    typedef struct tagDMA11CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA11CONBITS;
sfr volatile typeDMA11CONBITS DMA11CONbits absolute 0xBB0;

// backward compatibility for DMA11REQBITS
    typedef struct tagDMA11REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA11REQBITS;
sfr volatile typeDMA11REQBITS DMA11REQbits absolute 0xBB2;

// backward compatibility for DMA11STAHBITS
    typedef struct tagDMA11STAHBITS {
      unsigned STA:8;
} typeDMA11STAHBITS;
sfr volatile typeDMA11STAHBITS DMA11STAHbits absolute 0xBB6;

// backward compatibility for DMA11STBHBITS
    typedef struct tagDMA11STBHBITS {
      unsigned STB:8;
} typeDMA11STBHBITS;
sfr volatile typeDMA11STBHBITS DMA11STBHbits absolute 0xBBA;

// backward compatibility for DMA11CNTBITS
    typedef struct tagDMA11CNTBITS {
      unsigned CNT:14;
} typeDMA11CNTBITS;
sfr volatile typeDMA11CNTBITS DMA11CNTbits absolute 0xBBE;

// backward compatibility for DMA12CONBITS
    typedef struct tagDMA12CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA12CONBITS;
sfr volatile typeDMA12CONBITS DMA12CONbits absolute 0xBC0;

// backward compatibility for DMA12REQBITS
    typedef struct tagDMA12REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA12REQBITS;
sfr volatile typeDMA12REQBITS DMA12REQbits absolute 0xBC2;

// backward compatibility for DMA12STAHBITS
    typedef struct tagDMA12STAHBITS {
      unsigned STA:8;
} typeDMA12STAHBITS;
sfr volatile typeDMA12STAHBITS DMA12STAHbits absolute 0xBC6;

// backward compatibility for DMA12STBHBITS
    typedef struct tagDMA12STBHBITS {
      unsigned STB:8;
} typeDMA12STBHBITS;
sfr volatile typeDMA12STBHBITS DMA12STBHbits absolute 0xBCA;

// backward compatibility for DMA12CNTBITS
    typedef struct tagDMA12CNTBITS {
      unsigned CNT:14;
} typeDMA12CNTBITS;
sfr volatile typeDMA12CNTBITS DMA12CNTbits absolute 0xBCE;

// backward compatibility for DMA13CONBITS
    typedef struct tagDMA13CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA13CONBITS;
sfr volatile typeDMA13CONBITS DMA13CONbits absolute 0xBD0;

// backward compatibility for DMA13REQBITS
    typedef struct tagDMA13REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA13REQBITS;
sfr volatile typeDMA13REQBITS DMA13REQbits absolute 0xBD2;

// backward compatibility for DMA13STAHBITS
    typedef struct tagDMA13STAHBITS {
      unsigned STA:8;
} typeDMA13STAHBITS;
sfr volatile typeDMA13STAHBITS DMA13STAHbits absolute 0xBD6;

// backward compatibility for DMA13STBHBITS
    typedef struct tagDMA13STBHBITS {
      unsigned STB:8;
} typeDMA13STBHBITS;
sfr volatile typeDMA13STBHBITS DMA13STBHbits absolute 0xBDA;

// backward compatibility for DMA13CNTBITS
    typedef struct tagDMA13CNTBITS {
      unsigned CNT:14;
} typeDMA13CNTBITS;
sfr volatile typeDMA13CNTBITS DMA13CNTbits absolute 0xBDE;

// backward compatibility for DMA14CONBITS
    typedef struct tagDMA14CONBITS {
      union {
        struct {
          unsigned MODE:2;
          unsigned :2;
          unsigned AMODE:2;
          unsigned :5;
          unsigned NULLW:1;
          unsigned HALF:1;
          unsigned DIR:1;
          unsigned SIZE:1;
          unsigned CHEN:1;
        };
        struct {
          unsigned MODE0:1;
          unsigned MODE1:1;
          unsigned :2;
          unsigned AMODE0:1;
          unsigned AMODE1:1;
        };
      };
} typeDMA14CONBITS;
sfr volatile typeDMA14CONBITS DMA14CONbits absolute 0xBE0;

// backward compatibility for DMA14REQBITS
    typedef struct tagDMA14REQBITS {
      union {
        struct {
          unsigned IRQSEL:8;
          unsigned :7;
          unsigned FORCE:1;
        };
        struct {
          unsigned IRQSEL0:1;
          unsigned IRQSEL1:1;
          unsigned IRQSEL2:1;
          unsigned IRQSEL3:1;
          unsigned IRQSEL4:1;
          unsigned IRQSEL5:1;
          unsigned IRQSEL6:1;
          unsigned IRQSEL7:1;
        };
      };
} typeDMA14REQBITS;
sfr volatile typeDMA14REQBITS DMA14REQbits absolute 0xBE2;

// backward compatibility for DMA14STAHBITS
    typedef struct tagDMA14STAHBITS {
      unsigned STA:8;
} typeDMA14STAHBITS;
sfr volatile typeDMA14STAHBITS DMA14STAHbits absolute 0xBE6;

// backward compatibility for DMA14STBHBITS
    typedef struct tagDMA14STBHBITS {
      unsigned STB:8;
} typeDMA14STBHBITS;
sfr volatile typeDMA14STBHBITS DMA14STBHbits absolute 0xBEA;

// backward compatibility for DMA14CNTBITS
    typedef struct tagDMA14CNTBITS {
      unsigned CNT:14;
} typeDMA14CNTBITS;
sfr volatile typeDMA14CNTBITS DMA14CNTbits absolute 0xBEE;

// backward compatibility for DMAPWCBITS
    typedef struct tagDMAPWCBITS {
      unsigned PWCOL0:1;
      unsigned PWCOL1:1;
      unsigned PWCOL2:1;
      unsigned PWCOL3:1;
      unsigned PWCOL4:1;
      unsigned PWCOL5:1;
      unsigned PWCOL6:1;
      unsigned PWCOL7:1;
      unsigned PWCOL8:1;
      unsigned PWCOL9:1;
      unsigned PWCOL10:1;
      unsigned PWCOL11:1;
      unsigned PWCOL12:1;
      unsigned PWCOL13:1;
      unsigned PWCOL14:1;
} typeDMAPWCBITS;
sfr volatile typeDMAPWCBITS DMAPWCbits absolute 0xBF0;

// backward compatibility for DMARQCBITS
    typedef struct tagDMARQCBITS {
      unsigned RQCOL0:1;
      unsigned RQCOL1:1;
      unsigned RQCOL2:1;
      unsigned RQCOL3:1;
      unsigned RQCOL4:1;
      unsigned RQCOL5:1;
      unsigned RQCOL6:1;
      unsigned RQCOL7:1;
      unsigned RQCOL8:1;
      unsigned RQCOL9:1;
      unsigned RQCOL10:1;
      unsigned RQCOL11:1;
      unsigned RQCOL12:1;
      unsigned RQCOL13:1;
      unsigned RQCOL14:1;
} typeDMARQCBITS;
sfr volatile typeDMARQCBITS DMARQCbits absolute 0xBF2;

// backward compatibility for DMAPPSBITS
    typedef struct tagDMAPPSBITS {
      unsigned PPST0:1;
      unsigned PPST1:1;
      unsigned PPST2:1;
      unsigned PPST3:1;
      unsigned PPST4:1;
      unsigned PPST5:1;
      unsigned PPST6:1;
      unsigned PPST7:1;
      unsigned PPST8:1;
      unsigned PPST9:1;
      unsigned PPST10:1;
      unsigned PPST11:1;
      unsigned PPST12:1;
      unsigned PPST13:1;
      unsigned PPST14:1;
} typeDMAPPSBITS;
sfr volatile typeDMAPPSBITS DMAPPSbits absolute 0xBF4;

// backward compatibility for DMALCABITS
    typedef struct tagDMALCABITS {
      union {
        struct {
          unsigned LSTCH:4;
        };
        struct {
          unsigned LSTCH0:1;
          unsigned LSTCH1:1;
          unsigned LSTCH2:1;
          unsigned LSTCH3:1;
        };
      };
} typeDMALCABITS;
sfr volatile typeDMALCABITS DMALCAbits absolute 0xBF6;

// backward compatibility for DSADRHBITS
    typedef struct tagDSADRHBITS {
      unsigned DSADR:8;
} typeDSADRHBITS;
sfr volatile typeDSADRHBITS DSADRHbits absolute 0xBFA;

// backward compatibility for PTCONBITS
    typedef struct tagPTCONBITS {
      union {
        struct {
          unsigned SEVTPS:4;
          unsigned SYNCSRC:3;
          unsigned SYNCEN:1;
          unsigned SYNCOEN:1;
          unsigned SYNCPOL:1;
          unsigned EIPU:1;
          unsigned SEIEN:1;
          unsigned SESTAT:1;
          unsigned PTSIDL:1;
          unsigned :1;
          unsigned PTEN:1;
        };
        struct {
          unsigned SEVTPS0:1;
          unsigned SEVTPS1:1;
          unsigned SEVTPS2:1;
          unsigned SEVTPS3:1;
          unsigned SYNCSRC0:1;
          unsigned SYNCSRC1:1;
          unsigned SYNCSRC2:1;
        };
      };
} typePTCONBITS;
sfr volatile typePTCONBITS PTCONbits absolute 0xC00;

// backward compatibility for PTCON2BITS
    typedef struct tagPTCON2BITS {
      union {
        struct {
          unsigned PCLKDIV:3;
        };
        struct {
          unsigned PCLKDIV0:1;
          unsigned PCLKDIV1:1;
          unsigned PCLKDIV2:1;
        };
      };
} typePTCON2BITS;
sfr volatile typePTCON2BITS PTCON2bits absolute 0xC02;

// backward compatibility for SEVTCMPBITS
    typedef struct tagSEVTCMPBITS {
      unsigned :3;
      unsigned SEVTCMP:13;
} typeSEVTCMPBITS;
sfr volatile typeSEVTCMPBITS SEVTCMPbits absolute 0xC06;

// backward compatibility for STCONBITS
    typedef struct tagSTCONBITS {
      union {
        struct {
          unsigned SEVTPS:4;
          unsigned SYNCSRC:3;
          unsigned SYNCEN:1;
          unsigned SYNCOEN:1;
          unsigned SYNCPOL:1;
          unsigned EIPU:1;
          unsigned SEIEN:1;
          unsigned SESTAT:1;
        };
        struct {
          unsigned SEVTPS0:1;
          unsigned SEVTPS1:1;
          unsigned SEVTPS2:1;
          unsigned SEVTPS3:1;
          unsigned SYNCSRC0:1;
          unsigned SYNCSRC1:1;
          unsigned SYNCSRC2:1;
        };
      };
} typeSTCONBITS;
sfr volatile typeSTCONBITS STCONbits absolute 0xC0E;

// backward compatibility for STCON2BITS
    typedef struct tagSTCON2BITS {
      union {
        struct {
          unsigned PCLKDIV:3;
        };
        struct {
          unsigned PCLKDIV0:1;
          unsigned PCLKDIV1:1;
          unsigned PCLKDIV2:1;
        };
      };
} typeSTCON2BITS;
sfr volatile typeSTCON2BITS STCON2bits absolute 0xC10;

// backward compatibility for SSEVTCMPBITS
    typedef struct tagSSEVTCMPBITS {
      union {
        struct {
          unsigned :3;
          unsigned SSEVTCMP:13;
        };
        struct {
          unsigned :3;
          unsigned SSEVTCMP0:1;
          unsigned SSEVTCMP1:1;
          unsigned SSEVTCMP2:1;
          unsigned SSEVTCMP3:1;
          unsigned SSEVTCMP4:1;
          unsigned SSEVTCMP5:1;
          unsigned SSEVTCMP6:1;
          unsigned SSEVTCMP7:1;
          unsigned SSEVTCMP8:1;
          unsigned SSEVTCMP9:1;
          unsigned SSEVTCMP10:1;
          unsigned SSEVTCMP11:1;
          unsigned SSEVTCMP12:1;
        };
      };
} typeSSEVTCMPBITS;
sfr volatile typeSSEVTCMPBITS SSEVTCMPbits absolute 0xC14;

// backward compatibility for CHOPBITS
    typedef struct tagCHOPBITS {
      union {
        struct {
          unsigned CHOPCLK:10;
          unsigned :5;
          unsigned CHPCLKEN:1;
        };
        struct {
          unsigned CHOPCLK0:1;
          unsigned CHOPCLK1:1;
          unsigned CHOPCLK2:1;
          unsigned CHOPCLK3:1;
          unsigned CHOPCLK4:1;
          unsigned CHOPCLK5:1;
          unsigned CHOPCLK6:1;
          unsigned CHOPCLK7:1;
          unsigned CHOPCLK8:1;
          unsigned CHOPCLK9:1;
        };
      };
} typeCHOPBITS;
sfr volatile typeCHOPBITS CHOPbits absolute 0xC1A;

// backward compatibility for PWMCON1BITS
    typedef struct tagPWMCON1BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON1BITS;
sfr volatile typePWMCON1BITS PWMCON1bits absolute 0xC20;

// backward compatibility for IOCON1BITS
    typedef struct tagIOCON1BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON1BITS;
sfr volatile typeIOCON1BITS IOCON1bits absolute 0xC22;

// backward compatibility for FCLCON1BITS
    typedef struct tagFCLCON1BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON1BITS;
sfr volatile typeFCLCON1BITS FCLCON1bits absolute 0xC24;

// backward compatibility for TRIG1BITS
    typedef struct tagTRIG1BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG1BITS;
sfr volatile typeTRIG1BITS TRIG1bits absolute 0xC32;

// backward compatibility for TRGCON1BITS
    typedef struct tagTRGCON1BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON1BITS;
sfr volatile typeTRGCON1BITS TRGCON1bits absolute 0xC34;

// backward compatibility for PWMCAP1BITS
    typedef struct tagPWMCAP1BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP1BITS;
sfr volatile typePWMCAP1BITS PWMCAP1bits absolute 0xC38;

// backward compatibility for LEBCON1BITS
    typedef struct tagLEBCON1BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON1BITS;
sfr volatile typeLEBCON1BITS LEBCON1bits absolute 0xC3A;

// backward compatibility for LEBDLY1BITS
    typedef struct tagLEBDLY1BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY1BITS;
sfr volatile typeLEBDLY1BITS LEBDLY1bits absolute 0xC3C;

// backward compatibility for AUXCON1BITS
    typedef struct tagAUXCON1BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON1BITS;
sfr volatile typeAUXCON1BITS AUXCON1bits absolute 0xC3E;

// backward compatibility for PWMCON2BITS
    typedef struct tagPWMCON2BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON2BITS;
sfr volatile typePWMCON2BITS PWMCON2bits absolute 0xC40;

// backward compatibility for IOCON2BITS
    typedef struct tagIOCON2BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON2BITS;
sfr volatile typeIOCON2BITS IOCON2bits absolute 0xC42;

// backward compatibility for FCLCON2BITS
    typedef struct tagFCLCON2BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON2BITS;
sfr volatile typeFCLCON2BITS FCLCON2bits absolute 0xC44;

// backward compatibility for TRIG2BITS
    typedef struct tagTRIG2BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG2BITS;
sfr volatile typeTRIG2BITS TRIG2bits absolute 0xC52;

// backward compatibility for TRGCON2BITS
    typedef struct tagTRGCON2BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON2BITS;
sfr volatile typeTRGCON2BITS TRGCON2bits absolute 0xC54;

// backward compatibility for PWMCAP2BITS
    typedef struct tagPWMCAP2BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP2BITS;
sfr volatile typePWMCAP2BITS PWMCAP2bits absolute 0xC58;

// backward compatibility for LEBCON2BITS
    typedef struct tagLEBCON2BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON2BITS;
sfr volatile typeLEBCON2BITS LEBCON2bits absolute 0xC5A;

// backward compatibility for LEBDLY2BITS
    typedef struct tagLEBDLY2BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY2BITS;
sfr volatile typeLEBDLY2BITS LEBDLY2bits absolute 0xC5C;

// backward compatibility for AUXCON2BITS
    typedef struct tagAUXCON2BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON2BITS;
sfr volatile typeAUXCON2BITS AUXCON2bits absolute 0xC5E;

// backward compatibility for PWMCON3BITS
    typedef struct tagPWMCON3BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON3BITS;
sfr volatile typePWMCON3BITS PWMCON3bits absolute 0xC60;

// backward compatibility for IOCON3BITS
    typedef struct tagIOCON3BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON3BITS;
sfr volatile typeIOCON3BITS IOCON3bits absolute 0xC62;

// backward compatibility for FCLCON3BITS
    typedef struct tagFCLCON3BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON3BITS;
sfr volatile typeFCLCON3BITS FCLCON3bits absolute 0xC64;

// backward compatibility for TRIG3BITS
    typedef struct tagTRIG3BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG3BITS;
sfr volatile typeTRIG3BITS TRIG3bits absolute 0xC72;

// backward compatibility for TRGCON3BITS
    typedef struct tagTRGCON3BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON3BITS;
sfr volatile typeTRGCON3BITS TRGCON3bits absolute 0xC74;

// backward compatibility for PWMCAP3BITS
    typedef struct tagPWMCAP3BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP3BITS;
sfr volatile typePWMCAP3BITS PWMCAP3bits absolute 0xC78;

// backward compatibility for LEBCON3BITS
    typedef struct tagLEBCON3BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON3BITS;
sfr volatile typeLEBCON3BITS LEBCON3bits absolute 0xC7A;

// backward compatibility for LEBDLY3BITS
    typedef struct tagLEBDLY3BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY3BITS;
sfr volatile typeLEBDLY3BITS LEBDLY3bits absolute 0xC7C;

// backward compatibility for AUXCON3BITS
    typedef struct tagAUXCON3BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON3BITS;
sfr volatile typeAUXCON3BITS AUXCON3bits absolute 0xC7E;

// backward compatibility for PWMCON4BITS
    typedef struct tagPWMCON4BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON4BITS;
sfr volatile typePWMCON4BITS PWMCON4bits absolute 0xC80;

// backward compatibility for IOCON4BITS
    typedef struct tagIOCON4BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON4BITS;
sfr volatile typeIOCON4BITS IOCON4bits absolute 0xC82;

// backward compatibility for FCLCON4BITS
    typedef struct tagFCLCON4BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON4BITS;
sfr volatile typeFCLCON4BITS FCLCON4bits absolute 0xC84;

// backward compatibility for TRIG4BITS
    typedef struct tagTRIG4BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG4BITS;
sfr volatile typeTRIG4BITS TRIG4bits absolute 0xC92;

// backward compatibility for TRGCON4BITS
    typedef struct tagTRGCON4BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON4BITS;
sfr volatile typeTRGCON4BITS TRGCON4bits absolute 0xC94;

// backward compatibility for PWMCAP4BITS
    typedef struct tagPWMCAP4BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP4BITS;
sfr volatile typePWMCAP4BITS PWMCAP4bits absolute 0xC98;

// backward compatibility for LEBCON4BITS
    typedef struct tagLEBCON4BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON4BITS;
sfr volatile typeLEBCON4BITS LEBCON4bits absolute 0xC9A;

// backward compatibility for LEBDLY4BITS
    typedef struct tagLEBDLY4BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY4BITS;
sfr volatile typeLEBDLY4BITS LEBDLY4bits absolute 0xC9C;

// backward compatibility for AUXCON4BITS
    typedef struct tagAUXCON4BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON4BITS;
sfr volatile typeAUXCON4BITS AUXCON4bits absolute 0xC9E;

// backward compatibility for PWMCON5BITS
    typedef struct tagPWMCON5BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON5BITS;
sfr volatile typePWMCON5BITS PWMCON5bits absolute 0xCA0;

// backward compatibility for IOCON5BITS
    typedef struct tagIOCON5BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON5BITS;
sfr volatile typeIOCON5BITS IOCON5bits absolute 0xCA2;

// backward compatibility for FCLCON5BITS
    typedef struct tagFCLCON5BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON5BITS;
sfr volatile typeFCLCON5BITS FCLCON5bits absolute 0xCA4;

// backward compatibility for TRIG5BITS
    typedef struct tagTRIG5BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG5BITS;
sfr volatile typeTRIG5BITS TRIG5bits absolute 0xCB2;

// backward compatibility for TRGCON5BITS
    typedef struct tagTRGCON5BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON5BITS;
sfr volatile typeTRGCON5BITS TRGCON5bits absolute 0xCB4;

// backward compatibility for PWMCAP5BITS
    typedef struct tagPWMCAP5BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP5BITS;
sfr volatile typePWMCAP5BITS PWMCAP5bits absolute 0xCB8;

// backward compatibility for LEBCON5BITS
    typedef struct tagLEBCON5BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON5BITS;
sfr volatile typeLEBCON5BITS LEBCON5bits absolute 0xCBA;

// backward compatibility for LEBDLY5BITS
    typedef struct tagLEBDLY5BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY5BITS;
sfr volatile typeLEBDLY5BITS LEBDLY5bits absolute 0xCBC;

// backward compatibility for AUXCON5BITS
    typedef struct tagAUXCON5BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON5BITS;
sfr volatile typeAUXCON5BITS AUXCON5bits absolute 0xCBE;

// backward compatibility for PWMCON6BITS
    typedef struct tagPWMCON6BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON6BITS;
sfr volatile typePWMCON6BITS PWMCON6bits absolute 0xCC0;

// backward compatibility for IOCON6BITS
    typedef struct tagIOCON6BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON6BITS;
sfr volatile typeIOCON6BITS IOCON6bits absolute 0xCC2;

// backward compatibility for FCLCON6BITS
    typedef struct tagFCLCON6BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON6BITS;
sfr volatile typeFCLCON6BITS FCLCON6bits absolute 0xCC4;

// backward compatibility for TRIG6BITS
    typedef struct tagTRIG6BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG6BITS;
sfr volatile typeTRIG6BITS TRIG6bits absolute 0xCD2;

// backward compatibility for TRGCON6BITS
    typedef struct tagTRGCON6BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON6BITS;
sfr volatile typeTRGCON6BITS TRGCON6bits absolute 0xCD4;

// backward compatibility for PWMCAP6BITS
    typedef struct tagPWMCAP6BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP6BITS;
sfr volatile typePWMCAP6BITS PWMCAP6bits absolute 0xCD8;

// backward compatibility for LEBCON6BITS
    typedef struct tagLEBCON6BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON6BITS;
sfr volatile typeLEBCON6BITS LEBCON6bits absolute 0xCDA;

// backward compatibility for LEBDLY6BITS
    typedef struct tagLEBDLY6BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY6BITS;
sfr volatile typeLEBDLY6BITS LEBDLY6bits absolute 0xCDC;

// backward compatibility for AUXCON6BITS
    typedef struct tagAUXCON6BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON6BITS;
sfr volatile typeAUXCON6BITS AUXCON6bits absolute 0xCDE;

// backward compatibility for PWMCON7BITS
    typedef struct tagPWMCON7BITS {
      union {
        struct {
          unsigned IUE:1;
          unsigned XPRES:1;
          unsigned CAM:1;
          unsigned MTBS:1;
          unsigned :1;
          unsigned DTCP:1;
          unsigned DTC:2;
          unsigned MDCS:1;
          unsigned ITB:1;
          unsigned TRGIEN:1;
          unsigned CLIEN:1;
          unsigned FLTIEN:1;
          unsigned TRGSTAT:1;
          unsigned CLSTAT:1;
          unsigned FLTSTAT:1;
        };
        struct {
          unsigned :6;
          unsigned DTC0:1;
          unsigned DTC1:1;
        };
      };
} typePWMCON7BITS;
sfr volatile typePWMCON7BITS PWMCON7bits absolute 0xCE0;

// backward compatibility for IOCON7BITS
    typedef struct tagIOCON7BITS {
      union {
        struct {
          unsigned OSYNC:1;
          unsigned SWAP:1;
          unsigned CLDAT:2;
          unsigned FLTDAT:2;
          unsigned OVRDAT:2;
          unsigned OVRENL:1;
          unsigned OVRENH:1;
          unsigned PMOD:2;
          unsigned POLL:1;
          unsigned POLH:1;
          unsigned PENL:1;
          unsigned PENH:1;
        };
        struct {
          unsigned :2;
          unsigned CLDAT0:1;
          unsigned CLDAT1:1;
          unsigned FLTDAT0:1;
          unsigned FLTDAT1:1;
          unsigned OVRDAT0:1;
          unsigned OVRDAT1:1;
          unsigned :2;
          unsigned PMOD0:1;
          unsigned PMOD1:1;
        };
      };
} typeIOCON7BITS;
sfr volatile typeIOCON7BITS IOCON7bits absolute 0xCE2;

// backward compatibility for FCLCON7BITS
    typedef struct tagFCLCON7BITS {
      union {
        struct {
          unsigned FLTMOD:2;
          unsigned FLTPOL:1;
          unsigned FLTSRC:5;
          unsigned CLMOD:1;
          unsigned CLPOL:1;
          unsigned CLSRC:5;
          unsigned IFLTMOD:1;
        };
        struct {
          unsigned FLTMOD0:1;
          unsigned FLTMOD1:1;
          unsigned :1;
          unsigned FLTSRC0:1;
          unsigned FLTSRC1:1;
          unsigned FLTSRC2:1;
          unsigned FLTSRC3:1;
          unsigned FLTSRC4:1;
          unsigned :2;
          unsigned CLSRC0:1;
          unsigned CLSRC1:1;
          unsigned CLSRC2:1;
          unsigned CLSRC3:1;
          unsigned CLSRC4:1;
        };
      };
} typeFCLCON7BITS;
sfr volatile typeFCLCON7BITS FCLCON7bits absolute 0xCE4;

// backward compatibility for TRIG7BITS
    typedef struct tagTRIG7BITS {
      union {
        struct {
          unsigned :3;
          unsigned TRGCMP:13;
        };
        struct {
          unsigned :3;
          unsigned TRGCMP0:1;
          unsigned TRGCMP1:1;
          unsigned TRGCMP2:1;
          unsigned TRGCMP3:1;
          unsigned TRGCMP4:1;
          unsigned TRGCMP5:1;
          unsigned TRGCMP6:1;
          unsigned TRGCMP7:1;
          unsigned TRGCMP8:1;
          unsigned TRGCMP9:1;
          unsigned TRGCMP10:1;
          unsigned TRGCMP11:1;
          unsigned TRGCMP12:1;
        };
      };
} typeTRIG7BITS;
sfr volatile typeTRIG7BITS TRIG7bits absolute 0xCF2;

// backward compatibility for TRGCON7BITS
    typedef struct tagTRGCON7BITS {
      union {
        struct {
          unsigned TRGSTRT:6;
          unsigned :6;
          unsigned TRGDIV:4;
        };
        struct {
          unsigned TRGSTRT0:1;
          unsigned TRGSTRT1:1;
          unsigned TRGSTRT2:1;
          unsigned TRGSTRT3:1;
          unsigned TRGSTRT4:1;
          unsigned TRGSTRT5:1;
          unsigned :6;
          unsigned TRGDIV0:1;
          unsigned TRGDIV1:1;
          unsigned TRGDIV2:1;
          unsigned TRGDIV3:1;
        };
      };
} typeTRGCON7BITS;
sfr volatile typeTRGCON7BITS TRGCON7bits absolute 0xCF4;

// backward compatibility for PWMCAP7BITS
    typedef struct tagPWMCAP7BITS {
      union {
        struct {
          unsigned :3;
          unsigned PWMCAP:13;
        };
        struct {
          unsigned :3;
          unsigned PWMCAP0:1;
          unsigned PWMCAP1:1;
          unsigned PWMCAP2:1;
          unsigned PWMCAP3:1;
          unsigned PWMCAP4:1;
          unsigned PWMCAP5:1;
          unsigned PWMCAP6:1;
          unsigned PWMCAP7:1;
          unsigned PWMCAP8:1;
          unsigned PWMCAP9:1;
          unsigned PWMCAP10:1;
          unsigned PWMCAP11:1;
          unsigned PWMCAP12:1;
        };
      };
} typePWMCAP7BITS;
sfr volatile typePWMCAP7BITS PWMCAP7bits absolute 0xCF8;

// backward compatibility for LEBCON7BITS
    typedef struct tagLEBCON7BITS {
      unsigned BPLL:1;
      unsigned BPLH:1;
      unsigned BPHL:1;
      unsigned BPHH:1;
      unsigned BCL:1;
      unsigned BCH:1;
      unsigned :4;
      unsigned CLLEBEN:1;
      unsigned FLTLEBEN:1;
      unsigned PLF:1;
      unsigned PLR:1;
      unsigned PHF:1;
      unsigned PHR:1;
} typeLEBCON7BITS;
sfr volatile typeLEBCON7BITS LEBCON7bits absolute 0xCFA;

// backward compatibility for LEBDLY7BITS
    typedef struct tagLEBDLY7BITS {
      union {
        struct {
          unsigned :3;
          unsigned LEB:9;
        };
        struct {
          unsigned :3;
          unsigned LEB0:1;
          unsigned LEB1:1;
          unsigned LEB2:1;
          unsigned LEB3:1;
          unsigned LEB4:1;
          unsigned LEB5:1;
          unsigned LEB6:1;
          unsigned LEB7:1;
          unsigned LEB8:1;
        };
      };
} typeLEBDLY7BITS;
sfr volatile typeLEBDLY7BITS LEBDLY7bits absolute 0xCFC;

// backward compatibility for AUXCON7BITS
    typedef struct tagAUXCON7BITS {
      union {
        struct {
          unsigned CHOPLEN:1;
          unsigned CHOPHEN:1;
          unsigned CHOPSEL:4;
          unsigned :2;
          unsigned BLANKSEL:4;
        };
        struct {
          unsigned :2;
          unsigned CHOPSEL0:1;
          unsigned CHOPSEL1:1;
          unsigned CHOPSEL2:1;
          unsigned CHOPSEL3:1;
          unsigned :2;
          unsigned BLANKSEL0:1;
          unsigned BLANKSEL1:1;
          unsigned BLANKSEL2:1;
          unsigned BLANKSEL3:1;
        };
      };
} typeAUXCON7BITS;
sfr volatile typeAUXCON7BITS AUXCON7bits absolute 0xCFE;

// backward compatibility for TRISABITS
    typedef struct tagTRISABITS {
      unsigned TRISA0:1;
      unsigned TRISA1:1;
      unsigned TRISA2:1;
      unsigned TRISA3:1;
      unsigned TRISA4:1;
      unsigned TRISA5:1;
      unsigned TRISA6:1;
      unsigned TRISA7:1;
      unsigned :1;
      unsigned TRISA9:1;
      unsigned TRISA10:1;
      unsigned :3;
      unsigned TRISA14:1;
      unsigned TRISA15:1;
} typeTRISABITS;
sfr volatile typeTRISABITS TRISAbits absolute 0xE00;

// backward compatibility for PORTABITS
    typedef struct tagPORTABITS {
      unsigned RA0:1;
      unsigned RA1:1;
      unsigned RA2:1;
      unsigned RA3:1;
      unsigned RA4:1;
      unsigned RA5:1;
      unsigned RA6:1;
      unsigned RA7:1;
      unsigned :1;
      unsigned RA9:1;
      unsigned RA10:1;
      unsigned :3;
      unsigned RA14:1;
      unsigned RA15:1;
} typePORTABITS;
sfr volatile typePORTABITS PORTAbits absolute 0xE02;

// backward compatibility for LATABITS
    typedef struct tagLATABITS {
      unsigned LATA0:1;
      unsigned LATA1:1;
      unsigned LATA2:1;
      unsigned LATA3:1;
      unsigned LATA4:1;
      unsigned LATA5:1;
      unsigned LATA6:1;
      unsigned LATA7:1;
      unsigned :1;
      unsigned LATA9:1;
      unsigned LATA10:1;
      unsigned :3;
      unsigned LATA14:1;
      unsigned LATA15:1;
} typeLATABITS;
sfr volatile typeLATABITS LATAbits absolute 0xE04;

// backward compatibility for ODCABITS
    typedef struct tagODCABITS {
      unsigned ODCA0:1;
      unsigned ODCA1:1;
      unsigned ODCA2:1;
      unsigned ODCA3:1;
      unsigned ODCA4:1;
      unsigned ODCA5:1;
      unsigned :8;
      unsigned ODCA14:1;
      unsigned ODCA15:1;
} typeODCABITS;
sfr volatile typeODCABITS ODCAbits absolute 0xE06;

// backward compatibility for CNENABITS
    typedef struct tagCNENABITS {
      unsigned CNIEA0:1;
      unsigned CNIEA1:1;
      unsigned CNIEA2:1;
      unsigned CNIEA3:1;
      unsigned CNIEA4:1;
      unsigned CNIEA5:1;
      unsigned CNIEA6:1;
      unsigned CNIEA7:1;
      unsigned :1;
      unsigned CNIEA9:1;
      unsigned CNIEA10:1;
      unsigned :3;
      unsigned CNIEA14:1;
      unsigned CNIEA15:1;
} typeCNENABITS;
sfr volatile typeCNENABITS CNENAbits absolute 0xE08;

// backward compatibility for CNPUABITS
    typedef struct tagCNPUABITS {
      unsigned CNPUA0:1;
      unsigned CNPUA1:1;
      unsigned CNPUA2:1;
      unsigned CNPUA3:1;
      unsigned CNPUA4:1;
      unsigned CNPUA5:1;
      unsigned CNPUA6:1;
      unsigned CNPUA7:1;
      unsigned :1;
      unsigned CNPUA9:1;
      unsigned CNPUA10:1;
      unsigned :3;
      unsigned CNPUA14:1;
      unsigned CNPUA15:1;
} typeCNPUABITS;
sfr volatile typeCNPUABITS CNPUAbits absolute 0xE0A;

// backward compatibility for CNPDABITS
    typedef struct tagCNPDABITS {
      unsigned CNPDA0:1;
      unsigned CNPDA1:1;
      unsigned CNPDA2:1;
      unsigned CNPDA3:1;
      unsigned CNPDA4:1;
      unsigned CNPDA5:1;
      unsigned CNPDA6:1;
      unsigned CNPDA7:1;
      unsigned :1;
      unsigned CNPDA9:1;
      unsigned CNPDA10:1;
      unsigned :3;
      unsigned CNPDA14:1;
      unsigned CNPDA15:1;
} typeCNPDABITS;
sfr volatile typeCNPDABITS CNPDAbits absolute 0xE0C;

// backward compatibility for ANSELABITS
    typedef struct tagANSELABITS {
      unsigned :6;
      unsigned ANSA6:1;
      unsigned ANSA7:1;
      unsigned :1;
      unsigned ANSA9:1;
      unsigned ANSA10:1;
} typeANSELABITS;
sfr volatile typeANSELABITS ANSELAbits absolute 0xE0E;

// backward compatibility for TRISBBITS
    typedef struct tagTRISBBITS {
      unsigned TRISB0:1;
      unsigned TRISB1:1;
      unsigned TRISB2:1;
      unsigned TRISB3:1;
      unsigned TRISB4:1;
      unsigned TRISB5:1;
      unsigned TRISB6:1;
      unsigned TRISB7:1;
      unsigned TRISB8:1;
      unsigned TRISB9:1;
      unsigned TRISB10:1;
      unsigned TRISB11:1;
      unsigned TRISB12:1;
      unsigned TRISB13:1;
      unsigned TRISB14:1;
      unsigned TRISB15:1;
} typeTRISBBITS;
sfr volatile typeTRISBBITS TRISBbits absolute 0xE10;

// backward compatibility for PORTBBITS
    typedef struct tagPORTBBITS {
      unsigned RB0:1;
      unsigned RB1:1;
      unsigned RB2:1;
      unsigned RB3:1;
      unsigned RB4:1;
      unsigned RB5:1;
      unsigned RB6:1;
      unsigned RB7:1;
      unsigned RB8:1;
      unsigned RB9:1;
      unsigned RB10:1;
      unsigned RB11:1;
      unsigned RB12:1;
      unsigned RB13:1;
      unsigned RB14:1;
      unsigned RB15:1;
} typePORTBBITS;
sfr volatile typePORTBBITS PORTBbits absolute 0xE12;

// backward compatibility for LATBBITS
    typedef struct tagLATBBITS {
      unsigned LATB0:1;
      unsigned LATB1:1;
      unsigned LATB2:1;
      unsigned LATB3:1;
      unsigned LATB4:1;
      unsigned LATB5:1;
      unsigned LATB6:1;
      unsigned LATB7:1;
      unsigned LATB8:1;
      unsigned LATB9:1;
      unsigned LATB10:1;
      unsigned LATB11:1;
      unsigned LATB12:1;
      unsigned LATB13:1;
      unsigned LATB14:1;
      unsigned LATB15:1;
} typeLATBBITS;
sfr volatile typeLATBBITS LATBbits absolute 0xE14;

// backward compatibility for CNENBBITS
    typedef struct tagCNENBBITS {
      unsigned CNIEB0:1;
      unsigned CNIEB1:1;
      unsigned CNIEB2:1;
      unsigned CNIEB3:1;
      unsigned CNIEB4:1;
      unsigned CNIEB5:1;
      unsigned CNIEB6:1;
      unsigned CNIEB7:1;
      unsigned CNIEB8:1;
      unsigned CNIEB9:1;
      unsigned CNIEB10:1;
      unsigned CNIEB11:1;
      unsigned CNIEB12:1;
      unsigned CNIEB13:1;
      unsigned CNIEB14:1;
      unsigned CNIEB15:1;
} typeCNENBBITS;
sfr volatile typeCNENBBITS CNENBbits absolute 0xE18;

// backward compatibility for CNPUBBITS
    typedef struct tagCNPUBBITS {
      unsigned CNPUB0:1;
      unsigned CNPUB1:1;
      unsigned CNPUB2:1;
      unsigned CNPUB3:1;
      unsigned CNPUB4:1;
      unsigned CNPUB5:1;
      unsigned CNPUB6:1;
      unsigned CNPUB7:1;
      unsigned CNPUB8:1;
      unsigned CNPUB9:1;
      unsigned CNPUB10:1;
      unsigned CNPUB11:1;
      unsigned CNPUB12:1;
      unsigned CNPUB13:1;
      unsigned CNPUB14:1;
      unsigned CNPUB15:1;
} typeCNPUBBITS;
sfr volatile typeCNPUBBITS CNPUBbits absolute 0xE1A;

// backward compatibility for CNPDBBITS
    typedef struct tagCNPDBBITS {
      unsigned CNPDB0:1;
      unsigned CNPDB1:1;
      unsigned CNPDB2:1;
      unsigned CNPDB3:1;
      unsigned CNPDB4:1;
      unsigned CNPDB5:1;
      unsigned CNPDB6:1;
      unsigned CNPDB7:1;
      unsigned CNPDB8:1;
      unsigned CNPDB9:1;
      unsigned CNPDB10:1;
      unsigned CNPDB11:1;
      unsigned CNPDB12:1;
      unsigned CNPDB13:1;
      unsigned CNPDB14:1;
      unsigned CNPDB15:1;
} typeCNPDBBITS;
sfr volatile typeCNPDBBITS CNPDBbits absolute 0xE1C;

// backward compatibility for ANSELBBITS
    typedef struct tagANSELBBITS {
      unsigned ANSB0:1;
      unsigned ANSB1:1;
      unsigned ANSB2:1;
      unsigned ANSB3:1;
      unsigned ANSB4:1;
      unsigned ANSB5:1;
      unsigned ANSB6:1;
      unsigned ANSB7:1;
      unsigned ANSB8:1;
      unsigned ANSB9:1;
      unsigned ANSB10:1;
      unsigned ANSB11:1;
      unsigned ANSB12:1;
      unsigned ANSB13:1;
      unsigned ANSB14:1;
      unsigned ANSB15:1;
} typeANSELBBITS;
sfr volatile typeANSELBBITS ANSELBbits absolute 0xE1E;

// backward compatibility for TRISCBITS
    typedef struct tagTRISCBITS {
      unsigned :1;
      unsigned TRISC1:1;
      unsigned TRISC2:1;
      unsigned TRISC3:1;
      unsigned TRISC4:1;
      unsigned :7;
      unsigned TRISC12:1;
      unsigned TRISC13:1;
      unsigned TRISC14:1;
      unsigned TRISC15:1;
} typeTRISCBITS;
sfr volatile typeTRISCBITS TRISCbits absolute 0xE20;

// backward compatibility for PORTCBITS
    typedef struct tagPORTCBITS {
      unsigned :1;
      unsigned RC1:1;
      unsigned RC2:1;
      unsigned RC3:1;
      unsigned RC4:1;
      unsigned :7;
      unsigned RC12:1;
      unsigned RC13:1;
      unsigned RC14:1;
      unsigned RC15:1;
} typePORTCBITS;
sfr volatile typePORTCBITS PORTCbits absolute 0xE22;

// backward compatibility for LATCBITS
    typedef struct tagLATCBITS {
      unsigned :1;
      unsigned LATC1:1;
      unsigned LATC2:1;
      unsigned LATC3:1;
      unsigned LATC4:1;
      unsigned :7;
      unsigned LATC12:1;
      unsigned LATC13:1;
      unsigned LATC14:1;
      unsigned LATC15:1;
} typeLATCBITS;
sfr volatile typeLATCBITS LATCbits absolute 0xE24;

// backward compatibility for CNENCBITS
    typedef struct tagCNENCBITS {
      unsigned :1;
      unsigned CNIEC1:1;
      unsigned CNIEC2:1;
      unsigned CNIEC3:1;
      unsigned CNIEC4:1;
      unsigned :7;
      unsigned CNIEC12:1;
      unsigned CNIEC13:1;
      unsigned CNIEC14:1;
      unsigned CNIEC15:1;
} typeCNENCBITS;
sfr volatile typeCNENCBITS CNENCbits absolute 0xE28;

// backward compatibility for CNPUCBITS
    typedef struct tagCNPUCBITS {
      unsigned :1;
      unsigned CNPUC1:1;
      unsigned CNPUC2:1;
      unsigned CNPUC3:1;
      unsigned CNPUC4:1;
      unsigned :7;
      unsigned CNPUC12:1;
      unsigned CNPUC13:1;
      unsigned CNPUC14:1;
      unsigned CNPUC15:1;
} typeCNPUCBITS;
sfr volatile typeCNPUCBITS CNPUCbits absolute 0xE2A;

// backward compatibility for CNPDCBITS
    typedef struct tagCNPDCBITS {
      unsigned :1;
      unsigned CNPDC1:1;
      unsigned CNPDC2:1;
      unsigned CNPDC3:1;
      unsigned CNPDC4:1;
      unsigned :7;
      unsigned CNPDC12:1;
      unsigned CNPDC13:1;
      unsigned CNPDC14:1;
      unsigned CNPDC15:1;
} typeCNPDCBITS;
sfr volatile typeCNPDCBITS CNPDCbits absolute 0xE2C;

// backward compatibility for ANSELCBITS
    typedef struct tagANSELCBITS {
      unsigned :1;
      unsigned ANSC1:1;
      unsigned ANSC2:1;
      unsigned ANSC3:1;
      unsigned ANSC4:1;
      unsigned :8;
      unsigned ANSC13:1;
      unsigned ANSC14:1;
} typeANSELCBITS;
sfr volatile typeANSELCBITS ANSELCbits absolute 0xE2E;

// backward compatibility for TRISDBITS
    typedef struct tagTRISDBITS {
      unsigned TRISD0:1;
      unsigned TRISD1:1;
      unsigned TRISD2:1;
      unsigned TRISD3:1;
      unsigned TRISD4:1;
      unsigned TRISD5:1;
      unsigned TRISD6:1;
      unsigned TRISD7:1;
      unsigned TRISD8:1;
      unsigned TRISD9:1;
      unsigned TRISD10:1;
      unsigned TRISD11:1;
      unsigned TRISD12:1;
      unsigned TRISD13:1;
      unsigned TRISD14:1;
      unsigned TRISD15:1;
} typeTRISDBITS;
sfr volatile typeTRISDBITS TRISDbits absolute 0xE30;

// backward compatibility for PORTDBITS
    typedef struct tagPORTDBITS {
      unsigned RD0:1;
      unsigned RD1:1;
      unsigned RD2:1;
      unsigned RD3:1;
      unsigned RD4:1;
      unsigned RD5:1;
      unsigned RD6:1;
      unsigned RD7:1;
      unsigned RD8:1;
      unsigned RD9:1;
      unsigned RD10:1;
      unsigned RD11:1;
      unsigned RD12:1;
      unsigned RD13:1;
      unsigned RD14:1;
      unsigned RD15:1;
} typePORTDBITS;
sfr volatile typePORTDBITS PORTDbits absolute 0xE32;

// backward compatibility for LATDBITS
    typedef struct tagLATDBITS {
      unsigned LATD0:1;
      unsigned LATD1:1;
      unsigned LATD2:1;
      unsigned LATD3:1;
      unsigned LATD4:1;
      unsigned LATD5:1;
      unsigned LATD6:1;
      unsigned LATD7:1;
      unsigned LATD8:1;
      unsigned LATD9:1;
      unsigned LATD10:1;
      unsigned LATD11:1;
      unsigned LATD12:1;
      unsigned LATD13:1;
      unsigned LATD14:1;
      unsigned LATD15:1;
} typeLATDBITS;
sfr volatile typeLATDBITS LATDbits absolute 0xE34;

// backward compatibility for ODCDBITS
    typedef struct tagODCDBITS {
      unsigned ODCD0:1;
      unsigned ODCD1:1;
      unsigned ODCD2:1;
      unsigned ODCD3:1;
      unsigned ODCD4:1;
      unsigned ODCD5:1;
      unsigned :2;
      unsigned ODCD8:1;
      unsigned ODCD9:1;
      unsigned ODCD10:1;
      unsigned ODCD11:1;
      unsigned ODCD12:1;
      unsigned ODCD13:1;
      unsigned ODCD14:1;
      unsigned ODCD15:1;
} typeODCDBITS;
sfr volatile typeODCDBITS ODCDbits absolute 0xE36;

// backward compatibility for CNENDBITS
    typedef struct tagCNENDBITS {
      unsigned CNIED0:1;
      unsigned CNIED1:1;
      unsigned CNIED2:1;
      unsigned CNIED3:1;
      unsigned CNIED4:1;
      unsigned CNIED5:1;
      unsigned CNIED6:1;
      unsigned CNIED7:1;
      unsigned CNIED8:1;
      unsigned CNIED9:1;
      unsigned CNIED10:1;
      unsigned CNIED11:1;
      unsigned CNIED12:1;
      unsigned CNIED13:1;
      unsigned CNIED14:1;
      unsigned CNIED15:1;
} typeCNENDBITS;
sfr volatile typeCNENDBITS CNENDbits absolute 0xE38;

// backward compatibility for CNPUDBITS
    typedef struct tagCNPUDBITS {
      unsigned CNPUD0:1;
      unsigned CNPUD1:1;
      unsigned CNPUD2:1;
      unsigned CNPUD3:1;
      unsigned CNPUD4:1;
      unsigned CNPUD5:1;
      unsigned CNPUD6:1;
      unsigned CNPUD7:1;
      unsigned CNPUD8:1;
      unsigned CNPUD9:1;
      unsigned CNPUD10:1;
      unsigned CNPUD11:1;
      unsigned CNPUD12:1;
      unsigned CNPUD13:1;
      unsigned CNPUD14:1;
      unsigned CNPUD15:1;
} typeCNPUDBITS;
sfr volatile typeCNPUDBITS CNPUDbits absolute 0xE3A;

// backward compatibility for CNPDDBITS
    typedef struct tagCNPDDBITS {
      unsigned CNPDD0:1;
      unsigned CNPDD1:1;
      unsigned CNPDD2:1;
      unsigned CNPDD3:1;
      unsigned CNPDD4:1;
      unsigned CNPDD5:1;
      unsigned CNPDD6:1;
      unsigned CNPDD7:1;
      unsigned CNPDD8:1;
      unsigned CNPDD9:1;
      unsigned CNPDD10:1;
      unsigned CNPDD11:1;
      unsigned CNPDD12:1;
      unsigned CNPDD13:1;
      unsigned CNPDD14:1;
      unsigned CNPDD15:1;
} typeCNPDDBITS;
sfr volatile typeCNPDDBITS CNPDDbits absolute 0xE3C;

// backward compatibility for ANSELDBITS
    typedef struct tagANSELDBITS {
      unsigned :6;
      unsigned ANSD6:1;
      unsigned ANSD7:1;
} typeANSELDBITS;
sfr volatile typeANSELDBITS ANSELDbits absolute 0xE3E;

// backward compatibility for TRISEBITS
    typedef struct tagTRISEBITS {
      unsigned TRISE0:1;
      unsigned TRISE1:1;
      unsigned TRISE2:1;
      unsigned TRISE3:1;
      unsigned TRISE4:1;
      unsigned TRISE5:1;
      unsigned TRISE6:1;
      unsigned TRISE7:1;
      unsigned TRISE8:1;
      unsigned TRISE9:1;
} typeTRISEBITS;
sfr volatile typeTRISEBITS TRISEbits absolute 0xE40;

// backward compatibility for PORTEBITS
    typedef struct tagPORTEBITS {
      unsigned RE0:1;
      unsigned RE1:1;
      unsigned RE2:1;
      unsigned RE3:1;
      unsigned RE4:1;
      unsigned RE5:1;
      unsigned RE6:1;
      unsigned RE7:1;
      unsigned RE8:1;
      unsigned RE9:1;
} typePORTEBITS;
sfr volatile typePORTEBITS PORTEbits absolute 0xE42;

// backward compatibility for LATEBITS
    typedef struct tagLATEBITS {
      unsigned LATE0:1;
      unsigned LATE1:1;
      unsigned LATE2:1;
      unsigned LATE3:1;
      unsigned LATE4:1;
      unsigned LATE5:1;
      unsigned LATE6:1;
      unsigned LATE7:1;
      unsigned LATE8:1;
      unsigned LATE9:1;
} typeLATEBITS;
sfr volatile typeLATEBITS LATEbits absolute 0xE44;

// backward compatibility for CNENEBITS
    typedef struct tagCNENEBITS {
      unsigned CNIEE0:1;
      unsigned CNIEE1:1;
      unsigned CNIEE2:1;
      unsigned CNIEE3:1;
      unsigned CNIEE4:1;
      unsigned CNIEE5:1;
      unsigned CNIEE6:1;
      unsigned CNIEE7:1;
      unsigned CNIEE8:1;
      unsigned CNIEE9:1;
} typeCNENEBITS;
sfr volatile typeCNENEBITS CNENEbits absolute 0xE48;

// backward compatibility for CNPUEBITS
    typedef struct tagCNPUEBITS {
      unsigned CNPUE0:1;
      unsigned CNPUE1:1;
      unsigned CNPUE2:1;
      unsigned CNPUE3:1;
      unsigned CNPUE4:1;
      unsigned CNPUE5:1;
      unsigned CNPUE6:1;
      unsigned CNPUE7:1;
      unsigned CNPUE8:1;
      unsigned CNPUE9:1;
} typeCNPUEBITS;
sfr volatile typeCNPUEBITS CNPUEbits absolute 0xE4A;

// backward compatibility for CNPDEBITS
    typedef struct tagCNPDEBITS {
      unsigned CNPDE0:1;
      unsigned CNPDE1:1;
      unsigned CNPDE2:1;
      unsigned CNPDE3:1;
      unsigned CNPDE4:1;
      unsigned CNPDE5:1;
      unsigned CNPDE6:1;
      unsigned CNPDE7:1;
      unsigned CNPDE8:1;
      unsigned CNPDE9:1;
} typeCNPDEBITS;
sfr volatile typeCNPDEBITS CNPDEbits absolute 0xE4C;

// backward compatibility for ANSELEBITS
    typedef struct tagANSELEBITS {
      unsigned ANSE0:1;
      unsigned ANSE1:1;
      unsigned ANSE2:1;
      unsigned ANSE3:1;
      unsigned ANSE4:1;
      unsigned ANSE5:1;
      unsigned ANSE6:1;
      unsigned ANSE7:1;
      unsigned ANSE8:1;
      unsigned ANSE9:1;
} typeANSELEBITS;
sfr volatile typeANSELEBITS ANSELEbits absolute 0xE4E;

// backward compatibility for TRISFBITS
    typedef struct tagTRISFBITS {
      unsigned TRISF0:1;
      unsigned TRISF1:1;
      unsigned TRISF2:1;
      unsigned TRISF3:1;
      unsigned TRISF4:1;
      unsigned TRISF5:1;
      unsigned :2;
      unsigned TRISF8:1;
      unsigned :3;
      unsigned TRISF12:1;
      unsigned TRISF13:1;
} typeTRISFBITS;
sfr volatile typeTRISFBITS TRISFbits absolute 0xE50;

// backward compatibility for PORTFBITS
    typedef struct tagPORTFBITS {
      unsigned RF0:1;
      unsigned RF1:1;
      unsigned RF2:1;
      unsigned RF3:1;
      unsigned RF4:1;
      unsigned RF5:1;
      unsigned :2;
      unsigned RF8:1;
      unsigned :3;
      unsigned RF12:1;
      unsigned RF13:1;
} typePORTFBITS;
sfr volatile typePORTFBITS PORTFbits absolute 0xE52;

// backward compatibility for LATFBITS
    typedef struct tagLATFBITS {
      unsigned LATF0:1;
      unsigned LATF1:1;
      unsigned LATF2:1;
      unsigned LATF3:1;
      unsigned LATF4:1;
      unsigned LATF5:1;
      unsigned :2;
      unsigned LATF8:1;
      unsigned :3;
      unsigned LATF12:1;
      unsigned LATF13:1;
} typeLATFBITS;
sfr volatile typeLATFBITS LATFbits absolute 0xE54;

// backward compatibility for ODCFBITS
    typedef struct tagODCFBITS {
      unsigned ODCF0:1;
      unsigned ODCF1:1;
      unsigned ODCF2:1;
      unsigned ODCF3:1;
      unsigned ODCF4:1;
      unsigned ODCF5:1;
      unsigned :2;
      unsigned ODCF8:1;
      unsigned :3;
      unsigned ODCF12:1;
      unsigned ODCF13:1;
} typeODCFBITS;
sfr volatile typeODCFBITS ODCFbits absolute 0xE56;

// backward compatibility for CNENFBITS
    typedef struct tagCNENFBITS {
      unsigned CNIEF0:1;
      unsigned CNIEF1:1;
      unsigned CNIEF2:1;
      unsigned CNIEF3:1;
      unsigned CNIEF4:1;
      unsigned CNIEF5:1;
      unsigned :2;
      unsigned CNIEF8:1;
      unsigned :3;
      unsigned CNIEF12:1;
      unsigned CNIEF13:1;
} typeCNENFBITS;
sfr volatile typeCNENFBITS CNENFbits absolute 0xE58;

// backward compatibility for CNPUFBITS
    typedef struct tagCNPUFBITS {
      unsigned CNPUF0:1;
      unsigned CNPUF1:1;
      unsigned CNPUF2:1;
      unsigned CNPUF3:1;
      unsigned CNPUF4:1;
      unsigned CNPUF5:1;
      unsigned :2;
      unsigned CNPUF8:1;
      unsigned :3;
      unsigned CNPUF12:1;
      unsigned CNPUF13:1;
} typeCNPUFBITS;
sfr volatile typeCNPUFBITS CNPUFbits absolute 0xE5A;

// backward compatibility for CNPDFBITS
    typedef struct tagCNPDFBITS {
      unsigned CNPDF0:1;
      unsigned CNPDF1:1;
      unsigned CNPDF2:1;
      unsigned CNPDF3:1;
      unsigned CNPDF4:1;
      unsigned CNPDF5:1;
      unsigned :2;
      unsigned CNPDF8:1;
      unsigned :3;
      unsigned CNPDF12:1;
      unsigned CNPDF13:1;
} typeCNPDFBITS;
sfr volatile typeCNPDFBITS CNPDFbits absolute 0xE5C;

// backward compatibility for TRISGBITS
    typedef struct tagTRISGBITS {
      unsigned TRISG0:1;
      unsigned TRISG1:1;
      unsigned :4;
      unsigned TRISG6:1;
      unsigned TRISG7:1;
      unsigned TRISG8:1;
      unsigned TRISG9:1;
      unsigned :2;
      unsigned TRISG12:1;
      unsigned TRISG13:1;
      unsigned TRISG14:1;
      unsigned TRISG15:1;
} typeTRISGBITS;
sfr volatile typeTRISGBITS TRISGbits absolute 0xE60;

// backward compatibility for PORTGBITS
    typedef struct tagPORTGBITS {
      unsigned RG0:1;
      unsigned RG1:1;
      unsigned RG2:1;
      unsigned RG3:1;
      unsigned :2;
      unsigned RG6:1;
      unsigned RG7:1;
      unsigned RG8:1;
      unsigned RG9:1;
      unsigned :2;
      unsigned RG12:1;
      unsigned RG13:1;
      unsigned RG14:1;
      unsigned RG15:1;
} typePORTGBITS;
sfr volatile typePORTGBITS PORTGbits absolute 0xE62;

// backward compatibility for LATGBITS
    typedef struct tagLATGBITS {
      unsigned LATG0:1;
      unsigned LATG1:1;
      unsigned :4;
      unsigned LATG6:1;
      unsigned LATG7:1;
      unsigned LATG8:1;
      unsigned LATG9:1;
      unsigned :2;
      unsigned LATG12:1;
      unsigned LATG13:1;
      unsigned LATG14:1;
      unsigned LATG15:1;
} typeLATGBITS;
sfr volatile typeLATGBITS LATGbits absolute 0xE64;

// backward compatibility for ODCGBITS
    typedef struct tagODCGBITS {
      unsigned ODCG0:1;
      unsigned ODCG1:1;
      unsigned :10;
      unsigned ODCG12:1;
      unsigned ODCG13:1;
      unsigned ODCG14:1;
      unsigned ODCG15:1;
} typeODCGBITS;
sfr volatile typeODCGBITS ODCGbits absolute 0xE66;

// backward compatibility for CNENGBITS
    typedef struct tagCNENGBITS {
      unsigned CNIEG0:1;
      unsigned CNIEG1:1;
      unsigned CNIEG2:1;
      unsigned CNIEG3:1;
      unsigned :2;
      unsigned CNIEG6:1;
      unsigned CNIEG7:1;
      unsigned CNIEG8:1;
      unsigned CNIEG9:1;
      unsigned :2;
      unsigned CNIEG12:1;
      unsigned CNIEG13:1;
      unsigned CNIEG14:1;
      unsigned CNIEG15:1;
} typeCNENGBITS;
sfr volatile typeCNENGBITS CNENGbits absolute 0xE68;

// backward compatibility for CNPUGBITS
    typedef struct tagCNPUGBITS {
      unsigned CNPUG0:1;
      unsigned CNPUG1:1;
      unsigned :4;
      unsigned CNPUG6:1;
      unsigned CNPUG7:1;
      unsigned CNPUG8:1;
      unsigned CNPUG9:1;
      unsigned :2;
      unsigned CNPUG12:1;
      unsigned CNPUG13:1;
      unsigned CNPUG14:1;
      unsigned CNPUG15:1;
} typeCNPUGBITS;
sfr volatile typeCNPUGBITS CNPUGbits absolute 0xE6A;

// backward compatibility for CNPDGBITS
    typedef struct tagCNPDGBITS {
      unsigned CNPDG0:1;
      unsigned CNPDG1:1;
      unsigned :4;
      unsigned CNPDG6:1;
      unsigned CNPDG7:1;
      unsigned CNPDG8:1;
      unsigned CNPDG9:1;
      unsigned :2;
      unsigned CNPDG12:1;
      unsigned CNPDG13:1;
      unsigned CNPDG14:1;
      unsigned CNPDG15:1;
} typeCNPDGBITS;
sfr volatile typeCNPDGBITS CNPDGbits absolute 0xE6C;

// backward compatibility for ANSELGBITS
    typedef struct tagANSELGBITS {
      unsigned :6;
      unsigned ANSG6:1;
      unsigned ANSG7:1;
      unsigned ANSG8:1;
      unsigned ANSG9:1;
} typeANSELGBITS;
sfr volatile typeANSELGBITS ANSELGbits absolute 0xE6E;

// backward compatibility for TRISHBITS
    typedef struct tagTRISHBITS {
      unsigned TRISH0:1;
      unsigned TRISH1:1;
      unsigned TRISH2:1;
      unsigned TRISH3:1;
      unsigned TRISH4:1;
      unsigned TRISH5:1;
      unsigned TRISH6:1;
      unsigned TRISH7:1;
      unsigned TRISH8:1;
      unsigned TRISH9:1;
      unsigned TRISH10:1;
      unsigned TRISH11:1;
      unsigned TRISH12:1;
      unsigned TRISH13:1;
      unsigned TRISH14:1;
      unsigned TRISH15:1;
} typeTRISHBITS;
sfr volatile typeTRISHBITS TRISHbits absolute 0xE70;

// backward compatibility for PORTHBITS
    typedef struct tagPORTHBITS {
      unsigned RH0:1;
      unsigned RH1:1;
      unsigned RH2:1;
      unsigned RH3:1;
      unsigned RH4:1;
      unsigned RH5:1;
      unsigned RH6:1;
      unsigned RH7:1;
      unsigned RH8:1;
      unsigned RH9:1;
      unsigned RH10:1;
      unsigned RH11:1;
      unsigned RH12:1;
      unsigned RH13:1;
      unsigned RH14:1;
      unsigned RH15:1;
} typePORTHBITS;
sfr volatile typePORTHBITS PORTHbits absolute 0xE72;

// backward compatibility for LATHBITS
    typedef struct tagLATHBITS {
      unsigned LATH0:1;
      unsigned LATH1:1;
      unsigned LATH2:1;
      unsigned LATH3:1;
      unsigned LATH4:1;
      unsigned LATH5:1;
      unsigned LATH6:1;
      unsigned LATH7:1;
      unsigned LATH8:1;
      unsigned LATH9:1;
      unsigned LATH10:1;
      unsigned LATH11:1;
      unsigned LATH12:1;
      unsigned LATH13:1;
      unsigned LATH14:1;
      unsigned LATH15:1;
} typeLATHBITS;
sfr volatile typeLATHBITS LATHbits absolute 0xE74;

// backward compatibility for ODCHBITS
    typedef struct tagODCHBITS {
      unsigned ODCH0:1;
      unsigned ODCH1:1;
      unsigned ODCH2:1;
      unsigned ODCH3:1;
      unsigned ODCH4:1;
      unsigned ODCH5:1;
      unsigned ODCH6:1;
      unsigned ODCH7:1;
      unsigned ODCH8:1;
      unsigned ODCH9:1;
      unsigned ODCH10:1;
      unsigned ODCH11:1;
      unsigned ODCH12:1;
      unsigned ODCH13:1;
      unsigned ODCH14:1;
      unsigned ODCH15:1;
} typeODCHBITS;
sfr volatile typeODCHBITS ODCHbits absolute 0xE76;

// backward compatibility for CNENHBITS
    typedef struct tagCNENHBITS {
      unsigned CNIEH0:1;
      unsigned CNIEH1:1;
      unsigned CNIEH2:1;
      unsigned CNIEH3:1;
      unsigned CNIEH4:1;
      unsigned CNIEH5:1;
      unsigned CNIEH6:1;
      unsigned CNIEH7:1;
      unsigned CNIEH8:1;
      unsigned CNIEH9:1;
      unsigned CNIEH10:1;
      unsigned CNIEH11:1;
      unsigned CNIEH12:1;
      unsigned CNIEH13:1;
      unsigned CNIEH14:1;
      unsigned CNIEH15:1;
} typeCNENHBITS;
sfr volatile typeCNENHBITS CNENHbits absolute 0xE78;

// backward compatibility for CNPUHBITS
    typedef struct tagCNPUHBITS {
      unsigned CNPUH0:1;
      unsigned CNPUH1:1;
      unsigned CNPUH2:1;
      unsigned CNPUH3:1;
      unsigned CNPUH4:1;
      unsigned CNPUH5:1;
      unsigned CNPUH6:1;
      unsigned CNPUH7:1;
      unsigned CNPUH8:1;
      unsigned CNPUH9:1;
      unsigned CNPUH10:1;
      unsigned CNPUH11:1;
      unsigned CNPUH12:1;
      unsigned CNPUH13:1;
      unsigned CNPUH14:1;
      unsigned CNPUH15:1;
} typeCNPUHBITS;
sfr volatile typeCNPUHBITS CNPUHbits absolute 0xE7A;

// backward compatibility for CNPDHBITS
    typedef struct tagCNPDHBITS {
      unsigned CNPDH0:1;
      unsigned CNPDH1:1;
      unsigned CNPDH2:1;
      unsigned CNPDH3:1;
      unsigned CNPDH4:1;
      unsigned CNPDH5:1;
      unsigned CNPDH6:1;
      unsigned CNPDH7:1;
      unsigned CNPDH8:1;
      unsigned CNPDH9:1;
      unsigned CNPDH10:1;
      unsigned CNPDH11:1;
      unsigned CNPDH12:1;
      unsigned CNPDH13:1;
      unsigned CNPDH14:1;
      unsigned CNPDH15:1;
} typeCNPDHBITS;
sfr volatile typeCNPDHBITS CNPDHbits absolute 0xE7C;

// backward compatibility for TRISJBITS
    typedef struct tagTRISJBITS {
      unsigned TRISJ0:1;
      unsigned TRISJ1:1;
      unsigned TRISJ2:1;
      unsigned TRISJ3:1;
      unsigned TRISJ4:1;
      unsigned TRISJ5:1;
      unsigned TRISJ6:1;
      unsigned TRISJ7:1;
      unsigned TRISJ8:1;
      unsigned TRISJ9:1;
      unsigned TRISJ10:1;
      unsigned TRISJ11:1;
      unsigned TRISJ12:1;
      unsigned TRISJ13:1;
      unsigned TRISJ14:1;
      unsigned TRISJ15:1;
} typeTRISJBITS;
sfr volatile typeTRISJBITS TRISJbits absolute 0xE80;

// backward compatibility for PORTJBITS
    typedef struct tagPORTJBITS {
      unsigned RJ0:1;
      unsigned RJ1:1;
      unsigned RJ2:1;
      unsigned RJ3:1;
      unsigned RJ4:1;
      unsigned RJ5:1;
      unsigned RJ6:1;
      unsigned RJ7:1;
      unsigned RJ8:1;
      unsigned RJ9:1;
      unsigned RJ10:1;
      unsigned RJ11:1;
      unsigned RJ12:1;
      unsigned RJ13:1;
      unsigned RJ14:1;
      unsigned RJ15:1;
} typePORTJBITS;
sfr volatile typePORTJBITS PORTJbits absolute 0xE82;

// backward compatibility for LATJBITS
    typedef struct tagLATJBITS {
      unsigned LATJ0:1;
      unsigned LATJ1:1;
      unsigned LATJ2:1;
      unsigned LATJ3:1;
      unsigned LATJ4:1;
      unsigned LATJ5:1;
      unsigned LATJ6:1;
      unsigned LATJ7:1;
      unsigned LATJ8:1;
      unsigned LATJ9:1;
      unsigned LATJ10:1;
      unsigned LATJ11:1;
      unsigned LATJ12:1;
      unsigned LATJ13:1;
      unsigned LATJ14:1;
      unsigned LATJ15:1;
} typeLATJBITS;
sfr volatile typeLATJBITS LATJbits absolute 0xE84;

// backward compatibility for ODCJBITS
    typedef struct tagODCJBITS {
      unsigned ODCJ0:1;
      unsigned ODCJ1:1;
      unsigned ODCJ2:1;
      unsigned ODCJ3:1;
      unsigned ODCJ4:1;
      unsigned ODCJ5:1;
      unsigned ODCJ6:1;
      unsigned ODCJ7:1;
      unsigned ODCJ8:1;
      unsigned ODCJ9:1;
      unsigned ODCJ10:1;
      unsigned ODCJ11:1;
      unsigned ODCJ12:1;
      unsigned ODCJ13:1;
      unsigned ODCJ14:1;
      unsigned ODCJ15:1;
} typeODCJBITS;
sfr volatile typeODCJBITS ODCJbits absolute 0xE86;

// backward compatibility for CNENJBITS
    typedef struct tagCNENJBITS {
      unsigned CNIEJ0:1;
      unsigned CNIEJ1:1;
      unsigned CNIEJ2:1;
      unsigned CNIEJ3:1;
      unsigned CNIEJ4:1;
      unsigned CNIEJ5:1;
      unsigned CNIEJ6:1;
      unsigned CNIEJ7:1;
      unsigned CNIEJ8:1;
      unsigned CNIEJ9:1;
      unsigned CNIEJ10:1;
      unsigned CNIEJ11:1;
      unsigned CNIEJ12:1;
      unsigned CNIEJ13:1;
      unsigned CNIEJ14:1;
      unsigned CNIEJ15:1;
} typeCNENJBITS;
sfr volatile typeCNENJBITS CNENJbits absolute 0xE88;

// backward compatibility for CNPUJBITS
    typedef struct tagCNPUJBITS {
      unsigned CNPUJ0:1;
      unsigned CNPUJ1:1;
      unsigned CNPUJ2:1;
      unsigned CNPUJ3:1;
      unsigned CNPUJ4:1;
      unsigned CNPUJ5:1;
      unsigned CNPUJ6:1;
      unsigned CNPUJ7:1;
      unsigned CNPUJ8:1;
      unsigned CNPUJ9:1;
      unsigned CNPUJ10:1;
      unsigned CNPUJ11:1;
      unsigned CNPUJ12:1;
      unsigned CNPUJ13:1;
      unsigned CNPUJ14:1;
      unsigned CNPUJ15:1;
} typeCNPUJBITS;
sfr volatile typeCNPUJBITS CNPUJbits absolute 0xE8A;

// backward compatibility for CNPDJBITS
    typedef struct tagCNPDJBITS {
      unsigned CNPDJ0:1;
      unsigned CNPDJ1:1;
      unsigned CNPDJ2:1;
      unsigned CNPDJ3:1;
      unsigned CNPDJ4:1;
      unsigned CNPDJ5:1;
      unsigned CNPDJ6:1;
      unsigned CNPDJ7:1;
      unsigned CNPDJ8:1;
      unsigned CNPDJ9:1;
      unsigned CNPDJ10:1;
      unsigned CNPDJ11:1;
      unsigned CNPDJ12:1;
      unsigned CNPDJ13:1;
      unsigned CNPDJ14:1;
      unsigned CNPDJ15:1;
} typeCNPDJBITS;
sfr volatile typeCNPDJBITS CNPDJbits absolute 0xE8C;

// backward compatibility for TRISKBITS
    typedef struct tagTRISKBITS {
      unsigned TRISK0:1;
      unsigned TRISK1:1;
      unsigned :9;
      unsigned TRISK11:1;
      unsigned TRISK12:1;
      unsigned TRISK13:1;
      unsigned TRISK14:1;
      unsigned TRISK15:1;
} typeTRISKBITS;
sfr volatile typeTRISKBITS TRISKbits absolute 0xE90;

// backward compatibility for PORTKBITS
    typedef struct tagPORTKBITS {
      unsigned RK0:1;
      unsigned RK1:1;
      unsigned :9;
      unsigned RK11:1;
      unsigned RK12:1;
      unsigned RK13:1;
      unsigned RK14:1;
      unsigned RK15:1;
} typePORTKBITS;
sfr volatile typePORTKBITS PORTKbits absolute 0xE92;

// backward compatibility for LATKBITS
    typedef struct tagLATKBITS {
      unsigned LATK0:1;
      unsigned LATK1:1;
      unsigned :9;
      unsigned LATK11:1;
      unsigned LATK12:1;
      unsigned LATK13:1;
      unsigned LATK14:1;
      unsigned LATK15:1;
} typeLATKBITS;
sfr volatile typeLATKBITS LATKbits absolute 0xE94;

// backward compatibility for ODCKBITS
    typedef struct tagODCKBITS {
      unsigned ODCK0:1;
      unsigned ODCK1:1;
      unsigned :9;
      unsigned ODCK11:1;
      unsigned ODCK12:1;
      unsigned ODCK13:1;
      unsigned ODCK14:1;
      unsigned ODCK15:1;
} typeODCKBITS;
sfr volatile typeODCKBITS ODCKbits absolute 0xE96;

// backward compatibility for CNENKBITS
    typedef struct tagCNENKBITS {
      unsigned CNIEK0:1;
      unsigned CNIEK1:1;
      unsigned :9;
      unsigned CNIEK11:1;
      unsigned CNIEK12:1;
      unsigned CNIEK13:1;
      unsigned CNIEK14:1;
      unsigned CNIEK15:1;
} typeCNENKBITS;
sfr volatile typeCNENKBITS CNENKbits absolute 0xE98;

// backward compatibility for CNPUKBITS
    typedef struct tagCNPUKBITS {
      unsigned CNPUK0:1;
      unsigned CNPUK1:1;
      unsigned :9;
      unsigned CNPUK11:1;
      unsigned CNPUK12:1;
      unsigned CNPUK13:1;
      unsigned CNPUK14:1;
      unsigned CNPUK15:1;
} typeCNPUKBITS;
sfr volatile typeCNPUKBITS CNPUKbits absolute 0xE9A;

// backward compatibility for CNPDKBITS
    typedef struct tagCNPDKBITS {
      unsigned CNPDK0:1;
      unsigned CNPDK1:1;
      unsigned :9;
      unsigned CNPDK11:1;
      unsigned CNPDK12:1;
      unsigned CNPDK13:1;
      unsigned CNPDK14:1;
      unsigned CNPDK15:1;
} typeCNPDKBITS;
sfr volatile typeCNPDKBITS CNPDKbits absolute 0xE9C;

// backward compatibility for PADCFG1BITS
    typedef struct tagPADCFG1BITS {
      unsigned PMPTTL:1;
      unsigned RTSECSEL:1;
} typePADCFG1BITS;
sfr volatile typePADCFG1BITS PADCFG1bits absolute 0xEFE;

