<html><body><samp><pre>
<!@TC:1394117282>
#Build: Synplify Pro C-2009.06, Build 063R, May 19 2009
#install: C:\Program Files (x86)\Synplicity\fpga_C200906
#OS:  6.1
#Hostname: DYLAN

#Implementation: liaison

#Thu Mar 06 15:48:02 2014

<a name=compilerReport723>$ Start of Compile</a>
#Thu Mar 06 15:48:02 2014

Synopsys VHDL Compiler, version comp400rc, Build 020R, built May 20 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files (x86)\Synplicity\fpga_C200906\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1394117282> | Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd:4:7:4:14:@N:CD630:@XP_MSG">liaison.vhd(4)</a><!@TM:1394117282> | Synthesizing liaison.liaison.liaison 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\ECC.vhd:4:7:4:10:@N:CD630:@XP_MSG">ECC.vhd(4)</a><!@TM:1394117282> | Synthesizing liaison.ecc.ecc 
Post processing for liaison.ecc.ecc
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\registers.vhd:4:7:4:16:@N:CD630:@XP_MSG">registers.vhd(4)</a><!@TM:1394117282> | Synthesizing liaison.registers.registers 
Post processing for liaison.registers.registers
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:4:7:4:17:@N:CD630:@XP_MSG">controller.vhd(4)</a><!@TM:1394117282> | Synthesizing liaison.controller.controller 
Post processing for liaison.controller.controller
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:87:1:87:3:@W:CL117:@XP_MSG">controller.vhd(87)</a><!@TM:1394117282> | Latch generated from process for signal next_do_counter(3 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:65:1:65:3:@W:CL117:@XP_MSG">controller.vhd(65)</a><!@TM:1394117282> | Latch generated from process for signal next_di_counter(3 downto 0), probably caused by a missing assignment in an if or case stmt</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:48:1:48:3:@N:CL177:@XP_MSG">controller.vhd(48)</a><!@TM:1394117282> | Sharing sequential element do_ready_internal.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:14:7:14:18:@N:CD630:@XP_MSG">onebitvoter.vhd(14)</a><!@TM:1394117282> | Synthesizing liaison.onebitvoter.behavioral 
Post processing for liaison.onebitvoter.behavioral
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:99:4:99:8:@W:CL117:@XP_MSG">onebitvoter.vhd(99)</a><!@TM:1394117282> | Latch generated from process for signal voted_data, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:167:0:167:2:@W:CL117:@XP_MSG">onebitvoter.vhd(167)</a><!@TM:1394117282> | Latch generated from process for signal status_internal(2 downto 0), probably caused by a missing assignment in an if or case stmt</font>
Post processing for liaison.liaison.liaison
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 15:48:02 2014

###########################################################]
<a name=mapperReport724>Synopsys Xilinx Technology Mapper, Version map450rc, Build 029R, Built May 22 2009 15:55:09</a>
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.06
<font color=#A52A2A>@W: : <!@TM:1394117283> | Ignoring top level module 'liaison.liaison' as specified in project file</font> 
<font color=#A52A2A>@W:<a href="@W:MF252:@XP_HELP">MF252</a> : <!@TM:1394117283> | Running in 32-bit mode. 64-bit mode was requested but is unavailable.</font> 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1394117283> | Gated clock conversion enabled  
Reading Xilinx I/O pad type table from file [C:\Program Files (x86)\Synplicity\fpga_C200906\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Program Files (x86)\Synplicity\fpga_C200906\lib\xilinx\gttype.txt] 
@N: : <!@TM:1394117283> | Running in logic synthesis mode without enhanced optimization 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1394117283> | User specified initial value found in some of the sequential elements in the design. Applying an initial value to a register may not deliver the best synthesis results. For example, registers with initial values may be preserved and retiming/pipelining may not be performed. To improve synthesis results you may want to remove the register initialization from the RTL code </font> 

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd:167:0:167:2:@W:MO129:@XP_MSG">onebitvoter.vhd(167)</a><!@TM:1394117283> | Sequential instance status_internal[0] has been reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd:167:0:167:2:@W:MO129:@XP_MSG">onebitvoter.vhd(167)</a><!@TM:1394117283> | Sequential instance status_internal[1] has been reduced to a combinational gate by constant propagation</font>
Automatic dissolve at startup in view:liaison.liaison(liaison) of registers(registers)

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1394117283> | Applying Initial value "000" on instance: onebitvoter.last_status[2:0]  
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:165:2:165:6:@N:FA239:@XP_MSG">controller.vhd(165)</a><!@TM:1394117283> | Rom next_voted_data_selector[4:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:126:2:126:6:@N:FA239:@XP_MSG">controller.vhd(126)</a><!@TM:1394117283> | Rom next_control_signals[9:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:165:2:165:6:@N:FA239:@XP_MSG">controller.vhd(165)</a><!@TM:1394117283> | Rom next_voted_data_selector[4:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:165:2:165:6:@N:MO106:@XP_MSG">controller.vhd(165)</a><!@TM:1394117283> | Found ROM, 'next_voted_data_selector[4:0]', 15 words by 5 bits 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:126:2:126:6:@N:FA239:@XP_MSG">controller.vhd(126)</a><!@TM:1394117283> | Rom next_control_signals[9:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:126:2:126:6:@N:MO106:@XP_MSG">controller.vhd(126)</a><!@TM:1394117283> | Found ROM, 'next_control_signals[9:0]', 11 words by 10 bits 
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 63MB peak: 66MB)

@N:<a href="@N:BN116:@XP_HELP">BN116</a> : <a href="c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:48:1:48:3:@N:BN116:@XP_MSG">controller.vhd(48)</a><!@TM:1394117283> | Removing sequential instance controller.voted_data_selector[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)


Clock Buffers:
  Inserting Clock buffer for port clk,
Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:liaison.liaison(liaison):
No nets needed buffering.

@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1394117283> | Retiming summary: 0 registers retimed to 0  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1394117283> | The option to pack flops in the IOB has not been specified  
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Writing Analyst data base C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srm
@N:<a href="@N:MF203:@XP_HELP">MF203</a> : <!@TM:1394117283> | Set autoconstraint_io  
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Writing EDIF Netlist and constraint files
Reading Xilinx net attributes from file [C:\Program Files (x86)\Synplicity\fpga_C200906\lib\xilinx\netattr.txt] 
C-2009.06
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

@N:<a href="@N:MF276:@XP_HELP">MF276</a> : <!@TM:1394117283> | Gated clock conversion enabled, but no gated clocks found in design  
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:1394117283> | Generated clock conversion enabled, but no generated clocks found in design  
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Found clock liaison|clk with period 1000.00ns 


<a name=timingReport725>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Mar 06 15:48:03 2014
#


Top view:               liaison
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1394117283> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 


<a name=performanceSummary726>Performance Summary </a>
*******************


Worst slack in design: 994.317

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
liaison|clk        1.0 MHz       176.0 MHz     1000.000      5.683         994.317     inferred     Inferred_clkgroup_0
System             1.0 MHz       289.2 MHz     1000.000      3.458         996.543     system       default_clkgroup   
=======================================================================================================================





<a name=clockRelationships727>Clock Relationships</a>
*******************

Clocks                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
liaison|clk  liaison|clk  |  1000.000    994.317  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo728>Interface Information </a>
*********************



<a name=inputPorts729>Input Ports: </a>

Port           Starting            User           Arrival     Required          
Name           Reference           Constraint     Time        Time         Slack
               Clock                                                            
--------------------------------------------------------------------------------
clk            NA                  NA             NA          NA           NA   
di_ready       NA                  NA             NA          NA           NA   
mp_data[0]     System (rising)     NA             0.000       996.370           
mp_data[1]     System (rising)     NA             0.000       996.370           
mp_data[2]     System (rising)     NA             0.000       996.351           
mp_data[3]     System (rising)     NA             0.000       996.370           
reset          System (rising)     NA             0.000       997.551           
================================================================================


<a name=outputPorts730>Output Ports: </a>

Port           Starting                 User           Arrival     Required          
Name           Reference                Constraint     Time        Time         Slack
               Clock                                                                 
-------------------------------------------------------------------------------------
do_ready       liaison|clk (rising)     NA             3.752       1000.000          
voted_data     liaison|clk (rising)     NA             5.683       1000.000          
=====================================================================================



====================================
<a name=clockReport731>Detailed Report for Clock: liaison|clk</a>
====================================



<a name=startingSlack732>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                    Arrival            
Instance                              Reference       Type     Pin     Net                        Time        Slack  
                                      Clock                                                                          
---------------------------------------------------------------------------------------------------------------------
controller.voted_data_selector[0]     liaison|clk     FD       Q       voted_data_selector[0]     0.265       994.317
registers.status_reg[2]               liaison|clk     FDRE     Q       status_out[2]              0.265       994.338
registers.status_reg[0]               liaison|clk     FDRE     Q       status_out[0]              0.265       994.341
registers.status_reg[1]               liaison|clk     FDRE     Q       status_out[1]              0.265       994.341
registers.voted_data_reg[3]           liaison|clk     FDRE     Q       voted_data_out[3]          0.265       994.341
registers.voted_data_reg[0]           liaison|clk     FDRE     Q       voted_data_out[0]          0.265       994.346
registers.voted_data_reg[1]           liaison|clk     FDRE     Q       voted_data_out[1]          0.265       994.346
registers.voted_data_reg[4]           liaison|clk     FDRE     Q       voted_data_out[4]          0.265       994.346
registers.voted_data_reg[5]           liaison|clk     FDRE     Q       voted_data_out[5]          0.265       994.346
registers.voted_data_reg[2]           liaison|clk     FDRE     Q       voted_data_out[2]          0.265       994.350
=====================================================================================================================


<a name=endingSlack733>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                       Required            
Instance                           Reference       Type     Pin            Net                    Time         Slack  
                                   Clock                                                                              
----------------------------------------------------------------------------------------------------------------------
voted_data                         liaison|clk     Port     voted_data     voted_data             1000.000     994.317
do_ready                           liaison|clk     Port     do_ready       do_ready               1000.000     996.248
onebitvoter.status[1]              liaison|clk     FDE      D              status_internal[1]     999.787      996.924
onebitvoter.status[0]              liaison|clk     FDE      D              status_internal[0]     999.787      996.943
onebitvoter.last_status[1]         liaison|clk     FD       D              last_status_0[1]       999.986      996.976
onebitvoter.last_status[0]         liaison|clk     FD       D              last_status_0[0]       999.986      996.995
onebitvoter.voted_data             liaison|clk     LD       D              voted_data_1           999.693      997.106
onebitvoter.status_internal[2]     liaison|clk     LDCP     D              voted_data23           999.787      998.307
onebitvoter.state_c                liaison|clk     FD       D              N_63_i                 999.986      998.323
onebitvoter.state_a                liaison|clk     FD       D              N_61_i                 999.986      998.333
======================================================================================================================



<a name=worstPaths734>Worst Path Information</a>
<a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr:fp:18934:20824:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        1000.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      5.683
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     994.317

    Number of logic level(s):                5
    Starting point:                          controller.voted_data_selector[0] / Q
    Ending point:                            voted_data / voted_data
    The start point is clocked by            liaison|clk [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin            Pin               Arrival     No. of    
Name                                  Type      Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
controller.voted_data_selector[0]     FD        Q              Out     0.265     0.265       -         
voted_data_selector[0]                Net       -              -       0.581     -           7         
voted_data_3_0_am                     LUT3      I2             In      -         0.846       -         
voted_data_3_0_am                     LUT3      O              Out     0.146     0.993       -         
voted_data_3_0_am                     Net       -              -       0.000     -           1         
voted_data_3_0                        MUXF5     I0             In      -         0.993       -         
voted_data_3_0                        MUXF5     O              Out     0.278     1.270       -         
N_3                                   Net       -              -       0.527     -           1         
voted_data_14_0_am                    LUT3      I0             In      -         1.797       -         
voted_data_14_0_am                    LUT3      O              Out     0.146     1.944       -         
voted_data_14_0_am                    Net       -              -       0.000     -           1         
voted_data_14_0                       MUXF5     I0             In      -         1.944       -         
voted_data_14_0                       MUXF5     O              Out     0.278     2.221       -         
voted_data_c                          Net       -              -       0.527     -           1         
voted_data_obuf                       OBUF      I              In      -         2.748       -         
voted_data_obuf                       OBUF      O              Out     2.935     5.683       -         
voted_data                            Net       -              -       0.000     -           1         
voted_data                            Port      voted_data     Out     -         5.683       -         
=======================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 5.683 is 4.048(71.2%) logic and 1.635(28.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport735>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack736>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                     Arrival            
Instance                          Reference     Type     Pin            Net                    Time        Slack  
                                  Clock                                                                           
------------------------------------------------------------------------------------------------------------------
mp_data[3:0]                      System        Port     mp_data[2]     mp_data[2]             0.000       996.351
mp_data[3:0]                      System        Port     mp_data[0]     mp_data[0]             0.000       996.370
mp_data[3:0]                      System        Port     mp_data[1]     mp_data[1]             0.000       996.370
mp_data[3:0]                      System        Port     mp_data[3]     mp_data[3]             0.000       996.370
onebitvoter.voted_data            System        LD       Q              voted_data             0.265       996.909
reset                             System        Port     reset          reset                  0.000       997.551
controller.next_di_counter[0]     System        LDC      Q              next_di_counter[0]     0.265       997.835
controller.next_di_counter[1]     System        LDC      Q              next_di_counter[1]     0.265       997.883
controller.next_di_counter[2]     System        LDC      Q              next_di_counter[2]     0.265       998.287
controller.next_di_counter[3]     System        LDC      Q              next_di_counter[3]     0.265       998.947
==================================================================================================================


<a name=endingSlack737>Ending Points with Worst Slack</a>
******************************

                               Starting                                              Required            
Instance                       Reference     Type     Pin     Net                    Time         Slack  
                               Clock                                                                     
---------------------------------------------------------------------------------------------------------
onebitvoter.status[1]          System        FDE      D       status_internal[1]     999.787      996.351
onebitvoter.status[0]          System        FDE      D       status_internal[0]     999.787      996.370
onebitvoter.last_status[1]     System        FD       D       last_status_0[1]       999.986      996.404
onebitvoter.last_status[0]     System        FD       D       last_status_0[0]       999.986      996.423
onebitvoter.voted_data         System        LD       D       voted_data_1           999.693      996.543
onebitvoter.status[0]          System        FDE      CE      reset_c_i              999.582      997.551
onebitvoter.status[1]          System        FDE      CE      reset_c_i              999.582      997.551
onebitvoter.status[2]          System        FDE      CE      reset_c_i              999.582      997.551
onebitvoter.y                  System        FDE      CE      reset_c_i              999.582      997.551
registers.ECC_reg[0]           System        FDRE     R       reset_c                999.214      997.725
=========================================================================================================



<a name=worstPaths738>Worst Path Information</a>
<a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr:fp:26047:27727:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        1000.000
    - Setup time:                            0.213
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.787

    - Propagation time:                      3.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.351

    Number of logic level(s):                4
    Starting point:                          mp_data[3:0] / mp_data[2]
    Ending point:                            onebitvoter.status[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            liaison|clk [rising] on pin C

Instance / Net                                         Pin            Pin               Arrival     No. of    
Name                                          Type     Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
mp_data[3:0]                                  Port     mp_data[2]     In      0.000     0.000       -         
mp_data[2]                                    Net      -              -       0.000     -           1         
mp_data_ibuf[2]                               IBUF     I              In      -         0.000       -         
mp_data_ibuf[2]                               IBUF     O              Out     0.863     0.863       -         
mp_data_c[2]                                  Net      -              -       0.527     -           3         
onebitvoter.state_c_1                         LUT3     I0             In      -         1.390       -         
onebitvoter.state_c_1                         LUT3     O              Out     0.146     1.537       -         
state_c_1                                     Net      -              -       0.552     -           5         
onebitvoter.state_a_2_RNIB501                 LUT4     I2             In      -         2.088       -         
onebitvoter.state_a_2_RNIB501                 LUT4     O              Out     0.146     2.235       -         
N_30_iso                                      Net      -              -       0.527     -           3         
onebitvoter.un1_number_of_winning_votes_4     LUT3     I2             In      -         2.762       -         
onebitvoter.un1_number_of_winning_votes_4     LUT3     O              Out     0.146     2.909       -         
status_internal[1]                            Net      -              -       0.527     -           3         
onebitvoter.status[1]                         FDE      D              In      -         3.436       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.648 is 1.515(41.5%) logic and 2.133(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage739>Resource Usage Report for liaison </a>

Mapping to part: xc4vfx12sf363-12
Cell usage:
FD              19 uses
FDE             4 uses
FDR             10 uses
FDRE            15 uses
LD              1 use
LDC             8 uses
LDCP            1 use
MUXF5           4 uses
LUT2            17 uses
LUT3            21 uses
LUT4            29 uses

I/O ports: 9
I/O primitives: 9
IBUF           6 uses
IBUFG          1 use
OBUF           2 uses

BUFG           1 use

I/O Register bits:                  0
Register bits not including I/Os:   48 (0%)
Latch bits not including I/Os:      10 (0%)

Global Clock Buffers: 1 of 32 (3%)

Total load per clock:
   liaison|clk: 48

Mapping Summary:
Total  LUTs: 67 (0%)

Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 15:48:03 2014

###########################################################]
