<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver uartns550 v3_1: xuartns550_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xuartns550_l.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a4c29e1365c1d130514e256262625bc15">XUARTNS550_L_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a3aa5621d35dd0e4eea01fcee2063a7a3">XUN_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a4b1b546e60a0c76832f6e3a9a3957094">XUN_FIFO_SIZE</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a6708c902724ba63054f78d2179562615">XUN_DIVISOR_BYTE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a58ff500307c70fda263888b18fc6389c">XUartNs550_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ae648146666080fdac4f6949b6ed3101a">XUartNs550_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#acfbf9e5ce401ea4b07a19752802926f7">XUartNs550_GetLineStatusReg</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LSR_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ab9ba96c18cb50a8ab5873d781b4ee94e">XUartNs550_GetLineControlReg</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LCR_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a4f3ff99ca70dfe6c715cbbfdd9742230">XUartNs550_SetLineControlReg</a>(BaseAddress, RegisterValue)&nbsp;&nbsp;&nbsp;XUartNs550_WriteReg((BaseAddress), XUN_LCR_OFFSET, (RegisterValue))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a24622c1399f2cbab46e9dda140ef4aa0">XUartNs550_EnableIntr</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a9039b3a4a9852fa556e522976edd1288">XUartNs550_DisableIntr</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a941188ffba023576548effef6ccb0707">XUartNs550_IsReceiveData</a>(BaseAddress)&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_DATA_READY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#abae5b671e19c043af9e1c76e183acb60">XUartNs550_IsTransmitEmpty</a>(BaseAddress)&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_TX_BUFFER_EMPTY)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets for the 16450/16550 compatible UART device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a0c9f6a9aff7a8753caf9965f3162c2ce">XUN_RBR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#aaeadf9e35937495ade3ac065a4a6ccbf">XUN_THR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a270ca9810a3fde617c7fd9f5bc707e6d">XUN_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a36427b607774c1107afd847eb85bc4c9">XUN_IIR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a3d652c8c88fd310239eab927dff43d94">XUN_FCR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a50bcaf32aedaf4476931b898961a533f">XUN_LCR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x0C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a9046de189f3f0a647fc5c908324f31d9">XUN_MCR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a9cb658f2d8ea9eb438ee626a74ab65ef">XUN_LSR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a69e96899321d1c793301e52cb4ff7d5b">XUN_MSR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x18)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ad024e52bf451be70a16217ee15136558">XUN_DRLS_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a9923a9e780653084f76cd38f4008d0c5">XUN_DRLM_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Enable Register (IER) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp356c1f6d097a2ac76fe757c3285e74c8"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a283d7f5d44a578ce4ae7f3667ba36908">XUN_IER_MODEM_STATUS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#af385b4925367d2717920845f2880ba47">XUN_IER_RX_LINE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a8536fc383eb2b08497a576b186547930">XUN_IER_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ae3baa08e218c2f904b1f28ffd06bc527">XUN_IER_RX_DATA</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt ID Register (INT_ID) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbc4a2a010af9b05ee5668cb43053cfde"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a1770fc9ccf8e1fb1549e53fb83bf2980">XUN_INT_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ad37ac1583a8e7e9f34530947b89e06fe">XUN_INT_ID_FIFOS_ENABLED</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Control Register mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp729f009ea86313041d6033d47aae5414"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a4b16c45a8ec1b6fe90e862d4db5f5558">XUN_FIFO_RX_TRIG_MSB</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a5b79e08613c8560b6f959a7e99de2914">XUN_FIFO_RX_TRIG_LSB</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ad43092374d907d369cfa0c09bccf39c2">XUN_FIFO_TX_RESET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ac547846d9841b9801f6b6cd2c879e881">XUN_FIFO_RX_RESET</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a729d149d84afe79ed69445f8bf6d5101">XUN_FIFO_ENABLE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ab75853d561b5a47735a412acc54b1507">XUN_FIFO_RX_TRIGGER</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>
<tr><td colspan="2"><div class="groupHeader">Line Control Register(LCR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7cfb146e312e1a4cce4c743ba6d9441d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#aa2aa323315e8d4e0265bcb004debc302">XUN_LCR_DLAB</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ac488c0877e5d9195ba6702c5d87bbac1">XUN_LCR_SET_BREAK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#adb09446c6f42dc66f5247562cb467b83">XUN_LCR_STICK_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a5a9981c3534734f46ae6a7761c272cd2">XUN_LCR_EVEN_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a4a5273b5f25d43f994d23adcfaceb06f">XUN_LCR_ENABLE_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ac7f9d8d22514af63f22691f8b0aaee5c">XUN_LCR_2_STOP_BITS</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ab8237823909f5df4df1635ffe6c3fd8e">XUN_LCR_8_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#af6444c0fe2141a04caa36c3ceff7e7bc">XUN_LCR_7_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ac4a2b734e8f1aa8c0935ee3afa8f6a00">XUN_LCR_6_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a483bdd6c37b57123fdc2a3da8a74a39f">XUN_LCR_LENGTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#aa87780e1deb82b5068dc0d4f2c495098">XUN_LCR_PARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mode Control Register(MCR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp39ebf58c10439ab8eaadcaf5d1c450c3"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a04187396f216eb0cd5be0db172fb1934">XUN_MCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#aeb40f8130a80ee807ea023a371bf8c38">XUN_MCR_OUT_2</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a73b885722152824dc9a12d643dea0bf5">XUN_MCR_OUT_1</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ae4f30ef843108b79b9d582bada19819a">XUN_MCR_RTS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a3c2e9f72e54de87dedaafe6085ae4ec9">XUN_MCR_DTR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Line Status Register(LSR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe9ba020cc67a97bd9f61fa66e3f700d8"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ab923b7cea4222649e9cf8a0a7413ed35">XUN_LSR_RX_FIFO_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a648b52ef84c2214179e2fe3c80d77677">XUN_LSR_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#acfc60ddcada499862b482041805b1f03">XUN_LSR_TX_BUFFER_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ae74ee94f0c84de4861c57c04bff0d390">XUN_LSR_BREAK_INT</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a55e6bddf04ae12aba48d7176dbec9763">XUN_LSR_FRAMING_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a94c55231673313abf9f38f451bf952b4">XUN_LSR_PARITY_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a21276c29b98219b18cf86d0eb2c7134b">XUN_LSR_OVERRUN_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a64e43cf523785c523618adc1f046370f">XUN_LSR_DATA_READY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#af2d9f7f1bffd43b92ef31d187f4bcb5e">XUN_LSR_ERROR_BREAK</a>&nbsp;&nbsp;&nbsp;0x0000001E</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a08856530b609941a65bb86a2ea1e5f5c">XUartNs550_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a7f46178664ca6c18e631b64d0dde6e25">XUartNs550_RecvByte</a> (u32 BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#aaec2dc3c8efd837825dc6c338e2397cc">XUartNs550_SetBaud</a> (u32 BaseAddress, u32 InputClockHz, u32 BaudRate)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and low-level driver functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation. High-level driver functions are defined in <a class="el" href="xuartns550_8h.html">xuartns550.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date	 Changes
 ----- ---- -------- -----------------------------------------------
 1.00b jhl  04/24/02 First release
 1.11a sv   03/20/07 Updated to use the new coding guidelines.
 1.11a rpm  11/13/07 Fixed bug in _EnableIntr
 2.00a ktn  10/20/09 Converted all register accesses to 32 bit access.
		      Updated to use HAL Processor APIs. _m is removed from the
		      name of all the macro definitions.
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a9039b3a4a9852fa556e522976edd1288"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_DisableIntr" ref="a9039b3a4a9852fa556e522976edd1288" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_DisableIntr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xuartns550__l_8h.html#ae648146666080fdac4f6949b6ed3101a">XUartNs550_WriteReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#a270ca9810a3fde617c7fd9f5bc707e6d">XUN_IER_OFFSET</a>,              \
                        <a class="code" href="xuartns550__l_8h.html#a58ff500307c70fda263888b18fc6389c">XUartNs550_ReadReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#a270ca9810a3fde617c7fd9f5bc707e6d">XUN_IER_OFFSET</a>) &amp; \
                        ~(<a class="code" href="xuartns550__l_8h.html#af385b4925367d2717920845f2880ba47">XUN_IER_RX_LINE</a> | <a class="code" href="xuartns550__l_8h.html#a8536fc383eb2b08497a576b186547930">XUN_IER_TX_EMPTY</a> | <a class="code" href="xuartns550__l_8h.html#ae3baa08e218c2f904b1f28ffd06bc527">XUN_IER_RX_DATA</a>))
</pre></div><p>Disable the transmit and receive interrupts of the UART.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xuartns550__l_8h.html#a9039b3a4a9852fa556e522976edd1288">XUartNs550_DisableIntr(u32 BaseAddress)</a>;, </dd></dl>

</div>
</div>
<a class="anchor" id="a24622c1399f2cbab46e9dda140ef4aa0"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_EnableIntr" ref="a24622c1399f2cbab46e9dda140ef4aa0" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_EnableIntr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xuartns550__l_8h.html#ae648146666080fdac4f6949b6ed3101a">XUartNs550_WriteReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#a270ca9810a3fde617c7fd9f5bc707e6d">XUN_IER_OFFSET</a>,              \
                         <a class="code" href="xuartns550__l_8h.html#a58ff500307c70fda263888b18fc6389c">XUartNs550_ReadReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#a270ca9810a3fde617c7fd9f5bc707e6d">XUN_IER_OFFSET</a>) | \
                         (<a class="code" href="xuartns550__l_8h.html#af385b4925367d2717920845f2880ba47">XUN_IER_RX_LINE</a> | <a class="code" href="xuartns550__l_8h.html#a8536fc383eb2b08497a576b186547930">XUN_IER_TX_EMPTY</a> | <a class="code" href="xuartns550__l_8h.html#ae3baa08e218c2f904b1f28ffd06bc527">XUN_IER_RX_DATA</a>))
</pre></div><p>Enable the transmit and receive interrupts of the UART.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xuartns550__l_8h.html#a24622c1399f2cbab46e9dda140ef4aa0">XUartNs550_EnableIntr(u32 BaseAddress)</a>;, </dd></dl>

</div>
</div>
<a class="anchor" id="ab9ba96c18cb50a8ab5873d781b4ee94e"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_GetLineControlReg" ref="ab9ba96c18cb50a8ab5873d781b4ee94e" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_GetLineControlReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LCR_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the UART Line Status Register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartns550__l_8h.html#ab9ba96c18cb50a8ab5873d781b4ee94e">XUartNs550_GetLineControlReg(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="acfbf9e5ce401ea4b07a19752802926f7"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_GetLineStatusReg" ref="acfbf9e5ce401ea4b07a19752802926f7" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_GetLineStatusReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LSR_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the UART Line Status Register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartns550__l_8h.html#acfbf9e5ce401ea4b07a19752802926f7">XUartNs550_GetLineStatusReg(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a941188ffba023576548effef6ccb0707"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_IsReceiveData" ref="a941188ffba023576548effef6ccb0707" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_IsReceiveData</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_DATA_READY)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Determine if there is receive data in the receiver and/or FIFO.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if there is receive data, FALSE otherwise.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xuartns550__l_8h.html#a941188ffba023576548effef6ccb0707">XUartNs550_IsReceiveData(u32 BaseAddress)</a>;, </dd></dl>

</div>
</div>
<a class="anchor" id="abae5b671e19c043af9e1c76e183acb60"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_IsTransmitEmpty" ref="abae5b671e19c043af9e1c76e183acb60" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_IsTransmitEmpty</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_TX_BUFFER_EMPTY)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Determine if a byte of data can be sent with the transmitter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if a byte can be sent, FALSE otherwise.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xuartns550__l_8h.html#abae5b671e19c043af9e1c76e183acb60">XUartNs550_IsTransmitEmpty(u32 BaseAddress)</a>;, </dd></dl>

</div>
</div>
<a class="anchor" id="a4c29e1365c1d130514e256262625bc15"></a><!-- doxytag: member="xuartns550_l.h::XUARTNS550_L_H" ref="a4c29e1365c1d130514e256262625bc15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTNS550_L_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58ff500307c70fda263888b18fc6389c"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_ReadReg" ref="a58ff500307c70fda263888b18fc6389c" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a UART register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartns550__l_8h.html#a58ff500307c70fda263888b18fc6389c">XUartNs550_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a4f3ff99ca70dfe6c715cbbfdd9742230"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_SetLineControlReg" ref="a4f3ff99ca70dfe6c715cbbfdd9742230" args="(BaseAddress, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_SetLineControlReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartNs550_WriteReg((BaseAddress), XUN_LCR_OFFSET, (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set the UART Line Status Register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XUartNs550_SetLineControlReg(u32 BaseAddress, u32 RegisterValue); </dd></dl>

</div>
</div>
<a class="anchor" id="ae648146666080fdac4f6949b6ed3101a"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_WriteReg" ref="ae648146666080fdac4f6949b6ed3101a" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartNs550_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to a UART register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the regsiter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 XUartNs550_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>

</div>
</div>
<a class="anchor" id="a6708c902724ba63054f78d2179562615"></a><!-- doxytag: member="xuartns550_l.h::XUN_DIVISOR_BYTE_MASK" ref="a6708c902724ba63054f78d2179562615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_DIVISOR_BYTE_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9923a9e780653084f76cd38f4008d0c5"></a><!-- doxytag: member="xuartns550_l.h::XUN_DRLM_OFFSET" ref="a9923a9e780653084f76cd38f4008d0c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_DRLM_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divisor Register MSB </p>

</div>
</div>
<a class="anchor" id="ad024e52bf451be70a16217ee15136558"></a><!-- doxytag: member="xuartns550_l.h::XUN_DRLS_OFFSET" ref="ad024e52bf451be70a16217ee15136558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_DRLS_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divisor Register LSB </p>

</div>
</div>
<a class="anchor" id="a3d652c8c88fd310239eab927dff43d94"></a><!-- doxytag: member="xuartns550_l.h::XUN_FCR_OFFSET" ref="a3d652c8c88fd310239eab927dff43d94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FCR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fifo control, write only </p>

</div>
</div>
<a class="anchor" id="a729d149d84afe79ed69445f8bf6d5101"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_ENABLE" ref="a729d149d84afe79ed69445f8bf6d5101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_ENABLE&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable the FIFOs </p>

</div>
</div>
<a class="anchor" id="ac547846d9841b9801f6b6cd2c879e881"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_RESET" ref="ac547846d9841b9801f6b6cd2c879e881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_RX_RESET&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset the receive FIFO </p>

</div>
</div>
<a class="anchor" id="a5b79e08613c8560b6f959a7e99de2914"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_TRIG_LSB" ref="a5b79e08613c8560b6f959a7e99de2914" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_RX_TRIG_LSB&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger level LSB </p>

</div>
</div>
<a class="anchor" id="a4b16c45a8ec1b6fe90e862d4db5f5558"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_TRIG_MSB" ref="a4b16c45a8ec1b6fe90e862d4db5f5558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_RX_TRIG_MSB&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger level MSB </p>

</div>
</div>
<a class="anchor" id="ab75853d561b5a47735a412acc54b1507"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_TRIGGER" ref="ab75853d561b5a47735a412acc54b1507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_RX_TRIGGER&nbsp;&nbsp;&nbsp;0x000000C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Both trigger level bits </p>

</div>
</div>
<a class="anchor" id="a4b1b546e60a0c76832f6e3a9a3957094"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_SIZE" ref="a4b1b546e60a0c76832f6e3a9a3957094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_SIZE&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad43092374d907d369cfa0c09bccf39c2"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_TX_RESET" ref="ad43092374d907d369cfa0c09bccf39c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_FIFO_TX_RESET&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset the transmit FIFO </p>

</div>
</div>
<a class="anchor" id="a283d7f5d44a578ce4ae7f3667ba36908"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_MODEM_STATUS" ref="a283d7f5d44a578ce4ae7f3667ba36908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_IER_MODEM_STATUS&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modem status interrupt </p>

</div>
</div>
<a class="anchor" id="a270ca9810a3fde617c7fd9f5bc707e6d"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_OFFSET" ref="a270ca9810a3fde617c7fd9f5bc707e6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_IER_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt enable </p>

</div>
</div>
<a class="anchor" id="ae3baa08e218c2f904b1f28ffd06bc527"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_RX_DATA" ref="ae3baa08e218c2f904b1f28ffd06bc527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_IER_RX_DATA&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver data available </p>

</div>
</div>
<a class="anchor" id="af385b4925367d2717920845f2880ba47"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_RX_LINE" ref="af385b4925367d2717920845f2880ba47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_IER_RX_LINE&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive status interrupt </p>

</div>
</div>
<a class="anchor" id="a8536fc383eb2b08497a576b186547930"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_TX_EMPTY" ref="a8536fc383eb2b08497a576b186547930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_IER_TX_EMPTY&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter empty interrupt </p>

</div>
</div>
<a class="anchor" id="a36427b607774c1107afd847eb85bc4c9"></a><!-- doxytag: member="xuartns550_l.h::XUN_IIR_OFFSET" ref="a36427b607774c1107afd847eb85bc4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_IIR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt id, read only </p>

</div>
</div>
<a class="anchor" id="ad37ac1583a8e7e9f34530947b89e06fe"></a><!-- doxytag: member="xuartns550_l.h::XUN_INT_ID_FIFOS_ENABLED" ref="ad37ac1583a8e7e9f34530947b89e06fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_INT_ID_FIFOS_ENABLED&nbsp;&nbsp;&nbsp;0x000000C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Only the FIFOs enable </p>

</div>
</div>
<a class="anchor" id="a1770fc9ccf8e1fb1549e53fb83bf2980"></a><!-- doxytag: member="xuartns550_l.h::XUN_INT_ID_MASK" ref="a1770fc9ccf8e1fb1549e53fb83bf2980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_INT_ID_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Only the interrupt ID </p>

</div>
</div>
<a class="anchor" id="ac7f9d8d22514af63f22691f8b0aaee5c"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_2_STOP_BITS" ref="ac7f9d8d22514af63f22691f8b0aaee5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_2_STOP_BITS&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1= 2 stop bits,0 = 1 stop bit </p>

</div>
</div>
<a class="anchor" id="ac4a2b734e8f1aa8c0935ee3afa8f6a00"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_6_DATA_BITS" ref="ac4a2b734e8f1aa8c0935ee3afa8f6a00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_6_DATA_BITS&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>6 Data bits selection </p>

</div>
</div>
<a class="anchor" id="af6444c0fe2141a04caa36c3ceff7e7bc"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_7_DATA_BITS" ref="af6444c0fe2141a04caa36c3ceff7e7bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_7_DATA_BITS&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>7 Data bits selection </p>

</div>
</div>
<a class="anchor" id="ab8237823909f5df4df1635ffe6c3fd8e"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_8_DATA_BITS" ref="ab8237823909f5df4df1635ffe6c3fd8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_8_DATA_BITS&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8 Data bits selection </p>

</div>
</div>
<a class="anchor" id="aa2aa323315e8d4e0265bcb004debc302"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_DLAB" ref="aa2aa323315e8d4e0265bcb004debc302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_DLAB&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divisor latch access </p>

</div>
</div>
<a class="anchor" id="a4a5273b5f25d43f994d23adcfaceb06f"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_ENABLE_PARITY" ref="a4a5273b5f25d43f994d23adcfaceb06f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_ENABLE_PARITY&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Enable, 0 = Disable parity </p>

</div>
</div>
<a class="anchor" id="a5a9981c3534734f46ae6a7761c272cd2"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_EVEN_PARITY" ref="a5a9981c3534734f46ae6a7761c272cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_EVEN_PARITY&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = even, 0 = odd parity </p>

</div>
</div>
<a class="anchor" id="a483bdd6c37b57123fdc2a3da8a74a39f"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_LENGTH_MASK" ref="a483bdd6c37b57123fdc2a3da8a74a39f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_LENGTH_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Both length bits mask </p>

</div>
</div>
<a class="anchor" id="a50bcaf32aedaf4476931b898961a533f"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_OFFSET" ref="a50bcaf32aedaf4476931b898961a533f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x0C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Line Control Register </p>

</div>
</div>
<a class="anchor" id="aa87780e1deb82b5068dc0d4f2c495098"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_PARITY_MASK" ref="aa87780e1deb82b5068dc0d4f2c495098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_PARITY_MASK&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Both parity bits mask </p>

</div>
</div>
<a class="anchor" id="ac488c0877e5d9195ba6702c5d87bbac1"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_SET_BREAK" ref="ac488c0877e5d9195ba6702c5d87bbac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_SET_BREAK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Cause a break condition </p>

</div>
</div>
<a class="anchor" id="adb09446c6f42dc66f5247562cb467b83"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_STICK_PARITY" ref="adb09446c6f42dc66f5247562cb467b83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LCR_STICK_PARITY&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stick Parity </p>

</div>
</div>
<a class="anchor" id="ae74ee94f0c84de4861c57c04bff0d390"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_BREAK_INT" ref="ae74ee94f0c84de4861c57c04bff0d390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_BREAK_INT&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Break detected interrupt </p>

</div>
</div>
<a class="anchor" id="a64e43cf523785c523618adc1f046370f"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_DATA_READY" ref="a64e43cf523785c523618adc1f046370f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_DATA_READY&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive data ready </p>

</div>
</div>
<a class="anchor" id="af2d9f7f1bffd43b92ef31d187f4bcb5e"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_ERROR_BREAK" ref="af2d9f7f1bffd43b92ef31d187f4bcb5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_ERROR_BREAK&nbsp;&nbsp;&nbsp;0x0000001E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Errors except FIFO error and break detected </p>

</div>
</div>
<a class="anchor" id="a55e6bddf04ae12aba48d7176dbec9763"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_FRAMING_ERROR" ref="a55e6bddf04ae12aba48d7176dbec9763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_FRAMING_ERROR&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Framing error on current byte </p>

</div>
</div>
<a class="anchor" id="a9cb658f2d8ea9eb438ee626a74ab65ef"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_OFFSET" ref="a9cb658f2d8ea9eb438ee626a74ab65ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Line Status Register </p>

</div>
</div>
<a class="anchor" id="a21276c29b98219b18cf86d0eb2c7134b"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_OVERRUN_ERROR" ref="a21276c29b98219b18cf86d0eb2c7134b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_OVERRUN_ERROR&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun error on receive FIFO </p>

</div>
</div>
<a class="anchor" id="a94c55231673313abf9f38f451bf952b4"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_PARITY_ERROR" ref="a94c55231673313abf9f38f451bf952b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_PARITY_ERROR&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity error on current byte </p>

</div>
</div>
<a class="anchor" id="ab923b7cea4222649e9cf8a0a7413ed35"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_RX_FIFO_ERROR" ref="ab923b7cea4222649e9cf8a0a7413ed35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_RX_FIFO_ERROR&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>An errored byte is in FIFO </p>

</div>
</div>
<a class="anchor" id="acfc60ddcada499862b482041805b1f03"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_TX_BUFFER_EMPTY" ref="acfc60ddcada499862b482041805b1f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_TX_BUFFER_EMPTY&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit holding reg empty </p>

</div>
</div>
<a class="anchor" id="a648b52ef84c2214179e2fe3c80d77677"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_TX_EMPTY" ref="a648b52ef84c2214179e2fe3c80d77677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_LSR_TX_EMPTY&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter is empty </p>

</div>
</div>
<a class="anchor" id="a3c2e9f72e54de87dedaafe6085ae4ec9"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_DTR" ref="a3c2e9f72e54de87dedaafe6085ae4ec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MCR_DTR&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DTR signal </p>

</div>
</div>
<a class="anchor" id="a04187396f216eb0cd5be0db172fb1934"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_LOOP" ref="a04187396f216eb0cd5be0db172fb1934" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MCR_LOOP&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local loopback </p>

</div>
</div>
<a class="anchor" id="a9046de189f3f0a647fc5c908324f31d9"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_OFFSET" ref="a9046de189f3f0a647fc5c908324f31d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MCR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modem Control Register </p>

</div>
</div>
<a class="anchor" id="a73b885722152824dc9a12d643dea0bf5"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_OUT_1" ref="a73b885722152824dc9a12d643dea0bf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MCR_OUT_1&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General output 1 signal </p>

</div>
</div>
<a class="anchor" id="aeb40f8130a80ee807ea023a371bf8c38"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_OUT_2" ref="aeb40f8130a80ee807ea023a371bf8c38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MCR_OUT_2&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General output 2 signal </p>

</div>
</div>
<a class="anchor" id="ae4f30ef843108b79b9d582bada19819a"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_RTS" ref="ae4f30ef843108b79b9d582bada19819a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MCR_RTS&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTS signal </p>

</div>
</div>
<a class="anchor" id="a69e96899321d1c793301e52cb4ff7d5b"></a><!-- doxytag: member="xuartns550_l.h::XUN_MSR_OFFSET" ref="a69e96899321d1c793301e52cb4ff7d5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_MSR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x18)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modem Status Register </p>

</div>
</div>
<a class="anchor" id="a0c9f6a9aff7a8753caf9965f3162c2ce"></a><!-- doxytag: member="xuartns550_l.h::XUN_RBR_OFFSET" ref="a0c9f6a9aff7a8753caf9965f3162c2ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_RBR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive buffer, read only </p>

</div>
</div>
<a class="anchor" id="a3aa5621d35dd0e4eea01fcee2063a7a3"></a><!-- doxytag: member="xuartns550_l.h::XUN_REG_OFFSET" ref="a3aa5621d35dd0e4eea01fcee2063a7a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_REG_OFFSET&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeadf9e35937495ade3ac065a4a6ccbf"></a><!-- doxytag: member="xuartns550_l.h::XUN_THR_OFFSET" ref="aaeadf9e35937495ade3ac065a4a6ccbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUN_THR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit holding register </p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a7f46178664ca6c18e631b64d0dde6e25"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_RecvByte" ref="a7f46178664ca6c18e631b64d0dde6e25" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XUartNs550_RecvByte </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function receives a byte from the UART. It operates in a polling mode and blocks until a byte of data is received.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the UART.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The data byte received by the UART.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a08856530b609941a65bb86a2ea1e5f5c"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_SendByte" ref="a08856530b609941a65bb86a2ea1e5f5c" args="(u32 BaseAddress, u8 Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XUartNs550_SendByte </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function sends a data byte with the UART. This function operates in the polling mode and blocks until the data has been put into the UART transmit holding register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the UART. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>contains the data byte to be sent.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="aaec2dc3c8efd837825dc6c338e2397cc"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_SetBaud" ref="aaec2dc3c8efd837825dc6c338e2397cc" args="(u32 BaseAddress, u32 InputClockHz, u32 BaudRate)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XUartNs550_SetBaud </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>InputClockHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaudRate</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set the baud rate for the UART.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the UART. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InputClockHz</em>&nbsp;</td><td>is the frequency of the input clock to the device in Hertz. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BaudRate</em>&nbsp;</td><td>is the baud rate to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
