Analysis & Synthesis report for Decoder
Fri Jun 06 16:02:20 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Parameter Settings for User Entity Instance: Decoder_VHDL:inst
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jun 06 16:02:20 2008   ;
; Quartus II Version          ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name               ; Decoder                                 ;
; Top-level Entity Name       ; Decoder                                 ;
; Family                      ; MAX7000AE                               ;
; Total macrocells            ; 16                                      ;
; Total pins                  ; 21                                      ;
+-----------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                       ;
+----------------------------------------------------------------------+--------------+---------------+
; Option                                                               ; Setting      ; Default Value ;
+----------------------------------------------------------------------+--------------+---------------+
; Top-level entity name                                                ; Decoder      ; Decoder       ;
; Family name                                                          ; MAX7000AE    ; Stratix       ;
; Create Debugging Nodes for IP Cores                                  ; Off          ; Off           ;
; Preserve fewer node names                                            ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                            ; Off          ; Off           ;
; Verilog Version                                                      ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                         ; VHDL93       ; VHDL93        ;
; State Machine Processing                                             ; Auto         ; Auto          ;
; Safe State Machine                                                   ; Off          ; Off           ;
; Extract Verilog State Machines                                       ; On           ; On            ;
; Extract VHDL State Machines                                          ; On           ; On            ;
; Ignore Verilog initial constructs                                    ; Off          ; Off           ;
; Add Pass-Through Logic to Inferred RAMs                              ; On           ; On            ;
; NOT Gate Push-Back                                                   ; On           ; On            ;
; Power-Up Don't Care                                                  ; On           ; On            ;
; Remove Duplicate Registers                                           ; On           ; On            ;
; Ignore CARRY Buffers                                                 ; Off          ; Off           ;
; Ignore CASCADE Buffers                                               ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                                ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                            ; Off          ; Off           ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A           ; Auto         ; Auto          ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A            ; Off          ; Off           ;
; Limit AHDL Integers to 32 Bits                                       ; Off          ; Off           ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A         ; Speed        ; Speed         ;
; Allow XOR Gate Usage                                                 ; On           ; On            ;
; Auto Logic Cell Insertion                                            ; On           ; On            ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4            ; 4             ;
; Auto Parallel Expanders                                              ; On           ; On            ;
; Auto Open-Drain Pins                                                 ; On           ; On            ;
; Auto Resource Sharing                                                ; Off          ; Off           ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A   ; 100          ; 100           ;
; Ignore translate_off and synthesis_off directives                    ; Off          ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                   ; On           ; On            ;
; HDL message level                                                    ; Level2       ; Level2        ;
; Suppress Register Optimization Related Messages                      ; Off          ; Off           ;
; Number of Removed Registers Reported in Synthesis Report             ; 100          ; 100           ;
; Use smart compilation                                                ; Off          ; Off           ;
+----------------------------------------------------------------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; Decoder_VHDL.vhd                 ; yes             ; User VHDL File                     ; C:/Documents and Settings/Matteo/Desktop/VHDL/Decoder/Decoder_VHDL.vhd ;
; Decoder.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Documents and Settings/Matteo/Desktop/VHDL/Decoder/Decoder.bdf      ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 16                   ;
; Total registers      ; 0                    ;
; I/O pins             ; 21                   ;
; Maximum fan-out node ; ena                  ;
; Maximum fan-out      ; 16                   ;
; Total fan-out        ; 96                   ;
; Average fan-out      ; 2.59                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                         ;
+----------------------------+------------+------+----------------------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name        ;
+----------------------------+------------+------+----------------------------+
; |Decoder                   ; 16         ; 21   ; |Decoder                   ;
;    |Decoder_VHDL:inst|     ; 16         ; 0    ; |Decoder|Decoder_VHDL:inst ;
+----------------------------+------------+------+----------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decoder_VHDL:inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Fri Jun 06 16:02:16 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder
Info: Found 2 design units, including 1 entities, in source file Decoder_VHDL.vhd
    Info: Found design unit 1: Decoder_VHDL-generic_decoder
    Info: Found entity 1: Decoder_VHDL
Info: Found 1 design units, including 1 entities, in source file Decoder.bdf
    Info: Found entity 1: Decoder
Info: Elaborating entity "Decoder" for the top level hierarchy
Info: Elaborating entity "Decoder_VHDL" for hierarchy "Decoder_VHDL:inst"
Info: Implemented 37 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 16 output pins
    Info: Implemented 16 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Allocated 130 megabytes of memory during processing
    Info: Processing ended: Fri Jun 06 16:02:20 2008
    Info: Elapsed time: 00:00:04


