{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.1849,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00482922,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0151031,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0143031,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00474911,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0143031,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.03624,
	"finish__clock__skew__setup": 0.250407,
	"finish__clock__skew__hold": 0.250275,
	"finish__timing__drv__max_slew_limit": 0.862954,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.881942,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 94,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0429449,
	"finish__power__switching__total": 0.0267079,
	"finish__power__leakage__total": 3.55414e-06,
	"finish__power__total": 0.0696564,
	"finish__design__io": 264,
	"finish__design__die__area": 594110,
	"finish__design__core__area": 586414,
	"finish__design__instance__count": 59172,
	"finish__design__instance__area": 586414,
	"finish__design__instance__count__stdcell": 59172,
	"finish__design__instance__area__stdcell": 586414,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 1,
	"finish__design__instance__utilization__stdcell": 1
}