Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,455
design__inferred_latch__count,0
design__instance__count,315643
design__instance__area,2.11861E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,81
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4967
design__max_cap_violation__count__corner:nom_tt_025C_1v80,9
power__internal__total,0.0216705109924078
power__switching__total,0.009662928991019726
power__leakage__total,0.0000017758753756424994
power__total,0.031335216015577316
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.4875702202205145
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6489839960236251
timing__hold__ws__corner:nom_tt_025C_1v80,2.7038558823891865
timing__setup__ws__corner:nom_tt_025C_1v80,5.658943696036914
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,3.021791
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2516
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4967
design__max_cap_violation__count__corner:nom_ss_100C_1v60,342
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.775089570020602
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9433991632692916
timing__hold__ws__corner:nom_ss_100C_1v60,5.250669381236054
timing__setup__ws__corner:nom_ss_100C_1v60,-3.6750692418364466
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1028.95447252803
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.6750692418364466
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,6.195984
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,828
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.611298
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,635
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4967
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.362833995340838
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5228697622868108
timing__hold__ws__corner:nom_ff_n40C_1v95,1.8499646782534727
timing__setup__ws__corner:nom_ff_n40C_1v95,7.652202643685346
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.973295
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3676
design__max_fanout_violation__count,4967
design__max_cap_violation__count,457
clock__skew__worst_hold,-2.347155425343661
clock__skew__worst_setup,0.5082432396575228
timing__hold__ws,1.787436915738178
timing__setup__ws,-4.268052698735755
timing__hold__tns,0.0
timing__setup__tns,-1381.4463208817747
timing__hold__wns,0
timing__setup__wns,-4.268052698735755
timing__hold_vio__count,0
timing__hold_r2r__ws,1.973295
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2477
timing__setup_r2r__ws,-4.268053
timing__setup_r2r_vio__count,1897
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,315642
design__instance__area__stdcell,1.39661E+6
design__instance__count__macros,1
design__instance__area__macros,722000
design__instance__utilization,0.208238
design__instance__utilization__stdcell,0.147758
design__instance__count__class:macro,1
design__instance__count__class:buffer,1
design__instance__count__class:inverter,1161
design__instance__count__class:sequential_cell,6232
design__instance__count__class:multi_input_combinational_cell,59656
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,878983
design__instance__count__class:tap_cell,134534
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5.07677E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,44678
design__instance__count__class:clock_buffer,1751
design__instance__count__class:clock_inverter,717
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38794
antenna__violating__nets,44
antenna__violating__pins,45
route__antenna_violation__count,44
design__instance__count__class:antenna_cell,66912
antenna_diodes_count,275
route__net,113554
route__net__special,8
route__drc_errors__iter:1,37833
route__wirelength__iter:1,5440201
route__drc_errors__iter:2,16887
route__wirelength__iter:2,5420111
route__drc_errors__iter:3,14192
route__wirelength__iter:3,5415160
route__drc_errors__iter:4,828
route__wirelength__iter:4,5413988
route__drc_errors__iter:5,8
route__wirelength__iter:5,5413729
route__drc_errors__iter:6,0
route__wirelength__iter:6,5413733
route__drc_errors,0
route__wirelength,5413733
route__vias,823947
route__vias__singlecut,823947
route__vias__multicut,0
design__disconnected_pin__count,205
design__critical_disconnected_pin__count,0
route__wirelength__max,2873.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1589
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1589
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1589
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4967
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.4614644352811568
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6241154436579007
timing__hold__ws__corner:min_tt_025C_1v80,2.7839713544687976
timing__setup__ws__corner:min_tt_025C_1v80,5.710598378030729
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,3.026521
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1589
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1655
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4967
design__max_cap_violation__count__corner:min_ss_100C_1v60,230
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.7327714198387314
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.9015766166596297
timing__hold__ws__corner:min_ss_100C_1v60,5.328742931071025
timing__setup__ws__corner:min_ss_100C_1v60,-3.07301925937242
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-722.9332572756525
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.07301925937242
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,6.201810
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,695
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.967436
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,551
timing__unannotated_net__count__corner:min_ss_100C_1v60,1589
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4967
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.347155425343661
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5082432396575228
timing__hold__ws__corner:min_ff_n40C_1v95,1.9010455969719333
timing__setup__ws__corner:min_ff_n40C_1v95,7.675906350020689
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.973519
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1589
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,175
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4967
design__max_cap_violation__count__corner:max_tt_025C_1v80,23
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.5070497498722966
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6671774432873083
timing__hold__ws__corner:max_tt_025C_1v80,2.6070968344321024
timing__setup__ws__corner:max_tt_025C_1v80,5.625962077666986
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,3.027628
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1589
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3676
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4967
design__max_cap_violation__count__corner:max_ss_100C_1v60,457
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.801616795632027
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9665708507161882
timing__hold__ws__corner:max_ss_100C_1v60,5.131845316174318
timing__setup__ws__corner:max_ss_100C_1v60,-4.268052698735755
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1381.4463208817747
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.268052698735755
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,6.210485
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,954
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.268053
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,711
timing__unannotated_net__count__corner:max_ss_100C_1v60,1589
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4967
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.3749003436029335
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5344791427390468
timing__hold__ws__corner:max_ff_n40C_1v95,1.787436915738178
timing__setup__ws__corner:max_ff_n40C_1v95,7.63426854452755
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.980693
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1589
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1589
timing__unannotated_net_filtered__count,0
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
