// Seed: 2709276997
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input logic id_6
);
  assign id_3 = {1'd0 - id_2{id_4}};
  type_12(
      id_1, 'h0, id_3
  );
  assign id_0 = 1;
  logic id_7;
  logic id_8;
endmodule
