

================================================================
== Vivado HLS Report for 'FindMax'
================================================================
* Date:           Wed Dec  5 01:55:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.287|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    4|  66564|    4|  66564|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66560|  4 ~ 260 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    1|    257|         3|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i_i)
6 --> 
	7  / true
7 --> 
	9  / (exitcond2_i_i)
	8  / (!exitcond2_i_i)
8 --> 
	6  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%win_val_0_0 = alloca float"   --->   Operation 10 'alloca' 'win_val_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%win_val_0_1 = alloca float"   --->   Operation 11 'alloca' 'win_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win_val_2_1 = alloca float"   --->   Operation 12 'alloca' 'win_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win_val_1_0 = alloca float"   --->   Operation 13 'alloca' 'win_val_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win_val_1_1 = alloca float"   --->   Operation 14 'alloca' 'win_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win_val_2_0 = alloca float"   --->   Operation 15 'alloca' 'win_val_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%k_buf_val_0 = alloca [256 x float], align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 16 'alloca' 'k_buf_val_0' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (1.99ns)   --->   "%k_buf_val_1 = alloca [256 x float], align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 17 'alloca' 'k_buf_val_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)"   --->   Operation 18 'read' 'threshold_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:109->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 19 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:110->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 20 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 21 [2/2] (8.28ns)   --->   "%threshold_assign = sitofp i32 %threshold_read to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 21 'sitofp' 'threshold_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 22 [1/2] (8.28ns)   --->   "%threshold_assign = sitofp i32 %threshold_read to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 22 'sitofp' 'threshold_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([55 x i8]* @hls_KD_KD_LineBuffe_1) nounwind"   --->   Operation 28 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([55 x i8]* @hls_KD_KD_LineBuffe_1, i32 %rbegin_i_i_i) nounwind"   --->   Operation 29 'specregionend' 'rend_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.57ns)   --->   "%tmp_i_i = add i32 2, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 30 'add' 'tmp_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.57ns)   --->   "%tmp_i_i_135 = add i32 2, %rows" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 31 'add' 'tmp_i_i_135' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%threshold_assign_to_s = bitcast float %threshold_assign to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 32 'bitcast' 'threshold_assign_to_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %threshold_assign_to_s to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 33 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.27ns)   --->   "%notrhs1 = icmp eq i23 %tmp, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 34 'icmp' 'notrhs1' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.97>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %6 ]"   --->   Operation 36 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.31ns)   --->   "%exitcond_i_i = icmp eq i32 %t_V, %tmp_i_i_135" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 37 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 38 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_23_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:114->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 40 'specregionbegin' 'tmp_23_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:115->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 41 'speclooptripcount' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.31ns)   --->   "%tmp_17_i_i = icmp ult i32 %t_V, %rows" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 42 'icmp' 'tmp_17_i_i' <Predicate = (!exitcond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.31ns)   --->   "%tmp_18_i_i = icmp ugt i32 %t_V, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 43 'icmp' 'tmp_18_i_i' <Predicate = (!exitcond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 44 'partselect' 'tmp_34' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.30ns)   --->   "%icmp = icmp ne i31 %tmp_34, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 45 'icmp' 'icmp' <Predicate = (!exitcond_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 46 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.97>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 47 'ret' <Predicate = (exitcond_i_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%t_V_10 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge182.i.i ]"   --->   Operation 48 'phi' 't_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.31ns)   --->   "%exitcond2_i_i = icmp eq i32 %t_V_10, %tmp_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 49 'icmp' 'exitcond2_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_10, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 50 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_24_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:117->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 51 'specregionbegin' 'tmp_24_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:119->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 52 'speclooptripcount' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 53 'specpipeline' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.31ns)   --->   "%tmp_20_i_i = icmp ult i32 %t_V_10, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 54 'icmp' 'tmp_20_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.46ns)   --->   "%or_cond_i_i = and i1 %tmp_17_i_i, %tmp_20_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 55 'and' 'or_cond_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 56 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_21_i_i = zext i32 %t_V_10 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 57 'zext' 'tmp_21_i_i' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%k_buf_val_0_addr = getelementptr [256 x float]* %k_buf_val_0, i64 0, i64 %tmp_21_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 58 'getelementptr' 'k_buf_val_0_addr' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (1.99ns)   --->   "%win_val_0_2 = load float* %k_buf_val_0_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 59 'load' 'win_val_0_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%k_buf_val_1_addr = getelementptr [256 x float]* %k_buf_val_1, i64 0, i64 %tmp_21_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 60 'getelementptr' 'k_buf_val_1_addr' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (1.99ns)   --->   "%win_val_1_2 = load float* %k_buf_val_1_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:135->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 61 'load' 'win_val_1_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %threshold_assign_to_s, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 62 'partselect' 'tmp_9' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.98ns)   --->   "%notlhs1 = icmp ne i8 %tmp_9, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 63 'icmp' 'notlhs1' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.31ns)   --->   "%tmp_26_i_i = icmp ugt i32 %t_V_10, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 64 'icmp' 'tmp_26_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_69 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_10, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 65 'partselect' 'tmp_69' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.30ns)   --->   "%icmp1 = icmp ne i31 %tmp_69, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 66 'icmp' 'icmp1' <Predicate = (!exitcond2_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.46ns)   --->   "%or_cond4_i_i = and i1 %icmp, %icmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 67 'and' 'or_cond4_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %or_cond4_i_i, label %5, label %._crit_edge182.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 68 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.25>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%win_val_0_1_1 = load float* %win_val_0_1"   --->   Operation 69 'load' 'win_val_0_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%win_val_2_1_1 = load float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 70 'load' 'win_val_2_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%win_val_1_1_1 = load float* %win_val_1_1"   --->   Operation 71 'load' 'win_val_1_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i_i, label %6, label %.preheader180.preheader.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.45ns)   --->   "%win_val_1_2_1_i_i = select i1 %tmp_20_i_i, float %win_val_1_1_1, float 0.000000e+00" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 73 'select' 'win_val_1_2_1_i_i' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.45ns)   --->   "%win_val_2_2_1_i_i = select i1 %tmp_20_i_i, float %win_val_2_1_1, float 0.000000e+00" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 74 'select' 'win_val_2_2_1_i_i' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.97ns)   --->   "store float %win_val_1_2_1_i_i, float* %win_val_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 75 'store' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 76 [1/1] (0.97ns)   --->   "store float %win_val_2_2_1_i_i, float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 76 'store' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 77 'br' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (1.99ns)   --->   "%win_val_0_2 = load float* %k_buf_val_0_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 78 'load' 'win_val_0_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 79 [1/2] (1.99ns)   --->   "%win_val_1_2 = load float* %k_buf_val_1_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:135->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 79 'load' 'win_val_1_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 80 [1/1] (1.99ns)   --->   "store float %win_val_1_2, float* %k_buf_val_0_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 80 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 81 'specregionbegin' 'tmp_25_i_i' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 82 'specprotocol' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.26ns)   --->   "%tmp_71 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 83 'read' 'tmp_71' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_25_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 84 'specregionend' 'empty' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.99ns)   --->   "store float %tmp_71, float* %k_buf_val_1_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:141->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 85 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 86 [1/1] (0.97ns)   --->   "store float %win_val_1_2, float* %win_val_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:135->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 86 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 87 [1/1] (0.97ns)   --->   "store float %tmp_71, float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 87 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "store float %win_val_0_2, float* %win_val_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 88 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 89 'br' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%win_val_0_0_load = load float* %win_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 90 'load' 'win_val_0_0_load' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%win_val_2_0_load = load float* %win_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 91 'load' 'win_val_2_0_load' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%win_val_1_1_to_int = bitcast float %win_val_1_1_1 to i32"   --->   Operation 92 'bitcast' 'win_val_1_1_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_1_1_to_int, i32 23, i32 30)"   --->   Operation 93 'partselect' 'tmp_7' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i32 %win_val_1_1_to_int to i23"   --->   Operation 94 'trunc' 'tmp_46' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.98ns)   --->   "%notlhs = icmp ne i8 %tmp_7, -1"   --->   Operation 95 'icmp' 'notlhs' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.27ns)   --->   "%notrhs = icmp eq i23 %tmp_46, 0"   --->   Operation 96 'icmp' 'notrhs' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.46ns)   --->   "%tmp_s = or i1 %notrhs, %notlhs"   --->   Operation 97 'or' 'tmp_s' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (3.33ns)   --->   "%tmp_4 = fcmp oge float %win_val_1_1_1, %threshold_assign" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 98 'fcmp' 'tmp_4' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%win_val_0_1_to_int = bitcast float %win_val_0_1_1 to i32"   --->   Operation 99 'bitcast' 'win_val_0_1_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_0_1_to_int, i32 23, i32 30)"   --->   Operation 100 'partselect' 'tmp_6' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %win_val_0_1_to_int to i23"   --->   Operation 101 'trunc' 'tmp_52' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.98ns)   --->   "%notlhs2 = icmp ne i8 %tmp_6, -1"   --->   Operation 102 'icmp' 'notlhs2' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.27ns)   --->   "%notrhs2 = icmp eq i23 %tmp_52, 0"   --->   Operation 103 'icmp' 'notrhs2' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp9_demorgan)   --->   "%tmp_8 = or i1 %notrhs2, %notlhs2"   --->   Operation 104 'or' 'tmp_8' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp9_demorgan)   --->   "%tmp_10 = and i1 %tmp_8, %tmp_s"   --->   Operation 105 'and' 'tmp_10' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (3.33ns)   --->   "%tmp_11 = fcmp ogt float %win_val_0_1_1, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 106 'fcmp' 'tmp_11' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp9_demorgan)   --->   "%tmp_12 = and i1 %tmp_10, %tmp_11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 107 'and' 'tmp_12' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%win_val_0_0_to_int = bitcast float %win_val_0_0_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 108 'bitcast' 'win_val_0_0_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_0_0_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 109 'partselect' 'tmp_13' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %win_val_0_0_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 110 'trunc' 'tmp_58' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.98ns)   --->   "%notlhs4 = icmp ne i8 %tmp_13, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 111 'icmp' 'notlhs4' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.27ns)   --->   "%notrhs4 = icmp eq i23 %tmp_58, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 112 'icmp' 'notrhs4' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_14 = or i1 %notrhs4, %notlhs4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 113 'or' 'tmp_14' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_15 = and i1 %tmp_14, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 114 'and' 'tmp_15' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (3.33ns)   --->   "%tmp_16 = fcmp ogt float %win_val_0_0_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 115 'fcmp' 'tmp_16' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_17 = and i1 %tmp_15, %tmp_16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 116 'and' 'tmp_17' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%win_val_2_0_to_int = bitcast float %win_val_2_0_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 117 'bitcast' 'win_val_2_0_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_2_0_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 118 'partselect' 'tmp_28' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %win_val_2_0_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 119 'trunc' 'tmp_65' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.98ns)   --->   "%notlhs3 = icmp ne i8 %tmp_28, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 120 'icmp' 'notlhs3' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (1.27ns)   --->   "%notrhs3 = icmp eq i23 %tmp_65, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 121 'icmp' 'notrhs3' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (3.33ns)   --->   "%tmp_31 = fcmp ogt float %win_val_2_0_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 122 'fcmp' 'tmp_31' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%win_val_2_1_to_int = bitcast float %win_val_2_1_1 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 123 'bitcast' 'win_val_2_1_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_2_1_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 124 'partselect' 'tmp_44' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %win_val_2_1_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 125 'trunc' 'tmp_68' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.98ns)   --->   "%notlhs9 = icmp ne i8 %tmp_44, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 126 'icmp' 'notlhs9' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.27ns)   --->   "%notrhs9 = icmp eq i23 %tmp_68, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 127 'icmp' 'notrhs9' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_45 = or i1 %notrhs9, %notlhs9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 128 'or' 'tmp_45' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_47 = and i1 %tmp_45, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 129 'and' 'tmp_47' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (3.33ns)   --->   "%tmp_48 = fcmp ogt float %win_val_2_1_1, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 130 'fcmp' 'tmp_48' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_49 = and i1 %tmp_47, %tmp_48" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 131 'and' 'tmp_49' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp9_demorgan = or i1 %tmp_12, %tmp_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 132 'or' 'tmp9_demorgan' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "store float %win_val_2_1_1, float* %win_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 133 'store' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "store float %win_val_0_1_1, float* %win_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 134 'store' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.91>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%win_val_0_1_load = load float* %win_val_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 135 'load' 'win_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%win_val_2_1_load = load float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 136 'load' 'win_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%win_val_1_0_load = load float* %win_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 137 'load' 'win_val_1_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%win_val_1_1_load = load float* %win_val_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 138 'load' 'win_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_1 = or i1 %notrhs1, %notlhs1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 139 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_3 = and i1 %tmp_s, %tmp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 140 'and' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_5 = and i1 %tmp_3, %tmp_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 141 'and' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%win_val_1_0_to_int = bitcast float %win_val_1_0_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 142 'bitcast' 'win_val_1_0_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_1_0_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 143 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %win_val_1_0_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 144 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.98ns)   --->   "%notlhs6 = icmp ne i8 %tmp_18, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 145 'icmp' 'notlhs6' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (1.27ns)   --->   "%notrhs6 = icmp eq i23 %tmp_63, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 146 'icmp' 'notrhs6' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_19 = or i1 %notrhs6, %notlhs6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 147 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_20 = and i1 %tmp_19, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 148 'and' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (3.33ns)   --->   "%tmp_21 = fcmp ogt float %win_val_1_0_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 149 'fcmp' 'tmp_21' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_22 = and i1 %tmp_20, %tmp_21" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 150 'and' 'tmp_22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%win_val_0_2_2_i_i_to = bitcast float %win_val_0_1_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 151 'bitcast' 'win_val_0_2_2_i_i_to' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_0_2_2_i_i_to, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 152 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %win_val_0_2_2_i_i_to to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 153 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.98ns)   --->   "%notlhs8 = icmp ne i8 %tmp_23, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 154 'icmp' 'notlhs8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.27ns)   --->   "%notrhs8 = icmp eq i23 %tmp_64, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 155 'icmp' 'notrhs8' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_24 = or i1 %notrhs8, %notlhs8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 156 'or' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_25 = and i1 %tmp_24, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 157 'and' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (3.33ns)   --->   "%tmp_26 = fcmp ogt float %win_val_0_1_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 158 'fcmp' 'tmp_26' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_27 = and i1 %tmp_25, %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 159 'and' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp6_demorgan)   --->   "%tmp_29 = or i1 %notrhs3, %notlhs3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 160 'or' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp6_demorgan)   --->   "%tmp_30 = and i1 %tmp_29, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 161 'and' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp6_demorgan)   --->   "%tmp_32 = and i1 %tmp_30, %tmp_31" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 162 'and' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%win_val_1_2_2_i_i_to = bitcast float %win_val_1_1_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 163 'bitcast' 'win_val_1_2_2_i_i_to' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_1_2_2_i_i_to, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 164 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i32 %win_val_1_2_2_i_i_to to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 165 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.98ns)   --->   "%notlhs5 = icmp ne i8 %tmp_33, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 166 'icmp' 'notlhs5' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.27ns)   --->   "%notrhs5 = icmp eq i23 %tmp_66, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 167 'icmp' 'notrhs5' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp7_demorgan)   --->   "%tmp_35 = or i1 %notrhs5, %notlhs5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 168 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp7_demorgan)   --->   "%tmp_36 = and i1 %tmp_35, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 169 'and' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (3.33ns)   --->   "%tmp_37 = fcmp ogt float %win_val_1_1_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 170 'fcmp' 'tmp_37' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp7_demorgan)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 171 'and' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%win_val_2_2_2_i_i_to = bitcast float %win_val_2_1_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 172 'bitcast' 'win_val_2_2_2_i_i_to' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_2_2_2_i_i_to, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 173 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %win_val_2_2_2_i_i_to to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 174 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.98ns)   --->   "%notlhs7 = icmp ne i8 %tmp_39, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 175 'icmp' 'notlhs7' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (1.27ns)   --->   "%notrhs7 = icmp eq i23 %tmp_67, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 176 'icmp' 'notrhs7' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_40 = or i1 %notrhs7, %notlhs7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 177 'or' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_41 = and i1 %tmp_40, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 178 'and' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (3.33ns)   --->   "%tmp_42 = fcmp ogt float %win_val_2_1_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 179 'fcmp' 'tmp_42' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_43 = and i1 %tmp_41, %tmp_42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 180 'and' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = and i1 %tmp_5, %tmp_18_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 181 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4_demorgan = or i1 %tmp_43, %tmp_49" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 182 'or' 'tmp4_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4 = xor i1 %tmp4_demorgan, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 183 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp3 = and i1 %tmp_26_i_i, %tmp4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 184 'and' 'tmp3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp3, %tmp2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 185 'and' 'tmp1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp7_demorgan = or i1 %tmp_38, %tmp_22" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 186 'or' 'tmp7_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp6_demorgan = or i1 %tmp7_demorgan, %tmp_32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 187 'or' 'tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp8_demorgan = or i1 %tmp9_demorgan, %tmp_27" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 188 'or' 'tmp8_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp5_demorgan = or i1 %tmp8_demorgan, %tmp6_demorgan" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 189 'or' 'tmp5_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp5 = xor i1 %tmp5_demorgan, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 190 'xor' 'tmp5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_2 = and i1 %tmp1, %tmp5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 191 'and' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.47ns) (out node of the LUT)   --->   "%tmp_70 = select i1 %tmp_2, i8 -1, i8 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 192 'select' 'tmp_70' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_28_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 193 'specregionbegin' 'tmp_28_i_i' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 194 'specprotocol' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_70)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 195 'write' <Predicate = (or_cond4_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp_28_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 196 'specregionend' 'empty_136' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge182.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:162->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 197 'br' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_24_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:163->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 198 'specregionend' 'empty_137' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "store float %win_val_1_1_1, float* %win_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 199 'store' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 200 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp_23_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:164->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 201 'specregionend' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
win_val_0_0           (alloca           ) [ 0011111111]
win_val_0_1           (alloca           ) [ 0011111111]
win_val_2_1           (alloca           ) [ 0011111111]
win_val_1_0           (alloca           ) [ 0011111111]
win_val_1_1           (alloca           ) [ 0011111111]
win_val_2_0           (alloca           ) [ 0011111111]
k_buf_val_0           (alloca           ) [ 0011111111]
k_buf_val_1           (alloca           ) [ 0011111111]
threshold_read        (read             ) [ 0011000000]
rows                  (read             ) [ 0011111111]
cols                  (read             ) [ 0011111111]
threshold_assign      (sitofp           ) [ 0000111111]
StgValue_23           (specinterface    ) [ 0000000000]
StgValue_24           (specinterface    ) [ 0000000000]
StgValue_25           (specinterface    ) [ 0000000000]
StgValue_26           (specinterface    ) [ 0000000000]
StgValue_27           (specinterface    ) [ 0000000000]
rbegin_i_i_i          (specregionbegin  ) [ 0000000000]
rend_i_i_i            (specregionend    ) [ 0000000000]
tmp_i_i               (add              ) [ 0000011111]
tmp_i_i_135           (add              ) [ 0000011111]
threshold_assign_to_s (bitcast          ) [ 0000011111]
tmp                   (trunc            ) [ 0000000000]
notrhs1               (icmp             ) [ 0000011111]
StgValue_35           (br               ) [ 0000111111]
t_V                   (phi              ) [ 0000010000]
exitcond_i_i          (icmp             ) [ 0000011111]
i_V                   (add              ) [ 0000111111]
StgValue_39           (br               ) [ 0000000000]
tmp_23_i_i            (specregionbegin  ) [ 0000001111]
StgValue_41           (speclooptripcount) [ 0000000000]
tmp_17_i_i            (icmp             ) [ 0000001110]
tmp_18_i_i            (icmp             ) [ 0000001110]
tmp_34                (partselect       ) [ 0000000000]
icmp                  (icmp             ) [ 0000001110]
StgValue_46           (br               ) [ 0000011111]
StgValue_47           (ret              ) [ 0000000000]
t_V_10                (phi              ) [ 0000001000]
exitcond2_i_i         (icmp             ) [ 0000011111]
j_V                   (add              ) [ 0000011111]
tmp_24_i_i            (specregionbegin  ) [ 0000001110]
StgValue_52           (speclooptripcount) [ 0000000000]
StgValue_53           (specpipeline     ) [ 0000000000]
tmp_20_i_i            (icmp             ) [ 0000001100]
or_cond_i_i           (and              ) [ 0000011111]
StgValue_56           (br               ) [ 0000000000]
tmp_21_i_i            (zext             ) [ 0000000000]
k_buf_val_0_addr      (getelementptr    ) [ 0000001100]
k_buf_val_1_addr      (getelementptr    ) [ 0000001100]
tmp_9                 (partselect       ) [ 0000000000]
notlhs1               (icmp             ) [ 0000001110]
tmp_26_i_i            (icmp             ) [ 0000001110]
tmp_69                (partselect       ) [ 0000000000]
icmp1                 (icmp             ) [ 0000000000]
or_cond4_i_i          (and              ) [ 0000001110]
StgValue_68           (br               ) [ 0000000000]
win_val_0_1_1         (load             ) [ 0000000000]
win_val_2_1_1         (load             ) [ 0000000000]
win_val_1_1_1         (load             ) [ 0000001010]
StgValue_72           (br               ) [ 0000000000]
win_val_1_2_1_i_i     (select           ) [ 0000000000]
win_val_2_2_1_i_i     (select           ) [ 0000000000]
StgValue_75           (store            ) [ 0000000000]
StgValue_76           (store            ) [ 0000000000]
StgValue_77           (br               ) [ 0000000000]
win_val_0_2           (load             ) [ 0000000000]
win_val_1_2           (load             ) [ 0000000000]
StgValue_80           (store            ) [ 0000000000]
tmp_25_i_i            (specregionbegin  ) [ 0000000000]
StgValue_82           (specprotocol     ) [ 0000000000]
tmp_71                (read             ) [ 0000000000]
empty                 (specregionend    ) [ 0000000000]
StgValue_85           (store            ) [ 0000000000]
StgValue_86           (store            ) [ 0000000000]
StgValue_87           (store            ) [ 0000000000]
StgValue_88           (store            ) [ 0000000000]
StgValue_89           (br               ) [ 0000000000]
win_val_0_0_load      (load             ) [ 0000000000]
win_val_2_0_load      (load             ) [ 0000000000]
win_val_1_1_to_int    (bitcast          ) [ 0000000000]
tmp_7                 (partselect       ) [ 0000000000]
tmp_46                (trunc            ) [ 0000000000]
notlhs                (icmp             ) [ 0000000000]
notrhs                (icmp             ) [ 0000000000]
tmp_s                 (or               ) [ 0000001010]
tmp_4                 (fcmp             ) [ 0000001010]
win_val_0_1_to_int    (bitcast          ) [ 0000000000]
tmp_6                 (partselect       ) [ 0000000000]
tmp_52                (trunc            ) [ 0000000000]
notlhs2               (icmp             ) [ 0000000000]
notrhs2               (icmp             ) [ 0000000000]
tmp_8                 (or               ) [ 0000000000]
tmp_10                (and              ) [ 0000000000]
tmp_11                (fcmp             ) [ 0000000000]
tmp_12                (and              ) [ 0000000000]
win_val_0_0_to_int    (bitcast          ) [ 0000000000]
tmp_13                (partselect       ) [ 0000000000]
tmp_58                (trunc            ) [ 0000000000]
notlhs4               (icmp             ) [ 0000000000]
notrhs4               (icmp             ) [ 0000000000]
tmp_14                (or               ) [ 0000000000]
tmp_15                (and              ) [ 0000000000]
tmp_16                (fcmp             ) [ 0000000000]
tmp_17                (and              ) [ 0000000000]
win_val_2_0_to_int    (bitcast          ) [ 0000000000]
tmp_28                (partselect       ) [ 0000000000]
tmp_65                (trunc            ) [ 0000000000]
notlhs3               (icmp             ) [ 0000001010]
notrhs3               (icmp             ) [ 0000001010]
tmp_31                (fcmp             ) [ 0000001010]
win_val_2_1_to_int    (bitcast          ) [ 0000000000]
tmp_44                (partselect       ) [ 0000000000]
tmp_68                (trunc            ) [ 0000000000]
notlhs9               (icmp             ) [ 0000000000]
notrhs9               (icmp             ) [ 0000000000]
tmp_45                (or               ) [ 0000000000]
tmp_47                (and              ) [ 0000000000]
tmp_48                (fcmp             ) [ 0000000000]
tmp_49                (and              ) [ 0000001010]
tmp9_demorgan         (or               ) [ 0000001010]
StgValue_133          (store            ) [ 0000000000]
StgValue_134          (store            ) [ 0000000000]
win_val_0_1_load      (load             ) [ 0000000000]
win_val_2_1_load      (load             ) [ 0000000000]
win_val_1_0_load      (load             ) [ 0000000000]
win_val_1_1_load      (load             ) [ 0000000000]
tmp_1                 (or               ) [ 0000000000]
tmp_3                 (and              ) [ 0000000000]
tmp_5                 (and              ) [ 0000000000]
win_val_1_0_to_int    (bitcast          ) [ 0000000000]
tmp_18                (partselect       ) [ 0000000000]
tmp_63                (trunc            ) [ 0000000000]
notlhs6               (icmp             ) [ 0000000000]
notrhs6               (icmp             ) [ 0000000000]
tmp_19                (or               ) [ 0000000000]
tmp_20                (and              ) [ 0000000000]
tmp_21                (fcmp             ) [ 0000000000]
tmp_22                (and              ) [ 0000000000]
win_val_0_2_2_i_i_to  (bitcast          ) [ 0000000000]
tmp_23                (partselect       ) [ 0000000000]
tmp_64                (trunc            ) [ 0000000000]
notlhs8               (icmp             ) [ 0000000000]
notrhs8               (icmp             ) [ 0000000000]
tmp_24                (or               ) [ 0000000000]
tmp_25                (and              ) [ 0000000000]
tmp_26                (fcmp             ) [ 0000000000]
tmp_27                (and              ) [ 0000000000]
tmp_29                (or               ) [ 0000000000]
tmp_30                (and              ) [ 0000000000]
tmp_32                (and              ) [ 0000000000]
win_val_1_2_2_i_i_to  (bitcast          ) [ 0000000000]
tmp_33                (partselect       ) [ 0000000000]
tmp_66                (trunc            ) [ 0000000000]
notlhs5               (icmp             ) [ 0000000000]
notrhs5               (icmp             ) [ 0000000000]
tmp_35                (or               ) [ 0000000000]
tmp_36                (and              ) [ 0000000000]
tmp_37                (fcmp             ) [ 0000000000]
tmp_38                (and              ) [ 0000000000]
win_val_2_2_2_i_i_to  (bitcast          ) [ 0000000000]
tmp_39                (partselect       ) [ 0000000000]
tmp_67                (trunc            ) [ 0000000000]
notlhs7               (icmp             ) [ 0000000000]
notrhs7               (icmp             ) [ 0000000000]
tmp_40                (or               ) [ 0000000000]
tmp_41                (and              ) [ 0000000000]
tmp_42                (fcmp             ) [ 0000000000]
tmp_43                (and              ) [ 0000000000]
tmp2                  (and              ) [ 0000000000]
tmp4_demorgan         (or               ) [ 0000000000]
tmp4                  (xor              ) [ 0000000000]
tmp3                  (and              ) [ 0000000000]
tmp1                  (and              ) [ 0000000000]
tmp7_demorgan         (or               ) [ 0000000000]
tmp6_demorgan         (or               ) [ 0000000000]
tmp8_demorgan         (or               ) [ 0000000000]
tmp5_demorgan         (or               ) [ 0000000000]
tmp5                  (xor              ) [ 0000000000]
tmp_2                 (and              ) [ 0000000000]
tmp_70                (select           ) [ 0000000000]
tmp_28_i_i            (specregionbegin  ) [ 0000000000]
StgValue_194          (specprotocol     ) [ 0000000000]
StgValue_195          (write            ) [ 0000000000]
empty_136             (specregionend    ) [ 0000000000]
StgValue_197          (br               ) [ 0000000000]
empty_137             (specregionend    ) [ 0000000000]
StgValue_199          (store            ) [ 0000000000]
StgValue_200          (br               ) [ 0000011111]
empty_138             (specregionend    ) [ 0000000000]
StgValue_202          (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="win_val_0_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_val_0_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="win_val_0_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_val_0_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="win_val_2_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_val_2_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="win_val_1_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_val_1_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="win_val_1_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_val_1_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="win_val_2_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_val_2_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_buf_val_0_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_val_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="k_buf_val_1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_val_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="threshold_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="rows_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cols_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_71_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_195_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_195/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="k_buf_val_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_val_0_addr/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="1"/>
<pin id="165" dir="0" index="4" bw="8" slack="0"/>
<pin id="166" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
<pin id="168" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="win_val_0_2/6 StgValue_80/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="k_buf_val_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_val_1_addr/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="1"/>
<pin id="170" dir="0" index="4" bw="8" slack="0"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
<pin id="173" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="win_val_1_2/6 StgValue_85/7 "/>
</bind>
</comp>

<comp id="175" class="1005" name="t_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="t_V_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="t_V_10_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_10 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_V_10_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_10/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="threshold_assign/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="4"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_11_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_16_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_31_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_48_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_21_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_26_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_37_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_42_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_i_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="3"/>
<pin id="239" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_i_i_135_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="3"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_i_135/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="threshold_assign_to_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="threshold_assign_to_s/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="notrhs1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="23" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond_i_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_17_i_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="4"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i_i/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_18_i_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i_i/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_34_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond2_i_i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_20_i_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="5"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i_i/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_cond_i_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_21_i_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i_i/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="notlhs1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_26_i_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i_i/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_69_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="31" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_cond4_i_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond4_i_i/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="win_val_0_1_1_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="6"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_0_1_1/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="win_val_2_1_1_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="6"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_2_1_1/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="win_val_1_1_1_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="6"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_1_1_1/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="win_val_1_2_1_i_i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win_val_1_2_1_i_i/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="win_val_2_2_1_i_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win_val_2_2_1_i_i/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="StgValue_75_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="6"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="StgValue_76_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="6"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="StgValue_86_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="6"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="StgValue_87_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="6"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="StgValue_88_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="6"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="win_val_0_0_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="6"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_0_0_load/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="win_val_2_0_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="6"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_2_0_load/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="win_val_1_1_to_int_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_1_1_to_int/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_46_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="notlhs_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="notrhs_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="23" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="win_val_0_1_to_int_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_0_1_to_int/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_52_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="notlhs2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="notrhs2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="23" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_8_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_10_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_12_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="win_val_0_0_to_int_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_0_0_to_int/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_13_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_58_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="notlhs4_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="notrhs4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="23" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_14_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_15_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_17_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="win_val_2_0_to_int_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_2_0_to_int/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_28_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_65_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="notlhs3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="notrhs3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="23" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="win_val_2_1_to_int_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_2_1_to_int/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_44_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_68_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="notlhs9_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs9/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="notrhs9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="23" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_45_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_47_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_49_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp9_demorgan_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9_demorgan/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="StgValue_133_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="6"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="StgValue_134_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="6"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="win_val_0_1_load_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="7"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_0_1_load/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="win_val_2_1_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="7"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_2_1_load/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="win_val_1_0_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="7"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_1_0_load/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="win_val_1_1_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="7"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_val_1_1_load/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="4"/>
<pin id="673" dir="0" index="1" bw="1" slack="2"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="win_val_1_0_to_int_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_1_0_to_int/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_18_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="0" index="3" bw="6" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_63_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="notlhs6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="notrhs6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="23" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_19_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_20_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="1"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_22_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="win_val_0_2_2_i_i_to_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_0_2_2_i_i_to/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_23_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="6" slack="0"/>
<pin id="740" dir="0" index="3" bw="6" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_64_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="notlhs8_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="notrhs8_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="23" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_24_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_25_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="1"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_27_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_29_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="1" slack="1"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_30_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="1"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_32_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="1"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="win_val_1_2_2_i_i_to_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_1_2_2_i_i_to/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_33_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_66_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="notlhs5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="notrhs5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="23" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_35_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_36_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="1"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_38_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="win_val_2_2_2_i_i_to_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="win_val_2_2_2_i_i_to/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_39_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="0" index="2" bw="6" slack="0"/>
<pin id="848" dir="0" index="3" bw="6" slack="0"/>
<pin id="849" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_67_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="notlhs7_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="notrhs7_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="23" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_40_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_41_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="1"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_43_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="3"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp4_demorgan_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="1"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/8 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp4_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="2"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp7_demorgan_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7_demorgan/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp6_demorgan_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6_demorgan/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp8_demorgan_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8_demorgan/8 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp5_demorgan_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5_demorgan/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_70_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="0" index="2" bw="1" slack="0"/>
<pin id="953" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_70/8 "/>
</bind>
</comp>

<comp id="958" class="1004" name="StgValue_199_store_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="0" index="1" bw="32" slack="7"/>
<pin id="961" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/8 "/>
</bind>
</comp>

<comp id="962" class="1005" name="win_val_0_0_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="6"/>
<pin id="964" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="win_val_0_0 "/>
</bind>
</comp>

<comp id="968" class="1005" name="win_val_0_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="6"/>
<pin id="970" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="win_val_0_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="win_val_2_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="6"/>
<pin id="977" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="win_val_2_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="win_val_1_0_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="7"/>
<pin id="985" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="win_val_1_0 "/>
</bind>
</comp>

<comp id="989" class="1005" name="win_val_1_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="6"/>
<pin id="991" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="win_val_1_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="win_val_2_0_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="6"/>
<pin id="999" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="win_val_2_0 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="threshold_read_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="1008" class="1005" name="rows_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="3"/>
<pin id="1010" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="1014" class="1005" name="cols_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="3"/>
<pin id="1016" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1020" class="1005" name="threshold_assign_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_assign "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_i_i_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="2"/>
<pin id="1028" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_i_i_135_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_135 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="threshold_assign_to_s_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="2"/>
<pin id="1038" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="threshold_assign_to_s "/>
</bind>
</comp>

<comp id="1041" class="1005" name="notrhs1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="4"/>
<pin id="1043" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="notrhs1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="exitcond_i_i_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="1050" class="1005" name="i_V_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_17_i_i_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i_i "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_18_i_i_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="3"/>
<pin id="1062" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_18_i_i "/>
</bind>
</comp>

<comp id="1065" class="1005" name="icmp_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1070" class="1005" name="exitcond2_i_i_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i_i "/>
</bind>
</comp>

<comp id="1074" class="1005" name="j_V_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_20_i_i_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i_i "/>
</bind>
</comp>

<comp id="1085" class="1005" name="or_cond_i_i_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1089" class="1005" name="k_buf_val_0_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_val_0_addr "/>
</bind>
</comp>

<comp id="1095" class="1005" name="k_buf_val_1_addr_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="1"/>
<pin id="1097" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_val_1_addr "/>
</bind>
</comp>

<comp id="1101" class="1005" name="notlhs1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="2"/>
<pin id="1103" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_26_i_i_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="2"/>
<pin id="1108" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_26_i_i "/>
</bind>
</comp>

<comp id="1111" class="1005" name="or_cond4_i_i_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="2"/>
<pin id="1113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond4_i_i "/>
</bind>
</comp>

<comp id="1115" class="1005" name="win_val_1_1_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="win_val_1_1_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_s_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_4_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="notlhs3_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs3 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="notrhs3_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs3 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_31_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_49_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="1"/>
<pin id="1156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp9_demorgan_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp9_demorgan "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="3"/><net_sink comp="147" pin=4"/></net>

<net id="174"><net_src comp="128" pin="2"/><net_sink comp="159" pin=4"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="179" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="179" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="179" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="179" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="179" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="190" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="190" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="190" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="190" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="324" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="190" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="190" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="387"><net_src comp="374" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="370" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="382" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="389" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="159" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="128" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="147" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="432"><net_src comp="374" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="429" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="433" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="366" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="482"><net_src comp="465" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="469" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="60" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="479" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="459" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="204" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="421" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="513" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="517" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="60" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="527" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="34" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="531" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="459" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="208" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="425" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="56" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="561" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="565" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="60" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="575" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="34" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="370" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="56" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="58" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="608"><net_src comp="591" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="595" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="60" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="605" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="609" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="459" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="216" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="507" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="555" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="370" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="366" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="663" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="56" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="58" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="685" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="689" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="60" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="699" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="34" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="703" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="220" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="655" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="54" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="56" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="58" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="732" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="736" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="60" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="746" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="34" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="224" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="787"><net_src comp="779" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="667" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="803"><net_src comp="54" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="56" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="58" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="810"><net_src comp="793" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="797" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="60" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="807" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="34" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="811" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="829" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="228" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="659" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="54" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="840" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="56" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="58" pin="0"/><net_sink comp="844" pin=3"/></net>

<net id="857"><net_src comp="840" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="844" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="60" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="854" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="34" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="858" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="232" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="680" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="881" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="70" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="887" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="834" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="726" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="788" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="773" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="920" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="70" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="908" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="60" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="72" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="957"><net_src comp="949" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="965"><net_src comp="78" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="971"><net_src comp="82" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="978"><net_src comp="86" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="982"><net_src comp="975" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="986"><net_src comp="90" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="992"><net_src comp="94" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1000"><net_src comp="98" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1006"><net_src comp="110" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1011"><net_src comp="116" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1017"><net_src comp="122" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1023"><net_src comp="197" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1029"><net_src comp="236" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1034"><net_src comp="241" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1039"><net_src comp="246" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1044"><net_src comp="253" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1049"><net_src comp="259" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="264" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1058"><net_src comp="270" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1063"><net_src comp="275" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1068"><net_src comp="291" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1073"><net_src comp="297" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="302" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1082"><net_src comp="308" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1088"><net_src comp="313" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="141" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="1098"><net_src comp="153" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1104"><net_src comp="333" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1109"><net_src comp="339" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1114"><net_src comp="361" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="374" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1123"><net_src comp="1115" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1127"><net_src comp="459" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1137"><net_src comp="200" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1142"><net_src comp="579" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1147"><net_src comp="585" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1152"><net_src comp="212" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1157"><net_src comp="633" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1162"><net_src comp="639" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="926" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: FindMax : p_src_rows_V | {1 }
	Port: FindMax : p_src_cols_V | {1 }
	Port: FindMax : p_src_data_stream_V | {7 }
	Port: FindMax : threshold | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		rend_i_i_i : 1
		tmp : 1
		notrhs1 : 2
	State 5
		exitcond_i_i : 1
		i_V : 1
		StgValue_39 : 2
		tmp_17_i_i : 1
		tmp_18_i_i : 1
		tmp_34 : 1
		icmp : 2
	State 6
		exitcond2_i_i : 1
		j_V : 1
		tmp_20_i_i : 1
		or_cond_i_i : 2
		StgValue_56 : 2
		tmp_21_i_i : 1
		k_buf_val_0_addr : 2
		win_val_0_2 : 3
		k_buf_val_1_addr : 2
		win_val_1_2 : 3
		notlhs1 : 1
		tmp_26_i_i : 1
		tmp_69 : 1
		icmp1 : 2
		or_cond4_i_i : 3
		StgValue_68 : 3
	State 7
		win_val_1_2_1_i_i : 1
		win_val_2_2_1_i_i : 1
		StgValue_75 : 2
		StgValue_76 : 2
		StgValue_80 : 1
		empty : 1
		StgValue_86 : 1
		StgValue_88 : 1
		win_val_1_1_to_int : 1
		tmp_7 : 2
		tmp_46 : 2
		notlhs : 3
		notrhs : 3
		tmp_s : 4
		tmp_4 : 1
		win_val_0_1_to_int : 1
		tmp_6 : 2
		tmp_52 : 2
		notlhs2 : 3
		notrhs2 : 3
		tmp_8 : 4
		tmp_10 : 4
		tmp_11 : 1
		tmp_12 : 4
		win_val_0_0_to_int : 1
		tmp_13 : 2
		tmp_58 : 2
		notlhs4 : 3
		notrhs4 : 3
		tmp_14 : 4
		tmp_15 : 4
		tmp_16 : 1
		tmp_17 : 4
		win_val_2_0_to_int : 1
		tmp_28 : 2
		tmp_65 : 2
		notlhs3 : 3
		notrhs3 : 3
		tmp_31 : 1
		win_val_2_1_to_int : 1
		tmp_44 : 2
		tmp_68 : 2
		notlhs9 : 3
		notrhs9 : 3
		tmp_45 : 4
		tmp_47 : 4
		tmp_48 : 1
		tmp_49 : 4
		tmp9_demorgan : 4
		StgValue_133 : 1
		StgValue_134 : 1
	State 8
		win_val_1_0_to_int : 1
		tmp_18 : 2
		tmp_63 : 2
		notlhs6 : 3
		notrhs6 : 3
		tmp_19 : 4
		tmp_20 : 4
		tmp_21 : 1
		tmp_22 : 4
		win_val_0_2_2_i_i_to : 1
		tmp_23 : 2
		tmp_64 : 2
		notlhs8 : 3
		notrhs8 : 3
		tmp_24 : 4
		tmp_25 : 4
		tmp_26 : 1
		tmp_27 : 4
		win_val_1_2_2_i_i_to : 1
		tmp_33 : 2
		tmp_66 : 2
		notlhs5 : 3
		notrhs5 : 3
		tmp_35 : 4
		tmp_36 : 4
		tmp_37 : 1
		tmp_38 : 4
		win_val_2_2_2_i_i_to : 1
		tmp_39 : 2
		tmp_67 : 2
		notlhs7 : 3
		notrhs7 : 3
		tmp_40 : 4
		tmp_41 : 4
		tmp_42 : 1
		tmp_43 : 4
		tmp4_demorgan : 4
		tmp4 : 4
		tmp3 : 4
		tmp1 : 4
		tmp7_demorgan : 4
		tmp6_demorgan : 4
		tmp8_demorgan : 4
		tmp5_demorgan : 4
		tmp5 : 4
		tmp_2 : 4
		tmp_70 : 4
		StgValue_195 : 5
		empty_136 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_200        |    0    |    66   |    71   |
|          |        tmp_11_fu_204       |    0    |    66   |    71   |
|          |        tmp_16_fu_208       |    0    |    66   |    71   |
|          |        tmp_31_fu_212       |    0    |    66   |    71   |
|   fcmp   |        tmp_48_fu_216       |    0    |    66   |    71   |
|          |        tmp_21_fu_220       |    0    |    66   |    71   |
|          |        tmp_26_fu_224       |    0    |    66   |    71   |
|          |        tmp_37_fu_228       |    0    |    66   |    71   |
|          |        tmp_42_fu_232       |    0    |    66   |    71   |
|----------|----------------------------|---------|---------|---------|
|  sitofp  |         grp_fu_197         |    0    |   128   |   337   |
|----------|----------------------------|---------|---------|---------|
|          |       notrhs1_fu_253       |    0    |    0    |    18   |
|          |     exitcond_i_i_fu_259    |    0    |    0    |    18   |
|          |      tmp_17_i_i_fu_270     |    0    |    0    |    18   |
|          |      tmp_18_i_i_fu_275     |    0    |    0    |    18   |
|          |         icmp_fu_291        |    0    |    0    |    18   |
|          |    exitcond2_i_i_fu_297    |    0    |    0    |    18   |
|          |      tmp_20_i_i_fu_308     |    0    |    0    |    18   |
|          |       notlhs1_fu_333       |    0    |    0    |    11   |
|          |      tmp_26_i_i_fu_339     |    0    |    0    |    18   |
|          |        icmp1_fu_355        |    0    |    0    |    18   |
|          |        notlhs_fu_447       |    0    |    0    |    11   |
|          |        notrhs_fu_453       |    0    |    0    |    18   |
|          |       notlhs2_fu_483       |    0    |    0    |    11   |
|   icmp   |       notrhs2_fu_489       |    0    |    0    |    18   |
|          |       notlhs4_fu_531       |    0    |    0    |    11   |
|          |       notrhs4_fu_537       |    0    |    0    |    18   |
|          |       notlhs3_fu_579       |    0    |    0    |    11   |
|          |       notrhs3_fu_585       |    0    |    0    |    18   |
|          |       notlhs9_fu_609       |    0    |    0    |    11   |
|          |       notrhs9_fu_615       |    0    |    0    |    18   |
|          |       notlhs6_fu_703       |    0    |    0    |    11   |
|          |       notrhs6_fu_709       |    0    |    0    |    18   |
|          |       notlhs8_fu_750       |    0    |    0    |    11   |
|          |       notrhs8_fu_756       |    0    |    0    |    18   |
|          |       notlhs5_fu_811       |    0    |    0    |    11   |
|          |       notrhs5_fu_817       |    0    |    0    |    18   |
|          |       notlhs7_fu_858       |    0    |    0    |    11   |
|          |       notrhs7_fu_864       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_i_i_fu_236       |    0    |    0    |    39   |
|    add   |     tmp_i_i_135_fu_241     |    0    |    0    |    39   |
|          |         i_V_fu_264         |    0    |    0    |    39   |
|          |         j_V_fu_302         |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |  win_val_1_2_1_i_i_fu_382  |    0    |    0    |    32   |
|  select  |  win_val_2_2_1_i_i_fu_389  |    0    |    0    |    32   |
|          |        tmp_70_fu_949       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |     or_cond_i_i_fu_313     |    0    |    0    |    2    |
|          |     or_cond4_i_i_fu_361    |    0    |    0    |    2    |
|          |        tmp_10_fu_501       |    0    |    0    |    2    |
|          |        tmp_12_fu_507       |    0    |    0    |    2    |
|          |        tmp_15_fu_549       |    0    |    0    |    2    |
|          |        tmp_17_fu_555       |    0    |    0    |    2    |
|          |        tmp_47_fu_627       |    0    |    0    |    2    |
|          |        tmp_49_fu_633       |    0    |    0    |    2    |
|          |        tmp_3_fu_675        |    0    |    0    |    2    |
|          |        tmp_5_fu_680        |    0    |    0    |    2    |
|          |        tmp_20_fu_721       |    0    |    0    |    2    |
|    and   |        tmp_22_fu_726       |    0    |    0    |    2    |
|          |        tmp_25_fu_768       |    0    |    0    |    2    |
|          |        tmp_27_fu_773       |    0    |    0    |    2    |
|          |        tmp_30_fu_783       |    0    |    0    |    2    |
|          |        tmp_32_fu_788       |    0    |    0    |    2    |
|          |        tmp_36_fu_829       |    0    |    0    |    2    |
|          |        tmp_38_fu_834       |    0    |    0    |    2    |
|          |        tmp_41_fu_876       |    0    |    0    |    2    |
|          |        tmp_43_fu_881       |    0    |    0    |    2    |
|          |         tmp2_fu_887        |    0    |    0    |    2    |
|          |         tmp3_fu_903        |    0    |    0    |    2    |
|          |         tmp1_fu_908        |    0    |    0    |    2    |
|          |        tmp_2_fu_943        |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_459        |    0    |    0    |    2    |
|          |        tmp_8_fu_495        |    0    |    0    |    2    |
|          |        tmp_14_fu_543       |    0    |    0    |    2    |
|          |        tmp_45_fu_621       |    0    |    0    |    2    |
|          |    tmp9_demorgan_fu_639    |    0    |    0    |    2    |
|          |        tmp_1_fu_671        |    0    |    0    |    2    |
|          |        tmp_19_fu_715       |    0    |    0    |    2    |
|    or    |        tmp_24_fu_762       |    0    |    0    |    2    |
|          |        tmp_29_fu_779       |    0    |    0    |    2    |
|          |        tmp_35_fu_823       |    0    |    0    |    2    |
|          |        tmp_40_fu_870       |    0    |    0    |    2    |
|          |    tmp4_demorgan_fu_892    |    0    |    0    |    2    |
|          |    tmp7_demorgan_fu_914    |    0    |    0    |    2    |
|          |    tmp6_demorgan_fu_920    |    0    |    0    |    2    |
|          |    tmp8_demorgan_fu_926    |    0    |    0    |    2    |
|          |    tmp5_demorgan_fu_931    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |         tmp4_fu_897        |    0    |    0    |    2    |
|          |         tmp5_fu_937        |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          | threshold_read_read_fu_110 |    0    |    0    |    0    |
|   read   |      rows_read_fu_116      |    0    |    0    |    0    |
|          |      cols_read_fu_122      |    0    |    0    |    0    |
|          |     tmp_71_read_fu_128     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_195_write_fu_134 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_249         |    0    |    0    |    0    |
|          |        tmp_46_fu_443       |    0    |    0    |    0    |
|          |        tmp_52_fu_479       |    0    |    0    |    0    |
|          |        tmp_58_fu_527       |    0    |    0    |    0    |
|   trunc  |        tmp_65_fu_575       |    0    |    0    |    0    |
|          |        tmp_68_fu_605       |    0    |    0    |    0    |
|          |        tmp_63_fu_699       |    0    |    0    |    0    |
|          |        tmp_64_fu_746       |    0    |    0    |    0    |
|          |        tmp_66_fu_807       |    0    |    0    |    0    |
|          |        tmp_67_fu_854       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_34_fu_281       |    0    |    0    |    0    |
|          |        tmp_9_fu_324        |    0    |    0    |    0    |
|          |        tmp_69_fu_345       |    0    |    0    |    0    |
|          |        tmp_7_fu_433        |    0    |    0    |    0    |
|          |        tmp_6_fu_469        |    0    |    0    |    0    |
|partselect|        tmp_13_fu_517       |    0    |    0    |    0    |
|          |        tmp_28_fu_565       |    0    |    0    |    0    |
|          |        tmp_44_fu_595       |    0    |    0    |    0    |
|          |        tmp_18_fu_689       |    0    |    0    |    0    |
|          |        tmp_23_fu_736       |    0    |    0    |    0    |
|          |        tmp_33_fu_797       |    0    |    0    |    0    |
|          |        tmp_39_fu_844       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      tmp_21_i_i_fu_318     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |   722   |   1716  |
|----------|----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|k_buf_val_0|    1   |    0   |    0   |
|k_buf_val_1|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         cols_reg_1014        |   32   |
|    exitcond2_i_i_reg_1070    |    1   |
|     exitcond_i_i_reg_1046    |    1   |
|         i_V_reg_1050         |   32   |
|         icmp_reg_1065        |    1   |
|         j_V_reg_1074         |   32   |
|   k_buf_val_0_addr_reg_1089  |    8   |
|   k_buf_val_1_addr_reg_1095  |    8   |
|       notlhs1_reg_1101       |    1   |
|       notlhs3_reg_1139       |    1   |
|       notrhs1_reg_1041       |    1   |
|       notrhs3_reg_1144       |    1   |
|     or_cond4_i_i_reg_1111    |    1   |
|     or_cond_i_i_reg_1085     |    1   |
|         rows_reg_1008        |   32   |
|        t_V_10_reg_186        |   32   |
|          t_V_reg_175         |   32   |
|   threshold_assign_reg_1020  |   32   |
|threshold_assign_to_s_reg_1036|   32   |
|    threshold_read_reg_1003   |   32   |
|    tmp9_demorgan_reg_1159    |    1   |
|      tmp_17_i_i_reg_1055     |    1   |
|      tmp_18_i_i_reg_1060     |    1   |
|      tmp_20_i_i_reg_1079     |    1   |
|      tmp_26_i_i_reg_1106     |    1   |
|        tmp_31_reg_1149       |    1   |
|        tmp_49_reg_1154       |    1   |
|        tmp_4_reg_1134        |    1   |
|     tmp_i_i_135_reg_1031     |   32   |
|       tmp_i_i_reg_1026       |   32   |
|        tmp_s_reg_1124        |    1   |
|      win_val_0_0_reg_962     |   32   |
|      win_val_0_1_reg_968     |   32   |
|      win_val_1_0_reg_983     |   32   |
|    win_val_1_1_1_reg_1115    |   32   |
|      win_val_1_1_reg_989     |   32   |
|      win_val_2_0_reg_997     |   32   |
|      win_val_2_1_reg_975     |   32   |
+------------------------------+--------+
|             Total            |   610  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  1.956  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   722  |  1716  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   610  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    1   |  1332  |  1734  |
+-----------+--------+--------+--------+--------+--------+
