Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:43:51 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.652        0.000                      0                 7745        0.044        0.000                      0                 7745        3.225        0.000                       0                  3687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.652        0.000                      0                 7745        0.044        0.000                      0                 7745        3.225        0.000                       0                  3687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.125ns (21.111%)  route 4.204ns (78.889%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.570     3.756    A0_0/out[31]_i_7_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.855 r  A0_0/out_reg[29]_i_11/O
                         net (fo=1, routed)           0.446     4.301    A0_0/out_reg[29]_i_11_n_0
    SLICE_X20Y77         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     4.363 r  A0_0/out[29]_i_4/O
                         net (fo=1, routed)           0.027     4.390    A0_0/out[29]_i_4_n_0
    SLICE_X20Y77         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.473 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.000     4.473    A0_0/out_reg[29]_i_2_n_0
    SLICE_X20Y77         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.510 r  A0_0/out_reg[29]_i_1/O
                         net (fo=3, routed)           0.855     5.365    A_read0_0/A0_0_read_data[29]
    SLICE_X25Y30         FDRE                                         r  A_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X25Y30         FDRE                                         r  A_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y30         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.115ns (21.174%)  route 4.151ns (78.826%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.521     3.707    A0_0/out[31]_i_7_0
    SLICE_X16Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.806 r  A0_0/out_reg[19]_i_11/O
                         net (fo=1, routed)           0.307     4.113    A0_0/out_reg[19]_i_11_n_0
    SLICE_X18Y82         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.176 r  A0_0/out[19]_i_4/O
                         net (fo=1, routed)           0.010     4.186    A0_0/out[19]_i_4_n_0
    SLICE_X18Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.261 r  A0_0/out_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     4.261    A0_0/out_reg[19]_i_2_n_0
    SLICE_X18Y82         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.295 r  A0_0/out_reg[19]_i_1/O
                         net (fo=3, routed)           1.007     5.302    A_sh_read0_0/A0_0_read_data[19]
    SLICE_X26Y25         FDRE                                         r  A_sh_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X26Y25         FDRE                                         r  A_sh_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y25         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.125ns (21.424%)  route 4.126ns (78.576%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.570     3.756    A0_0/out[31]_i_7_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.855 r  A0_0/out_reg[29]_i_11/O
                         net (fo=1, routed)           0.446     4.301    A0_0/out_reg[29]_i_11_n_0
    SLICE_X20Y77         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     4.363 r  A0_0/out[29]_i_4/O
                         net (fo=1, routed)           0.027     4.390    A0_0/out[29]_i_4_n_0
    SLICE_X20Y77         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.473 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.000     4.473    A0_0/out_reg[29]_i_2_n_0
    SLICE_X20Y77         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.510 r  A0_0/out_reg[29]_i_1/O
                         net (fo=3, routed)           0.777     5.287    A_sh_read0_0/A0_0_read_data[29]
    SLICE_X25Y30         FDRE                                         r  A_sh_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y30         FDRE                                         r  A_sh_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y30         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.115ns (21.816%)  route 3.996ns (78.184%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.521     3.707    A0_0/out[31]_i_7_0
    SLICE_X16Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.806 r  A0_0/out_reg[19]_i_11/O
                         net (fo=1, routed)           0.307     4.113    A0_0/out_reg[19]_i_11_n_0
    SLICE_X18Y82         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.176 r  A0_0/out[19]_i_4/O
                         net (fo=1, routed)           0.010     4.186    A0_0/out[19]_i_4_n_0
    SLICE_X18Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.261 r  A0_0/out_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     4.261    A0_0/out_reg[19]_i_2_n_0
    SLICE_X18Y82         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.295 r  A0_0/out_reg[19]_i_1/O
                         net (fo=3, routed)           0.852     5.147    A_read0_0/A0_0_read_data[19]
    SLICE_X26Y30         FDRE                                         r  A_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X26Y30         FDRE                                         r  A_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y30         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.237ns (24.384%)  route 3.836ns (75.616%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.377     2.099    fsm2/A_i_k_0_write_en
    SLICE_X34Y21         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.199 r  fsm2/mem[11][1][31]_i_4/O
                         net (fo=108, routed)         1.162     3.361    A0_0/out[13]_i_4_0
    SLICE_X29Y78         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.423 r  A0_0/out[3]_i_26/O
                         net (fo=1, routed)           0.027     3.450    A0_0/out[3]_i_26_n_0
    SLICE_X29Y78         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.540 r  A0_0/out_reg[3]_i_11/O
                         net (fo=1, routed)           0.287     3.827    A0_0/out_reg[3]_i_11_n_0
    SLICE_X30Y82         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.006 r  A0_0/out[3]_i_4/O
                         net (fo=1, routed)           0.011     4.017    A0_0/out[3]_i_4_n_0
    SLICE_X30Y82         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     4.093 r  A0_0/out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     4.093    A0_0/out_reg[3]_i_2_n_0
    SLICE_X30Y82         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.034     4.127 r  A0_0/out_reg[3]_i_1/O
                         net (fo=3, routed)           0.982     5.109    A_read0_0/A0_0_read_data[3]
    SLICE_X28Y31         FDRE                                         r  A_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y31         FDRE                                         r  A_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y31         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.115ns (22.057%)  route 3.940ns (77.943%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.356     3.542    A0_0/out[31]_i_7_0
    SLICE_X24Y83         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.641 r  A0_0/out_reg[24]_i_9/O
                         net (fo=1, routed)           0.278     3.919    A0_0/out_reg[24]_i_9_n_0
    SLICE_X22Y82         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.982 r  A0_0/out[24]_i_4/O
                         net (fo=1, routed)           0.010     3.992    A0_0/out[24]_i_4_n_0
    SLICE_X22Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.067 r  A0_0/out_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     4.067    A0_0/out_reg[24]_i_2_n_0
    SLICE_X22Y82         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.101 r  A0_0/out_reg[24]_i_1/O
                         net (fo=3, routed)           0.990     5.091    A_read0_0/A0_0_read_data[24]
    SLICE_X25Y33         FDRE                                         r  A_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X25Y33         FDRE                                         r  A_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y33         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.083ns (21.463%)  route 3.963ns (78.537%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.298     2.020    fsm2/A_i_k_0_write_en
    SLICE_X33Y21         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     2.083 r  fsm2/out[31]_i_39/O
                         net (fo=108, routed)         1.490     3.573    A0_0/out[31]_i_9_0
    SLICE_X17Y71         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     3.636 r  A0_0/out[31]_i_44/O
                         net (fo=1, routed)           0.011     3.647    A0_0/out[31]_i_44_n_0
    SLICE_X17Y71         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.730 r  A0_0/out_reg[31]_i_22/O
                         net (fo=1, routed)           0.364     4.094    A0_0/out_reg[31]_i_22_n_0
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.157 r  A0_0/out[31]_i_9/O
                         net (fo=1, routed)           0.018     4.175    A0_0/out[31]_i_9_n_0
    SLICE_X19Y68         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     4.255 r  A0_0/out_reg[31]_i_5/O
                         net (fo=1, routed)           0.000     4.255    A0_0/out_reg[31]_i_5_n_0
    SLICE_X19Y68         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     4.290 r  A0_0/out_reg[31]_i_2/O
                         net (fo=3, routed)           0.792     5.082    A_read0_0/A0_0_read_data[31]
    SLICE_X25Y30         FDRE                                         r  A_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X25Y30         FDRE                                         r  A_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y30         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.083ns (21.582%)  route 3.935ns (78.418%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.298     2.020    fsm2/A_i_k_0_write_en
    SLICE_X33Y21         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     2.083 r  fsm2/out[31]_i_39/O
                         net (fo=108, routed)         1.490     3.573    A0_0/out[31]_i_9_0
    SLICE_X17Y71         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     3.636 r  A0_0/out[31]_i_44/O
                         net (fo=1, routed)           0.011     3.647    A0_0/out[31]_i_44_n_0
    SLICE_X17Y71         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.730 r  A0_0/out_reg[31]_i_22/O
                         net (fo=1, routed)           0.364     4.094    A0_0/out_reg[31]_i_22_n_0
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.157 r  A0_0/out[31]_i_9/O
                         net (fo=1, routed)           0.018     4.175    A0_0/out[31]_i_9_n_0
    SLICE_X19Y68         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     4.255 r  A0_0/out_reg[31]_i_5/O
                         net (fo=1, routed)           0.000     4.255    A0_0/out_reg[31]_i_5_n_0
    SLICE_X19Y68         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     4.290 r  A0_0/out_reg[31]_i_2/O
                         net (fo=3, routed)           0.764     5.054    A_sh_read0_0/A0_0_read_data[31]
    SLICE_X25Y33         FDRE                                         r  A_sh_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y33         FDRE                                         r  A_sh_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y33         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.168ns (23.407%)  route 3.822ns (76.593%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.256     3.442    A0_0/out[31]_i_7_0
    SLICE_X31Y77         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.541 r  A0_0/out_reg[8]_i_21/O
                         net (fo=1, routed)           0.313     3.854    A0_0/out_reg[8]_i_21_n_0
    SLICE_X33Y79         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     3.969 r  A0_0/out[8]_i_7/O
                         net (fo=1, routed)           0.011     3.980    A0_0/out[8]_i_7_n_0
    SLICE_X33Y79         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.056 r  A0_0/out_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     4.056    A0_0/out_reg[8]_i_3_n_0
    SLICE_X33Y79         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     4.090 r  A0_0/out_reg[8]_i_1/O
                         net (fo=3, routed)           0.936     5.026    A_sh_read0_0/A0_0_read_data[8]
    SLICE_X29Y32         FDRE                                         r  A_sh_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X29Y32         FDRE                                         r  A_sh_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y32         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.221ns (24.747%)  route 3.713ns (75.253%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.036     0.036    fsm4/clk
    SLICE_X35Y18         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm4/out_reg[1]/Q
                         net (fo=18, routed)          0.313     0.445    fsm4/out_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.640 f  fsm4/out[0]_i_3__5/O
                         net (fo=1, routed)           0.201     0.841    fsm3/out_reg[0]_6
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     1.015 f  fsm3/out[0]_i_2__3/O
                         net (fo=4, routed)           0.220     1.235    fsm2/out_reg[0]_15
    SLICE_X34Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.348 f  fsm2/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=13, routed)          0.256     1.604    fsm2/C0_0_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y25         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     1.722 r  fsm2/out[31]_i_1__6/O
                         net (fo=52, routed)          0.316     2.038    fsm2/A_i_k_0_write_en
    SLICE_X34Y18         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     2.186 r  fsm2/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.398     3.584    A0_0/out[31]_i_7_0
    SLICE_X27Y78         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.674 r  A0_0/out_reg[9]_i_13/O
                         net (fo=1, routed)           0.217     3.891    A0_0/out_reg[9]_i_13_n_0
    SLICE_X26Y79         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.069 r  A0_0/out[9]_i_5/O
                         net (fo=1, routed)           0.009     4.078    A0_0/out[9]_i_5_n_0
    SLICE_X26Y79         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.153 r  A0_0/out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     4.153    A0_0/out_reg[9]_i_2_n_0
    SLICE_X26Y79         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.034     4.187 r  A0_0/out_reg[9]_i_1/O
                         net (fo=3, routed)           0.783     4.970    A_read0_0/A0_0_read_data[9]
    SLICE_X26Y32         FDRE                                         r  A_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X26Y32         FDRE                                         r  A_read0_0/out_reg[9]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y32         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X27Y31         FDRE                                         r  mult_pipe1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[6]/Q
                         net (fo=1, routed)           0.056     0.109    bin_read1_0/Q[6]
    SLICE_X27Y30         FDRE                                         r  bin_read1_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X27Y30         FDRE                                         r  bin_read1_0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y30         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    cond_stored3/clk
    SLICE_X34Y18         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 f  cond_stored3/out_reg[0]/Q
                         net (fo=7, routed)           0.031     0.083    fsm4/cond_stored3_out
    SLICE_X34Y18         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     0.104 r  fsm4/out[0]_i_1__35/O
                         net (fo=1, routed)           0.006     0.110    done_reg3/out_reg[0]_0
    SLICE_X34Y18         FDRE                                         r  done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    done_reg3/clk
    SLICE_X34Y18         FDRE                                         r  done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y18         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.012     0.012    cond_computed4/clk
    SLICE_X35Y16         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.080    fsm4/cond_computed4_out
    SLICE_X35Y16         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.094 r  fsm4/out[0]_i_1__26/O
                         net (fo=1, routed)           0.016     0.110    cond_computed4/out_reg[0]_0
    SLICE_X35Y16         FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    cond_computed4/clk
    SLICE_X35Y16         FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y16         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X36Y27         FDRE                                         r  bin_read2_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read2_0/out_reg[23]/Q
                         net (fo=1, routed)           0.059     0.112    t_0/out_reg[23]_1
    SLICE_X36Y26         FDRE                                         r  t_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    t_0/clk
    SLICE_X36Y26         FDRE                                         r  t_0/out_reg[23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y26         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    t_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y32         FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read1_0/Q[14]
    SLICE_X28Y31         FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X28Y31         FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y31         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X36Y28         FDRE                                         r  mult_pipe2/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.065     0.117    mult_pipe2/p_1_in[11]
    SLICE_X37Y28         FDRE                                         r  mult_pipe2/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X37Y28         FDRE                                         r  mult_pipe2/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X37Y28         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X36Y31         FDRE                                         r  mult_pipe2/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe2/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.064     0.117    mult_pipe2/p_1_in[8]
    SLICE_X37Y31         FDRE                                         r  mult_pipe2/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X37Y31         FDRE                                         r  mult_pipe2/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X37Y31         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X38Y22         FDRE                                         r  mult_pipe0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.065     0.116    mult_pipe0/done_buf_reg[0]__0
    SLICE_X38Y22         FDRE                                         r  mult_pipe0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X38Y22         FDRE                                         r  mult_pipe0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y22         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X36Y28         FDRE                                         r  mult_pipe2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[5]/Q
                         net (fo=1, routed)           0.065     0.117    bin_read2_0/out[5]
    SLICE_X36Y26         FDRE                                         r  bin_read2_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X36Y26         FDRE                                         r  bin_read2_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y26         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read2_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y31         FDRE                                         r  mult_pipe1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[2]/Q
                         net (fo=1, routed)           0.065     0.118    bin_read1_0/Q[2]
    SLICE_X28Y30         FDRE                                         r  bin_read1_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X28Y30         FDRE                                         r  bin_read1_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y30         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y10  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y12  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y13  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X33Y18   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X33Y38   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X34Y53   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X35Y64   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y18   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y18   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y38   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y53   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y64   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y36   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y55   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y65   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y44   A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y58   A0_0/mem_reg[0][0][16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y18   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y18   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y38   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y38   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y53   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y53   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y64   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y64   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y36   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y36   A0_0/mem_reg[0][0][12]/C



