Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Feb 27 16:42:44 2025
| Host         : john-linux-desktop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    64 |
|    Minimum number of control sets                        |    64 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    64 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             782 |          147 |
| No           | No                    | Yes                    |            2363 |          654 |
| No           | Yes                   | No                     |              71 |           14 |
| Yes          | No                    | No                     |             236 |           63 |
| Yes          | No                    | Yes                    |            5180 |          893 |
| Yes          | Yes                   | No                     |             260 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                        Enable Signal                                                       |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~ftdi_clk_i_IBUF_BUFG               | ft600_send_recv/reg_ftdi_wr_n_i_1_n_0                                                                                      | rst_i_IBUF_inst/O                                                                                                                                          |                1 |              1 |         1.00 |
|  ftdi_clk_i_IBUF_BUFG               |                                                                                                                            | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4] |                1 |              1 |         1.00 |
|  ftdi_clk_i_IBUF_BUFG               |                                                                                                                            | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/row_dct/E[0]                                                                                        | rst_i_IBUF_inst/O                                                                                                                                          |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/row_dct/E[0]                                                                                        | rst_i_IBUF_inst/O                                                                                                                                          |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/row_dct/E[0]                                                                                        | rst_i_IBUF_inst/O                                                                                                                                          |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1 |                                                                                                                            | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                         |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1__1_n_0                                             | ft600_send_recv/data_in_valid                                                                                                                              |                3 |              4 |         1.33 |
| ~ftdi_clk_i_IBUF_BUFG               | ft600_send_recv/reg_LED_data_out[3]_i_1_n_0                                                                                | rst_i_IBUF_inst/O                                                                                                                                          |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0                                                | ft600_send_recv/data_in_valid                                                                                                                              |                4 |              5 |         1.25 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1__0_n_0                                             | ft600_send_recv/data_in_valid                                                                                                                              |                1 |              5 |         5.00 |
|  ftdi_clk_i_IBUF_BUFG               | ft600_send_recv/reg_ftdi_data_i_n_0                                                                                        |                                                                                                                                                            |                4 |              8 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/gen_subsample.pixel_subsampler_inst/sel_pixel                                                       | rst_i_IBUF_inst/O                                                                                                                                          |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/gen_subsample.pixel_subsampler_inst/sel_pixel_i_1__0_n_0                                            | rst_i_IBUF_inst/O                                                                                                                                          |                2 |              8 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/gen_subsample.pixel_subsampler_inst/sel_pixel                                                       | rst_i_IBUF_inst/O                                                                                                                                          |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/gen_subsample.pixel_subsampler_inst/sel_pixel_i_1_n_0                                               | rst_i_IBUF_inst/O                                                                                                                                          |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1 | rgb_to_ycrcb/valid_delay_reg/shift_reg_reg[0][5]_0[0]                                                                      | rst_i_IBUF_inst/O                                                                                                                                          |                5 |              8 |         1.60 |
|  ftdi_clk_i_IBUF_BUFG               | ft600_send_recv/reg_ftdi_data_i[15]_i_1_n_0                                                                                |                                                                                                                                                            |                4 |              8 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/laplacian_core/valid_x                                                          | rst_i_IBUF_inst/O                                                                                                                                          |                3 |             11 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/statistics_core_laplacian/valid_o0                                              | rst_i_IBUF_inst/O                                                                                                                                          |                4 |             16 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1__0_n_0                                                 | ft600_send_recv/data_in_valid                                                                                                                              |               16 |             17 |         1.06 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1__1_n_0                                                 | ft600_send_recv/data_in_valid                                                                                                                              |               13 |             17 |         1.31 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1_n_0                                                    | ft600_send_recv/data_in_valid                                                                                                                              |               11 |             17 |         1.55 |
|  clocking_gen.sys_clk/inst/clk_out1 | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                         |                5 |             24 |         4.80 |
|  ftdi_clk_i_IBUF_BUFG               |                                                                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |                6 |             24 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]      | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                         |                5 |             24 |         4.80 |
|  clocking_gen.sys_clk/inst/clk_out1 | input_memory_fifo/rd_en_delay/E[0]                                                                                         | rst_i_IBUF_inst/O                                                                                                                                          |                7 |             24 |         3.43 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/pixel_transpose/wr_counter_r                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |                8 |             32 |         4.00 |
| ~ftdi_clk_i_IBUF_BUFG               | ft600_send_recv/temp_LED_data                                                                                              | rst_i_IBUF_inst/O                                                                                                                                          |                8 |             32 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/pixel_transpose/wr_counter_r                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |                8 |             32 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/pixel_transpose/wr_counter_r                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |                7 |             32 |         4.57 |
|  ftdi_clk_i_IBUF_BUFG               | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]              | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                |                8 |             39 |         4.88 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/input_sipo/data_o                                                               | rst_i_IBUF_inst/O                                                                                                                                          |               12 |             40 |         3.33 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0[0]                                                     | rst_i_IBUF_inst/O                                                                                                                                          |               11 |             40 |         3.64 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/quantizer/valid_o_reg_0[0]                                                                          | rst_i_IBUF_inst/O                                                                                                                                          |                8 |             41 |         5.12 |
| ~ftdi_clk_i_IBUF_BUFG               |                                                                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               10 |             51 |         5.10 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/statistics_core_laplacian/vsum_shifted0                                         | rst_i_IBUF_inst/O                                                                                                                                          |               12 |             56 |         4.67 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_o                                                                 | rst_i_IBUF_inst/O                                                                                                                                          |               12 |             64 |         5.33 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/gen_subsample.input_sipo_reg/data_o                                                                 | rst_i_IBUF_inst/O                                                                                                                                          |               15 |             64 |         4.27 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               14 |             64 |         4.57 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/gen_subsample.input_sipo_reg/data_o                                                                 | rst_i_IBUF_inst/O                                                                                                                                          |               10 |             64 |         6.40 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/pixel_divider/valid_delay/Q[0]                                                                      | rst_i_IBUF_inst/O                                                                                                                                          |               30 |             72 |         2.40 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/pixel_divider/valid_delay/Q[0]                                                                      | rst_i_IBUF_inst/O                                                                                                                                          |               36 |             72 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/pixel_divider/valid_delay/Q[0]                                                                      | rst_i_IBUF_inst/O                                                                                                                                          |               28 |             72 |         2.57 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/statistics_core_laplacian/CE                                                    | gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac_i_1__0_n_0                                                               |               12 |             75 |         6.25 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/col_dct/valid_delay/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               14 |             80 |         5.71 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/col_dct/valid_delay/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               16 |             80 |         5.00 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/col_dct/valid_delay/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               17 |             80 |         4.71 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/row_dct/valid_delay/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               25 |             96 |         3.84 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/row_dct/valid_delay/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               22 |             96 |         4.36 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/row_dct/valid_delay/E[0]                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               30 |             96 |         3.20 |
|  ftdi_clk_i_IBUF_BUFG               |                                                                                                                            |                                                                                                                                                            |               25 |            101 |         4.04 |
|  clocking_gen.sys_clk/inst/clk_out1 | gen_image_statistics.image_statistics_core/statistics_core_laplacian/CE                                                    | rst_i_IBUF_inst/O                                                                                                                                          |               23 |            155 |         6.74 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/gen_subsample.pixel_subsampler_inst/E[0]                                                            | rst_i_IBUF_inst/O                                                                                                                                          |               43 |            192 |         4.47 |
|  clocking_gen.sys_clk/inst/clk_out1 | rst_i_IBUF_inst/O                                                                                                          |                                                                                                                                                            |               55 |            220 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1 |                                                                                                                            | ft600_send_recv/data_in_valid                                                                                                                              |              269 |            540 |         2.01 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/pixel_transpose/pixel_bank_1                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |              105 |            576 |         5.49 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/pixel_transpose/pixel_bank_0                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |              127 |            576 |         4.54 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_0/pixel_transpose/pixel_bank_1                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |              113 |            576 |         5.10 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_1/pixel_transpose/pixel_bank_0                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |              124 |            576 |         4.65 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/pixel_transpose/pixel_bank_1                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |              111 |            576 |         5.19 |
|  clocking_gen.sys_clk/inst/clk_out1 | lossy_comp_core/core_2/pixel_transpose/pixel_bank_0                                                                        | ft600_send_recv/data_in_valid                                                                                                                              |              135 |            576 |         4.27 |
|  clocking_gen.sys_clk/inst/clk_out1 |                                                                                                                            |                                                                                                                                                            |              142 |           1553 |        10.94 |
|  clocking_gen.sys_clk/inst/clk_out1 |                                                                                                                            | rst_i_IBUF_inst/O                                                                                                                                          |              385 |           1812 |         4.71 |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


