* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 11 2022 18:27:44

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22/SBCTI22_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22/SBCTI22_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22/SBCTI22_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22/SBCTI22_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1117/1280
Used Logic Tile: 156/160
Used IO Cell:    37/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FPGA_OSC_0_c_g
Clock Source: fpga_osc 
Clock Driver: FPGA_OSC_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 9, 0)
Fanout to FF: 201
Fanout to Tile: 83


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   8 7 0 1 3 8 7 2 0 0 8 3   
15|   8 8 0 8 7 8 7 8 8 0 8 5   
14|   8 8 0 7 8 8 7 8 8 0 8 8   
13|   8 6 0 8 8 8 7 6 8 0 8 8   
12|   8 8 0 8 8 8 8 8 7 0 7 7   
11|   8 8 0 8 8 7 8 8 5 0 8 8   
10|   7 8 0 8 8 5 7 7 8 0 8 5   
 9|   8 8 0 8 8 5 4 8 8 0 8 1   
 8|   8 2 0 3 8 2 7 7 8 0 8 8   
 7|   8 8 0 4 8 4 4 8 8 0 8 8   
 6|   8 8 0 8 8 8 8 8 8 0 8 8   
 5|   8 8 0 4 7 8 8 8 7 0 8 8   
 4|   8 3 0 8 8 7 8 8 8 0 3 0   
 3|   8 8 0 8 8 8 8 8 7 0 8 0   
 2|   8 8 0 8 8 8 8 8 8 0 8 7   
 1|   7 2 0 8 8 8 0 8 8 0 8 1   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.16

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    10 13  0  2  9 22 15  6  0  0 14  9    
15|    18 10  0 10 21 21 19 18 13  0 17 12    
14|    16 15  0 22 19 17 18 22 17  0 16 13    
13|    15 14  0 16 13 17 13 16 20  0 17 13    
12|    13 12  0 19 16 20 20 21 21  0 14 15    
11|     9 16  0 16 18 15 15 17 12  0 16 14    
10|    15 13  0 16 13 14 18 16 17  0 16 20    
 9|    17 16  0 15 20 13 12  9  8  0 16  1    
 8|    13  5  0  3 21  6 12  8 20  0 16 15    
 7|    13 16  0  4 21 10  9 18 12  0 17 14    
 6|    12 16  0 13 18 11 24 17  9  0 14 13    
 5|    17 13  0  8 16  7 24  9 22  0 15 13    
 4|     9  3  0 16 16  7  8 16 11  0  3  0    
 3|    16 14  0 17  8 18 16 16 11  0 10  0    
 2|    17 18  0 16 16 17 16 15 18  0 20 11    
 1|    13  2  0 16 17 16  0 16 17  0 16  3    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.30

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    23 23  0  2 11 29 21  6  0  0 30  9    
15|    18 18  0 22 23 27 21 26 29  0 25 17    
14|    16 25  0 28 25 24 28 30 30  0 20 19    
13|    25 23  0 27 26 24 23 24 29  0 18 21    
12|    18 25  0 24 26 29 28 24 24  0 14 24    
11|    16 26  0 28 29 28 29 27 14  0 16 26    
10|    18 19  0 26 29 15 28 21 24  0 16 20    
 9|    23 25  0 29 27 18 14 24  8  0 16  1    
 8|    19  6  0  3 24  6 21 13 24  0 19 29    
 7|    19 16  0  7 24 12  9 24 20  0 20 24    
 6|    20 16  0 15 20 25 24 23 16  0 24 25    
 5|    25 19  0  9 19  7 24 16 25  0 18 30    
 4|    16  3  0 20 20  7  8 20 15  0  3  0    
 3|    17 20  0 20 10 20 20 20 14  0 29  0    
 2|    21 24  0 20 20 20 20 30 20  0 26 19    
 1|    18  2  0 20 20 20  0 29 18  0 28  3    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 20.13

***** Run Time Info *****
Run Time:  1
