-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-014                                 
-- Generated date:              Fri May 06 14:21:31 +0100 2016                      

Solution Settings: MemoryTester.v1
  Current state: extract
  Project: MemoryTester
  
  Design Input Files Specified
    $PROJECT_HOME/src/MemoryTester.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /MemoryTester/core                       7    9602       9601            1  0          
    Design Total:                            7    9602       9601            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(13,0,2,1,13)                        14.000     14.000 1.523          1           1 
    mgc_add(8,0,7,0,8)                           9.262      9.262 1.165          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           3 
    mgc_and(13,2)                                9.488      9.488 0.263          0           1 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           2 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           2 
    mgc_or(1,3)                                  1.054      1.054 0.425          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           4 
    mgc_reg_pos(13,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(1,1)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,1)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              39.103     39.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     23.3          80.4            40.1        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             23.3 (100%)   79.4  (99%)     39.1  (98%) 
      MUX:                 0.0          49.3  (62%)      0.9   (2%) 
      FUNC:               23.3 (100%)   23.3  (29%)     23.3  (59%) 
      LOGIC:               0.0           6.9   (9%)     14.9  (38%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           1.0   (1%)      1.0   (2%) 
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           1.0 (100%)      1.0 (100%) 
                                                                    
    
  Register-to-Variable Mappings
    Register                     Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------- ---------- -------------- ----------- -----------------------------------------------------
    if:for:i#1.sva                       13                            if:for:i#1.sva                                        
    if:for:i#1.sva#1                     13                            if:for:i#1.sva#1                                      
    bit_out:rsc:mgc_out_stdreg.d          1                            bit_out:rsc:mgc_out_stdreg.d                          
    enabled:rsc:mgc_out_stdreg.d          1                            enabled:rsc:mgc_out_stdreg.d                          
    if:for:slc.itm                        1                            if:for:slc.itm                                        
    init.sva                              1                            init.sva                                              
                                                                                                                             
    Total:                               30              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.687838
      Slack:      17.312162
      
      Path                                                  Startpoint                                          Endpoint                                            Delay  Slack   
      ----------------------------------------------------- --------------------------------------------------- --------------------------------------------------- ------ -------
      1                                                     MemoryTester:core/reg(if:for:i#1.sva)               MemoryTester:core/reg(if:for:slc.itm)               2.6878 17.3122 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)               mgc_reg_pos_13_0_0_1_1_0_0                                                                              0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                            0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                      mgc_add_13_0_2_1_13                                                                                     1.5228 1.5228  
        MemoryTester:core/if:for:i#1.sva#2                                                                                                                          0.0000 1.5228  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                     0.0000 1.5228  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                 0.0000 1.5228  
        MemoryTester:core/if:for:acc                        mgc_add_8_0_7_0_8                                                                                       1.1650 2.6878  
        MemoryTester:core/if:for:acc.itm                                                                                                                            0.0000 2.6878  
        MemoryTester:core/if:for:slc                                                                                                                                0.0000 2.6878  
        MemoryTester:core/if:for:slc.itm#1                                                                                                                          0.0000 2.6878  
        MemoryTester:core/reg(if:for:slc.itm)               mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 2.6878  
                                                                                                                                                                                   
      2                                                     MemoryTester:core/reg(if:for:i#1.sva)               MemoryTester:core/reg(if:for:slc.itm)               1.5228 18.4772 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)               mgc_reg_pos_13_0_0_1_1_0_0                                                                              0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                            0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                      mgc_add_13_0_2_1_13                                                                                     1.5228 1.5228  
        MemoryTester:core/if:for:i#1.sva#2                                                                                                                          0.0000 1.5228  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                     0.0000 1.5228  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                 0.0000 1.5228  
        MemoryTester:core/if:for:acc                        mgc_add_8_0_7_0_8                                                                                       1.1650 2.6878  
        MemoryTester:core/if:for:acc.itm                                                                                                                            0.0000 2.6878  
        MemoryTester:core/if:for:slc                                                                                                                                0.0000 2.6878  
        MemoryTester:core/if:for:slc.itm#1                                                                                                                          0.0000 2.6878  
        MemoryTester:core/reg(if:for:slc.itm)               mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 2.6878  
                                                                                                                                                                                   
      3                                                     MemoryTester:core/MemoryTester:core:fsm:inst        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) 1.0554 18.9446 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/MemoryTester:core:fsm:inst        MemoryTester:core:fsm                                                                                   0.0000 0.0000  
        MemoryTester:core/fsm_output                                                                                                                                0.0000 0.0000  
        MemoryTester:core/slc(fsm_output)#5                                                                                                                         0.0000 0.0000  
        MemoryTester:core/slc(fsm_output)#5.itm                                                                                                                     0.0000 0.0000  
        MemoryTester:core/and#1                             mgc_and_1_2                                                                                             0.2625 0.2625  
        MemoryTester:core/and#1.itm                                                                                                                                 0.0000 0.2625  
        MemoryTester:core/nor                               mgc_nor_1_2                                                                                             0.2625 0.5250  
        MemoryTester:core/nor.itm                                                                                                                                   0.0000 0.5250  
        MemoryTester:core/and#4                             mgc_and_1_2                                                                                             0.2625 0.7875  
        MemoryTester:core/and#4.itm                                                                                                                                 0.0000 0.7875  
        MemoryTester:core/or#5                              mgc_or_1_2                                                                                              0.2679 1.0554  
        MemoryTester:core/or#5.itm                                                                                                                                  0.0000 1.0554  
        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 1.0554  
                                                                                                                                                                                   
      4                                                     MemoryTester:core/reg(if:for:slc.itm)               MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) 1.0554 18.9446 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(if:for:slc.itm)               mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:slc.itm                                                                                                                            0.0000 0.0000  
        MemoryTester:core/not#8                             mgc_not_1                                                                                               0.0000 0.0000  
        MemoryTester:core/not#8.itm                                                                                                                                 0.0000 0.0000  
        MemoryTester:core/and                               mgc_and_1_2                                                                                             0.2625 0.2625  
        MemoryTester:core/and.itm                                                                                                                                   0.0000 0.2625  
        MemoryTester:core/nor                               mgc_nor_1_2                                                                                             0.2625 0.5250  
        MemoryTester:core/nor.itm                                                                                                                                   0.0000 0.5250  
        MemoryTester:core/and#4                             mgc_and_1_2                                                                                             0.2625 0.7875  
        MemoryTester:core/and#4.itm                                                                                                                                 0.0000 0.7875  
        MemoryTester:core/or#5                              mgc_or_1_2                                                                                              0.2679 1.0554  
        MemoryTester:core/or#5.itm                                                                                                                                  0.0000 1.0554  
        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 1.0554  
                                                                                                                                                                                   
      5                                                     MemoryTester:core/reg(init.sva)                     MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) 1.0554 18.9446 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(init.sva)                     mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.0000  
        MemoryTester:core/init.sva                                                                                                                                  0.0000 0.0000  
        MemoryTester:core/and#1                             mgc_and_1_2                                                                                             0.2625 0.2625  
        MemoryTester:core/and#1.itm                                                                                                                                 0.0000 0.2625  
        MemoryTester:core/nor                               mgc_nor_1_2                                                                                             0.2625 0.5250  
        MemoryTester:core/nor.itm                                                                                                                                   0.0000 0.5250  
        MemoryTester:core/and#4                             mgc_and_1_2                                                                                             0.2625 0.7875  
        MemoryTester:core/and#4.itm                                                                                                                                 0.0000 0.7875  
        MemoryTester:core/or#5                              mgc_or_1_2                                                                                              0.2679 1.0554  
        MemoryTester:core/or#5.itm                                                                                                                                  0.0000 1.0554  
        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 1.0554  
                                                                                                                                                                                   
      6                                                     MemoryTester:core/MemoryTester:core:fsm:inst        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) 1.0554 18.9446 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/MemoryTester:core:fsm:inst        MemoryTester:core:fsm                                                                                   0.0000 0.0000  
        MemoryTester:core/fsm_output                                                                                                                                0.0000 0.0000  
        MemoryTester:core/slc(fsm_output)#7                                                                                                                         0.0000 0.0000  
        MemoryTester:core/slc(fsm_output)#7.itm                                                                                                                     0.0000 0.0000  
        MemoryTester:core/and                               mgc_and_1_2                                                                                             0.2625 0.2625  
        MemoryTester:core/and.itm                                                                                                                                   0.0000 0.2625  
        MemoryTester:core/nor                               mgc_nor_1_2                                                                                             0.2625 0.5250  
        MemoryTester:core/nor.itm                                                                                                                                   0.0000 0.5250  
        MemoryTester:core/and#4                             mgc_and_1_2                                                                                             0.2625 0.7875  
        MemoryTester:core/and#4.itm                                                                                                                                 0.0000 0.7875  
        MemoryTester:core/or#5                              mgc_or_1_2                                                                                              0.2679 1.0554  
        MemoryTester:core/or#5.itm                                                                                                                                  0.0000 1.0554  
        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 1.0554  
                                                                                                                                                                                   
      7                                                     MemoryTester:core/reg(if:for:i#1.sva)               MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) 0.7935 19.2065 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)               mgc_reg_pos_13_0_0_1_1_0_0                                                                              0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                            0.0000 0.0000  
        MemoryTester:core/slc(if:for:i#1.sva)                                                                                                                       0.0000 0.0000  
        MemoryTester:core/slc(if:for:i#1.sva).itm                                                                                                                   0.0000 0.0000  
        MemoryTester:core/if:for:or                         mgc_or_1_3                                                                                              0.4246 0.4246  
        MemoryTester:core/if:for:or.itm                                                                                                                             0.0000 0.4246  
        MemoryTester:core/mux                               mgc_mux_1_1_2                                                                                           0.3690 0.7935  
        MemoryTester:core/mux.itm                                                                                                                                   0.0000 0.7935  
        MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.7935  
                                                                                                                                                                                   
      8                                                     MemoryTester:core/reg(if:for:i#1.sva)               MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) 0.7935 19.2065 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)               mgc_reg_pos_13_0_0_1_1_0_0                                                                              0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                            0.0000 0.0000  
        MemoryTester:core/slc(if:for:i#1.sva)#1                                                                                                                     0.0000 0.0000  
        MemoryTester:core/slc(if:for:i#1.sva)#1.itm                                                                                                                 0.0000 0.0000  
        MemoryTester:core/if:for:or                         mgc_or_1_3                                                                                              0.4246 0.4246  
        MemoryTester:core/if:for:or.itm                                                                                                                             0.0000 0.4246  
        MemoryTester:core/mux                               mgc_mux_1_1_2                                                                                           0.3690 0.7935  
        MemoryTester:core/mux.itm                                                                                                                                   0.0000 0.7935  
        MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.7935  
                                                                                                                                                                                   
      9                                                     MemoryTester:core/reg(if:for:i#1.sva)               MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) 0.7935 19.2065 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)               mgc_reg_pos_13_0_0_1_1_0_0                                                                              0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                            0.0000 0.0000  
        MemoryTester:core/slc(if:for:i#1.sva)#2                                                                                                                     0.0000 0.0000  
        MemoryTester:core/slc(if:for:i#1.sva)#2.itm                                                                                                                 0.0000 0.0000  
        MemoryTester:core/if:for:or                         mgc_or_1_3                                                                                              0.4246 0.4246  
        MemoryTester:core/if:for:or.itm                                                                                                                             0.0000 0.4246  
        MemoryTester:core/mux                               mgc_mux_1_1_2                                                                                           0.3690 0.7935  
        MemoryTester:core/mux.itm                                                                                                                                   0.0000 0.7935  
        MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.7935  
                                                                                                                                                                                   
      10                                                    MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) 0.5304 19.4696 
                                                                                                                                                                                   
        Instance                                            Component                                                                                               Delta  Delay   
        --------                                            ---------                                                                                               -----  -----   
        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.0000  
        MemoryTester:core/enabled:rsc:mgc_out_stdreg.d                                                                                                              0.0000 0.0000  
        MemoryTester:core/and#4                             mgc_and_1_2                                                                                             0.2625 0.2625  
        MemoryTester:core/and#4.itm                                                                                                                                 0.0000 0.2625  
        MemoryTester:core/or#5                              mgc_or_1_2                                                                                              0.2679 0.5304  
        MemoryTester:core/or#5.itm                                                                                                                                  0.0000 0.5304  
        MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.5304  
                                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                            Port               Slack (Delay) Messages 
      --------------------------------------------------- ---------------- ------- ------- --------
      MemoryTester:core/reg(enabled:rsc:mgc_out_stdreg.d) or#5.itm         18.9446  1.0554          
      MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d) mux.itm          19.2065  0.7935          
      MemoryTester:core/reg(init.sva)                     or#4.itm         19.7321  0.2679          
      MemoryTester:core/reg(if:for:i#1.sva)               and#7.itm        19.7375  0.2625          
      MemoryTester:core/reg(if:for:slc.itm)               if:for:slc.itm#1 17.3122  2.6878          
      MemoryTester:core/reg(if:for:i#1.sva#1)             if:for:i#1.sva#2 17.3122  2.6878          
      MemoryTester                                        bit_out:rsc.z    20.0000  0.0000          
      MemoryTester                                        enabled:rsc.z    20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   13     1 
    -                    8     1 
    and                          
    -                    2     4 
    mux                          
    -                    1     1 
    nor                          
    -                    2     1 
    not                          
    -                    1     2 
    or                           
    -                    3     1 
    -                    2     2 
    reg                          
    -                   13     2 
    -                    1     4 
    write_port                   
    -                    1     2 
    
  End of Report
