
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103544                       # Number of seconds simulated
sim_ticks                                103543901406                       # Number of ticks simulated
final_tick                               629876409162                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115899                       # Simulator instruction rate (inst/s)
host_op_rate                                   146175                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5479111                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888396                       # Number of bytes of host memory used
host_seconds                                 18897.94                       # Real time elapsed on the host
sim_insts                                  2190244444                       # Number of instructions simulated
sim_ops                                    2762403125                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4189184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6275712                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10468608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2722176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2722176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        32728                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        49029                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 81786                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21267                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21267                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        19779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40458047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60609190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101103086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        19779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35850                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26290066                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26290066                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26290066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        19779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40458047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60609190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              127393152                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248306719                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373652                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17540468                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1987838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8786829                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8394740                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128645                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93244                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191310095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117328285                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373652                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10523385                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25280336                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5532707                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9722648                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11567968                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1979084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229840664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.625960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.983503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204560328     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880882      0.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3416319      1.49%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013474      0.88%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1651558      0.72%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1458452      0.63%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811678      0.35%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2035235      0.89%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012738      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229840664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.472514                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189732103                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11312623                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25206914                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61639                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3527377                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511620                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143810266                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3527377                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190013157                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         829169                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9620777                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24970881                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       879297                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143767904                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         95234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202562277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667244470                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667244470                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30571840                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2541963                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13311363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69894                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1634484                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142678094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136007980                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62796                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16957294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35094290                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229840664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591749                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.280623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173222657     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22518463      9.80%     85.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11782065      5.13%     90.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8325539      3.62%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8313878      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2976145      1.29%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2268564      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265675      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167678      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229840664                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          50161     13.79%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161967     44.52%     58.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151712     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114751972     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868489      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12185743      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184689      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136007980                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.547742                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363840                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002675                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    502283256                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159669844                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133703579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136371820                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279247                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2135518                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95809                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3527377                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         631147                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54346                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142712318                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13311363                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202797                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1143465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2184622                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134470368                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12094195                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537608                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19278877                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19048082                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184682                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.541549                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133703632                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133703579                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78229644                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213051326                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538461                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367187                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19448374                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004766                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226313287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.544662                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.395557                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175993266     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24541261     10.84%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414499      4.16%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4965710      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207954      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2000074      0.88%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       940297      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1478965      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771261      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226313287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771261                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366254600                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288952554                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18466055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.483067                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.483067                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402728                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402728                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604660606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186758214                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133222331                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248306716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19293060                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15770719                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1879648                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7906456                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7562675                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1978345                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84946                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    185892122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108406070                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19293060                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9541020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22565051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5213556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7949373                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11386672                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1881279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219709012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.944884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197143961     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1072084      0.49%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1639984      0.75%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2260480      1.03%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2319145      1.06%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1938976      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1105477      0.50%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1633720      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10595185      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219709012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077699                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436581                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183741886                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10117609                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22502823                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44463                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3302230                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3186882                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132822417                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1333                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3302230                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184257234                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1859855                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6934203                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22042189                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1313295                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132748356                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1718                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        306267                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1394                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    184467954                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    617788177                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    617788177                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159459558                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25008396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36615                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21048                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3805778                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12596698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6915608                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122639                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1500731                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132588685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125778571                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25175                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15051588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35727245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219709012                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166534777     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21675368      9.87%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11202104      5.10%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8449726      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6577413      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2639187      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1675861      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       847544      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107032      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219709012                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22438     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81611     36.74%     46.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118053     53.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105383333     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1949792      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15567      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11567773      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6862106      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125778571                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506545                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222102                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001766                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    471513431                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147677186                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    123893570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126000673                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       295646                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2073513                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170388                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3302230                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1581845                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125804                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132625281                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12596698                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6915608                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21030                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1093659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2163981                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124066713                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10906873                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1711858                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17767334                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17535001                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6860461                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.499651                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             123893727                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            123893570                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71295719                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        190998953                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.498954                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373278                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93388663                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114778587                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17847902                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1910466                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216406782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169480975     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23136118     10.69%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8794870      4.06%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4242941      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3511173      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2100581      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1779392      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       785899      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2574833      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216406782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93388663                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114778587                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17268405                       # Number of memory references committed
system.switch_cpus1.commit.loads             10523185                       # Number of loads committed
system.switch_cpus1.commit.membars              15566                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16461566                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103457721                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2341968                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2574833                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346458438                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          268555426                       # The number of ROB writes
system.switch_cpus1.timesIdled                2905225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28597704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93388663                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114778587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93388663                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.658853                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.658853                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376102                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376102                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       559160073                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      171893678                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123622791                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31132                       # number of misc regfile writes
system.l20.replacements                         39842                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             127                       # Total number of references to valid blocks.
system.l20.sampled_refs                         39874                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.003185                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.937421                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.009182                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    26.048633                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.004764                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.185544                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000287                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.814020                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000149                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          127                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    127                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7098                       # number of Writeback hits
system.l20.Writeback_hits::total                 7098                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          127                       # number of demand (read+write) hits
system.l20.demand_hits::total                     127                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          127                       # number of overall hits
system.l20.overall_hits::total                    127                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        32728                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32744                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        32728                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32744                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        32728                       # number of overall misses
system.l20.overall_misses::total                32744                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2757510                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6669607386                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6672364896                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2757510                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6669607386                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6672364896                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2757510                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6669607386                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6672364896                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32855                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32871                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7098                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7098                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32855                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32871                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32855                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32871                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.996135                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.996136                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.996135                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.996136                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.996135                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.996136                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 172344.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203789.030372                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203773.665282                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 172344.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203789.030372                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203773.665282                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 172344.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203789.030372                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203773.665282                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6971                       # number of writebacks
system.l20.writebacks::total                     6971                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        32728                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32744                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        32728                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32744                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        32728                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32744                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1797094                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4707071042                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4708868136                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1797094                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4707071042                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4708868136                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1797094                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4707071042                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4708868136                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.996135                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.996136                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.996135                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.996136                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.996135                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.996136                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112318.375000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143823.974639                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143808.579770                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 112318.375000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143823.974639                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143808.579770                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 112318.375000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143823.974639                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143808.579770                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         63563                       # number of replacements
system.l21.tagsinuse                        31.999912                       # Cycle average of tags in use
system.l21.total_refs                             224                       # Total number of references to valid blocks.
system.l21.sampled_refs                         63595                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003522                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            7.478528                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.006356                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    24.509948                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.005079                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.233704                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000199                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.765936                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000159                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          224                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    224                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14526                       # number of Writeback hits
system.l21.Writeback_hits::total                14526                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          224                       # number of demand (read+write) hits
system.l21.demand_hits::total                     224                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          224                       # number of overall hits
system.l21.overall_hits::total                    224                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        49024                       # number of ReadReq misses
system.l21.ReadReq_misses::total                49037                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        49029                       # number of demand (read+write) misses
system.l21.demand_misses::total                 49042                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        49029                       # number of overall misses
system.l21.overall_misses::total                49042                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2661281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9995917247                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9998578528                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       893043                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       893043                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2661281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9996810290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9999471571                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2661281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9996810290                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9999471571                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49248                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49261                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14526                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14526                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49253                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49266                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49253                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49266                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.995452                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.995453                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.995452                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.995453                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.995452                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.995453                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204713.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203898.442538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203898.658727                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 178608.600000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 178608.600000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204713.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203895.863469                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203896.080319                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204713.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203895.863469                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203896.080319                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               14296                       # number of writebacks
system.l21.writebacks::total                    14296                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        49024                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           49037                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        49029                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            49042                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        49029                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           49042                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1878949                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7045570830                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7047449779                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       591717                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       591717                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1878949                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7046162547                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7048041496                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1878949                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7046162547                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7048041496                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995452                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.995453                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.995452                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.995453                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.995452                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.995453                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144534.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143716.767910                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143716.984705                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 118343.400000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 118343.400000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144534.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143714.180322                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143714.397781                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144534.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143714.180322                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143714.397781                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011575603                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189557.582251                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11567949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11567949                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11567949                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11567949                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11567949                       # number of overall hits
system.cpu0.icache.overall_hits::total       11567949                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3398160                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3398160                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3398160                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3398160                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3398160                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3398160                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11567968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11567968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11567968                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11567968                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11567968                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11567968                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 178850.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 178850.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 178850.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 178850.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 178850.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 178850.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2890610                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2890610                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2890610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2890610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2890610                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2890610                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180663.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180663.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180663.125000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180663.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180663.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180663.125000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32855                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162364410                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33111                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.639576                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.306244                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.693756                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903540                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096460                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9009564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9009564                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17109                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16082373                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16082373                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16082373                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16082373                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84731                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84731                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84731                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84731                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84731                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84731                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18861210234                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18861210234                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18861210234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18861210234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18861210234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18861210234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9094295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9094295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16167104                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16167104                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16167104                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16167104                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009317                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009317                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005241                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005241                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 222601.057865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 222601.057865                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 222601.057865                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 222601.057865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 222601.057865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 222601.057865                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7098                       # number of writebacks
system.cpu0.dcache.writebacks::total             7098                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51876                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51876                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51876                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51876                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32855                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32855                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32855                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32855                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6964001593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6964001593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6964001593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6964001593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6964001593                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6964001593                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 211961.698159                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 211961.698159                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 211961.698159                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 211961.698159                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 211961.698159                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 211961.698159                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997238                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008250054                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045131.955375                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997238                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11386652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11386652                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11386652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11386652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11386652                       # number of overall hits
system.cpu1.icache.overall_hits::total       11386652                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3703467                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3703467                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3703467                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3703467                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3703467                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3703467                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11386672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11386672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11386672                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11386672                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11386672                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11386672                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185173.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185173.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185173.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185173.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185173.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185173.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2769512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2769512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2769512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2769512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2769512                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2769512                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 213039.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 213039.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 213039.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 213039.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 213039.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 213039.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49253                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170305992                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49509                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3439.899655                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.303957                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.696043                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8000404                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8000404                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6710382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6710382                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15566                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14710786                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14710786                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14710786                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14710786                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140402                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2744                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2744                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143146                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143146                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143146                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31732111994                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31732111994                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    489464864                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    489464864                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32221576858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32221576858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32221576858                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32221576858                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8140806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8140806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6713126                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6713126                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15566                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15566                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14853932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14853932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14853932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14853932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017247                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017247                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009637                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009637                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009637                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 226008.974188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 226008.974188                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178376.408163                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178376.408163                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 225095.894108                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 225095.894108                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 225095.894108                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 225095.894108                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1280248                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 128024.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14526                       # number of writebacks
system.cpu1.dcache.writebacks::total            14526                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91154                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2739                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2739                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93893                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93893                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49248                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49253                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10441546248                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10441546248                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       934543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       934543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10442480791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10442480791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10442480791                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10442480791                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003316                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003316                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003316                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003316                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212019.701267                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 212019.701267                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 186908.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 186908.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 212017.152072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 212017.152072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 212017.152072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 212017.152072                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
