Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 27 09:44:08 2024
| Host         : Curtis-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_control_sets_placed.rpt
| Design       : multiplier
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             236 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                  Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  state_machine/New_Loop_reg_i_2_n_0 |                                                 |                                  |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG                      | state_machine/FSM_onehot_curr_state_reg[6]_0[0] | RLC_sync/SR[0]                   |                5 |              8 |         1.60 |
|  Clk_IBUF_BUFG                      | state_machine/E[0]                              |                                  |                5 |             16 |         3.20 |
|  Clk_IBUF_BUFG                      |                                                 | RLC_sync/Reset_Load_Clear_S      |                5 |             17 |         3.40 |
|  Clk_IBUF_BUFG                      | state_machine/FSM_onehot_curr_state[17]_i_1_n_0 | RLC_sync/Reset_Load_Clear_S      |                6 |             18 |         3.00 |
|  Clk_IBUF_BUFG                      | SW_sync[6]/counter[0]_i_2__3_n_0                | SW_sync[6]/counter[0]_i_1__2_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | Run_sync/counter[0]_i_2__1_n_0                  | Run_sync/counter[0]_i_1__0_n_0   |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | RLC_sync/sel                                    | RLC_sync/counter[0]_i_1_n_0      |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[0]/counter[0]_i_2__9_n_0                | SW_sync[0]/counter[0]_i_1__8_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[1]/counter[0]_i_2__8_n_0                | SW_sync[1]/counter[0]_i_1__7_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[2]/counter[0]_i_2__7_n_0                | SW_sync[2]/counter[0]_i_1__6_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[3]/counter[0]_i_2__6_n_0                | SW_sync[3]/counter[0]_i_1__5_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[4]/counter[0]_i_2__5_n_0                | SW_sync[4]/counter[0]_i_1__4_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[5]/counter[0]_i_2__4_n_0                | SW_sync[5]/counter[0]_i_1__3_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      | SW_sync[7]/counter[0]_i_2__2_n_0                | SW_sync[7]/counter[0]_i_1__1_n_0 |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                      |                                                 |                                  |               15 |             31 |         2.07 |
+-------------------------------------+-------------------------------------------------+----------------------------------+------------------+----------------+--------------+


