Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 27 09:12:49 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SuperiorVerifica_timing_summary_routed.rpt -pb SuperiorVerifica_timing_summary_routed.pb -rpx SuperiorVerifica_timing_summary_routed.rpx -warn_on_violation
| Design       : SuperiorVerifica
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u2/u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.883        0.000                      0                   68        0.199        0.000                      0                   68        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.883        0.000                      0                   68        0.199        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.960ns (47.171%)  route 2.195ns (52.829%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  u1/cuenta_reg[10]/Q
                         net (fo=14, routed)          1.197     6.854    u1/L0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.978 r  u1/cuenta[0]_i_10/O
                         net (fo=1, routed)           0.303     7.281    u1/cuenta[0]_i_10_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.685     8.090    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.214 r  u1/cuenta[0]_i_7/O
                         net (fo=1, routed)           0.000     8.214    u1/cuenta[0]_i_7_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.727 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.727    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.844 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.961 r  u1/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.970    u1/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.293 r  u1/cuenta_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.293    u1/cuenta_reg[12]_i_1_n_6
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.842    u1/CLK
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[13]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.109    15.176    u1/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.856ns (45.815%)  route 2.195ns (54.185%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  u1/cuenta_reg[10]/Q
                         net (fo=14, routed)          1.197     6.854    u1/L0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.978 r  u1/cuenta[0]_i_10/O
                         net (fo=1, routed)           0.303     7.281    u1/cuenta[0]_i_10_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.685     8.090    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.214 r  u1/cuenta[0]_i_7/O
                         net (fo=1, routed)           0.000     8.214    u1/cuenta[0]_i_7_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.727 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.727    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.844 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.961 r  u1/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.970    u1/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.189 r  u1/cuenta_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.189    u1/cuenta_reg[12]_i_1_n_7
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.842    u1/CLK
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[12]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.109    15.176    u1/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.828ns (23.526%)  route 2.691ns (76.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    u2/u5/CLK
    SLICE_X61Y18         FDRE                                         r  u2/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  u2/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.114     6.717    u2/u5/cuenta_reg_n_0_[17]
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.841 f  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.282     7.123    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.247 f  u2/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.162     7.409    u2/u5/cuenta[17]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.533 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.134     8.667    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[13]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    u2/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.828ns (23.526%)  route 2.691ns (76.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    u2/u5/CLK
    SLICE_X61Y18         FDRE                                         r  u2/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  u2/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.114     6.717    u2/u5/cuenta_reg_n_0_[17]
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.841 f  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.282     7.123    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.247 f  u2/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.162     7.409    u2/u5/cuenta[17]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.533 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.134     8.667    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[14]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    u2/u5/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.828ns (23.526%)  route 2.691ns (76.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    u2/u5/CLK
    SLICE_X61Y18         FDRE                                         r  u2/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  u2/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.114     6.717    u2/u5/cuenta_reg_n_0_[17]
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.841 f  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.282     7.123    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.247 f  u2/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.162     7.409    u2/u5/cuenta[17]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.533 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.134     8.667    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[15]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    u2/u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.828ns (23.526%)  route 2.691ns (76.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    u2/u5/CLK
    SLICE_X61Y18         FDRE                                         r  u2/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  u2/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.114     6.717    u2/u5/cuenta_reg_n_0_[17]
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.841 f  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.282     7.123    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.247 f  u2/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.162     7.409    u2/u5/cuenta[17]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.533 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.134     8.667    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[16]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    u2/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.843ns (45.743%)  route 2.186ns (54.257%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  u1/cuenta_reg[10]/Q
                         net (fo=14, routed)          1.197     6.854    u1/L0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.978 r  u1/cuenta[0]_i_10/O
                         net (fo=1, routed)           0.303     7.281    u1/cuenta[0]_i_10_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.685     8.090    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.214 r  u1/cuenta[0]_i_7/O
                         net (fo=1, routed)           0.000     8.214    u1/cuenta[0]_i_7_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.727 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.727    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.844 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.167 r  u1/cuenta_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.167    u1/cuenta_reg[8]_i_1_n_6
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[9]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.109    15.212    u1/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.835ns (45.635%)  route 2.186ns (54.365%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  u1/cuenta_reg[10]/Q
                         net (fo=14, routed)          1.197     6.854    u1/L0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.978 r  u1/cuenta[0]_i_10/O
                         net (fo=1, routed)           0.303     7.281    u1/cuenta[0]_i_10_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.685     8.090    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.214 r  u1/cuenta[0]_i_7/O
                         net (fo=1, routed)           0.000     8.214    u1/cuenta[0]_i_7_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.727 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.727    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.844 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.159 r  u1/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.159    u1/cuenta_reg[8]_i_1_n_4
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.109    15.212    u1/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.759ns (44.587%)  route 2.186ns (55.413%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  u1/cuenta_reg[10]/Q
                         net (fo=14, routed)          1.197     6.854    u1/L0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.978 r  u1/cuenta[0]_i_10/O
                         net (fo=1, routed)           0.303     7.281    u1/cuenta[0]_i_10_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.685     8.090    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.214 r  u1/cuenta[0]_i_7/O
                         net (fo=1, routed)           0.000     8.214    u1/cuenta[0]_i_7_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.727 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.727    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.844 r  u1/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    u1/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.083 r  u1/cuenta_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.083    u1/cuenta_reg[8]_i_1_n_5
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.109    15.212    u1/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.726ns (44.120%)  route 2.186ns (55.880%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  u1/cuenta_reg[10]/Q
                         net (fo=14, routed)          1.197     6.854    u1/L0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.978 r  u1/cuenta[0]_i_10/O
                         net (fo=1, routed)           0.303     7.281    u1/cuenta[0]_i_10_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  u1/cuenta[0]_i_8/O
                         net (fo=9, routed)           0.685     8.090    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.214 r  u1/cuenta[0]_i_7/O
                         net (fo=1, routed)           0.000     8.214    u1/cuenta[0]_i_7_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.727 r  u1/cuenta_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.727    u1/cuenta_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.050 r  u1/cuenta_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.050    u1/cuenta_reg[4]_i_1_n_6
    SLICE_X60Y23         FDCE                                         r  u1/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503    14.844    u1/CLK
    SLICE_X60Y23         FDCE                                         r  u1/cuenta_reg[5]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.109    15.192    u1/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  6.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u0/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u0/CLK
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.148     1.615 f  u0/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=3, routed)           0.073     1.688    u0/estadoActual[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.098     1.786 r  u0/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    u0/estadoSiguiente[0]
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.852     1.979    u0/CLK
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.120     1.587    u0/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u2/u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.641%)  route 0.161ns (46.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    u2/u5/CLK
    SLICE_X62Y18         FDRE                                         r  u2/u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u2/u5/unseg_reg/Q
                         net (fo=1, routed)           0.161     1.773    u2/u5/unseg
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  u2/u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.818    u2/u5/aux_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  u2/u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.855     1.982    u2/u5/CLK
    SLICE_X62Y20         FDRE                                         r  u2/u5/aux_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.091     1.574    u2/u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u2/u5/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.118     1.730    u2/u5/cuenta_reg_n_0_[16]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u2/u5/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.838    u2/u5/p_1_in[16]
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    u2/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    u2/u5/CLK
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u2/u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.732    u2/u5/cuenta_reg_n_0_[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  u2/u5/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    u2/u5/p_1_in[12]
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u2/u5/CLK
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[12]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    u2/u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.473    u2/u5/CLK
    SLICE_X61Y15         FDRE                                         r  u2/u5/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u2/u5/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.119     1.733    u2/u5/cuenta_reg_n_0_[8]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  u2/u5/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.841    u2/u5/p_1_in[8]
    SLICE_X61Y15         FDRE                                         r  u2/u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     1.985    u2/u5/CLK
    SLICE_X61Y15         FDRE                                         r  u2/u5/cuenta_reg[8]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    u2/u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.473    u2/u5/CLK
    SLICE_X61Y14         FDRE                                         r  u2/u5/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u2/u5/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    u2/u5/cuenta_reg_n_0_[4]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  u2/u5/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.842    u2/u5/p_1_in[4]
    SLICE_X61Y14         FDRE                                         r  u2/u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     1.986    u2/u5/CLK
    SLICE_X61Y14         FDRE                                         r  u2/u5/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    u2/u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.473    u2/u5/CLK
    SLICE_X61Y15         FDRE                                         r  u2/u5/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u2/u5/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.116     1.730    u2/u5/cuenta_reg_n_0_[5]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  u2/u5/cuenta0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.845    u2/u5/p_1_in[5]
    SLICE_X61Y15         FDRE                                         r  u2/u5/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     1.985    u2/u5/CLK
    SLICE_X61Y15         FDRE                                         r  u2/u5/cuenta_reg[5]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    u2/u5/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    u2/u5/CLK
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u2/u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.121     1.734    u2/u5/cuenta_reg_n_0_[11]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  u2/u5/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.845    u2/u5/p_1_in[11]
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u2/u5/CLK
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    u2/u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    u2/u5/CLK
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u2/u5/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.117     1.730    u2/u5/cuenta_reg_n_0_[9]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  u2/u5/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.845    u2/u5/p_1_in[9]
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    u2/u5/CLK
    SLICE_X61Y16         FDRE                                         r  u2/u5/cuenta_reg[9]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    u2/u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u2/u5/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.117     1.729    u2/u5/cuenta_reg_n_0_[13]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  u2/u5/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.844    u2/u5/p_1_in[13]
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    u2/u5/CLK
    SLICE_X61Y17         FDRE                                         r  u2/u5/cuenta_reg[13]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    u2/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u1/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   u1/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   u1/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   u1/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   u1/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u1/cuenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u1/cuenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   u1/cuenta_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.903ns  (logic 4.483ns (45.276%)  route 5.419ns (54.724%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.802     4.238    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.362 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009     6.371    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.903 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.903    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.704ns  (logic 4.456ns (45.921%)  route 5.248ns (54.079%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.785     4.221    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.345 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     6.200    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.704 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.704    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 4.463ns (47.310%)  route 4.970ns (52.690%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.501     3.937    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.061 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     5.922    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.433 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.433    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.488ns (47.874%)  route 4.886ns (52.126%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.618     4.054    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.178 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660     5.838    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.374 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.374    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.248ns  (logic 4.472ns (48.355%)  route 4.776ns (51.645%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.498     3.934    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670     5.728    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.248 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.248    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.231ns  (logic 4.481ns (48.545%)  route 4.750ns (51.455%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.334     3.770    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.894 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.702    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.231 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.231    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.487ns (49.343%)  route 4.607ns (50.657%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.839     1.295    u2/u3/Q[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.419 r  u2/u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.971     2.390    u1/segmento_OBUF[6]_inst_i_4_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.514 r  u1/segmento_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.797     3.312    u1/segmento_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.436 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.331     3.767    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.891 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.559    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.094 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.094    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.313ns (58.301%)  route 3.085ns (41.699%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.981     1.437    u2/u3/Q[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.152     1.589 r  u2/u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.104     3.693    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.398 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.398    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.103ns (58.403%)  route 2.922ns (41.597%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          1.172     1.628    u2/u3/Q[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  u2/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.750     3.502    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.025 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.025    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 4.079ns (58.701%)  route 2.870ns (41.299%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.981     1.437    u2/u3/Q[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     1.561 r  u2/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     3.450    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.949 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.949    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.191     0.332    u2/u3/Q[0]
    SLICE_X63Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  u2/u3/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    u2/u3/cuenta[0]_i_1__0_n_0
    SLICE_X63Y21         FDCE                                         r  u2/u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.183ns (41.758%)  route 0.255ns (58.242%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.255     0.396    u2/u3/Q[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.438 r  u2/u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.438    u2/u3/cuenta[1]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  u2/u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.184ns (27.495%)  route 0.485ns (72.505%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.263     0.404    u2/u3/Q[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.043     0.447 r  u2/u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.222     0.669    u2/u3/cuenta[2]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  u2/u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 0.210ns (12.600%)  route 1.453ns (87.400%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.453     1.663    u2/u3/AR[0]
    SLICE_X63Y21         FDCE                                         f  u2/u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 0.210ns (12.069%)  route 1.527ns (87.931%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.527     1.736    u2/u3/AR[0]
    SLICE_X63Y22         FDCE                                         f  u2/u3/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 0.210ns (12.069%)  route 1.527ns (87.931%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.527     1.736    u2/u3/AR[0]
    SLICE_X63Y22         FDCE                                         f  u2/u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.386ns (68.768%)  route 0.630ns (31.232%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.187     0.328    u2/u3/Q[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.373 r  u2/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     0.816    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.016 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.016    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.397ns (69.276%)  route 0.620ns (30.724%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u2/u3/cuenta_reg[2]/Q
                         net (fo=17, routed)          0.287     0.428    u2/u3/Q[2]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.473 r  u2/u3/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     0.806    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.017 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.017    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.422ns (70.355%)  route 0.599ns (29.645%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=17, routed)          0.268     0.409    u1/Q[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.454 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.785    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.022 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.022    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.410ns (68.209%)  route 0.657ns (31.791%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.263     0.404    u2/u3/Q[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.045     0.449 r  u2/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.394     0.843    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.067 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.067    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.801ns  (logic 4.897ns (35.480%)  route 8.905ns (64.520%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[11]/Q
                         net (fo=15, routed)          1.239     6.896    u1/L[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  u1/segmento_OBUF[6]_inst_i_55/O
                         net (fo=6, routed)           1.173     8.193    u1/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.317 r  u1/segmento_OBUF[6]_inst_i_35/O
                         net (fo=9, routed)           0.636     8.953    u1/segmento_OBUF[6]_inst_i_35_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.077 r  u1/segmento_OBUF[6]_inst_i_8/O
                         net (fo=10, routed)          1.252    10.329    u1/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.453 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.834    11.287    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.890    12.301    u1/segmento_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.425 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.019    13.444    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.568 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861    15.429    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.940 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.940    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.789ns  (logic 5.147ns (37.330%)  route 8.642ns (62.670%))
  Logic Levels:           8  (LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.077     6.733    u1/L[16]
    SLICE_X61Y23         LUT6 (Prop_lut6_I4_O)        0.124     6.857 r  u1/segmento_OBUF[6]_inst_i_54/O
                         net (fo=4, routed)           0.826     7.683    u1/segmento_OBUF[6]_inst_i_54_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.807 r  u1/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          1.009     8.815    u1/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=9, routed)           1.006     9.945    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.069 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.905    10.974    u1/cuenta_reg[2]_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.152    11.126 r  u1/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.008    12.135    u1/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.326    12.461 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.802    13.263    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.387 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009    15.396    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.927 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.927    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.610ns  (logic 4.906ns (36.047%)  route 8.704ns (63.953%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[11]/Q
                         net (fo=15, routed)          1.239     6.896    u1/L[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  u1/segmento_OBUF[6]_inst_i_55/O
                         net (fo=6, routed)           1.173     8.193    u1/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.317 r  u1/segmento_OBUF[6]_inst_i_35/O
                         net (fo=9, routed)           0.636     8.953    u1/segmento_OBUF[6]_inst_i_35_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.077 r  u1/segmento_OBUF[6]_inst_i_8/O
                         net (fo=10, routed)          1.252    10.329    u1/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.453 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.834    11.287    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.890    12.301    u1/segmento_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.425 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.009    13.434    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.558 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670    15.228    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.748 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.748    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.603ns  (logic 4.922ns (36.181%)  route 8.681ns (63.819%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[11]/Q
                         net (fo=15, routed)          1.239     6.896    u1/L[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  u1/segmento_OBUF[6]_inst_i_55/O
                         net (fo=6, routed)           1.173     8.193    u1/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.317 r  u1/segmento_OBUF[6]_inst_i_35/O
                         net (fo=9, routed)           0.636     8.953    u1/segmento_OBUF[6]_inst_i_35_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.077 r  u1/segmento_OBUF[6]_inst_i_8/O
                         net (fo=10, routed)          1.252    10.329    u1/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.453 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.834    11.287    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.890    12.301    u1/segmento_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.425 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.996    13.421    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.545 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660    15.205    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.741 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.741    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.591ns  (logic 5.120ns (37.675%)  route 8.471ns (62.325%))
  Logic Levels:           8  (LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.077     6.733    u1/L[16]
    SLICE_X61Y23         LUT6 (Prop_lut6_I4_O)        0.124     6.857 r  u1/segmento_OBUF[6]_inst_i_54/O
                         net (fo=4, routed)           0.826     7.683    u1/segmento_OBUF[6]_inst_i_54_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.807 r  u1/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          1.009     8.815    u1/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  u1/segmento_OBUF[6]_inst_i_30/O
                         net (fo=9, routed)           1.006     9.945    u1/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.069 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.905    10.974    u1/cuenta_reg[2]_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.152    11.126 r  u1/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.008    12.135    u1/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.326    12.461 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.785    13.246    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.370 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855    15.225    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.729 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.729    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.362ns  (logic 4.915ns (36.785%)  route 8.447ns (63.215%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[11]/Q
                         net (fo=15, routed)          1.239     6.896    u1/L[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  u1/segmento_OBUF[6]_inst_i_55/O
                         net (fo=6, routed)           1.173     8.193    u1/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.317 r  u1/segmento_OBUF[6]_inst_i_35/O
                         net (fo=9, routed)           0.636     8.953    u1/segmento_OBUF[6]_inst_i_35_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.077 r  u1/segmento_OBUF[6]_inst_i_8/O
                         net (fo=10, routed)          1.252    10.329    u1/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.453 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.834    11.287    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.890    12.301    u1/segmento_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.425 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.614    13.039    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.163 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    14.971    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.500 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.500    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.333ns  (logic 4.921ns (36.908%)  route 8.412ns (63.092%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  u1/cuenta_reg[11]/Q
                         net (fo=15, routed)          1.239     6.896    u1/L[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  u1/segmento_OBUF[6]_inst_i_55/O
                         net (fo=6, routed)           1.173     8.193    u1/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.317 r  u1/segmento_OBUF[6]_inst_i_35/O
                         net (fo=9, routed)           0.636     8.953    u1/segmento_OBUF[6]_inst_i_35_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.077 r  u1/segmento_OBUF[6]_inst_i_8/O
                         net (fo=10, routed)          1.252    10.329    u1/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.453 r  u1/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.834    11.287    u1/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.890    12.301    u1/segmento_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.425 r  u1/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.720    13.145    u1/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.269 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    14.937    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.472 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.472    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.460ns (64.432%)  route 0.806ns (35.568%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 f  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.207     2.072    u1/segmento[6]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.117 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.527    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.732 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.732    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.475ns (64.219%)  route 0.822ns (35.781%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 f  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.292     2.157    u1/segmento[6]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.202 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.543    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.764 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.764    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.490ns (64.520%)  route 0.819ns (35.480%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     2.159    u1/segmento[6]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.204 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.540    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.776 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.776    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.466ns (62.069%)  route 0.896ns (37.931%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.293     2.158    u1/segmento[6]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.203 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.617    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.829 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.829    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.484ns (62.842%)  route 0.877ns (37.158%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.296     2.161    u1/segmento[6]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.206 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.599    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.829 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.829    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.486ns (62.898%)  route 0.877ns (37.102%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 f  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.205     2.070    u1/segmento[6]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.598    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.830 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.830    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.490ns (63.027%)  route 0.874ns (36.973%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.189     1.820    u2/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  u2/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.355     2.219    u1/segmento[6]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.264 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.595    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.832 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.832    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.441ns (27.383%)  route 3.822ns (72.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.822     5.263    u1/AR[0]
    SLICE_X60Y25         FDCE                                         f  u1/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501     4.842    u1/CLK
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.441ns (27.383%)  route 3.822ns (72.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.822     5.263    u1/AR[0]
    SLICE_X60Y25         FDCE                                         f  u1/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501     4.842    u1/CLK
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.441ns (27.440%)  route 3.811ns (72.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.811     5.252    u1/AR[0]
    SLICE_X60Y23         FDCE                                         f  u1/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503     4.844    u1/CLK
    SLICE_X60Y23         FDCE                                         r  u1/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.441ns (27.440%)  route 3.811ns (72.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.811     5.252    u1/AR[0]
    SLICE_X60Y23         FDCE                                         f  u1/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503     4.844    u1/CLK
    SLICE_X60Y23         FDCE                                         r  u1/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.441ns (27.440%)  route 3.811ns (72.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.811     5.252    u1/AR[0]
    SLICE_X60Y23         FDCE                                         f  u1/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503     4.844    u1/CLK
    SLICE_X60Y23         FDCE                                         r  u1/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.441ns (27.440%)  route 3.811ns (72.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.811     5.252    u1/AR[0]
    SLICE_X60Y23         FDCE                                         f  u1/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503     4.844    u1/CLK
    SLICE_X60Y23         FDCE                                         r  u1/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 1.441ns (28.233%)  route 3.664ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.664     5.105    u1/AR[0]
    SLICE_X60Y24         FDCE                                         f  u1/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501     4.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 1.441ns (28.233%)  route 3.664ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.664     5.105    u1/AR[0]
    SLICE_X60Y24         FDCE                                         f  u1/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501     4.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 1.441ns (28.233%)  route 3.664ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.664     5.105    u1/AR[0]
    SLICE_X60Y24         FDCE                                         f  u1/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501     4.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 1.441ns (28.233%)  route 3.664ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=19, routed)          3.664     5.105    u1/AR[0]
    SLICE_X60Y24         FDCE                                         f  u1/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501     4.842    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/FSM_sequential_estadoActual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.680%)  route 1.443ns (87.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.443     1.652    u0/AR[0]
    SLICE_X60Y21         FDCE                                         f  u0/FSM_sequential_estadoActual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.852     1.979    u0/CLK
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/FSM_sequential_estadoActual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.680%)  route 1.443ns (87.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.443     1.652    u0/AR[0]
    SLICE_X60Y21         FDCE                                         f  u0/FSM_sequential_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.852     1.979    u0/CLK
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.264ns (15.816%)  route 1.407ns (84.184%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ce_IBUF_inst/O
                         net (fo=2, routed)           1.407     1.626    u0/ce_IBUF
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.671 r  u0/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.671    u0/estadoSiguiente[0]
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.852     1.979    u0/CLK
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.267ns (15.558%)  route 1.451ns (84.442%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=2, routed)           1.335     1.554    u0/ce_IBUF
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.048     1.602 r  u0/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.116     1.718    u0/estadoSiguiente[1]
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.852     1.979    u0/CLK
    SLICE_X60Y21         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.210ns (11.317%)  route 1.642ns (88.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.642     1.851    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.210ns (11.317%)  route 1.642ns (88.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.642     1.851    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.210ns (11.317%)  route 1.642ns (88.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.642     1.851    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.210ns (11.317%)  route 1.642ns (88.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.642     1.851    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    u1/CLK
    SLICE_X60Y22         FDCE                                         r  u1/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.210ns (10.889%)  route 1.715ns (89.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.715     1.924    u1/AR[0]
    SLICE_X60Y24         FDCE                                         f  u1/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.848     1.975    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.210ns (10.889%)  route 1.715ns (89.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.715     1.924    u1/AR[0]
    SLICE_X60Y24         FDCE                                         f  u1/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.848     1.975    u1/CLK
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[11]/C





