{
  "module_name": "datapath.h",
  "hash_id": "57c0393dcd4f78c7729ac57f7f8c236ab69fd6b64cffb75fcc2bf84b4e871cdb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/fw/api/datapath.h",
  "human_readable_source": " \n \n#ifndef __iwl_fw_api_datapath_h__\n#define __iwl_fw_api_datapath_h__\n\n \nenum iwl_data_path_subcmd_ids {\n\t \n\tDQA_ENABLE_CMD = 0x0,\n\n\t \n\tUPDATE_MU_GROUPS_CMD = 0x1,\n\n\t \n\tTRIGGER_RX_QUEUES_NOTIF_CMD = 0x2,\n\n\t \n\tWNM_PLATFORM_PTM_REQUEST_CMD = 0x3,\n\n\t \n\tWNM_80211V_TIMING_MEASUREMENT_CONFIG_CMD = 0x4,\n\n\t \n\tSTA_HE_CTXT_CMD = 0x7,\n\n\t \n\tRLC_CONFIG_CMD = 0x8,\n\n\t \n\tRFH_QUEUE_CONFIG_CMD = 0xD,\n\n\t \n\tTLC_MNG_CONFIG_CMD = 0xF,\n\n\t \n\tHE_AIR_SNIFFER_CONFIG_CMD = 0x13,\n\n\t \n\tCHEST_COLLECTOR_FILTER_CONFIG_CMD = 0x14,\n\n\t \n\tRX_BAID_ALLOCATION_CONFIG_CMD = 0x16,\n\n\t \n\tSCD_QUEUE_CONFIG_CMD = 0x17,\n\n\t \n\tSEC_KEY_CMD = 0x18,\n\n\t \n\tMONITOR_NOTIF = 0xF4,\n\n\t \n\tRX_NO_DATA_NOTIF = 0xF5,\n\n\t \n\tTHERMAL_DUAL_CHAIN_REQUEST = 0xF6,\n\n\t \n\tTLC_MNG_UPDATE_NOTIF = 0xF7,\n\n\t \n\tSTA_PM_NOTIF = 0xFD,\n\n\t \n\tMU_GROUP_MGMT_NOTIF = 0xFE,\n\n\t \n\tRX_QUEUES_NOTIFICATION = 0xFF,\n};\n\n \nstruct iwl_mu_group_mgmt_cmd {\n\t__le32 reserved;\n\t__le32 membership_status[2];\n\t__le32 user_position[4];\n} __packed;  \n\n \nstruct iwl_mu_group_mgmt_notif {\n\t__le32 membership_status[2];\n\t__le32 user_position[4];\n} __packed;  \n\nenum iwl_channel_estimation_flags {\n\tIWL_CHANNEL_ESTIMATION_ENABLE\t= BIT(0),\n\tIWL_CHANNEL_ESTIMATION_TIMER\t= BIT(1),\n\tIWL_CHANNEL_ESTIMATION_COUNTER\t= BIT(2),\n};\n\nenum iwl_time_sync_protocol_type {\n\tIWL_TIME_SYNC_PROTOCOL_TM\t= BIT(0),\n\tIWL_TIME_SYNC_PROTOCOL_FTM\t= BIT(1),\n};  \n\n \nstruct iwl_time_sync_cfg_cmd {\n\t__le32 protocols;\n\tu8 peer_addr[ETH_ALEN];\n\tu8 reserved[2];\n} __packed;  \n\n \nenum iwl_synced_time_operation {\n\tIWL_SYNCED_TIME_OPERATION_READ_ARTB = 1,\n\tIWL_SYNCED_TIME_OPERATION_READ_GP2,\n\tIWL_SYNCED_TIME_OPERATION_READ_BOTH,\n};\n\n \nstruct iwl_synced_time_cmd {\n\t__le32 operation;\n} __packed;  \n\n \nstruct iwl_synced_time_rsp {\n\t__le32 operation;\n\t__le32 platform_timestamp_hi;\n\t__le32 platform_timestamp_lo;\n\t__le32 gp2_timestamp_hi;\n\t__le32 gp2_timestamp_lo;\n} __packed;  \n\n \n#define PTP_CTX_MAX_DATA_SIZE   128\n\n \nstruct iwl_time_msmt_ptp_ctx {\n\t \n\tunion {\n\t\tstruct {\n\t\t\tu8 element_id;\n\t\t\tu8 length;\n\t\t\t__le16 reserved;\n\t\t\tu8 data[PTP_CTX_MAX_DATA_SIZE];\n\t\t} ftm;  \n\t\tstruct {\n\t\t\tu8 element_id;\n\t\t\tu8 length;\n\t\t\tu8 data[PTP_CTX_MAX_DATA_SIZE];\n\t\t} tm;  \n\t};\n} __packed  ;\n\n \nstruct iwl_time_msmt_notify {\n\tu8 peer_addr[ETH_ALEN];\n\tu8 reserved[2];\n\t__le32 dialog_token;\n\t__le32 followup_dialog_token;\n\t__le32 t1_hi;\n\t__le32 t1_lo;\n\t__le32 t1_max_err;\n\t__le32 t4_hi;\n\t__le32 t4_lo;\n\t__le32 t4_max_err;\n\t__le32 t2_hi;\n\t__le32 t2_lo;\n\t__le32 t2_max_err;\n\t__le32 t3_hi;\n\t__le32 t3_lo;\n\t__le32 t3_max_err;\n\tstruct iwl_time_msmt_ptp_ctx ptp;\n} __packed;  \n\n \nstruct iwl_time_msmt_cfm_notify {\n\tu8 peer_addr[ETH_ALEN];\n\tu8 reserved[2];\n\t__le32 dialog_token;\n\t__le32 t1_hi;\n\t__le32 t1_lo;\n\t__le32 t1_max_err;\n\t__le32 t4_hi;\n\t__le32 t4_lo;\n\t__le32 t4_max_err;\n} __packed;  \n\n \nstruct iwl_channel_estimation_cfg {\n\t \n\t__le32 flags;\n\t \n\t__le32 timer;\n\t \n\t__le32 count;\n\t \n\t__le32 rate_n_flags_mask;\n\t \n\t__le32 rate_n_flags_val;\n\t \n\t__le32 reserved;\n\t \n\t__le64 frame_types;\n} __packed;  \n\nenum iwl_datapath_monitor_notif_type {\n\tIWL_DP_MON_NOTIF_TYPE_EXT_CCA,\n};\n\nstruct iwl_datapath_monitor_notif {\n\t__le32 type;\n\tu8 mac_id;\n\tu8 reserved[3];\n} __packed;  \n\n \nenum iwl_thermal_dual_chain_req_events {\n\tTHERMAL_DUAL_CHAIN_REQ_ENABLE,\n\tTHERMAL_DUAL_CHAIN_REQ_DISABLE,\n};  \n\n \nstruct iwl_thermal_dual_chain_request {\n\t__le32 event;\n} __packed;  \n\nenum iwl_rlc_chain_info {\n\tIWL_RLC_CHAIN_INFO_DRIVER_FORCE\t\t= BIT(0),\n\tIWL_RLC_CHAIN_INFO_VALID\t\t= 0x000e,\n\tIWL_RLC_CHAIN_INFO_FORCE\t\t= 0x0070,\n\tIWL_RLC_CHAIN_INFO_FORCE_MIMO\t\t= 0x0380,\n\tIWL_RLC_CHAIN_INFO_COUNT\t\t= 0x0c00,\n\tIWL_RLC_CHAIN_INFO_MIMO_COUNT\t\t= 0x3000,\n};\n\n \nstruct iwl_rlc_properties {\n\t__le32 rx_chain_info;\n\t__le32 reserved;\n} __packed;  \n\nenum iwl_sad_mode {\n\tIWL_SAD_MODE_ENABLED\t\t= BIT(0),\n\tIWL_SAD_MODE_DEFAULT_ANT_MSK\t= 0x6,\n\tIWL_SAD_MODE_DEFAULT_ANT_FW\t= 0x0,\n\tIWL_SAD_MODE_DEFAULT_ANT_A\t= 0x2,\n\tIWL_SAD_MODE_DEFAULT_ANT_B\t= 0x4,\n};\n\n \nstruct iwl_sad_properties {\n\t__le32 chain_a_sad_mode;\n\t__le32 chain_b_sad_mode;\n\t__le32 mac_id;\n\t__le32 reserved;\n} __packed;\n\n \nstruct iwl_rlc_config_cmd {\n\t__le32 phy_id;\n\tstruct iwl_rlc_properties rlc;\n\tstruct iwl_sad_properties sad;\n\tu8 flags;\n\tu8 reserved[3];\n} __packed;  \n\n#define IWL_MAX_BAID_OLD\t16  \n#define IWL_MAX_BAID\t\t32  \n\n \nenum iwl_rx_baid_action {\n\tIWL_RX_BAID_ACTION_ADD,\n\tIWL_RX_BAID_ACTION_MODIFY,\n\tIWL_RX_BAID_ACTION_REMOVE,\n};  \n\n \nstruct iwl_rx_baid_cfg_cmd_alloc {\n\t__le32 sta_id_mask;\n\tu8 tid;\n\tu8 reserved[3];\n\t__le16 ssn;\n\t__le16 win_size;\n} __packed;  \n\n \nstruct iwl_rx_baid_cfg_cmd_modify {\n\t__le32 old_sta_id_mask;\n\t__le32 new_sta_id_mask;\n\t__le32 tid;\n} __packed;  \n\n \nstruct iwl_rx_baid_cfg_cmd_remove_v1 {\n\t__le32 baid;\n} __packed;  \n\n \nstruct iwl_rx_baid_cfg_cmd_remove {\n\t__le32 sta_id_mask;\n\t__le32 tid;\n} __packed;  \n\n \nstruct iwl_rx_baid_cfg_cmd {\n\t__le32 action;\n\tunion {\n\t\tstruct iwl_rx_baid_cfg_cmd_alloc alloc;\n\t\tstruct iwl_rx_baid_cfg_cmd_modify modify;\n\t\tstruct iwl_rx_baid_cfg_cmd_remove_v1 remove_v1;\n\t\tstruct iwl_rx_baid_cfg_cmd_remove remove;\n\t};  \n} __packed;  \n\n \nstruct iwl_rx_baid_cfg_resp {\n\t__le32 baid;\n};  \n\n \nenum iwl_scd_queue_cfg_operation {\n\tIWL_SCD_QUEUE_ADD = 0,\n\tIWL_SCD_QUEUE_REMOVE = 1,\n\tIWL_SCD_QUEUE_MODIFY = 2,\n};\n\n \nstruct iwl_scd_queue_cfg_cmd {\n\t__le32 operation;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 sta_mask;\n\t\t\tu8 tid;\n\t\t\tu8 reserved[3];\n\t\t\t__le32 flags;\n\t\t\t__le32 cb_size;\n\t\t\t__le64 bc_dram_addr;\n\t\t\t__le64 tfdq_dram_addr;\n\t\t} __packed add;  \n\t\tstruct {\n\t\t\t__le32 sta_mask;\n\t\t\t__le32 tid;\n\t\t} __packed remove;  \n\t\tstruct {\n\t\t\t__le32 old_sta_mask;\n\t\t\t__le32 tid;\n\t\t\t__le32 new_sta_mask;\n\t\t} __packed modify;  \n\t} __packed u;  \n} __packed;  \n\n \nenum iwl_sec_key_flags {\n\tIWL_SEC_KEY_FLAG_CIPHER_MASK\t= 0x07,\n\tIWL_SEC_KEY_FLAG_CIPHER_WEP\t= 0x01,\n\tIWL_SEC_KEY_FLAG_CIPHER_CCMP\t= 0x02,\n\tIWL_SEC_KEY_FLAG_CIPHER_TKIP\t= 0x03,\n\tIWL_SEC_KEY_FLAG_CIPHER_GCMP\t= 0x05,\n\tIWL_SEC_KEY_FLAG_NO_TX\t\t= 0x08,\n\tIWL_SEC_KEY_FLAG_KEY_SIZE\t= 0x10,\n\tIWL_SEC_KEY_FLAG_MFP\t\t= 0x20,\n\tIWL_SEC_KEY_FLAG_MCAST_KEY\t= 0x40,\n\tIWL_SEC_KEY_FLAG_SPP_AMSDU\t= 0x80,\n};\n\n#define IWL_SEC_WEP_KEY_OFFSET\t3\n\n \nstruct iwl_sec_key_cmd {\n\t__le32 action;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 sta_mask;\n\t\t\t__le32 key_id;\n\t\t\t__le32 key_flags;\n\t\t\tu8 key[32];\n\t\t\tu8 tkip_mic_rx_key[8];\n\t\t\tu8 tkip_mic_tx_key[8];\n\t\t\t__le64 rx_seq;\n\t\t\t__le64 tx_seq;\n\t\t} __packed add;  \n\t\tstruct {\n\t\t\t__le32 old_sta_mask;\n\t\t\t__le32 new_sta_mask;\n\t\t\t__le32 key_id;\n\t\t\t__le32 key_flags;\n\t\t} __packed modify;  \n\t\tstruct {\n\t\t\t__le32 sta_mask;\n\t\t\t__le32 key_id;\n\t\t\t__le32 key_flags;\n\t\t} __packed remove;  \n\t} __packed u;  \n} __packed;  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}