#LAB_2
Implementation of a given logic gate circuit using systemverilog
##GIVEN CIRCUIT:
![given_circuit diagram](./images/dsd_circuit_given.png)
##MY IMPLEMENTATION:
![circuit_diagram_of_my_implementation](./images/my_implementation.png)
