from klarty import klarty

d = klarty()
d.connect()

#d.fpga_write(0x00,bytes([0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff]))
#d.fpga_write(0x00,bytes([0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, ]))

# Most FPGA registers seem to be write only.
# Try reading the complete 0..127 possible range of register addresses:
d.print_ascii_hex(d.fpga_read(0x00,16), '0x00: ')
d.print_ascii_hex(d.fpga_read(0x10,16), '0x10: ')
d.print_ascii_hex(d.fpga_read(0x20,16), '0x20: ')
d.print_ascii_hex(d.fpga_read(0x30,16), '0x30: ')
d.print_ascii_hex(d.fpga_read(0x40,16), '0x40: ')
d.print_ascii_hex(d.fpga_read(0x50,16), '0x50: ')
d.print_ascii_hex(d.fpga_read(0x60,16), '0x60: ')
d.print_ascii_hex(d.fpga_read(0x70,16), '0x70: ')

