

================================================================
== Vivado HLS Report for 'raw_to_app'
================================================================
* Date:           Wed Aug 12 00:42:12 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        raw_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      0.83|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      18|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      27|
|Register             |        -|      -|       87|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|       87|      45|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_129                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_82                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op12_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op6_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  18|           9|          10|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_done           |   9|          2|    1|          2|
    |from_raw_V_blk_n  |   9|          2|    1|          2|
    |to_app_V_blk_n    |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  27|          6|    3|          6|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dest_V                   |   8|   0|    8|          0|
    |state_V_1                |   1|   0|    3|          2|
    |state_V_1_load_reg_149   |   1|   0|    3|          2|
    |tmp_1_reg_153            |   1|   0|    1|          0|
    |tmp_data_V_reg_157       |  64|   0|   64|          0|
    |tmp_keep_V_reg_167       |   8|   0|    8|          0|
    |tmp_last_V_reg_162       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  87|   0|   91|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  raw_to_app  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  raw_to_app  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  raw_to_app  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  raw_to_app  | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |  raw_to_app  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  raw_to_app  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  raw_to_app  | return value |
|from_raw_V_dout     |  in |   73|   ap_fifo  |  from_raw_V  |    pointer   |
|from_raw_V_empty_n  |  in |    1|   ap_fifo  |  from_raw_V  |    pointer   |
|from_raw_V_read     | out |    1|   ap_fifo  |  from_raw_V  |    pointer   |
|to_app_V_din        | out |   89|   ap_fifo  |   to_app_V   |    pointer   |
|to_app_V_full_n     |  in |    1|   ap_fifo  |   to_app_V   |    pointer   |
|to_app_V_write      | out |    1|   ap_fifo  |   to_app_V   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 0.83ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_V_1_load = load i3* @state_V_1, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:55]
ST_1 : Operation 4 [1/1] (0.72ns)   --->   "switch i3 %state_V_1_load, label %._crit_edge72 [
    i3 2, label %0
    i3 3, label %2
  ]" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:55]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_raw_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_119 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_raw_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i73 %tmp_119 to i64" [/home/user/galapagos/middleware/hls/network_bridge_raw/include/raw_bridge.hpp:9->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:70]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_119, i32 64)" [/home/user/galapagos/middleware/hls/network_bridge_raw/include/raw_bridge.hpp:9->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:70]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_119, i32 65, i32 72)" [/home/user/galapagos/middleware/hls/network_bridge_raw/include/raw_bridge.hpp:9->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:70]
ST_1 : Operation 10 [1/1] (0.83ns)   --->   "store i3 2, i3* @state_V_1, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:78]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_raw_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp12 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_raw_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp12, i32 48, i32 55)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i8 %tmp_2, i8* @dest_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:62]
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "store i3 3, i3* @state_V_1, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:63]

 <State 2> : 0.00ns
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %from_raw_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i89* %to_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i89* %to_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %from_raw_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:47]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_dest_V = load i8* @dest_V, align 1"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge74" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:69]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_22 = call i89 @_ssdm_op_BitConcatenate.i89.i8.i8.i1.i8.i64(i8 %tmp_keep_V, i8 0, i1 %tmp_last_V, i8 %tmp_dest_V, i64 %tmp_data_V)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:76]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i89P(i89* %to_app_V, i89 %tmp_22)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:76]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %4, label %._crit_edge75" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:77]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %._crit_edge75" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:79]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %._crit_edge74" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:80]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %._crit_edge72" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:81]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge73" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:59]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %._crit_edge73" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:65]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge72" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:66]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:83]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ from_raw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_app_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ state_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dest_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_V_1_load (load          ) [ 011]
StgValue_4     (switch        ) [ 000]
tmp_1          (nbreadreq     ) [ 011]
tmp_119        (read          ) [ 000]
tmp_data_V     (trunc         ) [ 011]
tmp_last_V     (bitselect     ) [ 011]
tmp_keep_V     (partselect    ) [ 011]
StgValue_10    (store         ) [ 000]
tmp            (nbreadreq     ) [ 011]
tmp12          (read          ) [ 000]
tmp_2          (partselect    ) [ 000]
StgValue_14    (store         ) [ 000]
StgValue_15    (store         ) [ 000]
StgValue_16    (specifcore    ) [ 000]
StgValue_17    (specifcore    ) [ 000]
StgValue_18    (specinterface ) [ 000]
StgValue_19    (specinterface ) [ 000]
StgValue_20    (specpipeline  ) [ 000]
tmp_dest_V     (load          ) [ 000]
StgValue_22    (br            ) [ 000]
tmp_22         (bitconcatenate) [ 000]
StgValue_24    (write         ) [ 000]
StgValue_25    (br            ) [ 000]
StgValue_26    (br            ) [ 000]
StgValue_27    (br            ) [ 000]
StgValue_28    (br            ) [ 000]
StgValue_29    (br            ) [ 000]
StgValue_30    (br            ) [ 000]
StgValue_31    (br            ) [ 000]
StgValue_32    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="from_raw_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_raw_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="to_app_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dest_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i73P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i73P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i73.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i89.i8.i8.i1.i8.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i89P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_nbreadreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="73" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="73" slack="0"/>
<pin id="68" dir="0" index="1" bw="73" slack="0"/>
<pin id="69" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_119/1 tmp12/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_24_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="89" slack="0"/>
<pin id="75" dir="0" index="2" bw="89" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="state_V_1_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_1_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_data_V_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="73" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_last_V_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="73" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_keep_V_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="73" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="0" index="3" bw="8" slack="0"/>
<pin id="100" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_10_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="73" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="0" index="3" bw="7" slack="0"/>
<pin id="116" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="StgValue_14_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_15_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_dest_V_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_22_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="89" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="1"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="1" slack="1"/>
<pin id="142" dir="0" index="4" bw="8" slack="0"/>
<pin id="143" dir="0" index="5" bw="64" slack="1"/>
<pin id="144" dir="1" index="6" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="state_V_1_load_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_1_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_data_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_last_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="167" class="1005" name="tmp_keep_V_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="66" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="66" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="66" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="66" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="125"><net_src comp="111" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="133" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="148"><net_src comp="137" pin="6"/><net_sink comp="72" pin=2"/></net>

<net id="152"><net_src comp="79" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="58" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="83" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="137" pin=5"/></net>

<net id="165"><net_src comp="87" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="170"><net_src comp="95" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="175"><net_src comp="58" pin="3"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: from_raw_V | {}
	Port: to_app_V | {2 }
	Port: state_V_1 | {1 }
	Port: dest_V | {1 }
 - Input state : 
	Port: raw_to_app : from_raw_V | {1 }
	Port: raw_to_app : to_app_V | {}
	Port: raw_to_app : state_V_1 | {1 }
	Port: raw_to_app : dest_V | {2 }
  - Chain level:
	State 1
		StgValue_4 : 1
		StgValue_14 : 1
	State 2
		tmp_22 : 1
		StgValue_24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
| nbreadreq|   grp_nbreadreq_fu_58   |
|----------|-------------------------|
|   read   |      grp_read_fu_66     |
|----------|-------------------------|
|   write  | StgValue_24_write_fu_72 |
|----------|-------------------------|
|   trunc  |     tmp_data_V_fu_83    |
|----------|-------------------------|
| bitselect|     tmp_last_V_fu_87    |
|----------|-------------------------|
|partselect|     tmp_keep_V_fu_95    |
|          |       tmp_2_fu_111      |
|----------|-------------------------|
|bitconcatenate|      tmp_22_fu_137      |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|state_V_1_load_reg_149|    3   |
|     tmp_1_reg_153    |    1   |
|  tmp_data_V_reg_157  |   64   |
|  tmp_keep_V_reg_167  |    8   |
|  tmp_last_V_reg_162  |    1   |
|      tmp_reg_172     |    1   |
+----------------------+--------+
|         Total        |   78   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   78   |
+-----------+--------+
|   Total   |   78   |
+-----------+--------+
