lbl_800D9514:
/* 800D9514 00000000  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800D9518 00000004  7C 08 02 A6 */	mflr r0
/* 800D951C 00000008  90 01 00 44 */	stw r0, 0x44(r1)
/* 800D9520 0000000C  93 E1 00 3C */	stw r31, 0x3c(r1)
/* 800D9524 00000010  93 C1 00 38 */	stw r30, 0x38(r1)
/* 800D9528 00000014  7C 7E 1B 78 */	mr r30, r3
/* 800D952C 00000018  3B FE 1F D0 */	addi r31, r30, 0x1fd0
/* 800D9530 0000001C  C0 63 34 7C */	lfs f3, 0x347c(r3)
/* 800D9534 00000020  C0 43 1F E0 */	lfs f2, 0x1fe0(r3)
/* 800D9538 00000024  A8 03 1F D6 */	lha r0, 0x1fd6(r3)
/* 800D953C 00000028  C8 22 92 B0 */	lfd f1, LIT_6025(r2)
/* 800D9540 0000002C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800D9544 00000030  90 01 00 0C */	stw r0, 0xc(r1)
/* 800D9548 00000034  3C 00 43 30 */	lis r0, 0x4330
/* 800D954C 00000038  90 01 00 08 */	stw r0, 8(r1)
/* 800D9550 0000003C  C8 01 00 08 */	lfd f0, 8(r1)
/* 800D9554 00000040  EC 00 08 28 */	fsubs f0, f0, f1
/* 800D9558 00000044  EC 02 00 28 */	fsubs f0, f2, f0
/* 800D955C 00000048  EC 23 00 32 */	fmuls f1, f3, f0
/* 800D9560 0000004C  48 18 E0 85 */	bl cM_rad2s__Ff
/* 800D9564 00000050  54 60 04 38 */	rlwinm r0, r3, 0, 0x10, 0x1c
/* 800D9568 00000054  3C 60 80 44 */	lis r3, sincosTable___5JMath@ha
/* 800D956C 00000058  38 63 9A 20 */	addi r3, r3, sincosTable___5JMath@l
/* 800D9570 0000005C  7C 43 04 2E */	lfsx f2, r3, r0
/* 800D9574 00000060  A8 1E 30 0C */	lha r0, 0x300c(r30)
/* 800D9578 00000064  C8 22 92 B0 */	lfd f1, LIT_6025(r2)
/* 800D957C 00000068  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800D9580 0000006C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800D9584 00000070  3C 60 43 30 */	lis r3, 0x4330
/* 800D9588 00000074  90 61 00 10 */	stw r3, 0x10(r1)
/* 800D958C 00000078  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 800D9590 0000007C  EC 00 08 28 */	fsubs f0, f0, f1
/* 800D9594 00000080  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800D9598 00000084  FC 00 00 1E */	fctiwz f0, f0
/* 800D959C 00000088  D8 01 00 18 */	stfd f0, 0x18(r1)
/* 800D95A0 0000008C  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D95A4 00000090  B0 1E 05 9C */	sth r0, 0x59c(r30)
/* 800D95A8 00000094  A8 1E 30 0E */	lha r0, 0x300e(r30)
/* 800D95AC 00000098  7C 00 00 D0 */	neg r0, r0
/* 800D95B0 0000009C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800D95B4 000000A0  90 01 00 24 */	stw r0, 0x24(r1)
/* 800D95B8 000000A4  90 61 00 20 */	stw r3, 0x20(r1)
/* 800D95BC 000000A8  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800D95C0 000000AC  EC 00 08 28 */	fsubs f0, f0, f1
/* 800D95C4 000000B0  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800D95C8 000000B4  FC 00 00 1E */	fctiwz f0, f0
/* 800D95CC 000000B8  D8 01 00 28 */	stfd f0, 0x28(r1)
/* 800D95D0 000000BC  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 800D95D4 000000C0  B0 1E 05 A0 */	sth r0, 0x5a0(r30)
/* 800D95D8 000000C4  38 00 00 00 */	li r0, 0
/* 800D95DC 000000C8  B0 1E 05 9E */	sth r0, 0x59e(r30)
/* 800D95E0 000000CC  38 7E 33 98 */	addi r3, r30, 0x3398
/* 800D95E4 000000D0  C0 22 92 C0 */	lfs f1, LIT_6108(r2)
/* 800D95E8 000000D4  3C 80 80 39 */	lis r4, m__23daAlinkHIO_damNormal_c0@ha
/* 800D95EC 000000D8  38 84 E2 4C */	addi r4, r4, m__23daAlinkHIO_damNormal_c0@l
/* 800D95F0 000000DC  C0 44 00 5C */	lfs f2, 0x5c(r4)
/* 800D95F4 000000E0  48 19 71 4D */	bl cLib_chaseF__FPfff
/* 800D95F8 000000E4  80 1E 05 74 */	lwz r0, 0x574(r30)
/* 800D95FC 000000E8  54 00 00 43 */	rlwinm. r0, r0, 0, 1, 1
/* 800D9600 000000EC  41 82 00 0C */	beq lbl_800D960C
/* 800D9604 000000F0  7F C3 F3 78 */	mr r3, r30
/* 800D9608 000000F4  4B FF D8 1D */	bl freezeTimerDamage__9daAlink_cFv
lbl_800D960C:
/* 800D960C 00000000  7F E3 FB 78 */	mr r3, r31
/* 800D9610 00000004  48 08 4E BD */	bl checkAnmEnd__16daPy_frameCtrl_cFv
/* 800D9614 00000008  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 800D9618 0000000C  41 82 00 68 */	beq lbl_800D9680
/* 800D961C 00000010  A8 1E 04 E6 */	lha r0, 0x4e6(r30)
/* 800D9620 00000014  B0 1E 04 DE */	sth r0, 0x4de(r30)
/* 800D9624 00000018  80 1E 05 74 */	lwz r0, 0x574(r30)
/* 800D9628 0000001C  54 00 00 43 */	rlwinm. r0, r0, 0, 1, 1
/* 800D962C 00000020  40 82 00 14 */	bne lbl_800D9640
/* 800D9630 00000024  7F C3 F3 78 */	mr r3, r30
/* 800D9634 00000028  38 80 00 00 */	li r4, 0
/* 800D9638 0000002C  4B FE 0A 99 */	bl checkNextAction__9daAlink_cFi
/* 800D963C 00000030  48 00 00 84 */	b lbl_800D96C0
lbl_800D9640:
/* 800D9640 00000000  A8 1E 30 08 */	lha r0, 0x3008(r30)
/* 800D9644 00000004  2C 00 00 00 */	cmpwi r0, 0
/* 800D9648 00000008  40 82 00 78 */	bne lbl_800D96C0
/* 800D964C 0000000C  7F C3 F3 78 */	mr r3, r30
/* 800D9650 00000010  3C 80 00 02 */	lis r4, 0x0002 /* 0x00020055@ha */
/* 800D9654 00000014  38 84 00 55 */	addi r4, r4, 0x0055 /* 0x00020055@l */
/* 800D9658 00000018  81 9E 06 28 */	lwz r12, 0x628(r30)
/* 800D965C 0000001C  81 8C 01 18 */	lwz r12, 0x118(r12)
/* 800D9660 00000020  7D 89 03 A6 */	mtctr r12
/* 800D9664 00000024  4E 80 04 21 */	bctrl 
/* 800D9668 00000028  7F C3 F3 78 */	mr r3, r30
/* 800D966C 0000002C  48 00 1F 45 */	bl procStEscapeInit__9daAlink_cFv
/* 800D9670 00000030  80 1E 31 A0 */	lwz r0, 0x31a0(r30)
/* 800D9674 00000034  60 00 00 08 */	ori r0, r0, 8
/* 800D9678 00000038  90 1E 31 A0 */	stw r0, 0x31a0(r30)
/* 800D967C 0000003C  48 00 00 44 */	b lbl_800D96C0
lbl_800D9680:
/* 800D9680 00000000  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 800D9684 00000004  C0 1E 34 78 */	lfs f0, 0x3478(r30)
/* 800D9688 00000008  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D968C 00000000  40 81 00 34 */	ble lbl_800D96C0
/* 800D9690 00000004  A8 1E 04 E6 */	lha r0, 0x4e6(r30)
/* 800D9694 00000008  B0 1E 04 DE */	sth r0, 0x4de(r30)
/* 800D9698 0000000C  80 1E 31 A0 */	lwz r0, 0x31a0(r30)
/* 800D969C 00000010  60 00 00 04 */	ori r0, r0, 4
/* 800D96A0 00000014  90 1E 31 A0 */	stw r0, 0x31a0(r30)
/* 800D96A4 00000018  7F C3 F3 78 */	mr r3, r30
/* 800D96A8 0000001C  38 80 00 01 */	li r4, 1
/* 800D96AC 00000020  4B FE 0A 25 */	bl checkNextAction__9daAlink_cFi
/* 800D96B0 00000024  2C 03 00 00 */	cmpwi r3, 0
/* 800D96B4 00000028  40 82 00 0C */	bne lbl_800D96C0
/* 800D96B8 0000002C  A8 1E 30 10 */	lha r0, 0x3010(r30)
/* 800D96BC 00000030  B0 1E 04 DE */	sth r0, 0x4de(r30)
lbl_800D96C0:
/* 800D96C0 00000000  38 60 00 01 */	li r3, 1
/* 800D96C4 00000004  83 E1 00 3C */	lwz r31, 0x3c(r1)
/* 800D96C8 00000008  83 C1 00 38 */	lwz r30, 0x38(r1)
/* 800D96CC 0000000C  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800D96D0 00000010  7C 08 03 A6 */	mtlr r0
/* 800D96D4 00000014  38 21 00 40 */	addi r1, r1, 0x40
/* 800D96D8 00000018  4E 80 00 20 */	blr 
