// Seed: 1946258213
module module_0 (
    output wor id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3
);
  logic id_5 = id_3;
  wor [-1 'd0 : 1] id_6;
  initial begin : LABEL_0
    #1 begin : LABEL_1
      id_5 <= id_6;
    end
  end
  tri0 [1 : -1] id_7;
  assign id_0 = id_3;
  assign id_6 = -1 | 1'b0;
  assign id_7 = 1 - id_7++;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wire  id_2,
    output wor   id_3
);
  initial begin : LABEL_0
    logic id_5 = 1;
    id_5 <= id_2;
    #1 begin : LABEL_1
      id_1 = 1;
      id_1 <= id_0;
    end
  end
  `define pp_6 0
  supply0 id_7 = 1 <= 1;
  assign `pp_6 = -1;
  wire id_8;
  logic [`pp_6 : `pp_6] id_9 = !id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
