%%%%%%%%%%%%%%%%%%%%
\chapter{System Design Process}
\label{cha:SystemDesignProcess}

This chapter is mainly based on \cite{BahillA.Terry2017TDiS}\cite{GesslerRalf2014EES}.

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\section{General}

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{The SIMILAR Process}

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Design for Reuse}
%see pg. 51

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{The Problem Statement}

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Concept Exploration}

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Validation and Verification}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\section{System Design Targeting FPGAs}
%https://link-springer-com.fhooe.idm.oclc.org/content/pdf/10.1007%2F978-3-319-26408-0.pdf
%chapter 3

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{V-Modell}

%applies to general software development, but can directly be mapped to FPGA development.

%Abbildung 3.5 in
%https://link-springer-com.fhooe.idm.oclc.org/content/pdf/10.1007%2F978-3-8348-2080-8.pdf

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{High-Level Synthesis}
%\cplusplus\\
%SystemC (deprecated for synthesis by Xilinx)\\

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Implementation with Tool Support}
%Matlab Simulink System Generator\\
%Matlab Simulink HDL Coder\\

%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Direct Implementation}

%direct, or 'manual' implementation\\
%VHDL/Verilog\\
