m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim
T_opt
!s110 1672234028
VHzA<:;cJC>Uf<^]dF1dM[1
04 15 4 work tb_divider_five fast 0
=1-f80dac57e236-63ac442c-79-c4c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
vdivider_five
Z2 !s110 1672234027
!i10b 1
!s100 Y>LOd[k4Q@WTSOB9I80jJ1
I@M105g:eToKOeiocEoM=03
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1672232756
8D:/FPGA/FPGA_text/9_divider_five/rtl/divider_five.v
FD:/FPGA/FPGA_text/9_divider_five/rtl/divider_five.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1672234027.000000
!s107 D:/FPGA/FPGA_text/9_divider_five/rtl/divider_five.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/9_divider_five/rtl|D:/FPGA/FPGA_text/9_divider_five/rtl/divider_five.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/9_divider_five/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_divider_five
R2
!i10b 1
!s100 1?E0inK4IC@MhKHQXoGYB3
I3QKYeeA?jjIY5cBSAUz712
R3
R0
w1672233169
8D:/FPGA/FPGA_text/9_divider_five/quartus_prj/../sim/tb_divider_five.v
FD:/FPGA/FPGA_text/9_divider_five/quartus_prj/../sim/tb_divider_five.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/9_divider_five/quartus_prj/../sim/tb_divider_five.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/9_divider_five/quartus_prj/../sim|D:/FPGA/FPGA_text/9_divider_five/quartus_prj/../sim/tb_divider_five.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/9_divider_five/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
