Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 23 16:04:01 2020
| Host         : DESKTOP-4GQKVE8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mainSrc_timing_summary_routed.rpt -pb mainSrc_timing_summary_routed.pb -rpx mainSrc_timing_summary_routed.rpx -warn_on_violation
| Design       : mainSrc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: pulseInput (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UUTdisp/UUT2/countVal_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.101        0.000                      0                  108        0.252        0.000                      0                  108        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.566        0.000                      0                   62        0.252        0.000                      0                   62        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.101        0.000                      0                   46        0.575        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.902ns (78.116%)  route 0.533ns (21.884%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/Q
                         net (fo=3, routed)           0.533     6.307    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
    SLICE_X86Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.431 r  UUTRange/generateTrigger/trigVar/count_ct[0]_i_3/O
                         net (fo=1, routed)           0.000     6.431    UUTRange/generateTrigger/trigVar/count_ct[0]_i_3_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.963 r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.753 r  UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.753    UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1_n_6
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.595    15.017    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[21]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.062    15.319    UUTRange/generateTrigger/trigVar/count_ct_reg[21]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.902ns (78.613%)  route 0.517ns (21.387%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/Q
                         net (fo=4, routed)           0.517     6.292    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_0[0]
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.416    UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0_n_0
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0_n_0
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0_n_0
    SLICE_X89Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.404    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0_n_0
    SLICE_X89Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.738    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_i_1__0_n_6
    SLICE_X89Y111        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.593    15.015    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/C
                         clock pessimism              0.275    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y111        FDCE (Setup_fdce_C_D)        0.062    15.317    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.881ns (77.926%)  route 0.533ns (22.074%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/Q
                         net (fo=3, routed)           0.533     6.307    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
    SLICE_X86Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.431 r  UUTRange/generateTrigger/trigVar/count_ct[0]_i_3/O
                         net (fo=1, routed)           0.000     6.431    UUTRange/generateTrigger/trigVar/count_ct[0]_i_3_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.963 r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.732 r  UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.732    UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1_n_4
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.595    15.017    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[23]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.062    15.319    UUTRange/generateTrigger/trigVar/count_ct_reg[23]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.807ns (77.228%)  route 0.533ns (22.772%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/Q
                         net (fo=3, routed)           0.533     6.307    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
    SLICE_X86Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.431 r  UUTRange/generateTrigger/trigVar/count_ct[0]_i_3/O
                         net (fo=1, routed)           0.000     6.431    UUTRange/generateTrigger/trigVar/count_ct[0]_i_3_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.963 r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.658 r  UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.658    UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1_n_5
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.595    15.017    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.062    15.319    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.791ns (77.071%)  route 0.533ns (22.929%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/Q
                         net (fo=3, routed)           0.533     6.307    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
    SLICE_X86Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.431 r  UUTRange/generateTrigger/trigVar/count_ct[0]_i_3/O
                         net (fo=1, routed)           0.000     6.431    UUTRange/generateTrigger/trigVar/count_ct[0]_i_3_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.963 r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.642 r  UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.642    UUTRange/generateTrigger/trigVar/count_ct_reg[20]_i_1_n_7
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.595    15.017    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[20]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.062    15.319    UUTRange/generateTrigger/trigVar/count_ct_reg[20]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 1.788ns (77.041%)  route 0.533ns (22.959%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/Q
                         net (fo=3, routed)           0.533     6.307    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
    SLICE_X86Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.431 r  UUTRange/generateTrigger/trigVar/count_ct[0]_i_3/O
                         net (fo=1, routed)           0.000     6.431    UUTRange/generateTrigger/trigVar/count_ct[0]_i_3_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.963 r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.639    UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1_n_6
    SLICE_X86Y107        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.595    15.017    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y107        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[17]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y107        FDCE (Setup_fdce_C_D)        0.062    15.319    UUTRange/generateTrigger/trigVar/count_ct_reg[17]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.791ns (77.585%)  route 0.517ns (22.415%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/Q
                         net (fo=4, routed)           0.517     6.292    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_0[0]
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.416    UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0_n_0
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0_n_0
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0_n_0
    SLICE_X89Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.404    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0_n_0
    SLICE_X89Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.627 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.627    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_i_1__0_n_7
    SLICE_X89Y111        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.593    15.015    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/C
                         clock pessimism              0.275    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y111        FDCE (Setup_fdce_C_D)        0.062    15.317    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.788ns (77.556%)  route 0.517ns (22.444%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/Q
                         net (fo=4, routed)           0.517     6.292    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_0[0]
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.416    UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0_n_0
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0_n_0
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0_n_0
    SLICE_X89Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.624    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0_n_6
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDCE (Setup_fdce_C_D)        0.062    15.318    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.767ns (76.832%)  route 0.533ns (23.168%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/Q
                         net (fo=3, routed)           0.533     6.307    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
    SLICE_X86Y103        LUT1 (Prop_lut1_I0_O)        0.124     6.431 r  UUTRange/generateTrigger/trigVar/count_ct[0]_i_3/O
                         net (fo=1, routed)           0.000     6.431    UUTRange/generateTrigger/trigVar/count_ct[0]_i_3_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.963 r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    UUTRange/generateTrigger/trigVar/count_ct_reg[0]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    UUTRange/generateTrigger/trigVar/count_ct_reg[4]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    UUTRange/generateTrigger/trigVar/count_ct_reg[8]_i_1_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    UUTRange/generateTrigger/trigVar/count_ct_reg[12]_i_1_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.618 r  UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.618    UUTRange/generateTrigger/trigVar/count_ct_reg[16]_i_1_n_4
    SLICE_X86Y107        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.595    15.017    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y107        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[19]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y107        FDCE (Setup_fdce_C_D)        0.062    15.319    UUTRange/generateTrigger/trigVar/count_ct_reg[19]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.767ns (77.349%)  route 0.517ns (22.651%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.716     5.318    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/Q
                         net (fo=4, routed)           0.517     6.292    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]_0[0]
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.416    UUTRange/distanceCalculate/pulseCounter/count_ct[0]_i_2__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]_i_1__0_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[4]_i_1__0_n_0
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[8]_i_1__0_n_0
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]_i_1__0_n_0
    SLICE_X89Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.603 r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.603    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]_i_1__0_n_4
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDCE (Setup_fdce_C_D)        0.062    15.318    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UUTdisp/UUT2/countVal_reg[11]/Q
                         net (fo=1, routed)           0.108     1.769    UUTdisp/UUT2/countVal_reg_n_0_[11]
    SLICE_X83Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  UUTdisp/UUT2/countVal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    UUTdisp/UUT2/countVal_reg[8]_i_1_n_4
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.105     1.624    UUTdisp/UUT2/countVal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y101        FDRE                                         r  UUTdisp/UUT2/countVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UUTdisp/UUT2/countVal_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    UUTdisp/UUT2/countVal_reg_n_0_[3]
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  UUTdisp/UUT2/countVal_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    UUTdisp/UUT2/countVal_reg[0]_i_1_n_4
    SLICE_X83Y101        FDRE                                         r  UUTdisp/UUT2/countVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y101        FDRE                                         r  UUTdisp/UUT2/countVal_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.105     1.625    UUTdisp/UUT2/countVal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UUTdisp/UUT2/countVal_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    UUTdisp/UUT2/countVal_reg_n_0_[7]
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  UUTdisp/UUT2/countVal_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    UUTdisp/UUT2/countVal_reg[4]_i_1_n_4
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.105     1.625    UUTdisp/UUT2/countVal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  UUTdisp/UUT2/countVal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UUTdisp/UUT2/countVal_reg[12]/Q
                         net (fo=1, routed)           0.105     1.766    UUTdisp/UUT2/countVal_reg_n_0_[12]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  UUTdisp/UUT2/countVal_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    UUTdisp/UUT2/countVal_reg[12]_i_1_n_7
    SLICE_X83Y104        FDRE                                         r  UUTdisp/UUT2/countVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  UUTdisp/UUT2/countVal_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.105     1.624    UUTdisp/UUT2/countVal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UUTdisp/UUT2/countVal_reg[4]/Q
                         net (fo=1, routed)           0.105     1.767    UUTdisp/UUT2/countVal_reg_n_0_[4]
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  UUTdisp/UUT2/countVal_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    UUTdisp/UUT2/countVal_reg[4]_i_1_n_7
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[4]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.105     1.625    UUTdisp/UUT2/countVal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UUTdisp/UUT2/countVal_reg[8]/Q
                         net (fo=1, routed)           0.105     1.766    UUTdisp/UUT2/countVal_reg_n_0_[8]
    SLICE_X83Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  UUTdisp/UUT2/countVal_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    UUTdisp/UUT2/countVal_reg[8]_i_1_n_7
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.105     1.624    UUTdisp/UUT2/countVal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UUTdisp/UUT2/countVal_reg[10]/Q
                         net (fo=1, routed)           0.109     1.770    UUTdisp/UUT2/countVal_reg_n_0_[10]
    SLICE_X83Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  UUTdisp/UUT2/countVal_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    UUTdisp/UUT2/countVal_reg[8]_i_1_n_5
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y103        FDRE                                         r  UUTdisp/UUT2/countVal_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.105     1.624    UUTdisp/UUT2/countVal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  UUTdisp/UUT2/countVal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UUTdisp/UUT2/countVal_reg[14]/Q
                         net (fo=1, routed)           0.109     1.770    UUTdisp/UUT2/countVal_reg_n_0_[14]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  UUTdisp/UUT2/countVal_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    UUTdisp/UUT2/countVal_reg[12]_i_1_n_5
    SLICE_X83Y104        FDRE                                         r  UUTdisp/UUT2/countVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  UUTdisp/UUT2/countVal_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.105     1.624    UUTdisp/UUT2/countVal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y101        FDRE                                         r  UUTdisp/UUT2/countVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UUTdisp/UUT2/countVal_reg[2]/Q
                         net (fo=1, routed)           0.109     1.771    UUTdisp/UUT2/countVal_reg_n_0_[2]
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  UUTdisp/UUT2/countVal_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    UUTdisp/UUT2/countVal_reg[0]_i_1_n_5
    SLICE_X83Y101        FDRE                                         r  UUTdisp/UUT2/countVal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y101        FDRE                                         r  UUTdisp/UUT2/countVal_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.105     1.625    UUTdisp/UUT2/countVal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUTdisp/UUT2/countVal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTdisp/UUT2/countVal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UUTdisp/UUT2/countVal_reg[6]/Q
                         net (fo=1, routed)           0.109     1.771    UUTdisp/UUT2/countVal_reg_n_0_[6]
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  UUTdisp/UUT2/countVal_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    UUTdisp/UUT2/countVal_reg[4]_i_1_n_5
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    UUTdisp/UUT2/mainclock_IBUF_BUFG
    SLICE_X83Y102        FDRE                                         r  UUTdisp/UUT2/countVal_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.105     1.625    UUTdisp/UUT2/countVal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mainclock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mainclock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y106   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y108   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y108   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y106   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y106   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y108   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y108   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y108   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y108   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.828ns (18.683%)  route 3.604ns (81.317%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.364     9.749    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y111        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.593    15.015    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/C
                         clock pessimism              0.275    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y111        FDCE (Recov_fdce_C_CLR)     -0.405    14.850    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.828ns (18.683%)  route 3.604ns (81.317%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.364     9.749    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y111        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.593    15.015    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/C
                         clock pessimism              0.275    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y111        FDCE (Recov_fdce_C_CLR)     -0.405    14.850    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.828ns (19.286%)  route 3.465ns (80.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.225     9.611    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y110        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.828ns (19.286%)  route 3.465ns (80.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.225     9.611    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y110        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.828ns (19.286%)  route 3.465ns (80.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.225     9.611    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y110        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[18]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[18]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.828ns (19.286%)  route 3.465ns (80.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.225     9.611    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y110        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y110        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.976%)  route 3.317ns (80.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.077     9.462    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y109        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.976%)  route 3.317ns (80.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.077     9.462    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y109        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.976%)  route 3.317ns (80.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.077     9.462    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y109        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.976%)  route 3.317ns (80.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y108        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  UUTRange/generateTrigger/trigVar/count_ct_reg[22]/Q
                         net (fo=2, routed)           1.129     6.902    UUTRange/generateTrigger/trigVar/count_ct_reg[22]
    SLICE_X87Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.304     7.330    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_7_n_0
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.807     8.261    UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.385 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          1.077     9.462    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y109        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mainclock (IN)
                         net (fo=0)                   0.000    10.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.851    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.258%)  route 0.313ns (62.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y106        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/Q
                         net (fo=4, routed)           0.077     1.738    UUTRange/generateTrigger/trigVar/count_ct_reg[14]
    SLICE_X87Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          0.236     2.020    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y106        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X89Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.258%)  route 0.313ns (62.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y106        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/Q
                         net (fo=4, routed)           0.077     1.738    UUTRange/generateTrigger/trigVar/count_ct_reg[14]
    SLICE_X87Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          0.236     2.020    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y106        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[1]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X89Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.258%)  route 0.313ns (62.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y106        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/Q
                         net (fo=4, routed)           0.077     1.738    UUTRange/generateTrigger/trigVar/count_ct_reg[14]
    SLICE_X87Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          0.236     2.020    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y106        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X89Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/distanceCalculate/pulseCounter/count_ct_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.258%)  route 0.313ns (62.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y106        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UUTRange/generateTrigger/trigVar/count_ct_reg[14]/Q
                         net (fo=4, routed)           0.077     1.738    UUTRange/generateTrigger/trigVar/count_ct_reg[14]
    SLICE_X87Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1/O
                         net (fo=23, routed)          0.236     2.020    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]_1
    SLICE_X89Y106        FDCE                                         f  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/distanceCalculate/pulseCounter/mainclock_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  UUTRange/distanceCalculate/pulseCounter/count_ct_reg[3]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X89Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/distanceCalculate/pulseCounter/count_ct_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.879%)  route 0.318ns (63.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/Q
                         net (fo=4, routed)           0.121     1.782    UUTRange/generateTrigger/trigVar/count_ct_reg[8]
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.827 f  UUTRange/generateTrigger/trigVar/count_ct[0]_i_2/O
                         net (fo=24, routed)          0.197     2.025    UUTRange/generateTrigger/trigVar/count_ct[0]_i_2_n_0
    SLICE_X86Y103        FDCE                                         f  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[0]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/generateTrigger/trigVar/count_ct_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.879%)  route 0.318ns (63.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/Q
                         net (fo=4, routed)           0.121     1.782    UUTRange/generateTrigger/trigVar/count_ct_reg[8]
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.827 f  UUTRange/generateTrigger/trigVar/count_ct[0]_i_2/O
                         net (fo=24, routed)          0.197     2.025    UUTRange/generateTrigger/trigVar/count_ct[0]_i_2_n_0
    SLICE_X86Y103        FDCE                                         f  UUTRange/generateTrigger/trigVar/count_ct_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[1]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/generateTrigger/trigVar/count_ct_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.879%)  route 0.318ns (63.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/Q
                         net (fo=4, routed)           0.121     1.782    UUTRange/generateTrigger/trigVar/count_ct_reg[8]
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.827 f  UUTRange/generateTrigger/trigVar/count_ct[0]_i_2/O
                         net (fo=24, routed)          0.197     2.025    UUTRange/generateTrigger/trigVar/count_ct[0]_i_2_n_0
    SLICE_X86Y103        FDCE                                         f  UUTRange/generateTrigger/trigVar/count_ct_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/generateTrigger/trigVar/count_ct_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.879%)  route 0.318ns (63.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/Q
                         net (fo=4, routed)           0.121     1.782    UUTRange/generateTrigger/trigVar/count_ct_reg[8]
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.827 f  UUTRange/generateTrigger/trigVar/count_ct[0]_i_2/O
                         net (fo=24, routed)          0.197     2.025    UUTRange/generateTrigger/trigVar/count_ct[0]_i_2_n_0
    SLICE_X86Y103        FDCE                                         f  UUTRange/generateTrigger/trigVar/count_ct_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y103        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[3]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/generateTrigger/trigVar/count_ct_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.275%)  route 0.327ns (63.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/Q
                         net (fo=4, routed)           0.121     1.782    UUTRange/generateTrigger/trigVar/count_ct_reg[8]
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.827 f  UUTRange/generateTrigger/trigVar/count_ct[0]_i_2/O
                         net (fo=24, routed)          0.206     2.033    UUTRange/generateTrigger/trigVar/count_ct[0]_i_2_n_0
    SLICE_X86Y104        FDCE                                         f  UUTRange/generateTrigger/trigVar/count_ct_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[4]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/generateTrigger/trigVar/count_ct_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUTRange/generateTrigger/trigVar/count_ct_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.275%)  route 0.327ns (63.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  UUTRange/generateTrigger/trigVar/count_ct_reg[8]/Q
                         net (fo=4, routed)           0.121     1.782    UUTRange/generateTrigger/trigVar/count_ct_reg[8]
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.827 f  UUTRange/generateTrigger/trigVar/count_ct[0]_i_2/O
                         net (fo=24, routed)          0.206     2.033    UUTRange/generateTrigger/trigVar/count_ct[0]_i_2_n_0
    SLICE_X86Y104        FDCE                                         f  UUTRange/generateTrigger/trigVar/count_ct_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mainclock (IN)
                         net (fo=0)                   0.000     0.000    mainclock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mainclock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mainclock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mainclock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    UUTRange/generateTrigger/trigVar/mainclock_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  UUTRange/generateTrigger/trigVar/count_ct_reg[5]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.444    UUTRange/generateTrigger/trigVar/count_ct_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.589    





