{"vcs1":{"timestamp_begin":1684311607.884293097, "rt":1.33, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311609.299719459, "rt":1.29, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684311610.654758863, "rt":0.45, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311607.248598139}
{"VCS_COMP_START_TIME": 1684311607.248598139}
{"VCS_COMP_END_TIME": 1684311613.045615019}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330616}}
{"stitch_vcselab": {"peak_mem": 211888}}
