|baseClock
CLOCK_50 => clock:clk.CLOCK_50
CLOCK_50 => chronometer:chronometer.CLOCK_50
CLOCK_50 => chronometerdown:chronometerDown.CLOCK_50
CLOCK_50 => alarm:alm.CLOCK_50
CLOCK_50 => lcd_tl:lcd.clock_50
CLOCK_50 => debouncer:db3.clock
CLOCK_50 => freqdivider:freqDiv.clkIn
KEY[0] => clock:clk.KEY[0]
KEY[0] => chronometer:chronometer.KEY[0]
KEY[0] => chronometerdown:chronometerDown.KEY[0]
KEY[0] => alarm:alm.KEY[0]
KEY[1] => clock:clk.KEY[1]
KEY[1] => chronometer:chronometer.KEY[1]
KEY[1] => chronometerdown:chronometerDown.KEY[1]
KEY[1] => alarm:alm.KEY[1]
KEY[2] => clock:clk.KEY[2]
KEY[2] => chronometerdown:chronometerDown.KEY[2]
KEY[2] => alarm:alm.KEY[2]
KEY[3] => clock:clk.KEY[3]
KEY[3] => chronometerdown:chronometerDown.KEY[3]
KEY[3] => alarm:alm.KEY[3]
KEY[3] => debouncer:db3.dirty
SW[0] => clock:clk.SW[0]
SW[0] => chronometerdown:chronometerDown.SW[0]
SW[0] => alarm:alm.SW[0]
SW[0] => process_0.IN1
SW[1] => clock:clk.SW[1]
SW[1] => chronometerdown:chronometerDown.SW[1]
SW[1] => alarm:alm.SW[1]
SW[2] => clock:clk.SW[2]
SW[2] => chronometerdown:chronometerDown.SW[2]
SW[2] => alarm:alm.SW[2]
SW[3] => clock:clk.SW[3]
SW[3] => chronometerdown:chronometerDown.SW[3]
SW[3] => alarm:alm.SW[3]
LEDR[0] << LEDR[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << LEDR[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] << alarm:alm.LEDG[0]
LEDG[1] << alarm:alm.LEDG[1]
LEDG[2] << alarm:alm.LEDG[2]
LEDG[3] << alarm:alm.LEDG[3]
LEDG[4] << alarm:alm.LEDG[4]
LEDG[5] << alarm:alm.LEDG[5]
LEDG[6] << alarm:alm.LEDG[6]
LEDG[7] << alarm:alm.LEDG[7]
LEDG[8] << alarm:alm.LEDG[8]
lcd_on << lcd_tl:lcd.lcd_on
lcd_blon << lcd_tl:lcd.lcd_blon
lcd_rw << lcd_tl:lcd.lcd_rw
lcd_en << lcd_tl:lcd.lcd_en
lcd_rs << lcd_tl:lcd.lcd_rs
lcd_data[0] <> lcd_tl:lcd.lcd_data[0]
lcd_data[1] <> lcd_tl:lcd.lcd_data[1]
lcd_data[2] <> lcd_tl:lcd.lcd_data[2]
lcd_data[3] <> lcd_tl:lcd.lcd_data[3]
lcd_data[4] <> lcd_tl:lcd.lcd_data[4]
lcd_data[5] <> lcd_tl:lcd.lcd_data[5]
lcd_data[6] <> lcd_tl:lcd.lcd_data[6]
lcd_data[7] <> lcd_tl:lcd.lcd_data[7]
i2c_sclk <> chronometerdown:chronometerDown.i2c_sclk
i2c_sclk <> alarm:alm.i2c_sclk
i2c_sclk <> lcd_tl:lcd.i2c_sclk
i2c_sdat <> chronometerdown:chronometerDown.i2c_sdat
i2c_sdat <> alarm:alm.i2c_sdat
i2c_sdat <> lcd_tl:lcd.i2c_sdat
aud_xck << aud_xck$latch.DB_MAX_OUTPUT_PORT_TYPE
aud_bclk => chronometerdown:chronometerDown.aud_bclk
aud_bclk => alarm:alm.aud_bclk
aud_adclrck => chronometerdown:chronometerDown.aud_adclrck
aud_adclrck => alarm:alm.aud_adclrck
aud_adcdat => chronometerdown:chronometerDown.aud_adcdat
aud_adcdat => alarm:alm.aud_adcdat
aud_dacdat << aud_dacdat$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] << HEX0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << HEX0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << HEX0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << HEX0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << HEX0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << HEX0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << HEX0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] << HEX1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << HEX1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << HEX1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << HEX1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << HEX1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << HEX1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << HEX1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] << HEX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] << HEX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] << HEX2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] << HEX2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] << HEX2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] << HEX2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] << HEX2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] << HEX3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] << HEX3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] << HEX3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] << HEX3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] << HEX3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] << HEX3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] << HEX3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] << HEX4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] << HEX4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] << HEX4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] << HEX4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] << HEX4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] << HEX4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] << HEX4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] << HEX5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] << HEX5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] << HEX5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] << HEX5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] << HEX5[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] << HEX5[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] << HEX5[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] << HEX6[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] << HEX6[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] << HEX6[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] << HEX6[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] << HEX6[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] << HEX6[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] << HEX6[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] << HEX7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] << HEX7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] << HEX7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] << HEX7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] << HEX7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] << HEX7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] << HEX7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk
CLOCK_50 => freqdivider:freqDiv.clkIn
CLOCK_50 => freqdivider:freqDiv2.clkIn
CLOCK_50 => debouncer:db0.clock
CLOCK_50 => debouncer:db1.clock
CLOCK_50 => debouncer:db3.clock
enable[0] => Equal0.IN1
enable[1] => Equal0.IN0
KEY[0] => debouncer:db0.dirty
KEY[1] => debouncer:db1.dirty
KEY[2] => ~NO_FANOUT~
KEY[3] => debouncer:db3.dirty
SW[0] => process_0.IN1
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => am.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => am.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => process_0.IN1
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[1] => HEX1.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => am.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => HEX0[6]$latch.DATAIN
SW[1] => HEX0[4]$latch.DATAIN
SW[1] => HEX0[2]$latch.DATAIN
SW[1] => HEX1[6]$latch.DATAIN
SW[1] => HEX1[5]$latch.DATAIN
SW[1] => HEX1[4]$latch.DATAIN
SW[1] => HEX1[1]$latch.DATAIN
SW[1] => HEX1[0]$latch.DATAIN
SW[1] => process_0.IN1
SW[1] => process_0.IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= HEX0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= <VCC>
HEX0[4] <= HEX0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= <VCC>
HEX0[6] <= HEX0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= <VCC>
HEX1[4] <= HEX1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= debouncer:db0.clean
LEDG[1] <= <GND>
LEDG[2] <= debouncer:db1.clean
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= debouncer:db3.clean
LEDG[7] <= <GND>
LEDG[8] <= am.DB_MAX_OUTPUT_PORT_TYPE
secOut[0] <= secOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[1] <= secOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[2] <= secOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[3] <= secOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[4] <= secOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[5] <= secOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[6] <= <GND>
secOut[7] <= <GND>
secOut[8] <= <GND>
secOut[9] <= <GND>
secOut[10] <= <GND>
secOut[11] <= <GND>
secOut[12] <= <GND>
secOut[13] <= <GND>
secOut[14] <= <GND>
secOut[15] <= <GND>
secOut[16] <= <GND>
secOut[17] <= <GND>
secOut[18] <= <GND>
secOut[19] <= <GND>
secOut[20] <= <GND>
secOut[21] <= <GND>
secOut[22] <= <GND>
secOut[23] <= <GND>
secOut[24] <= <GND>
secOut[25] <= <GND>
secOut[26] <= <GND>
secOut[27] <= <GND>
secOut[28] <= <GND>
secOut[29] <= <GND>
secOut[30] <= <GND>
secOut[31] <= <GND>
minOut[0] <= minOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[1] <= minOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[2] <= minOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[3] <= minOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[4] <= minOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[5] <= minOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[6] <= <GND>
minOut[7] <= <GND>
minOut[8] <= <GND>
minOut[9] <= <GND>
minOut[10] <= <GND>
minOut[11] <= <GND>
minOut[12] <= <GND>
minOut[13] <= <GND>
minOut[14] <= <GND>
minOut[15] <= <GND>
minOut[16] <= <GND>
minOut[17] <= <GND>
minOut[18] <= <GND>
minOut[19] <= <GND>
minOut[20] <= <GND>
minOut[21] <= <GND>
minOut[22] <= <GND>
minOut[23] <= <GND>
minOut[24] <= <GND>
minOut[25] <= <GND>
minOut[26] <= <GND>
minOut[27] <= <GND>
minOut[28] <= <GND>
minOut[29] <= <GND>
minOut[30] <= <GND>
minOut[31] <= <GND>
hourOut[0] <= hourOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[1] <= hourOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[2] <= hourOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[3] <= hourOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[4] <= hourOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[5] <= <GND>
hourOut[6] <= <GND>
hourOut[7] <= <GND>
hourOut[8] <= <GND>
hourOut[9] <= <GND>
hourOut[10] <= <GND>
hourOut[11] <= <GND>
hourOut[12] <= <GND>
hourOut[13] <= <GND>
hourOut[14] <= <GND>
hourOut[15] <= <GND>
hourOut[16] <= <GND>
hourOut[17] <= <GND>
hourOut[18] <= <GND>
hourOut[19] <= <GND>
hourOut[20] <= <GND>
hourOut[21] <= <GND>
hourOut[22] <= <GND>
hourOut[23] <= <GND>
hourOut[24] <= <GND>
hourOut[25] <= <GND>
hourOut[26] <= <GND>
hourOut[27] <= <GND>
hourOut[28] <= <GND>
hourOut[29] <= <GND>
hourOut[30] <= <GND>
hourOut[31] <= <GND>


|baseClock|Clock:clk|Bin2BCD:bin2BCD
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
binIn2[0] => Div2.IN11
binIn2[0] => Mod2.IN15
binIn2[1] => Div2.IN10
binIn2[1] => Mod2.IN14
binIn2[2] => Div2.IN9
binIn2[2] => Mod2.IN13
binIn2[3] => Div2.IN8
binIn2[3] => Mod2.IN12
binIn2[4] => Div2.IN7
binIn2[4] => Mod2.IN11
binIn2[5] => Div2.IN6
binIn2[5] => Mod2.IN10
binIn2[6] => Div2.IN5
binIn2[6] => Mod2.IN9
binIn2[7] => Div2.IN4
binIn2[7] => Mod2.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[4] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[5] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[6] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[7] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[4] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[5] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[6] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[7] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|Bin7SegDecoder:b7segH
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|Bin7SegDecoder:b7segL
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|Bin7SegDecoder:b7segH1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|Bin7SegDecoder:b7segL1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|Bin7SegDecoder:b7segH2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|Bin7SegDecoder:b7segL2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|freqDivider:freqDiv
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|freqDivider:freqDiv2
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|debouncer:db0
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|debouncer:db1
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Clock:clk|debouncer:db3
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer
CLOCK_50 => freqdivider:freqDiv.clkIn
CLOCK_50 => freqdivider:freqDiv2.clkIn
CLOCK_50 => debouncer:db0.clock
CLOCK_50 => debouncer:db1.clock
enable[0] => Equal0.IN0
enable[1] => Equal0.IN1
KEY[0] => debouncer:db0.dirty
KEY[1] => debouncer:db1.dirty
HEX0[0] <= HEX0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= debouncer:db0.clean
LEDG[1] <= <GND>
LEDG[2] <= debouncer:db1.clean
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>


|baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
binIn2[0] => Div2.IN11
binIn2[0] => Mod2.IN15
binIn2[1] => Div2.IN10
binIn2[1] => Mod2.IN14
binIn2[2] => Div2.IN9
binIn2[2] => Mod2.IN13
binIn2[3] => Div2.IN8
binIn2[3] => Mod2.IN12
binIn2[4] => Div2.IN7
binIn2[4] => Mod2.IN11
binIn2[5] => Div2.IN6
binIn2[5] => Mod2.IN10
binIn2[6] => Div2.IN5
binIn2[6] => Mod2.IN9
binIn2[7] => Div2.IN4
binIn2[7] => Mod2.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[4] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[5] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[6] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[7] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[4] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[5] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[6] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[7] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
binIn2[0] => Div2.IN11
binIn2[0] => Mod2.IN15
binIn2[1] => Div2.IN10
binIn2[1] => Mod2.IN14
binIn2[2] => Div2.IN9
binIn2[2] => Mod2.IN13
binIn2[3] => Div2.IN8
binIn2[3] => Mod2.IN12
binIn2[4] => Div2.IN7
binIn2[4] => Mod2.IN11
binIn2[5] => Div2.IN6
binIn2[5] => Mod2.IN10
binIn2[6] => Div2.IN5
binIn2[6] => Mod2.IN9
binIn2[7] => Div2.IN4
binIn2[7] => Mod2.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[4] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[5] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[6] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[7] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[4] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[5] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[6] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[7] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH5
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL5
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH4
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL4
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH3
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL3
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH6
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL6
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|freqDivider:freqDiv
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|freqDivider:freqDiv2
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|debouncer:db0
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Chronometer:chronometer|debouncer:db1
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown
CLOCK_50 => freqdivider:freqDiv.clkIn
CLOCK_50 => freqdivider:freqDiv2.clkIn
CLOCK_50 => freqdivider:freqDiv3.clkIn
CLOCK_50 => debouncer:db0.clock
CLOCK_50 => debouncer:db1.clock
CLOCK_50 => debouncer:db3.clock
CLOCK_50 => audio_tl:audio.clock_50
enable[0] => Equal0.IN1
enable[1] => Equal0.IN0
KEY[0] => debouncer:db0.dirty
KEY[1] => debouncer:db1.dirty
KEY[2] => ~NO_FANOUT~
KEY[3] => debouncer:db3.dirty
SW[0] => process_0.IN1
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => bip.OUTPUTSELECT
SW[0] => process_1.IN1
SW[0] => setMin.OUTPUTSELECT
SW[0] => setHour.OUTPUTSELECT
SW[0] => setSec.OUTPUTSELECT
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
HEX2[0] <= HEX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= debouncer:db0.clean
LEDG[1] <= <GND>
LEDG[2] <= debouncer:db1.clean
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
i2c_sclk <> audio_tl:audio.i2c_sclk
i2c_sdat <> audio_tl:audio.i2c_sdat
aud_xck <= audio_tl:audio.aud_xck
aud_bclk => audio_tl:audio.aud_bclk
aud_adclrck => audio_tl:audio.aud_adclrck
aud_adcdat => audio_tl:audio.aud_adcdat
aud_dacdat <= audio_tl:audio.aud_dacdat


|baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
binIn2[0] => Div2.IN11
binIn2[0] => Mod2.IN15
binIn2[1] => Div2.IN10
binIn2[1] => Mod2.IN14
binIn2[2] => Div2.IN9
binIn2[2] => Mod2.IN13
binIn2[3] => Div2.IN8
binIn2[3] => Mod2.IN12
binIn2[4] => Div2.IN7
binIn2[4] => Mod2.IN11
binIn2[5] => Div2.IN6
binIn2[5] => Mod2.IN10
binIn2[6] => Div2.IN5
binIn2[6] => Mod2.IN9
binIn2[7] => Div2.IN4
binIn2[7] => Mod2.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[4] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[5] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[6] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[7] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[4] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[5] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[6] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[7] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segH2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segL2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segH1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segL1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segH
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segL
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv2
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv3
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|debouncer:db0
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|debouncer:db1
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|debouncer:db3
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Set:setSecs
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_count[8].CLK
clk => s_count[9].CLK
clk => s_count[10].CLK
clk => s_count[11].CLK
clk => s_count[12].CLK
clk => s_count[13].CLK
clk => s_count[14].CLK
clk => s_count[15].CLK
clk => s_count[16].CLK
clk => s_count[17].CLK
clk => s_count[18].CLK
clk => s_count[19].CLK
clk => s_count[20].CLK
clk => s_count[21].CLK
clk => s_count[22].CLK
clk => s_count[23].CLK
clk => s_count[24].CLK
clk => s_count[25].CLK
clk => s_count[26].CLK
clk => s_count[27].CLK
clk => s_count[28].CLK
clk => s_count[29].CLK
clk => s_count[30].CLK
clk => s_count[31].CLK
sin => process_0.IN1
sout => process_0.IN1
count[0] <= s_count[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= s_count[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= s_count[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= s_count[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= s_count[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= s_count[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= s_count[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= s_count[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= s_count[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= s_count[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= s_count[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= s_count[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= s_count[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= s_count[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= s_count[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= s_count[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= s_count[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= s_count[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= s_count[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= s_count[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= s_count[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= s_count[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= s_count[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= s_count[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= s_count[24].DB_MAX_OUTPUT_PORT_TYPE
count[25] <= s_count[25].DB_MAX_OUTPUT_PORT_TYPE
count[26] <= s_count[26].DB_MAX_OUTPUT_PORT_TYPE
count[27] <= s_count[27].DB_MAX_OUTPUT_PORT_TYPE
count[28] <= s_count[28].DB_MAX_OUTPUT_PORT_TYPE
count[29] <= s_count[29].DB_MAX_OUTPUT_PORT_TYPE
count[30] <= s_count[30].DB_MAX_OUTPUT_PORT_TYPE
count[31] <= s_count[31].DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Set:setMins
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_count[8].CLK
clk => s_count[9].CLK
clk => s_count[10].CLK
clk => s_count[11].CLK
clk => s_count[12].CLK
clk => s_count[13].CLK
clk => s_count[14].CLK
clk => s_count[15].CLK
clk => s_count[16].CLK
clk => s_count[17].CLK
clk => s_count[18].CLK
clk => s_count[19].CLK
clk => s_count[20].CLK
clk => s_count[21].CLK
clk => s_count[22].CLK
clk => s_count[23].CLK
clk => s_count[24].CLK
clk => s_count[25].CLK
clk => s_count[26].CLK
clk => s_count[27].CLK
clk => s_count[28].CLK
clk => s_count[29].CLK
clk => s_count[30].CLK
clk => s_count[31].CLK
sin => process_0.IN1
sout => process_0.IN1
count[0] <= s_count[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= s_count[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= s_count[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= s_count[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= s_count[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= s_count[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= s_count[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= s_count[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= s_count[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= s_count[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= s_count[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= s_count[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= s_count[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= s_count[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= s_count[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= s_count[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= s_count[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= s_count[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= s_count[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= s_count[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= s_count[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= s_count[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= s_count[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= s_count[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= s_count[24].DB_MAX_OUTPUT_PORT_TYPE
count[25] <= s_count[25].DB_MAX_OUTPUT_PORT_TYPE
count[26] <= s_count[26].DB_MAX_OUTPUT_PORT_TYPE
count[27] <= s_count[27].DB_MAX_OUTPUT_PORT_TYPE
count[28] <= s_count[28].DB_MAX_OUTPUT_PORT_TYPE
count[29] <= s_count[29].DB_MAX_OUTPUT_PORT_TYPE
count[30] <= s_count[30].DB_MAX_OUTPUT_PORT_TYPE
count[31] <= s_count[31].DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|Set:setHours
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_count[8].CLK
clk => s_count[9].CLK
clk => s_count[10].CLK
clk => s_count[11].CLK
clk => s_count[12].CLK
clk => s_count[13].CLK
clk => s_count[14].CLK
clk => s_count[15].CLK
clk => s_count[16].CLK
clk => s_count[17].CLK
clk => s_count[18].CLK
clk => s_count[19].CLK
clk => s_count[20].CLK
clk => s_count[21].CLK
clk => s_count[22].CLK
clk => s_count[23].CLK
clk => s_count[24].CLK
clk => s_count[25].CLK
clk => s_count[26].CLK
clk => s_count[27].CLK
clk => s_count[28].CLK
clk => s_count[29].CLK
clk => s_count[30].CLK
clk => s_count[31].CLK
sin => process_0.IN1
sout => process_0.IN1
count[0] <= s_count[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= s_count[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= s_count[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= s_count[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= s_count[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= s_count[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= s_count[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= s_count[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= s_count[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= s_count[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= s_count[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= s_count[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= s_count[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= s_count[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= s_count[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= s_count[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= s_count[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= s_count[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= s_count[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= s_count[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= s_count[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= s_count[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= s_count[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= s_count[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= s_count[24].DB_MAX_OUTPUT_PORT_TYPE
count[25] <= s_count[25].DB_MAX_OUTPUT_PORT_TYPE
count[26] <= s_count[26].DB_MAX_OUTPUT_PORT_TYPE
count[27] <= s_count[27].DB_MAX_OUTPUT_PORT_TYPE
count[28] <= s_count[28].DB_MAX_OUTPUT_PORT_TYPE
count[29] <= s_count[29].DB_MAX_OUTPUT_PORT_TYPE
count[30] <= s_count[30].DB_MAX_OUTPUT_PORT_TYPE
count[31] <= s_count[31].DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio
clock_50 => clock_generator:clk.clock_50
clock_50 => audio_io:aio.clock_50
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
i2c_sclk <> audio_controller:ac.i2c_sclk
i2c_sdat <> audio_controller:ac.i2c_sdat
aud_xck <= audio_io:aio.aud_xck
aud_bclk => audio_io:aio.aud_bclk
aud_adclrck => audio_io:aio.aud_adclrck
aud_adcdat => audio_io:aio.aud_adcdat
aud_dacdat <= audio_io:aio.aud_dacdat


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk
clock_50 => altpll:PLL.inclk[0]
new_clock <= altpll:PLL.clk[0]


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL
inclk[0] => clock_auto_altpll:auto_generated.inclk[0]
inclk[1] => clock_auto_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL|clock_auto_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac
clock => audio_i2c_controller:i2c.clock
clock => txd_data[0].CLK
clock => txd_data[1].CLK
clock => txd_data[2].CLK
clock => txd_data[3].CLK
clock => txd_data[4].CLK
clock => txd_data[5].CLK
clock => txd_data[6].CLK
clock => txd_data[7].CLK
clock => txd_data[8].CLK
clock => txd_data[9].CLK
clock => txd_data[10].CLK
clock => txd_data[11].CLK
clock => txd_data[12].CLK
clock => txd_data[13].CLK
clock => txd_data[14].CLK
clock => txd_data[15].CLK
clock => txd_request.CLK
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => current_config.volume[0].CLK
clock => current_config.volume[1].CLK
clock => current_config.volume[2].CLK
clock => current_config.volume[3].CLK
clock => current_config.volume[4].CLK
clock => current_config.volume[5].CLK
clock => current_config.volume[6].CLK
clock => current_config.mic_bypass.CLK
clock => current_config.line_bypass.CLK
clock => current_config.mic_boost.CLK
clock => current_config.use_mic.CLK
clock => current_config.line_in_gain[0].CLK
clock => current_config.line_in_gain[1].CLK
clock => current_config.line_in_gain[2].CLK
clock => current_config.line_in_gain[3].CLK
clock => current_config.line_in_gain[4].CLK
clock => current_config.use_line_in.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => desired_config.volume[0].CLK
clock => desired_config.volume[1].CLK
clock => desired_config.volume[2].CLK
clock => desired_config.volume[3].CLK
clock => desired_config.volume[4].CLK
clock => desired_config.volume[5].CLK
clock => desired_config.volume[6].CLK
clock => desired_config.mic_bypass.CLK
clock => desired_config.line_bypass.CLK
clock => desired_config.mic_boost.CLK
clock => desired_config.use_mic.CLK
clock => desired_config.line_in_gain[0].CLK
clock => desired_config.line_in_gain[1].CLK
clock => desired_config.line_in_gain[2].CLK
clock => desired_config.line_in_gain[3].CLK
clock => desired_config.line_in_gain[4].CLK
clock => desired_config.use_line_in.CLK
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => txd_data[1].ENA
reset => txd_data[0].ENA
reset => txd_data[2].ENA
reset => txd_data[3].ENA
reset => txd_data[4].ENA
reset => txd_data[5].ENA
reset => txd_data[6].ENA
reset => txd_data[7].ENA
reset => txd_data[8].ENA
reset => txd_data[9].ENA
reset => txd_data[10].ENA
reset => txd_data[11].ENA
reset => txd_data[12].ENA
reset => txd_data[13].ENA
reset => txd_data[14].ENA
reset => txd_data[15].ENA
reset => txd_request.ENA
i2c_sclk <> audio_i2c_controller:i2c.i2c_sclk
i2c_sdat <> audio_i2c_controller:i2c.i2c_sdat
use_line_in => desired_config.use_line_in.DATAIN
use_line_in => use_mic.IN0
line_in_gain[0] => desired_config.line_in_gain[0].DATAIN
line_in_gain[1] => desired_config.line_in_gain[1].DATAIN
line_in_gain[2] => desired_config.line_in_gain[2].DATAIN
line_in_gain[3] => desired_config.line_in_gain[3].DATAIN
line_in_gain[4] => desired_config.line_in_gain[4].DATAIN
use_mic => use_mic.IN1
mic_boost => desired_config.mic_boost.DATAIN
line_bypass => desired_config.line_bypass.DATAIN
mic_bypass => desired_config.mic_bypass.DATAIN
volume[0] => LessThan0.IN14
volume[0] => desired_config.DATAB
volume[1] => LessThan0.IN13
volume[1] => desired_config.DATAB
volume[2] => LessThan0.IN12
volume[2] => desired_config.DATAB
volume[3] => LessThan0.IN11
volume[3] => desired_config.DATAB
volume[4] => LessThan0.IN10
volume[4] => desired_config.DATAB
volume[5] => LessThan0.IN9
volume[5] => desired_config.DATAB
volume[6] => LessThan0.IN8
volume[6] => desired_config.DATAB


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c
clock => n_bits[0].CLK
clock => n_bits[1].CLK
clock => n_bits[2].CLK
clock => n_bits[3].CLK
clock => n_bits[4].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => data_to_write[0].CLK
clock => data_to_write[1].CLK
clock => data_to_write[2].CLK
clock => data_to_write[3].CLK
clock => data_to_write[4].CLK
clock => data_to_write[5].CLK
clock => data_to_write[6].CLK
clock => data_to_write[7].CLK
clock => data_to_write[8].CLK
clock => data_to_write[9].CLK
clock => data_to_write[10].CLK
clock => data_to_write[11].CLK
clock => data_to_write[12].CLK
clock => data_to_write[13].CLK
clock => data_to_write[14].CLK
clock => data_to_write[15].CLK
clock => data_to_write[16].CLK
clock => data_to_write[17].CLK
clock => data_to_write[18].CLK
clock => data_to_write[19].CLK
clock => data_to_write[20].CLK
clock => data_to_write[21].CLK
clock => data_to_write[22].CLK
clock => data_to_write[23].CLK
clock => data_to_write[24].CLK
clock => data_to_write[25].CLK
clock => data_to_write[26].CLK
clock => sampled_sdat.CLK
clock => txd_accepted~reg0.CLK
clock => state~5.DATAIN
i2c_sclk <> i2c_sclk
i2c_sdat <> i2c_sdat
txd_data[0] => data_to_write.DATAB
txd_data[1] => data_to_write.DATAB
txd_data[2] => data_to_write.DATAB
txd_data[3] => data_to_write.DATAB
txd_data[4] => data_to_write.DATAB
txd_data[5] => data_to_write.DATAB
txd_data[6] => data_to_write.DATAB
txd_data[7] => data_to_write.DATAB
txd_data[8] => data_to_write.DATAB
txd_data[9] => data_to_write.DATAB
txd_data[10] => data_to_write.DATAB
txd_data[11] => data_to_write.DATAB
txd_data[12] => data_to_write.DATAB
txd_data[13] => data_to_write.DATAB
txd_data[14] => data_to_write.DATAB
txd_data[15] => data_to_write.DATAB
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => phase.OUTPUTSELECT
txd_request => phase.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => txd_accepted.DATAB
txd_accepted <= txd_accepted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio
clock => dac_data[0].CLK
clock => dac_data[1].CLK
clock => dac_data[2].CLK
clock => dac_data[3].CLK
clock => dac_data[4].CLK
clock => dac_data[5].CLK
clock => dac_data[6].CLK
clock => dac_data[7].CLK
clock => dac_data[8].CLK
clock => dac_data[9].CLK
clock => dac_data[10].CLK
clock => dac_data[11].CLK
clock => dac_data[12].CLK
clock => dac_data[13].CLK
clock => dac_data[14].CLK
clock => dac_data[15].CLK
clock => dac_data[16].CLK
clock => dac_data[17].CLK
clock => dac_data[18].CLK
clock => dac_data[19].CLK
clock => dac_data[20].CLK
clock => dac_data[21].CLK
clock => dac_data[22].CLK
clock => dac_data[23].CLK
clock => dac_data[24].CLK
clock => dac_data[25].CLK
clock => dac_data[26].CLK
clock => dac_data[27].CLK
clock => dac_data[28].CLK
clock => dac_data[29].CLK
clock => dac_data[30].CLK
clock => dac_data[31].CLK
clock => n_bits[0].CLK
clock => n_bits[1].CLK
clock => n_bits[2].CLK
clock => n_bits[3].CLK
clock => n_bits[4].CLK
clock => n_bits[5].CLK
clock => from_right[0]~reg0.CLK
clock => from_right[1]~reg0.CLK
clock => from_right[2]~reg0.CLK
clock => from_right[3]~reg0.CLK
clock => from_right[4]~reg0.CLK
clock => from_right[5]~reg0.CLK
clock => from_right[6]~reg0.CLK
clock => from_right[7]~reg0.CLK
clock => from_right[8]~reg0.CLK
clock => from_right[9]~reg0.CLK
clock => from_right[10]~reg0.CLK
clock => from_right[11]~reg0.CLK
clock => from_right[12]~reg0.CLK
clock => from_right[13]~reg0.CLK
clock => from_right[14]~reg0.CLK
clock => from_right[15]~reg0.CLK
clock => from_left[0]~reg0.CLK
clock => from_left[1]~reg0.CLK
clock => from_left[2]~reg0.CLK
clock => from_left[3]~reg0.CLK
clock => from_left[4]~reg0.CLK
clock => from_left[5]~reg0.CLK
clock => from_left[6]~reg0.CLK
clock => from_left[7]~reg0.CLK
clock => from_left[8]~reg0.CLK
clock => from_left[9]~reg0.CLK
clock => from_left[10]~reg0.CLK
clock => from_left[11]~reg0.CLK
clock => from_left[12]~reg0.CLK
clock => from_left[13]~reg0.CLK
clock => from_left[14]~reg0.CLK
clock => from_left[15]~reg0.CLK
clock => adc_data[0].CLK
clock => adc_data[1].CLK
clock => adc_data[2].CLK
clock => adc_data[3].CLK
clock => adc_data[4].CLK
clock => adc_data[5].CLK
clock => adc_data[6].CLK
clock => adc_data[7].CLK
clock => adc_data[8].CLK
clock => adc_data[9].CLK
clock => adc_data[10].CLK
clock => adc_data[11].CLK
clock => adc_data[12].CLK
clock => adc_data[13].CLK
clock => adc_data[14].CLK
clock => adc_data[15].CLK
clock => adc_data[16].CLK
clock => adc_data[17].CLK
clock => adc_data[18].CLK
clock => adc_data[19].CLK
clock => adc_data[20].CLK
clock => adc_data[21].CLK
clock => adc_data[22].CLK
clock => adc_data[23].CLK
clock => adc_data[24].CLK
clock => adc_data[25].CLK
clock => adc_data[26].CLK
clock => adc_data[27].CLK
clock => adc_data[28].CLK
clock => adc_data[29].CLK
clock => adc_data[30].CLK
clock => dac_shift_control.CLK
clock => valid~reg0.CLK
clock => adc_data_0.CLK
clock => left_right_1.CLK
clock => left_right_0.CLK
clock => bit_clock_1.CLK
clock => bit_clock_0.CLK
clock_50 => clock_generator:c.clock_50
aud_xck <= clock_generator:c.new_clock
aud_bclk => bit_clock_0.DATAIN
aud_adclrck => left_right_0.DATAIN
aud_adcdat => adc_data_0.DATAIN
aud_dacdat <= dac_data[31].DB_MAX_OUTPUT_PORT_TYPE
from_left[0] <= from_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[1] <= from_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[2] <= from_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[3] <= from_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[4] <= from_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[5] <= from_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[6] <= from_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[7] <= from_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[8] <= from_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[9] <= from_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[10] <= from_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[11] <= from_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[12] <= from_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[13] <= from_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[14] <= from_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[15] <= from_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[0] <= from_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[1] <= from_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[2] <= from_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[3] <= from_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[4] <= from_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[5] <= from_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[6] <= from_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[7] <= from_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[8] <= from_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[9] <= from_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[10] <= from_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[11] <= from_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[12] <= from_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[13] <= from_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[14] <= from_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[15] <= from_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_left[0] => dac_data.DATAB
to_left[1] => dac_data.DATAB
to_left[2] => dac_data.DATAB
to_left[3] => dac_data.DATAB
to_left[4] => dac_data.DATAB
to_left[5] => dac_data.DATAB
to_left[6] => dac_data.DATAB
to_left[7] => dac_data.DATAB
to_left[8] => dac_data.DATAB
to_left[9] => dac_data.DATAB
to_left[10] => dac_data.DATAB
to_left[11] => dac_data.DATAB
to_left[12] => dac_data.DATAB
to_left[13] => dac_data.DATAB
to_left[14] => dac_data.DATAB
to_left[15] => dac_data.DATAB
to_right[0] => dac_data.DATAB
to_right[1] => dac_data.DATAB
to_right[2] => dac_data.DATAB
to_right[3] => dac_data.DATAB
to_right[4] => dac_data.DATAB
to_right[5] => dac_data.DATAB
to_right[6] => dac_data.DATAB
to_right[7] => dac_data.DATAB
to_right[8] => dac_data.DATAB
to_right[9] => dac_data.DATAB
to_right[10] => dac_data.DATAB
to_right[11] => dac_data.DATAB
to_right[12] => dac_data.DATAB
to_right[13] => dac_data.DATAB
to_right[14] => dac_data.DATAB
to_right[15] => dac_data.DATAB


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c
clock_50 => altpll:PLL.inclk[0]
new_clock <= altpll:PLL.clk[0]


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL
inclk[0] => clock_auto_altpll1:auto_generated.inclk[0]
inclk[1] => clock_auto_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave
clock => sin_5[0]~reg0.CLK
clock => sin_5[1]~reg0.CLK
clock => sin_5[2]~reg0.CLK
clock => sin_5[3]~reg0.CLK
clock => sin_5[4]~reg0.CLK
clock => sin_5[5]~reg0.CLK
clock => sin_5[6]~reg0.CLK
clock => sin_5[7]~reg0.CLK
clock => sin_5[8]~reg0.CLK
clock => sin_5[9]~reg0.CLK
clock => sin_5[10]~reg0.CLK
clock => sin_5[11]~reg0.CLK
clock => sin_5[12]~reg0.CLK
clock => sin_5[13]~reg0.CLK
clock => sin_5[14]~reg0.CLK
clock => sin_5[15]~reg0.CLK
clock => prod_q_4[0].CLK
clock => prod_q_4[1].CLK
clock => prod_q_4[2].CLK
clock => prod_q_4[3].CLK
clock => prod_q_4[4].CLK
clock => prod_q_4[5].CLK
clock => prod_q_4[6].CLK
clock => prod_q_4[7].CLK
clock => prod_q_4[8].CLK
clock => prod_q_4[9].CLK
clock => prod_q_4[10].CLK
clock => prod_q_4[11].CLK
clock => prod_q_4[12].CLK
clock => prod_q_4[13].CLK
clock => prod_q_4[14].CLK
clock => prod_q_4[15].CLK
clock => prod_q_4[16].CLK
clock => prod_q_4[17].CLK
clock => prod_q_4[18].CLK
clock => prod_q_4[19].CLK
clock => prod_q_4[20].CLK
clock => prod_q_4[21].CLK
clock => prod_q_4[22].CLK
clock => prod_q_4[23].CLK
clock => prod_q_4[24].CLK
clock => prod_q_4[25].CLK
clock => prod_p_4[0].CLK
clock => prod_p_4[1].CLK
clock => prod_p_4[2].CLK
clock => prod_p_4[3].CLK
clock => prod_p_4[4].CLK
clock => prod_p_4[5].CLK
clock => prod_p_4[6].CLK
clock => prod_p_4[7].CLK
clock => prod_p_4[8].CLK
clock => prod_p_4[9].CLK
clock => prod_p_4[10].CLK
clock => prod_p_4[11].CLK
clock => prod_p_4[12].CLK
clock => prod_p_4[13].CLK
clock => prod_p_4[14].CLK
clock => prod_p_4[15].CLK
clock => prod_p_4[16].CLK
clock => prod_p_4[17].CLK
clock => prod_p_4[18].CLK
clock => prod_p_4[19].CLK
clock => prod_p_4[20].CLK
clock => prod_p_4[21].CLK
clock => prod_p_4[22].CLK
clock => prod_p_4[23].CLK
clock => prod_p_4[24].CLK
clock => prod_p_4[25].CLK
clock => factor_q_3[0].CLK
clock => factor_q_3[1].CLK
clock => factor_q_3[2].CLK
clock => factor_q_3[3].CLK
clock => factor_q_3[4].CLK
clock => factor_q_3[5].CLK
clock => factor_q_3[6].CLK
clock => factor_q_3[7].CLK
clock => factor_q_3[8].CLK
clock => factor_q_3[9].CLK
clock => factor_p_3[0].CLK
clock => factor_p_3[1].CLK
clock => factor_p_3[2].CLK
clock => factor_p_3[3].CLK
clock => factor_p_3[4].CLK
clock => factor_p_3[5].CLK
clock => factor_p_3[6].CLK
clock => factor_p_3[7].CLK
clock => factor_p_3[8].CLK
clock => factor_p_3[9].CLK
clock => value_q_3[0].CLK
clock => value_q_3[1].CLK
clock => value_q_3[2].CLK
clock => value_q_3[3].CLK
clock => value_q_3[4].CLK
clock => value_q_3[5].CLK
clock => value_q_3[6].CLK
clock => value_q_3[7].CLK
clock => value_q_3[8].CLK
clock => value_q_3[9].CLK
clock => value_q_3[10].CLK
clock => value_q_3[11].CLK
clock => value_q_3[12].CLK
clock => value_q_3[13].CLK
clock => value_q_3[14].CLK
clock => value_q_3[15].CLK
clock => value_p_3[0].CLK
clock => value_p_3[1].CLK
clock => value_p_3[2].CLK
clock => value_p_3[3].CLK
clock => value_p_3[4].CLK
clock => value_p_3[5].CLK
clock => value_p_3[6].CLK
clock => value_p_3[7].CLK
clock => value_p_3[8].CLK
clock => value_p_3[9].CLK
clock => value_p_3[10].CLK
clock => value_p_3[11].CLK
clock => value_p_3[12].CLK
clock => value_p_3[13].CLK
clock => value_p_3[14].CLK
clock => value_p_3[15].CLK
clock => factor_q_2[0].CLK
clock => factor_q_2[1].CLK
clock => factor_q_2[2].CLK
clock => factor_q_2[3].CLK
clock => factor_q_2[4].CLK
clock => factor_q_2[5].CLK
clock => factor_q_2[6].CLK
clock => factor_q_2[7].CLK
clock => factor_q_2[8].CLK
clock => factor_q_2[9].CLK
clock => factor_p_2[0].CLK
clock => factor_p_2[1].CLK
clock => factor_p_2[2].CLK
clock => factor_p_2[3].CLK
clock => factor_p_2[4].CLK
clock => factor_p_2[5].CLK
clock => factor_p_2[6].CLK
clock => factor_p_2[7].CLK
clock => factor_p_2[8].CLK
clock => factor_p_2[9].CLK
clock => value_q_2[0].CLK
clock => value_q_2[1].CLK
clock => value_q_2[2].CLK
clock => value_q_2[3].CLK
clock => value_q_2[4].CLK
clock => value_q_2[5].CLK
clock => value_q_2[6].CLK
clock => value_q_2[7].CLK
clock => value_q_2[8].CLK
clock => value_q_2[9].CLK
clock => value_q_2[10].CLK
clock => value_q_2[11].CLK
clock => value_q_2[12].CLK
clock => value_q_2[13].CLK
clock => value_q_2[14].CLK
clock => value_q_2[15].CLK
clock => value_p_2[0].CLK
clock => value_p_2[1].CLK
clock => value_p_2[2].CLK
clock => value_p_2[3].CLK
clock => value_p_2[4].CLK
clock => value_p_2[5].CLK
clock => value_p_2[6].CLK
clock => value_p_2[7].CLK
clock => value_p_2[8].CLK
clock => value_p_2[9].CLK
clock => value_p_2[10].CLK
clock => value_p_2[11].CLK
clock => value_p_2[12].CLK
clock => value_p_2[13].CLK
clock => value_p_2[14].CLK
clock => value_p_2[15].CLK
clock => factor_q_1[0].CLK
clock => factor_q_1[1].CLK
clock => factor_q_1[2].CLK
clock => factor_q_1[3].CLK
clock => factor_q_1[4].CLK
clock => factor_q_1[5].CLK
clock => factor_q_1[6].CLK
clock => factor_q_1[7].CLK
clock => factor_q_1[8].CLK
clock => factor_q_1[9].CLK
clock => factor_p_1[0].CLK
clock => factor_p_1[1].CLK
clock => factor_p_1[2].CLK
clock => factor_p_1[3].CLK
clock => factor_p_1[4].CLK
clock => factor_p_1[5].CLK
clock => factor_p_1[6].CLK
clock => factor_p_1[7].CLK
clock => factor_p_1[8].CLK
clock => factor_p_1[9].CLK
clock => addr_q_1[0].CLK
clock => addr_q_1[1].CLK
clock => addr_q_1[2].CLK
clock => addr_q_1[3].CLK
clock => addr_q_1[4].CLK
clock => addr_q_1[5].CLK
clock => addr_q_1[6].CLK
clock => addr_q_1[7].CLK
clock => addr_q_1[8].CLK
clock => addr_p_1[0].CLK
clock => addr_p_1[1].CLK
clock => addr_p_1[2].CLK
clock => addr_p_1[3].CLK
clock => addr_p_1[4].CLK
clock => addr_p_1[5].CLK
clock => addr_p_1[6].CLK
clock => addr_p_1[7].CLK
clock => addr_p_1[8].CLK
clock => sign_1.CLK
arg_0[0] => factor_q_1[0].DATAIN
arg_0[0] => Add1.IN12
arg_0[1] => factor_q_1[1].DATAIN
arg_0[1] => Add1.IN11
arg_0[2] => factor_q_1[2].DATAIN
arg_0[2] => Add1.IN10
arg_0[3] => factor_q_1[3].DATAIN
arg_0[3] => Add1.IN9
arg_0[4] => factor_q_1[4].DATAIN
arg_0[4] => Add1.IN8
arg_0[5] => factor_q_1[5].DATAIN
arg_0[5] => Add1.IN7
arg_0[6] => factor_q_1[6].DATAIN
arg_0[6] => Add1.IN6
arg_0[7] => factor_q_1[7].DATAIN
arg_0[7] => Add1.IN5
arg_0[8] => Add0.IN18
arg_0[8] => addr_p_1[0].DATAIN
arg_0[9] => Add0.IN17
arg_0[9] => addr_p_1[1].DATAIN
arg_0[10] => Add0.IN16
arg_0[10] => addr_p_1[2].DATAIN
arg_0[11] => Add0.IN15
arg_0[11] => addr_p_1[3].DATAIN
arg_0[12] => Add0.IN14
arg_0[12] => addr_p_1[4].DATAIN
arg_0[13] => Add0.IN13
arg_0[13] => addr_p_1[5].DATAIN
arg_0[14] => Add0.IN12
arg_0[14] => addr_p_1[6].DATAIN
arg_0[15] => Add0.IN11
arg_0[15] => addr_p_1[7].DATAIN
arg_0[16] => Add0.IN10
arg_0[16] => addr_p_1[8].DATAIN
arg_0[17] => sign_1.DATAIN
sin_5[0] <= sin_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[1] <= sin_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[2] <= sin_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[3] <= sin_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[4] <= sin_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[5] <= sin_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[6] <= sin_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[7] <= sin_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[8] <= sin_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[9] <= sin_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[10] <= sin_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[11] <= sin_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[12] <= sin_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[13] <= sin_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[14] <= sin_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[15] <= sin_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm
CLOCK_50 => freqdivider:freqDiv.clkIn
CLOCK_50 => freqdivider:freqDiv2.clkIn
CLOCK_50 => freqdivider:freqDiv3.clkIn
CLOCK_50 => debouncer:db0.clock
CLOCK_50 => debouncer:db1.clock
CLOCK_50 => debouncer:db3.clock
CLOCK_50 => clock:clkIn.CLOCK_50
CLOCK_50 => audio_tl:audio.clock_50
enable[0] => Equal0.IN1
enable[1] => Equal0.IN0
KEY[0] => clock:clkIn.KEY[0]
KEY[0] => debouncer:db0.dirty
KEY[1] => clock:clkIn.KEY[1]
KEY[1] => debouncer:db1.dirty
KEY[2] => clock:clkIn.KEY[2]
KEY[3] => clock:clkIn.KEY[3]
KEY[3] => debouncer:db3.dirty
SW[0] => process_0.IN1
SW[0] => process_1.IN1
SW[0] => setMin.OUTPUTSELECT
SW[0] => setHour.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX7.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX6.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX5.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => HEX4.OUTPUTSELECT
SW[1] => LEDG[8].IN1
SW[1] => HEX1[6]$latch.DATAIN
SW[1] => HEX0[5]$latch.DATAIN
SW[1] => HEX0[0]$latch.DATAIN
SW[1] => HEX2[0]$latch.DATAIN
SW[1] => HEX2[1]$latch.DATAIN
SW[1] => HEX2[2]$latch.DATAIN
SW[1] => HEX2[3]$latch.DATAIN
SW[1] => HEX2[4]$latch.DATAIN
SW[1] => HEX2[5]$latch.DATAIN
SW[1] => HEX0[2]$latch.DATAIN
SW[1] => HEX1[3]$latch.DATAIN
SW[1] => HEX1[2]$latch.DATAIN
SW[1] => HEX1[1]$latch.DATAIN
SW[1] => al_bip.IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
HEX0[0] <= HEX0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= <VCC>
HEX0[2] <= HEX0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= <VCC>
HEX0[4] <= <GND>
HEX0[5] <= HEX0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= HEX1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= HEX1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= <VCC>
HEX4[0] <= HEX4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= debouncer:db0.clean
LEDG[1] <= <GND>
LEDG[2] <= debouncer:db1.clean
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= debouncer:db3.clean
LEDG[7] <= <GND>
LEDG[8] <= LEDG[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <> audio_tl:audio.i2c_sclk
i2c_sdat <> audio_tl:audio.i2c_sdat
aud_xck <= audio_tl:audio.aud_xck
aud_bclk => audio_tl:audio.aud_bclk
aud_adclrck => audio_tl:audio.aud_adclrck
aud_adcdat => audio_tl:audio.aud_adcdat
aud_dacdat <= audio_tl:audio.aud_dacdat


|baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Bin7SegDecoder:a_b7segH1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Bin7SegDecoder:a_b7segL1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Bin7SegDecoder:a_b7segH2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Bin7SegDecoder:a_b7segL2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|freqDivider:freqDiv
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|freqDivider:freqDiv2
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|freqDivider:freqDiv3
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|debouncer:db0
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|debouncer:db1
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|debouncer:db3
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Set:almsetMin
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_count[8].CLK
clk => s_count[9].CLK
clk => s_count[10].CLK
clk => s_count[11].CLK
clk => s_count[12].CLK
clk => s_count[13].CLK
clk => s_count[14].CLK
clk => s_count[15].CLK
clk => s_count[16].CLK
clk => s_count[17].CLK
clk => s_count[18].CLK
clk => s_count[19].CLK
clk => s_count[20].CLK
clk => s_count[21].CLK
clk => s_count[22].CLK
clk => s_count[23].CLK
clk => s_count[24].CLK
clk => s_count[25].CLK
clk => s_count[26].CLK
clk => s_count[27].CLK
clk => s_count[28].CLK
clk => s_count[29].CLK
clk => s_count[30].CLK
clk => s_count[31].CLK
sin => process_0.IN1
sout => process_0.IN1
count[0] <= s_count[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= s_count[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= s_count[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= s_count[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= s_count[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= s_count[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= s_count[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= s_count[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= s_count[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= s_count[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= s_count[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= s_count[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= s_count[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= s_count[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= s_count[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= s_count[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= s_count[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= s_count[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= s_count[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= s_count[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= s_count[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= s_count[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= s_count[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= s_count[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= s_count[24].DB_MAX_OUTPUT_PORT_TYPE
count[25] <= s_count[25].DB_MAX_OUTPUT_PORT_TYPE
count[26] <= s_count[26].DB_MAX_OUTPUT_PORT_TYPE
count[27] <= s_count[27].DB_MAX_OUTPUT_PORT_TYPE
count[28] <= s_count[28].DB_MAX_OUTPUT_PORT_TYPE
count[29] <= s_count[29].DB_MAX_OUTPUT_PORT_TYPE
count[30] <= s_count[30].DB_MAX_OUTPUT_PORT_TYPE
count[31] <= s_count[31].DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Set:almsetHour
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_count[8].CLK
clk => s_count[9].CLK
clk => s_count[10].CLK
clk => s_count[11].CLK
clk => s_count[12].CLK
clk => s_count[13].CLK
clk => s_count[14].CLK
clk => s_count[15].CLK
clk => s_count[16].CLK
clk => s_count[17].CLK
clk => s_count[18].CLK
clk => s_count[19].CLK
clk => s_count[20].CLK
clk => s_count[21].CLK
clk => s_count[22].CLK
clk => s_count[23].CLK
clk => s_count[24].CLK
clk => s_count[25].CLK
clk => s_count[26].CLK
clk => s_count[27].CLK
clk => s_count[28].CLK
clk => s_count[29].CLK
clk => s_count[30].CLK
clk => s_count[31].CLK
sin => process_0.IN1
sout => process_0.IN1
count[0] <= s_count[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= s_count[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= s_count[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= s_count[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= s_count[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= s_count[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= s_count[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= s_count[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= s_count[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= s_count[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= s_count[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= s_count[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= s_count[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= s_count[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= s_count[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= s_count[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= s_count[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= s_count[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= s_count[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= s_count[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= s_count[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= s_count[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= s_count[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= s_count[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= s_count[24].DB_MAX_OUTPUT_PORT_TYPE
count[25] <= s_count[25].DB_MAX_OUTPUT_PORT_TYPE
count[26] <= s_count[26].DB_MAX_OUTPUT_PORT_TYPE
count[27] <= s_count[27].DB_MAX_OUTPUT_PORT_TYPE
count[28] <= s_count[28].DB_MAX_OUTPUT_PORT_TYPE
count[29] <= s_count[29].DB_MAX_OUTPUT_PORT_TYPE
count[30] <= s_count[30].DB_MAX_OUTPUT_PORT_TYPE
count[31] <= s_count[31].DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn
CLOCK_50 => freqdivider:freqDiv.clkIn
CLOCK_50 => freqdivider:freqDiv2.clkIn
CLOCK_50 => debouncer:db0.clock
CLOCK_50 => debouncer:db1.clock
CLOCK_50 => debouncer:db3.clock
enable[0] => Equal0.IN1
enable[1] => Equal0.IN0
KEY[0] => debouncer:db0.dirty
KEY[1] => debouncer:db1.dirty
KEY[2] => ~NO_FANOUT~
KEY[3] => debouncer:db3.dirty
SW[0] => process_0.IN1
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => am.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => hour.OUTPUTSELECT
SW[0] => am.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => min.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => sec.OUTPUTSELECT
SW[0] => process_0.IN1
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[0] => cur_sel.OUTPUTSELECT
SW[1] => HEX1.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => hour.OUTPUTSELECT
SW[1] => am.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => min.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => sec.OUTPUTSELECT
SW[1] => HEX0[6]$latch.DATAIN
SW[1] => HEX0[4]$latch.DATAIN
SW[1] => HEX0[2]$latch.DATAIN
SW[1] => HEX1[6]$latch.DATAIN
SW[1] => HEX1[5]$latch.DATAIN
SW[1] => HEX1[4]$latch.DATAIN
SW[1] => HEX1[1]$latch.DATAIN
SW[1] => HEX1[0]$latch.DATAIN
SW[1] => process_0.IN1
SW[1] => process_0.IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= HEX0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= <VCC>
HEX0[4] <= HEX0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= <VCC>
HEX0[6] <= HEX0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= <VCC>
HEX1[4] <= HEX1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= debouncer:db0.clean
LEDG[1] <= <GND>
LEDG[2] <= debouncer:db1.clean
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= debouncer:db3.clean
LEDG[7] <= <GND>
LEDG[8] <= am.DB_MAX_OUTPUT_PORT_TYPE
secOut[0] <= secOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[1] <= secOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[2] <= secOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[3] <= secOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[4] <= secOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[5] <= secOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
secOut[6] <= <GND>
secOut[7] <= <GND>
secOut[8] <= <GND>
secOut[9] <= <GND>
secOut[10] <= <GND>
secOut[11] <= <GND>
secOut[12] <= <GND>
secOut[13] <= <GND>
secOut[14] <= <GND>
secOut[15] <= <GND>
secOut[16] <= <GND>
secOut[17] <= <GND>
secOut[18] <= <GND>
secOut[19] <= <GND>
secOut[20] <= <GND>
secOut[21] <= <GND>
secOut[22] <= <GND>
secOut[23] <= <GND>
secOut[24] <= <GND>
secOut[25] <= <GND>
secOut[26] <= <GND>
secOut[27] <= <GND>
secOut[28] <= <GND>
secOut[29] <= <GND>
secOut[30] <= <GND>
secOut[31] <= <GND>
minOut[0] <= minOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[1] <= minOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[2] <= minOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[3] <= minOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[4] <= minOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[5] <= minOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
minOut[6] <= <GND>
minOut[7] <= <GND>
minOut[8] <= <GND>
minOut[9] <= <GND>
minOut[10] <= <GND>
minOut[11] <= <GND>
minOut[12] <= <GND>
minOut[13] <= <GND>
minOut[14] <= <GND>
minOut[15] <= <GND>
minOut[16] <= <GND>
minOut[17] <= <GND>
minOut[18] <= <GND>
minOut[19] <= <GND>
minOut[20] <= <GND>
minOut[21] <= <GND>
minOut[22] <= <GND>
minOut[23] <= <GND>
minOut[24] <= <GND>
minOut[25] <= <GND>
minOut[26] <= <GND>
minOut[27] <= <GND>
minOut[28] <= <GND>
minOut[29] <= <GND>
minOut[30] <= <GND>
minOut[31] <= <GND>
hourOut[0] <= hourOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[1] <= hourOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[2] <= hourOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[3] <= hourOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[4] <= hourOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
hourOut[5] <= <GND>
hourOut[6] <= <GND>
hourOut[7] <= <GND>
hourOut[8] <= <GND>
hourOut[9] <= <GND>
hourOut[10] <= <GND>
hourOut[11] <= <GND>
hourOut[12] <= <GND>
hourOut[13] <= <GND>
hourOut[14] <= <GND>
hourOut[15] <= <GND>
hourOut[16] <= <GND>
hourOut[17] <= <GND>
hourOut[18] <= <GND>
hourOut[19] <= <GND>
hourOut[20] <= <GND>
hourOut[21] <= <GND>
hourOut[22] <= <GND>
hourOut[23] <= <GND>
hourOut[24] <= <GND>
hourOut[25] <= <GND>
hourOut[26] <= <GND>
hourOut[27] <= <GND>
hourOut[28] <= <GND>
hourOut[29] <= <GND>
hourOut[30] <= <GND>
hourOut[31] <= <GND>


|baseClock|Alarm:alm|Clock:clkIn|Bin2BCD:bin2BCD
binIn[0] => Div0.IN11
binIn[0] => Mod0.IN15
binIn[1] => Div0.IN10
binIn[1] => Mod0.IN14
binIn[2] => Div0.IN9
binIn[2] => Mod0.IN13
binIn[3] => Div0.IN8
binIn[3] => Mod0.IN12
binIn[4] => Div0.IN7
binIn[4] => Mod0.IN11
binIn[5] => Div0.IN6
binIn[5] => Mod0.IN10
binIn[6] => Div0.IN5
binIn[6] => Mod0.IN9
binIn[7] => Div0.IN4
binIn[7] => Mod0.IN8
binIn1[0] => Div1.IN11
binIn1[0] => Mod1.IN15
binIn1[1] => Div1.IN10
binIn1[1] => Mod1.IN14
binIn1[2] => Div1.IN9
binIn1[2] => Mod1.IN13
binIn1[3] => Div1.IN8
binIn1[3] => Mod1.IN12
binIn1[4] => Div1.IN7
binIn1[4] => Mod1.IN11
binIn1[5] => Div1.IN6
binIn1[5] => Mod1.IN10
binIn1[6] => Div1.IN5
binIn1[6] => Mod1.IN9
binIn1[7] => Div1.IN4
binIn1[7] => Mod1.IN8
binIn2[0] => Div2.IN11
binIn2[0] => Mod2.IN15
binIn2[1] => Div2.IN10
binIn2[1] => Mod2.IN14
binIn2[2] => Div2.IN9
binIn2[2] => Mod2.IN13
binIn2[3] => Div2.IN8
binIn2[3] => Mod2.IN12
binIn2[4] => Div2.IN7
binIn2[4] => Mod2.IN11
binIn2[5] => Div2.IN6
binIn2[5] => Mod2.IN10
binIn2[6] => Div2.IN5
binIn2[6] => Mod2.IN9
binIn2[7] => Div2.IN4
binIn2[7] => Mod2.IN8
bcdMS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdLS[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS1[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdLS1[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[4] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[5] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[6] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdMS2[7] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[4] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[5] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[6] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcdLS2[7] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|Bin7SegDecoder:b7segH
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|Bin7SegDecoder:b7segL
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|Bin7SegDecoder:b7segH1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|Bin7SegDecoder:b7segL1
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|Bin7SegDecoder:b7segH2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|Bin7SegDecoder:b7segL2
binInput[0] => Equal0.IN3
binInput[0] => Equal1.IN0
binInput[0] => Equal2.IN3
binInput[0] => Equal3.IN1
binInput[0] => Equal4.IN3
binInput[0] => Equal5.IN1
binInput[0] => Equal6.IN3
binInput[0] => Equal7.IN2
binInput[0] => Equal8.IN3
binInput[0] => Equal9.IN1
binInput[0] => Equal10.IN3
binInput[0] => Equal11.IN2
binInput[0] => Equal12.IN3
binInput[0] => Equal13.IN2
binInput[0] => Equal14.IN3
binInput[1] => Equal0.IN2
binInput[1] => Equal1.IN3
binInput[1] => Equal2.IN0
binInput[1] => Equal3.IN0
binInput[1] => Equal4.IN2
binInput[1] => Equal5.IN3
binInput[1] => Equal6.IN1
binInput[1] => Equal7.IN1
binInput[1] => Equal8.IN2
binInput[1] => Equal9.IN3
binInput[1] => Equal10.IN1
binInput[1] => Equal11.IN1
binInput[1] => Equal12.IN2
binInput[1] => Equal13.IN3
binInput[1] => Equal14.IN2
binInput[2] => Equal0.IN1
binInput[2] => Equal1.IN2
binInput[2] => Equal2.IN2
binInput[2] => Equal3.IN3
binInput[2] => Equal4.IN0
binInput[2] => Equal5.IN0
binInput[2] => Equal6.IN0
binInput[2] => Equal7.IN0
binInput[2] => Equal8.IN1
binInput[2] => Equal9.IN2
binInput[2] => Equal10.IN2
binInput[2] => Equal11.IN3
binInput[2] => Equal12.IN1
binInput[2] => Equal13.IN1
binInput[2] => Equal14.IN1
binInput[3] => Equal0.IN0
binInput[3] => Equal1.IN1
binInput[3] => Equal2.IN1
binInput[3] => Equal3.IN2
binInput[3] => Equal4.IN1
binInput[3] => Equal5.IN2
binInput[3] => Equal6.IN2
binInput[3] => Equal7.IN3
binInput[3] => Equal8.IN0
binInput[3] => Equal9.IN0
binInput[3] => Equal10.IN0
binInput[3] => Equal11.IN0
binInput[3] => Equal12.IN0
binInput[3] => Equal13.IN0
binInput[3] => Equal14.IN0
decOut_n[0] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[1] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[2] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[3] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[4] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[5] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE
decOut_n[6] <= decOut_n.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|freqDivider:freqDiv
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|freqDivider:freqDiv2
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|debouncer:db0
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|debouncer:db1
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|Clock:clkIn|debouncer:db3
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|audio_tl:audio
clock_50 => clock_generator:clk.clock_50
clock_50 => audio_io:aio.clock_50
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_left.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
enable => to_right.OUTPUTSELECT
i2c_sclk <> audio_controller:ac.i2c_sclk
i2c_sdat <> audio_controller:ac.i2c_sdat
aud_xck <= audio_io:aio.aud_xck
aud_bclk => audio_io:aio.aud_bclk
aud_adclrck => audio_io:aio.aud_adclrck
aud_adcdat => audio_io:aio.aud_adcdat
aud_dacdat <= audio_io:aio.aud_dacdat


|baseClock|Alarm:alm|audio_tl:audio|clock_generator:clk
clock_50 => altpll:PLL.inclk[0]
new_clock <= altpll:PLL.clk[0]


|baseClock|Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL
inclk[0] => clock_auto_altpll:auto_generated.inclk[0]
inclk[1] => clock_auto_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|baseClock|Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL|clock_auto_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac
clock => audio_i2c_controller:i2c.clock
clock => txd_data[0].CLK
clock => txd_data[1].CLK
clock => txd_data[2].CLK
clock => txd_data[3].CLK
clock => txd_data[4].CLK
clock => txd_data[5].CLK
clock => txd_data[6].CLK
clock => txd_data[7].CLK
clock => txd_data[8].CLK
clock => txd_data[9].CLK
clock => txd_data[10].CLK
clock => txd_data[11].CLK
clock => txd_data[12].CLK
clock => txd_data[13].CLK
clock => txd_data[14].CLK
clock => txd_data[15].CLK
clock => txd_request.CLK
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => current_config.volume[0].CLK
clock => current_config.volume[1].CLK
clock => current_config.volume[2].CLK
clock => current_config.volume[3].CLK
clock => current_config.volume[4].CLK
clock => current_config.volume[5].CLK
clock => current_config.volume[6].CLK
clock => current_config.mic_bypass.CLK
clock => current_config.line_bypass.CLK
clock => current_config.mic_boost.CLK
clock => current_config.use_mic.CLK
clock => current_config.line_in_gain[0].CLK
clock => current_config.line_in_gain[1].CLK
clock => current_config.line_in_gain[2].CLK
clock => current_config.line_in_gain[3].CLK
clock => current_config.line_in_gain[4].CLK
clock => current_config.use_line_in.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => desired_config.volume[0].CLK
clock => desired_config.volume[1].CLK
clock => desired_config.volume[2].CLK
clock => desired_config.volume[3].CLK
clock => desired_config.volume[4].CLK
clock => desired_config.volume[5].CLK
clock => desired_config.volume[6].CLK
clock => desired_config.mic_bypass.CLK
clock => desired_config.line_bypass.CLK
clock => desired_config.mic_boost.CLK
clock => desired_config.use_mic.CLK
clock => desired_config.line_in_gain[0].CLK
clock => desired_config.line_in_gain[1].CLK
clock => desired_config.line_in_gain[2].CLK
clock => desired_config.line_in_gain[3].CLK
clock => desired_config.line_in_gain[4].CLK
clock => desired_config.use_line_in.CLK
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => current_config.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => txd_data[1].ENA
reset => txd_data[0].ENA
reset => txd_data[2].ENA
reset => txd_data[3].ENA
reset => txd_data[4].ENA
reset => txd_data[5].ENA
reset => txd_data[6].ENA
reset => txd_data[7].ENA
reset => txd_data[8].ENA
reset => txd_data[9].ENA
reset => txd_data[10].ENA
reset => txd_data[11].ENA
reset => txd_data[12].ENA
reset => txd_data[13].ENA
reset => txd_data[14].ENA
reset => txd_data[15].ENA
reset => txd_request.ENA
i2c_sclk <> audio_i2c_controller:i2c.i2c_sclk
i2c_sdat <> audio_i2c_controller:i2c.i2c_sdat
use_line_in => desired_config.use_line_in.DATAIN
use_line_in => use_mic.IN0
line_in_gain[0] => desired_config.line_in_gain[0].DATAIN
line_in_gain[1] => desired_config.line_in_gain[1].DATAIN
line_in_gain[2] => desired_config.line_in_gain[2].DATAIN
line_in_gain[3] => desired_config.line_in_gain[3].DATAIN
line_in_gain[4] => desired_config.line_in_gain[4].DATAIN
use_mic => use_mic.IN1
mic_boost => desired_config.mic_boost.DATAIN
line_bypass => desired_config.line_bypass.DATAIN
mic_bypass => desired_config.mic_bypass.DATAIN
volume[0] => LessThan0.IN14
volume[0] => desired_config.DATAB
volume[1] => LessThan0.IN13
volume[1] => desired_config.DATAB
volume[2] => LessThan0.IN12
volume[2] => desired_config.DATAB
volume[3] => LessThan0.IN11
volume[3] => desired_config.DATAB
volume[4] => LessThan0.IN10
volume[4] => desired_config.DATAB
volume[5] => LessThan0.IN9
volume[5] => desired_config.DATAB
volume[6] => LessThan0.IN8
volume[6] => desired_config.DATAB


|baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c
clock => n_bits[0].CLK
clock => n_bits[1].CLK
clock => n_bits[2].CLK
clock => n_bits[3].CLK
clock => n_bits[4].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => data_to_write[0].CLK
clock => data_to_write[1].CLK
clock => data_to_write[2].CLK
clock => data_to_write[3].CLK
clock => data_to_write[4].CLK
clock => data_to_write[5].CLK
clock => data_to_write[6].CLK
clock => data_to_write[7].CLK
clock => data_to_write[8].CLK
clock => data_to_write[9].CLK
clock => data_to_write[10].CLK
clock => data_to_write[11].CLK
clock => data_to_write[12].CLK
clock => data_to_write[13].CLK
clock => data_to_write[14].CLK
clock => data_to_write[15].CLK
clock => data_to_write[16].CLK
clock => data_to_write[17].CLK
clock => data_to_write[18].CLK
clock => data_to_write[19].CLK
clock => data_to_write[20].CLK
clock => data_to_write[21].CLK
clock => data_to_write[22].CLK
clock => data_to_write[23].CLK
clock => data_to_write[24].CLK
clock => data_to_write[25].CLK
clock => data_to_write[26].CLK
clock => sampled_sdat.CLK
clock => txd_accepted~reg0.CLK
clock => state~5.DATAIN
i2c_sclk <> i2c_sclk
i2c_sdat <> i2c_sdat
txd_data[0] => data_to_write.DATAB
txd_data[1] => data_to_write.DATAB
txd_data[2] => data_to_write.DATAB
txd_data[3] => data_to_write.DATAB
txd_data[4] => data_to_write.DATAB
txd_data[5] => data_to_write.DATAB
txd_data[6] => data_to_write.DATAB
txd_data[7] => data_to_write.DATAB
txd_data[8] => data_to_write.DATAB
txd_data[9] => data_to_write.DATAB
txd_data[10] => data_to_write.DATAB
txd_data[11] => data_to_write.DATAB
txd_data[12] => data_to_write.DATAB
txd_data[13] => data_to_write.DATAB
txd_data[14] => data_to_write.DATAB
txd_data[15] => data_to_write.DATAB
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => data_to_write.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => state.OUTPUTSELECT
txd_request => phase.OUTPUTSELECT
txd_request => phase.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => counter.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => n_bits.OUTPUTSELECT
txd_request => txd_accepted.DATAB
txd_accepted <= txd_accepted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|Alarm:alm|audio_tl:audio|audio_io:aio
clock => dac_data[0].CLK
clock => dac_data[1].CLK
clock => dac_data[2].CLK
clock => dac_data[3].CLK
clock => dac_data[4].CLK
clock => dac_data[5].CLK
clock => dac_data[6].CLK
clock => dac_data[7].CLK
clock => dac_data[8].CLK
clock => dac_data[9].CLK
clock => dac_data[10].CLK
clock => dac_data[11].CLK
clock => dac_data[12].CLK
clock => dac_data[13].CLK
clock => dac_data[14].CLK
clock => dac_data[15].CLK
clock => dac_data[16].CLK
clock => dac_data[17].CLK
clock => dac_data[18].CLK
clock => dac_data[19].CLK
clock => dac_data[20].CLK
clock => dac_data[21].CLK
clock => dac_data[22].CLK
clock => dac_data[23].CLK
clock => dac_data[24].CLK
clock => dac_data[25].CLK
clock => dac_data[26].CLK
clock => dac_data[27].CLK
clock => dac_data[28].CLK
clock => dac_data[29].CLK
clock => dac_data[30].CLK
clock => dac_data[31].CLK
clock => n_bits[0].CLK
clock => n_bits[1].CLK
clock => n_bits[2].CLK
clock => n_bits[3].CLK
clock => n_bits[4].CLK
clock => n_bits[5].CLK
clock => from_right[0]~reg0.CLK
clock => from_right[1]~reg0.CLK
clock => from_right[2]~reg0.CLK
clock => from_right[3]~reg0.CLK
clock => from_right[4]~reg0.CLK
clock => from_right[5]~reg0.CLK
clock => from_right[6]~reg0.CLK
clock => from_right[7]~reg0.CLK
clock => from_right[8]~reg0.CLK
clock => from_right[9]~reg0.CLK
clock => from_right[10]~reg0.CLK
clock => from_right[11]~reg0.CLK
clock => from_right[12]~reg0.CLK
clock => from_right[13]~reg0.CLK
clock => from_right[14]~reg0.CLK
clock => from_right[15]~reg0.CLK
clock => from_left[0]~reg0.CLK
clock => from_left[1]~reg0.CLK
clock => from_left[2]~reg0.CLK
clock => from_left[3]~reg0.CLK
clock => from_left[4]~reg0.CLK
clock => from_left[5]~reg0.CLK
clock => from_left[6]~reg0.CLK
clock => from_left[7]~reg0.CLK
clock => from_left[8]~reg0.CLK
clock => from_left[9]~reg0.CLK
clock => from_left[10]~reg0.CLK
clock => from_left[11]~reg0.CLK
clock => from_left[12]~reg0.CLK
clock => from_left[13]~reg0.CLK
clock => from_left[14]~reg0.CLK
clock => from_left[15]~reg0.CLK
clock => adc_data[0].CLK
clock => adc_data[1].CLK
clock => adc_data[2].CLK
clock => adc_data[3].CLK
clock => adc_data[4].CLK
clock => adc_data[5].CLK
clock => adc_data[6].CLK
clock => adc_data[7].CLK
clock => adc_data[8].CLK
clock => adc_data[9].CLK
clock => adc_data[10].CLK
clock => adc_data[11].CLK
clock => adc_data[12].CLK
clock => adc_data[13].CLK
clock => adc_data[14].CLK
clock => adc_data[15].CLK
clock => adc_data[16].CLK
clock => adc_data[17].CLK
clock => adc_data[18].CLK
clock => adc_data[19].CLK
clock => adc_data[20].CLK
clock => adc_data[21].CLK
clock => adc_data[22].CLK
clock => adc_data[23].CLK
clock => adc_data[24].CLK
clock => adc_data[25].CLK
clock => adc_data[26].CLK
clock => adc_data[27].CLK
clock => adc_data[28].CLK
clock => adc_data[29].CLK
clock => adc_data[30].CLK
clock => dac_shift_control.CLK
clock => valid~reg0.CLK
clock => adc_data_0.CLK
clock => left_right_1.CLK
clock => left_right_0.CLK
clock => bit_clock_1.CLK
clock => bit_clock_0.CLK
clock_50 => clock_generator:c.clock_50
aud_xck <= clock_generator:c.new_clock
aud_bclk => bit_clock_0.DATAIN
aud_adclrck => left_right_0.DATAIN
aud_adcdat => adc_data_0.DATAIN
aud_dacdat <= dac_data[31].DB_MAX_OUTPUT_PORT_TYPE
from_left[0] <= from_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[1] <= from_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[2] <= from_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[3] <= from_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[4] <= from_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[5] <= from_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[6] <= from_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[7] <= from_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[8] <= from_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[9] <= from_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[10] <= from_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[11] <= from_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[12] <= from_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[13] <= from_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[14] <= from_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_left[15] <= from_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[0] <= from_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[1] <= from_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[2] <= from_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[3] <= from_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[4] <= from_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[5] <= from_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[6] <= from_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[7] <= from_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[8] <= from_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[9] <= from_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[10] <= from_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[11] <= from_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[12] <= from_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[13] <= from_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[14] <= from_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_right[15] <= from_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_left[0] => dac_data.DATAB
to_left[1] => dac_data.DATAB
to_left[2] => dac_data.DATAB
to_left[3] => dac_data.DATAB
to_left[4] => dac_data.DATAB
to_left[5] => dac_data.DATAB
to_left[6] => dac_data.DATAB
to_left[7] => dac_data.DATAB
to_left[8] => dac_data.DATAB
to_left[9] => dac_data.DATAB
to_left[10] => dac_data.DATAB
to_left[11] => dac_data.DATAB
to_left[12] => dac_data.DATAB
to_left[13] => dac_data.DATAB
to_left[14] => dac_data.DATAB
to_left[15] => dac_data.DATAB
to_right[0] => dac_data.DATAB
to_right[1] => dac_data.DATAB
to_right[2] => dac_data.DATAB
to_right[3] => dac_data.DATAB
to_right[4] => dac_data.DATAB
to_right[5] => dac_data.DATAB
to_right[6] => dac_data.DATAB
to_right[7] => dac_data.DATAB
to_right[8] => dac_data.DATAB
to_right[9] => dac_data.DATAB
to_right[10] => dac_data.DATAB
to_right[11] => dac_data.DATAB
to_right[12] => dac_data.DATAB
to_right[13] => dac_data.DATAB
to_right[14] => dac_data.DATAB
to_right[15] => dac_data.DATAB


|baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c
clock_50 => altpll:PLL.inclk[0]
new_clock <= altpll:PLL.clk[0]


|baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL
inclk[0] => clock_auto_altpll1:auto_generated.inclk[0]
inclk[1] => clock_auto_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|baseClock|Alarm:alm|audio_tl:audio|sin_function:wave
clock => sin_5[0]~reg0.CLK
clock => sin_5[1]~reg0.CLK
clock => sin_5[2]~reg0.CLK
clock => sin_5[3]~reg0.CLK
clock => sin_5[4]~reg0.CLK
clock => sin_5[5]~reg0.CLK
clock => sin_5[6]~reg0.CLK
clock => sin_5[7]~reg0.CLK
clock => sin_5[8]~reg0.CLK
clock => sin_5[9]~reg0.CLK
clock => sin_5[10]~reg0.CLK
clock => sin_5[11]~reg0.CLK
clock => sin_5[12]~reg0.CLK
clock => sin_5[13]~reg0.CLK
clock => sin_5[14]~reg0.CLK
clock => sin_5[15]~reg0.CLK
clock => prod_q_4[0].CLK
clock => prod_q_4[1].CLK
clock => prod_q_4[2].CLK
clock => prod_q_4[3].CLK
clock => prod_q_4[4].CLK
clock => prod_q_4[5].CLK
clock => prod_q_4[6].CLK
clock => prod_q_4[7].CLK
clock => prod_q_4[8].CLK
clock => prod_q_4[9].CLK
clock => prod_q_4[10].CLK
clock => prod_q_4[11].CLK
clock => prod_q_4[12].CLK
clock => prod_q_4[13].CLK
clock => prod_q_4[14].CLK
clock => prod_q_4[15].CLK
clock => prod_q_4[16].CLK
clock => prod_q_4[17].CLK
clock => prod_q_4[18].CLK
clock => prod_q_4[19].CLK
clock => prod_q_4[20].CLK
clock => prod_q_4[21].CLK
clock => prod_q_4[22].CLK
clock => prod_q_4[23].CLK
clock => prod_q_4[24].CLK
clock => prod_q_4[25].CLK
clock => prod_p_4[0].CLK
clock => prod_p_4[1].CLK
clock => prod_p_4[2].CLK
clock => prod_p_4[3].CLK
clock => prod_p_4[4].CLK
clock => prod_p_4[5].CLK
clock => prod_p_4[6].CLK
clock => prod_p_4[7].CLK
clock => prod_p_4[8].CLK
clock => prod_p_4[9].CLK
clock => prod_p_4[10].CLK
clock => prod_p_4[11].CLK
clock => prod_p_4[12].CLK
clock => prod_p_4[13].CLK
clock => prod_p_4[14].CLK
clock => prod_p_4[15].CLK
clock => prod_p_4[16].CLK
clock => prod_p_4[17].CLK
clock => prod_p_4[18].CLK
clock => prod_p_4[19].CLK
clock => prod_p_4[20].CLK
clock => prod_p_4[21].CLK
clock => prod_p_4[22].CLK
clock => prod_p_4[23].CLK
clock => prod_p_4[24].CLK
clock => prod_p_4[25].CLK
clock => factor_q_3[0].CLK
clock => factor_q_3[1].CLK
clock => factor_q_3[2].CLK
clock => factor_q_3[3].CLK
clock => factor_q_3[4].CLK
clock => factor_q_3[5].CLK
clock => factor_q_3[6].CLK
clock => factor_q_3[7].CLK
clock => factor_q_3[8].CLK
clock => factor_q_3[9].CLK
clock => factor_p_3[0].CLK
clock => factor_p_3[1].CLK
clock => factor_p_3[2].CLK
clock => factor_p_3[3].CLK
clock => factor_p_3[4].CLK
clock => factor_p_3[5].CLK
clock => factor_p_3[6].CLK
clock => factor_p_3[7].CLK
clock => factor_p_3[8].CLK
clock => factor_p_3[9].CLK
clock => value_q_3[0].CLK
clock => value_q_3[1].CLK
clock => value_q_3[2].CLK
clock => value_q_3[3].CLK
clock => value_q_3[4].CLK
clock => value_q_3[5].CLK
clock => value_q_3[6].CLK
clock => value_q_3[7].CLK
clock => value_q_3[8].CLK
clock => value_q_3[9].CLK
clock => value_q_3[10].CLK
clock => value_q_3[11].CLK
clock => value_q_3[12].CLK
clock => value_q_3[13].CLK
clock => value_q_3[14].CLK
clock => value_q_3[15].CLK
clock => value_p_3[0].CLK
clock => value_p_3[1].CLK
clock => value_p_3[2].CLK
clock => value_p_3[3].CLK
clock => value_p_3[4].CLK
clock => value_p_3[5].CLK
clock => value_p_3[6].CLK
clock => value_p_3[7].CLK
clock => value_p_3[8].CLK
clock => value_p_3[9].CLK
clock => value_p_3[10].CLK
clock => value_p_3[11].CLK
clock => value_p_3[12].CLK
clock => value_p_3[13].CLK
clock => value_p_3[14].CLK
clock => value_p_3[15].CLK
clock => factor_q_2[0].CLK
clock => factor_q_2[1].CLK
clock => factor_q_2[2].CLK
clock => factor_q_2[3].CLK
clock => factor_q_2[4].CLK
clock => factor_q_2[5].CLK
clock => factor_q_2[6].CLK
clock => factor_q_2[7].CLK
clock => factor_q_2[8].CLK
clock => factor_q_2[9].CLK
clock => factor_p_2[0].CLK
clock => factor_p_2[1].CLK
clock => factor_p_2[2].CLK
clock => factor_p_2[3].CLK
clock => factor_p_2[4].CLK
clock => factor_p_2[5].CLK
clock => factor_p_2[6].CLK
clock => factor_p_2[7].CLK
clock => factor_p_2[8].CLK
clock => factor_p_2[9].CLK
clock => value_q_2[0].CLK
clock => value_q_2[1].CLK
clock => value_q_2[2].CLK
clock => value_q_2[3].CLK
clock => value_q_2[4].CLK
clock => value_q_2[5].CLK
clock => value_q_2[6].CLK
clock => value_q_2[7].CLK
clock => value_q_2[8].CLK
clock => value_q_2[9].CLK
clock => value_q_2[10].CLK
clock => value_q_2[11].CLK
clock => value_q_2[12].CLK
clock => value_q_2[13].CLK
clock => value_q_2[14].CLK
clock => value_q_2[15].CLK
clock => value_p_2[0].CLK
clock => value_p_2[1].CLK
clock => value_p_2[2].CLK
clock => value_p_2[3].CLK
clock => value_p_2[4].CLK
clock => value_p_2[5].CLK
clock => value_p_2[6].CLK
clock => value_p_2[7].CLK
clock => value_p_2[8].CLK
clock => value_p_2[9].CLK
clock => value_p_2[10].CLK
clock => value_p_2[11].CLK
clock => value_p_2[12].CLK
clock => value_p_2[13].CLK
clock => value_p_2[14].CLK
clock => value_p_2[15].CLK
clock => factor_q_1[0].CLK
clock => factor_q_1[1].CLK
clock => factor_q_1[2].CLK
clock => factor_q_1[3].CLK
clock => factor_q_1[4].CLK
clock => factor_q_1[5].CLK
clock => factor_q_1[6].CLK
clock => factor_q_1[7].CLK
clock => factor_q_1[8].CLK
clock => factor_q_1[9].CLK
clock => factor_p_1[0].CLK
clock => factor_p_1[1].CLK
clock => factor_p_1[2].CLK
clock => factor_p_1[3].CLK
clock => factor_p_1[4].CLK
clock => factor_p_1[5].CLK
clock => factor_p_1[6].CLK
clock => factor_p_1[7].CLK
clock => factor_p_1[8].CLK
clock => factor_p_1[9].CLK
clock => addr_q_1[0].CLK
clock => addr_q_1[1].CLK
clock => addr_q_1[2].CLK
clock => addr_q_1[3].CLK
clock => addr_q_1[4].CLK
clock => addr_q_1[5].CLK
clock => addr_q_1[6].CLK
clock => addr_q_1[7].CLK
clock => addr_q_1[8].CLK
clock => addr_p_1[0].CLK
clock => addr_p_1[1].CLK
clock => addr_p_1[2].CLK
clock => addr_p_1[3].CLK
clock => addr_p_1[4].CLK
clock => addr_p_1[5].CLK
clock => addr_p_1[6].CLK
clock => addr_p_1[7].CLK
clock => addr_p_1[8].CLK
clock => sign_1.CLK
arg_0[0] => factor_q_1[0].DATAIN
arg_0[0] => Add1.IN12
arg_0[1] => factor_q_1[1].DATAIN
arg_0[1] => Add1.IN11
arg_0[2] => factor_q_1[2].DATAIN
arg_0[2] => Add1.IN10
arg_0[3] => factor_q_1[3].DATAIN
arg_0[3] => Add1.IN9
arg_0[4] => factor_q_1[4].DATAIN
arg_0[4] => Add1.IN8
arg_0[5] => factor_q_1[5].DATAIN
arg_0[5] => Add1.IN7
arg_0[6] => factor_q_1[6].DATAIN
arg_0[6] => Add1.IN6
arg_0[7] => factor_q_1[7].DATAIN
arg_0[7] => Add1.IN5
arg_0[8] => Add0.IN18
arg_0[8] => addr_p_1[0].DATAIN
arg_0[9] => Add0.IN17
arg_0[9] => addr_p_1[1].DATAIN
arg_0[10] => Add0.IN16
arg_0[10] => addr_p_1[2].DATAIN
arg_0[11] => Add0.IN15
arg_0[11] => addr_p_1[3].DATAIN
arg_0[12] => Add0.IN14
arg_0[12] => addr_p_1[4].DATAIN
arg_0[13] => Add0.IN13
arg_0[13] => addr_p_1[5].DATAIN
arg_0[14] => Add0.IN12
arg_0[14] => addr_p_1[6].DATAIN
arg_0[15] => Add0.IN11
arg_0[15] => addr_p_1[7].DATAIN
arg_0[16] => Add0.IN10
arg_0[16] => addr_p_1[8].DATAIN
arg_0[17] => sign_1.DATAIN
sin_5[0] <= sin_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[1] <= sin_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[2] <= sin_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[3] <= sin_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[4] <= sin_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[5] <= sin_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[6] <= sin_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[7] <= sin_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[8] <= sin_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[9] <= sin_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[10] <= sin_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[11] <= sin_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[12] <= sin_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[13] <= sin_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[14] <= sin_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_5[15] <= sin_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|lcd_tl:lcd
clock_50 => index[0].CLK
clock_50 => index[1].CLK
clock_50 => index[2].CLK
clock_50 => index[3].CLK
clock_50 => index[4].CLK
clock_50 => index[5].CLK
clock_50 => txd_rs_and_data[0].CLK
clock_50 => txd_rs_and_data[1].CLK
clock_50 => txd_rs_and_data[2].CLK
clock_50 => txd_rs_and_data[3].CLK
clock_50 => txd_rs_and_data[4].CLK
clock_50 => txd_rs_and_data[5].CLK
clock_50 => txd_rs_and_data[6].CLK
clock_50 => txd_rs_and_data[7].CLK
clock_50 => txd_rs_and_data[8].CLK
clock_50 => txd_request.CLK
clock_50 => line1[0].CLK
clock_50 => line1[1].CLK
clock_50 => line1[2].CLK
clock_50 => line1[3].CLK
clock_50 => line1[4].CLK
clock_50 => line1[5].CLK
clock_50 => line1[6].CLK
clock_50 => line1[7].CLK
clock_50 => line1[8].CLK
clock_50 => line1[9].CLK
clock_50 => line1[10].CLK
clock_50 => line1[11].CLK
clock_50 => line1[12].CLK
clock_50 => line1[13].CLK
clock_50 => line1[14].CLK
clock_50 => line1[15].CLK
clock_50 => line1[16].CLK
clock_50 => line1[17].CLK
clock_50 => line1[18].CLK
clock_50 => line1[19].CLK
clock_50 => line1[20].CLK
clock_50 => line1[21].CLK
clock_50 => line1[22].CLK
clock_50 => line1[23].CLK
clock_50 => line1[24].CLK
clock_50 => line1[25].CLK
clock_50 => line1[26].CLK
clock_50 => line1[27].CLK
clock_50 => line1[28].CLK
clock_50 => line1[29].CLK
clock_50 => line1[30].CLK
clock_50 => line1[31].CLK
clock_50 => line1[32].CLK
clock_50 => line1[33].CLK
clock_50 => line1[34].CLK
clock_50 => line1[35].CLK
clock_50 => line1[36].CLK
clock_50 => line1[37].CLK
clock_50 => line1[38].CLK
clock_50 => line1[39].CLK
clock_50 => line1[40].CLK
clock_50 => line1[41].CLK
clock_50 => line1[42].CLK
clock_50 => line1[43].CLK
clock_50 => line1[44].CLK
clock_50 => line1[45].CLK
clock_50 => line1[46].CLK
clock_50 => line1[47].CLK
clock_50 => line1[48].CLK
clock_50 => line1[49].CLK
clock_50 => line1[50].CLK
clock_50 => line1[51].CLK
clock_50 => line1[52].CLK
clock_50 => line1[53].CLK
clock_50 => line1[54].CLK
clock_50 => line1[55].CLK
clock_50 => line1[56].CLK
clock_50 => line1[57].CLK
clock_50 => line1[58].CLK
clock_50 => line1[59].CLK
clock_50 => line1[60].CLK
clock_50 => line1[61].CLK
clock_50 => line1[62].CLK
clock_50 => line1[63].CLK
clock_50 => line1[64].CLK
clock_50 => line1[65].CLK
clock_50 => line1[66].CLK
clock_50 => line1[67].CLK
clock_50 => line1[68].CLK
clock_50 => line1[69].CLK
clock_50 => line1[70].CLK
clock_50 => line1[71].CLK
clock_50 => line1[72].CLK
clock_50 => line1[73].CLK
clock_50 => line1[74].CLK
clock_50 => line1[75].CLK
clock_50 => line1[76].CLK
clock_50 => line1[77].CLK
clock_50 => line1[78].CLK
clock_50 => line1[79].CLK
clock_50 => line1[80].CLK
clock_50 => line1[81].CLK
clock_50 => line1[82].CLK
clock_50 => line1[83].CLK
clock_50 => line1[84].CLK
clock_50 => line1[85].CLK
clock_50 => line1[86].CLK
clock_50 => line1[87].CLK
clock_50 => line1[88].CLK
clock_50 => line1[89].CLK
clock_50 => line1[90].CLK
clock_50 => line1[91].CLK
clock_50 => line1[92].CLK
clock_50 => line1[93].CLK
clock_50 => line1[94].CLK
clock_50 => line1[95].CLK
clock_50 => line1[96].CLK
clock_50 => line1[97].CLK
clock_50 => line1[98].CLK
clock_50 => line1[99].CLK
clock_50 => line1[100].CLK
clock_50 => line1[101].CLK
clock_50 => line1[102].CLK
clock_50 => line1[103].CLK
clock_50 => line1[104].CLK
clock_50 => line1[105].CLK
clock_50 => line1[106].CLK
clock_50 => line1[107].CLK
clock_50 => line1[108].CLK
clock_50 => line1[109].CLK
clock_50 => line1[110].CLK
clock_50 => line1[111].CLK
clock_50 => line1[112].CLK
clock_50 => line1[113].CLK
clock_50 => line1[114].CLK
clock_50 => line1[115].CLK
clock_50 => line1[116].CLK
clock_50 => line1[117].CLK
clock_50 => line1[118].CLK
clock_50 => line1[119].CLK
clock_50 => line1[120].CLK
clock_50 => line1[121].CLK
clock_50 => line1[122].CLK
clock_50 => line1[123].CLK
clock_50 => line1[124].CLK
clock_50 => line1[125].CLK
clock_50 => line1[126].CLK
clock_50 => line1[127].CLK
clock_50 => line0[0].CLK
clock_50 => line0[1].CLK
clock_50 => line0[2].CLK
clock_50 => line0[3].CLK
clock_50 => line0[4].CLK
clock_50 => line0[5].CLK
clock_50 => line0[6].CLK
clock_50 => line0[7].CLK
clock_50 => line0[8].CLK
clock_50 => line0[9].CLK
clock_50 => line0[10].CLK
clock_50 => line0[11].CLK
clock_50 => line0[12].CLK
clock_50 => line0[13].CLK
clock_50 => line0[14].CLK
clock_50 => line0[15].CLK
clock_50 => line0[16].CLK
clock_50 => line0[17].CLK
clock_50 => line0[18].CLK
clock_50 => line0[19].CLK
clock_50 => line0[20].CLK
clock_50 => line0[21].CLK
clock_50 => line0[22].CLK
clock_50 => line0[23].CLK
clock_50 => line0[24].CLK
clock_50 => line0[25].CLK
clock_50 => line0[26].CLK
clock_50 => line0[27].CLK
clock_50 => line0[28].CLK
clock_50 => line0[29].CLK
clock_50 => line0[30].CLK
clock_50 => line0[31].CLK
clock_50 => line0[32].CLK
clock_50 => line0[33].CLK
clock_50 => line0[34].CLK
clock_50 => line0[35].CLK
clock_50 => line0[36].CLK
clock_50 => line0[37].CLK
clock_50 => line0[38].CLK
clock_50 => line0[39].CLK
clock_50 => line0[40].CLK
clock_50 => line0[41].CLK
clock_50 => line0[42].CLK
clock_50 => line0[43].CLK
clock_50 => line0[44].CLK
clock_50 => line0[45].CLK
clock_50 => line0[46].CLK
clock_50 => line0[47].CLK
clock_50 => line0[48].CLK
clock_50 => line0[49].CLK
clock_50 => line0[50].CLK
clock_50 => line0[51].CLK
clock_50 => line0[52].CLK
clock_50 => line0[53].CLK
clock_50 => line0[54].CLK
clock_50 => line0[55].CLK
clock_50 => line0[56].CLK
clock_50 => line0[57].CLK
clock_50 => line0[58].CLK
clock_50 => line0[59].CLK
clock_50 => line0[60].CLK
clock_50 => line0[61].CLK
clock_50 => line0[62].CLK
clock_50 => line0[63].CLK
clock_50 => line0[64].CLK
clock_50 => line0[65].CLK
clock_50 => line0[66].CLK
clock_50 => line0[67].CLK
clock_50 => line0[68].CLK
clock_50 => line0[69].CLK
clock_50 => line0[70].CLK
clock_50 => line0[71].CLK
clock_50 => line0[72].CLK
clock_50 => line0[73].CLK
clock_50 => line0[74].CLK
clock_50 => line0[75].CLK
clock_50 => line0[76].CLK
clock_50 => line0[77].CLK
clock_50 => line0[78].CLK
clock_50 => line0[79].CLK
clock_50 => line0[80].CLK
clock_50 => line0[81].CLK
clock_50 => line0[82].CLK
clock_50 => line0[83].CLK
clock_50 => line0[84].CLK
clock_50 => line0[85].CLK
clock_50 => line0[86].CLK
clock_50 => line0[87].CLK
clock_50 => line0[88].CLK
clock_50 => line0[89].CLK
clock_50 => line0[90].CLK
clock_50 => line0[91].CLK
clock_50 => line0[92].CLK
clock_50 => line0[93].CLK
clock_50 => line0[94].CLK
clock_50 => line0[95].CLK
clock_50 => line0[96].CLK
clock_50 => line0[97].CLK
clock_50 => line0[98].CLK
clock_50 => line0[99].CLK
clock_50 => line0[100].CLK
clock_50 => line0[101].CLK
clock_50 => line0[102].CLK
clock_50 => line0[103].CLK
clock_50 => line0[104].CLK
clock_50 => line0[105].CLK
clock_50 => line0[106].CLK
clock_50 => line0[107].CLK
clock_50 => line0[108].CLK
clock_50 => line0[109].CLK
clock_50 => line0[110].CLK
clock_50 => line0[111].CLK
clock_50 => line0[112].CLK
clock_50 => line0[113].CLK
clock_50 => line0[114].CLK
clock_50 => line0[115].CLK
clock_50 => line0[116].CLK
clock_50 => line0[117].CLK
clock_50 => line0[118].CLK
clock_50 => line0[119].CLK
clock_50 => line0[120].CLK
clock_50 => line0[121].CLK
clock_50 => line0[122].CLK
clock_50 => line0[123].CLK
clock_50 => line0[124].CLK
clock_50 => line0[125].CLK
clock_50 => line0[126].CLK
clock_50 => line0[127].CLK
clock_50 => lcd_controller:c.clock
enable[0] => Equal0.IN1
enable[0] => Equal1.IN1
enable[0] => Equal2.IN0
enable[0] => Equal3.IN1
enable[1] => Equal0.IN0
enable[1] => Equal1.IN0
enable[1] => Equal2.IN1
enable[1] => Equal3.IN0
lcd_on <= lcd_controller:c.lcd_on
lcd_blon <= lcd_controller:c.lcd_blon
lcd_rw <= lcd_controller:c.lcd_rw
lcd_en <= lcd_controller:c.lcd_en
lcd_rs <= lcd_controller:c.lcd_rs
lcd_data[0] <> lcd_controller:c.lcd_data[0]
lcd_data[1] <> lcd_controller:c.lcd_data[1]
lcd_data[2] <> lcd_controller:c.lcd_data[2]
lcd_data[3] <> lcd_controller:c.lcd_data[3]
lcd_data[4] <> lcd_controller:c.lcd_data[4]
lcd_data[5] <> lcd_controller:c.lcd_data[5]
lcd_data[6] <> lcd_controller:c.lcd_data[6]
lcd_data[7] <> lcd_controller:c.lcd_data[7]
i2c_sclk <> <UNC>
i2c_sdat <> <UNC>


|baseClock|lcd_tl:lcd|lcd_controller:c
clock => reset_counter[0].CLK
clock => reset_counter[1].CLK
clock => reset_counter[2].CLK
clock => reset_counter[3].CLK
clock => reset_counter[4].CLK
clock => reset_counter[5].CLK
clock => reset_counter[6].CLK
clock => reset_counter[7].CLK
clock => reset_counter[8].CLK
clock => reset_counter[9].CLK
clock => reset_counter[10].CLK
clock => reset_counter[11].CLK
clock => reset_counter[12].CLK
clock => reset_counter[13].CLK
clock => reset_counter[14].CLK
clock => reset_counter[15].CLK
clock => reset_counter[16].CLK
clock => reset_counter[17].CLK
clock => reset_counter[18].CLK
clock => reset_counter[19].CLK
clock => lcd_data[0]~reg0.CLK
clock => lcd_data[0]~en.CLK
clock => lcd_data[1]~reg0.CLK
clock => lcd_data[1]~en.CLK
clock => lcd_data[2]~reg0.CLK
clock => lcd_data[2]~en.CLK
clock => lcd_data[3]~reg0.CLK
clock => lcd_data[3]~en.CLK
clock => lcd_data[4]~reg0.CLK
clock => lcd_data[4]~en.CLK
clock => lcd_data[5]~reg0.CLK
clock => lcd_data[5]~en.CLK
clock => lcd_data[6]~reg0.CLK
clock => lcd_data[6]~en.CLK
clock => lcd_data[7]~reg0.CLK
clock => lcd_data[7]~en.CLK
clock => lcd_rs~reg0.CLK
clock => delay_counter[0].CLK
clock => delay_counter[1].CLK
clock => delay_counter[2].CLK
clock => delay_counter[3].CLK
clock => delay_counter[4].CLK
clock => delay_counter[5].CLK
clock => delay_counter[6].CLK
clock => delay_counter[7].CLK
clock => delay_counter[8].CLK
clock => delay_counter[9].CLK
clock => delay_counter[10].CLK
clock => delay_counter[11].CLK
clock => delay_counter[12].CLK
clock => delay_counter[13].CLK
clock => delay_counter[14].CLK
clock => delay_counter[15].CLK
clock => delay_counter[16].CLK
clock => delay_counter[17].CLK
clock => delay_counter[18].CLK
clock => delay_counter[19].CLK
clock => enable_counter[0].CLK
clock => enable_counter[1].CLK
clock => enable_counter[2].CLK
clock => enable_counter[3].CLK
clock => txd_accepted~reg0.CLK
clock => lcd_en~reg0.CLK
clock => lcd_rw~reg0.CLK
clock => lcd_on~reg0.CLK
clock => state~3.DATAIN
reset => process_0.IN1
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
reset => reset_counter.OUTPUTSELECT
lcd_on <= lcd_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_blon <= <GND>
lcd_rw <= lcd_rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <> lcd_data[0]
lcd_data[1] <> lcd_data[1]
lcd_data[2] <> lcd_data[2]
lcd_data[3] <> lcd_data[3]
lcd_data[4] <> lcd_data[4]
lcd_data[5] <> lcd_data[5]
lcd_data[6] <> lcd_data[6]
lcd_data[7] <> lcd_data[7]
txd_rs_and_data[0] => Selector27.IN3
txd_rs_and_data[0] => Equal3.IN0
txd_rs_and_data[1] => Selector26.IN4
txd_rs_and_data[1] => Equal3.IN8
txd_rs_and_data[1] => Equal4.IN0
txd_rs_and_data[2] => Selector25.IN4
txd_rs_and_data[2] => Equal3.IN7
txd_rs_and_data[2] => Equal4.IN7
txd_rs_and_data[3] => Selector24.IN4
txd_rs_and_data[3] => Equal3.IN6
txd_rs_and_data[3] => Equal4.IN6
txd_rs_and_data[4] => Selector23.IN4
txd_rs_and_data[4] => Equal3.IN5
txd_rs_and_data[4] => Equal4.IN5
txd_rs_and_data[5] => Selector22.IN4
txd_rs_and_data[5] => Equal3.IN4
txd_rs_and_data[5] => Equal4.IN4
txd_rs_and_data[6] => lcd_data[6].DATAB
txd_rs_and_data[6] => Equal3.IN3
txd_rs_and_data[6] => Equal4.IN3
txd_rs_and_data[7] => lcd_data[7].DATAB
txd_rs_and_data[7] => Equal3.IN2
txd_rs_and_data[7] => Equal4.IN2
txd_rs_and_data[8] => lcd_rs.DATAB
txd_rs_and_data[8] => Equal3.IN1
txd_rs_and_data[8] => Equal4.IN1
txd_request => enable_counter.OUTPUTSELECT
txd_request => enable_counter.OUTPUTSELECT
txd_request => enable_counter.OUTPUTSELECT
txd_request => enable_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => delay_counter.OUTPUTSELECT
txd_request => lcd_rs.OUTPUTSELECT
txd_request => txd_accepted.DATAB
txd_request => Selector28.IN1
txd_request => Selector29.IN2
txd_request => Selector30.IN2
txd_request => Selector31.IN2
txd_request => Selector32.IN2
txd_request => Selector33.IN2
txd_request => lcd_data[7].IN0
txd_accepted <= txd_accepted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|debouncer:db3
clock => level.CLK
clock => timer_counter.CLK
clock => one_to_zero_pulse~reg0.CLK
clock => zero_to_one_pulse~reg0.CLK
clock => sampled_dirty.CLK
dirty => sampled_dirty.DATAIN
clean <= level.DB_MAX_OUTPUT_PORT_TYPE
zero_to_one_pulse <= zero_to_one_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_to_zero_pulse <= one_to_zero_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseClock|freqDivider:freqDiv
clkIn => s_count[0].CLK
clkIn => s_count[1].CLK
clkIn => s_count[2].CLK
clkIn => s_count[3].CLK
clkIn => s_count[4].CLK
clkIn => s_count[5].CLK
clkIn => s_count[6].CLK
clkIn => s_count[7].CLK
clkIn => s_count[8].CLK
clkIn => s_count[9].CLK
clkIn => s_count[10].CLK
clkIn => s_count[11].CLK
clkIn => s_count[12].CLK
clkIn => s_count[13].CLK
clkIn => s_count[14].CLK
clkIn => s_count[15].CLK
clkIn => s_count[16].CLK
clkIn => s_count[17].CLK
clkIn => s_count[18].CLK
clkIn => s_count[19].CLK
clkIn => s_count[20].CLK
clkIn => s_count[21].CLK
clkIn => s_count[22].CLK
clkIn => s_count[23].CLK
clkIn => s_count[24].CLK
clkIn => s_count[25].CLK
clkIn => s_count[26].CLK
clkIn => s_count[27].CLK
clkIn => s_count[28].CLK
clkIn => s_count[29].CLK
clkIn => s_count[30].CLK
clkIn => clkOut~reg0.CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


