Fitter report for myCPU
Sat Dec 21 09:39:11 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Estimated Delay Added for Hold Timing
 30. Advanced Data - General
 31. Advanced Data - Placement Preparation
 32. Advanced Data - Placement
 33. Advanced Data - Routing
 34. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Sat Dec 21 09:39:11 2019        ;
; Quartus II Version    ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name         ; myCPU                                        ;
; Top-level Entity Name ; myCPU                                        ;
; Family                ; Cyclone                                      ;
; Device                ; EP1C3T100C8                                  ;
; Timing Models         ; Final                                        ;
; Total logic elements  ; 201 / 2,910 ( 7 % )                          ;
; Total pins            ; 17 / 65 ( 26 % )                             ;
; Total virtual pins    ; 0                                            ;
; Total memory bits     ; 2,048 / 59,904 ( 3 % )                       ;
; Total PLLs            ; 0 / 1 ( 0 % )                                ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP1C3T100C8                    ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 252 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 252 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 252     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/quartas_workspace/CPU/myCPU/myCPU.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 201 / 2,910 ( 7 % )    ;
;     -- Combinational with no register       ; 156                    ;
;     -- Register only                        ; 0                      ;
;     -- Combinational with a register        ; 45                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 89                     ;
;     -- 3 input functions                    ; 80                     ;
;     -- 2 input functions                    ; 23                     ;
;     -- 1 input functions                    ; 9                      ;
;     -- 0 input functions                    ; 0                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 186                    ;
;     -- arithmetic mode                      ; 15                     ;
;     -- qfbk mode                            ; 19                     ;
;     -- register cascade mode                ; 0                      ;
;     -- synchronous clear/load mode          ; 24                     ;
;     -- asynchronous clear/load mode         ; 0                      ;
;                                             ;                        ;
; Total registers                             ; 45 / 3,099 ( 1 % )     ;
; Total LABs                                  ; 24 / 291 ( 8 % )       ;
; Logic elements in carry chains              ; 17                     ;
; User inserted logic elements                ; 0                      ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 17 / 65 ( 26 % )       ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )         ;
; Global signals                              ; 3                      ;
; M4Ks                                        ; 1 / 13 ( 8 % )         ;
; Total memory bits                           ; 2,048 / 59,904 ( 3 % ) ;
; Total RAM block bits                        ; 4,608 / 59,904 ( 8 % ) ;
; PLLs                                        ; 0 / 1 ( 0 % )          ;
; Global clocks                               ; 3 / 8 ( 38 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 3%           ;
; Peak interconnect usage (total/H/V)         ; 7% / 8% / 7%           ;
; Maximum fan-out node                        ; clk                    ;
; Maximum fan-out                             ; 46                     ;
; Highest non-global fan-out signal           ; IReg:inst7|tmp[1]      ;
; Highest non-global fan-out                  ; 25                     ;
; Total fan-out                               ; 793                    ;
; Average fan-out                             ; 3.59                   ;
+---------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; IN_Addr[0] ; 65    ; 3        ; 27           ; 7            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[1] ; 39    ; 4        ; 16           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[2] ; 38    ; 4        ; 16           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[3] ; 24    ; 1        ; 0            ; 1            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[4] ; 84    ; 2        ; 20           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[5] ; 91    ; 2        ; 8            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[6] ; 40    ; 4        ; 18           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IN_Addr[7] ; 5     ; 1        ; 0            ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk        ; 10    ; 1        ; 0            ; 8            ; 2           ; 46                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                               ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; LED[0] ; 85    ; 2        ; 20           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[1] ; 78    ; 2        ; 22           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[2] ; 57    ; 3        ; 27           ; 4            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[3] ; 79    ; 2        ; 22           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[4] ; 22    ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[5] ; 90    ; 2        ; 10           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[6] ; 21    ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
; LED[7] ; 20    ; 1        ; 0            ; 3            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % ) ; 3.3V          ; --           ;
; 2        ; 6 / 17 ( 35 % ) ; 3.3V          ; --           ;
; 3        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;
; 4        ; 3 / 17 ( 18 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 4          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 8          ; 1        ; IN_Addr[7]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 6        ; 9          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 10         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 10       ; 12         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 14         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 15         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 16         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 17         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 18         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 18       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; LED[7]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 24         ; 1        ; LED[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 22       ; 25         ; 1        ; LED[4]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 23       ; 26         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 24       ; 27         ; 1        ; IN_Addr[3]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 28         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 29         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 30         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 28       ; 33         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 29       ; 34         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 30       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 34       ; 35         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 36         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 36       ; 39         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 37       ; 40         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 38       ; 44         ; 4        ; IN_Addr[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 39       ; 45         ; 4        ; IN_Addr[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 40       ; 46         ; 4        ; IN_Addr[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 41       ; 49         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 50         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 44       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 45       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 51         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 52         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 55         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 56         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 57         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 52       ; 58         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 53       ; 59         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 60         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 61         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 62         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 63         ; 3        ; LED[2]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 58       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 59       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 60       ; 68         ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 61       ; 69         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ; 70         ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 71         ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 72         ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 73         ; 3        ; IN_Addr[0]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 66       ; 75         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 67       ; 77         ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 78         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 69       ; 79         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 70       ; 80         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 71       ; 81         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 72       ; 82         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 87         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 88         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 89         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 90         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 93         ; 2        ; LED[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 79       ; 94         ; 2        ; LED[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 80       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 95         ; 2        ; IN_Addr[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ; 96         ; 2        ; LED[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 86       ; 99         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 100        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 101        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 105        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 106        ; 2        ; LED[5]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 91       ; 109        ; 2        ; IN_Addr[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 92       ; 110        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 94       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 111        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ; 112        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 99       ; 115        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ; 116        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------+--------------+
; |myCPU                                          ; 201 (18)    ; 45           ; 2048        ; 1    ; 17   ; 0            ; 156 (18)     ; 0 (0)             ; 45 (0)           ; 17 (0)          ; 16 (0)     ; |myCPU                                                                                              ; work         ;
;    |ALU:inst9|                                  ; 47 (38)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 47 (38)      ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |myCPU|ALU:inst9                                                                                    ; work         ;
;       |lpm_add_sub:Add0|                        ; 9 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |myCPU|ALU:inst9|lpm_add_sub:Add0                                                                   ; work         ;
;          |alt_stratix_add_sub:stratix_adder|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |myCPU|ALU:inst9|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder                                 ; work         ;
;    |CLogic:inst16|                              ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|CLogic:inst16                                                                                ; work         ;
;    |Creg:inst4|                                 ; 6 (6)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |myCPU|Creg:inst4                                                                                   ; work         ;
;    |General_REG:inst8|                          ; 61 (61)     ; 24           ; 0           ; 0    ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 24 (24)          ; 0 (0)           ; 16 (16)    ; |myCPU|General_REG:inst8                                                                            ; work         ;
;    |IDecoder:inst15|                            ; 15 (15)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|IDecoder:inst15                                                                              ; work         ;
;    |IReg:inst7|                                 ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |myCPU|IReg:inst7                                                                                   ; work         ;
;    |ProgramCounter:inst|                        ; 11 (11)     ; 8            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |myCPU|ProgramCounter:inst                                                                          ; work         ;
;    |RAM_IO:inst2|                               ; 1 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|RAM_IO:inst2                                                                                 ; work         ;
;       |lpm_ram_io:inst|                         ; 1 (1)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|RAM_IO:inst2|lpm_ram_io:inst                                                                 ; work         ;
;          |altram:sram|                          ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|RAM_IO:inst2|lpm_ram_io:inst|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_id91:auto_generated| ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated ; work         ;
;    |SM:inst12|                                  ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |myCPU|SM:inst12                                                                                    ; work         ;
;    |Zreg:inst6|                                 ; 5 (5)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |myCPU|Zreg:inst6                                                                                   ; work         ;
;    |mux8_3_1:inst1|                             ; 16 (16)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |myCPU|mux8_3_1:inst1                                                                               ; work         ;
+-------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                 ;
+------------+----------+---------------+---------------+-----------------------+-----+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+------------+----------+---------------+---------------+-----------------------+-----+
; LED[7]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; LED[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; clk        ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; IN_Addr[6] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[7] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[2] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[3] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[5] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[4] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[0] ; Input    ; ON            ; ON            ; --                    ; --  ;
; IN_Addr[1] ; Input    ; ON            ; ON            ; --                    ; --  ;
+------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------+
; Pad To Core Delay Chain Fanout                         ;
+--------------------------+-------------------+---------+
; Source Pin / Fanout      ; Pad To Core Index ; Setting ;
+--------------------------+-------------------+---------+
; clk                      ;                   ;         ;
; IN_Addr[6]               ;                   ;         ;
;      - IReg:inst7|tmp[6] ; 0                 ; ON      ;
; IN_Addr[7]               ;                   ;         ;
;      - IReg:inst7|tmp[7] ; 1                 ; ON      ;
; IN_Addr[2]               ;                   ;         ;
;      - IReg:inst7|tmp[2] ; 1                 ; ON      ;
; IN_Addr[3]               ;                   ;         ;
;      - IReg:inst7|tmp[3] ; 0                 ; ON      ;
; IN_Addr[5]               ;                   ;         ;
;      - IReg:inst7|tmp[5] ; 0                 ; ON      ;
; IN_Addr[4]               ;                   ;         ;
;      - IReg:inst7|tmp[4] ; 0                 ; ON      ;
; IN_Addr[0]               ;                   ;         ;
;      - IReg:inst7|tmp[0] ; 1                 ; ON      ;
; IN_Addr[1]               ;                   ;         ;
;      - IReg:inst7|tmp[1] ; 0                 ; ON      ;
+--------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                              ;
+----------------------------------+--------------+---------+---------------+--------+----------------------+------------------+
; Name                             ; Location     ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------------+--------------+---------+---------------+--------+----------------------+------------------+
; ALU:inst9|tmp[1]~3               ; LC_X19_Y6_N9 ; 9       ; Latch enable  ; yes    ; Global Clock         ; GCLK7            ;
; CLogic:inst16|LD_PC~8            ; LC_X17_Y7_N2 ; 8       ; Sync. load    ; no     ; --                   ; --               ;
; CLogic:inst16|WE~6               ; LC_X19_Y6_N1 ; 19      ; Latch enable  ; yes    ; Global Clock         ; GCLK6            ;
; Creg:inst4|Equal0~0              ; LC_X19_Y5_N8 ; 10      ; Invert A      ; no     ; --                   ; --               ;
; General_REG:inst8|regA[7]~3      ; LC_X20_Y6_N8 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; General_REG:inst8|regB[7]~0      ; LC_X20_Y6_N4 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; General_REG:inst8|regC[7]~0      ; LC_X20_Y6_N3 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; IDecoder:inst15|OUT0~3           ; LC_X17_Y7_N4 ; 8       ; Output enable ; no     ; --                   ; --               ;
; ProgramCounter:inst|Finder[4]~18 ; LC_X22_Y5_N8 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; RAM_IO:inst2|lpm_ram_io:inst|_~3 ; LC_X22_Y3_N4 ; 1       ; Write enable  ; no     ; --                   ; --               ;
; SM:inst12|pre                    ; LC_X18_Y6_N7 ; 19      ; Clock enable  ; no     ; --                   ; --               ;
; clk                              ; PIN_10       ; 46      ; Clock         ; yes    ; Global Clock         ; GCLK2            ;
+----------------------------------+--------------+---------+---------------+--------+----------------------+------------------+


+---------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                           ;
+--------------------+--------------+---------+----------------------+------------------+
; Name               ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+--------------------+--------------+---------+----------------------+------------------+
; ALU:inst9|tmp[1]~3 ; LC_X19_Y6_N9 ; 9       ; Global Clock         ; GCLK7            ;
; CLogic:inst16|WE~6 ; LC_X19_Y6_N1 ; 19      ; Global Clock         ; GCLK6            ;
; clk                ; PIN_10       ; 46      ; Global Clock         ; GCLK2            ;
+--------------------+--------------+---------+----------------------+------------------+


+--------------------------------------------+
; Non-Global High Fan-Out Signals            ;
+----------------------------------+---------+
; Name                             ; Fan-Out ;
+----------------------------------+---------+
; IReg:inst7|tmp[1]                ; 25      ;
; IReg:inst7|tmp[3]                ; 23      ;
; SM:inst12|pre                    ; 19      ;
; IReg:inst7|tmp[7]                ; 18      ;
; IReg:inst7|tmp[0]                ; 17      ;
; ALU:inst9|Result[0]~62           ; 16      ;
; IReg:inst7|tmp[2]                ; 15      ;
; IReg:inst7|tmp[4]                ; 13      ;
; IReg:inst7|tmp[5]                ; 12      ;
; Bus[5]~1                         ; 12      ;
; Bus[5]~0                         ; 12      ;
; IDecoder:inst15|MOVA~9           ; 12      ;
; IReg:inst7|tmp[6]                ; 11      ;
; Creg:inst4|Equal0~0              ; 10      ;
; IDecoder:inst15|IN0~3            ; 10      ;
; IDecoder:inst15|MOVC             ; 9       ;
; IDecoder:inst15|MOVB~3           ; 9       ;
; ALU:inst9|Result[0]~63           ; 9       ;
; ALU:inst9|Result[0]~61           ; 9       ;
; General_REG:inst8|regA[7]~3      ; 8       ;
; ProgramCounter:inst|Finder[4]~18 ; 8       ;
; CLogic:inst16|LD_PC~8            ; 8       ;
; General_REG:inst8|regC[7]~0      ; 8       ;
; General_REG:inst8|regB[7]~0      ; 8       ;
; IDecoder:inst15|OUT0~3           ; 8       ;
; General_REG:inst8|oB[0]          ; 6       ;
; General_REG:inst8|oB[1]          ; 6       ;
; General_REG:inst8|oB[2]          ; 6       ;
; General_REG:inst8|oB[3]          ; 6       ;
; General_REG:inst8|oB[4]          ; 6       ;
; General_REG:inst8|oB[5]          ; 6       ;
; General_REG:inst8|oB[6]          ; 6       ;
; General_REG:inst8|oB[7]          ; 6       ;
; Bus[1]~25                        ; 5       ;
; Bus[0]~22                        ; 5       ;
; Bus[4]~19                        ; 5       ;
; Bus[5]~16                        ; 5       ;
; Bus[3]~13                        ; 5       ;
; Bus[2]~10                        ; 5       ;
; Bus[7]~7                         ; 5       ;
; Bus[6]~4                         ; 5       ;
; IDecoder:inst15|RSL              ; 5       ;
; IDecoder:inst15|RSR~8            ; 5       ;
; General_REG:inst8|oA[4]          ; 4       ;
; General_REG:inst8|oA[3]          ; 4       ;
; General_REG:inst8|oA[1]          ; 4       ;
; General_REG:inst8|oA[2]          ; 4       ;
; General_REG:inst8|oA[0]          ; 4       ;
; General_REG:inst8|oA[7]          ; 4       ;
; General_REG:inst8|oA[6]          ; 4       ;
+----------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------+
; Name                                                                                                    ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF         ; Location   ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------+
; RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; ./test1.mif ; M4K_X13_Y5 ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------+
; Interconnect Usage Summary                         ;
+----------------------------+-----------------------+
; Interconnect Resource Type ; Usage                 ;
+----------------------------+-----------------------+
; C4s                        ; 276 / 8,840 ( 3 % )   ;
; Direct links               ; 28 / 11,506 ( < 1 % ) ;
; Global clocks              ; 3 / 8 ( 38 % )        ;
; LAB clocks                 ; 13 / 156 ( 8 % )      ;
; LUT chains                 ; 28 / 2,619 ( 1 % )    ;
; Local interconnects        ; 410 / 11,506 ( 4 % )  ;
; M4K buffers                ; 8 / 468 ( 2 % )       ;
; R4s                        ; 325 / 7,520 ( 4 % )   ;
+----------------------------+-----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.38) ; Number of LABs  (Total = 24) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 2                            ;
; 2                                          ; 1                            ;
; 3                                          ; 1                            ;
; 4                                          ; 1                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 19                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.42) ; Number of LABs  (Total = 24) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 19                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Invert A                         ; 1                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clock enables                    ; 6                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 9.38) ; Number of LABs  (Total = 24) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 2                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 4                            ;
; 11                                          ; 7                            ;
; 12                                          ; 7                            ;
; 13                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.92) ; Number of LABs  (Total = 24) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 1                            ;
; 3                                               ; 3                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 4                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 2                            ;
; 10                                              ; 2                            ;
; 11                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.54) ; Number of LABs  (Total = 24) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 4                            ;
; 21                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Error detection CRC                          ; Off                 ;
; ASDO,nCSO                                    ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                        ;
+--------------------------------------------------------------------------------+-----------------------------+
; Name                                                                           ; Value                       ;
+--------------------------------------------------------------------------------+-----------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                               ; ff                          ;
; Mid Wire Use - Fit Attempt 1                                                   ; 4                           ;
; Mid Slack - Fit Attempt 1                                                      ; -13096                      ;
; Internal Atom Count - Fit Attempt 1                                            ; 202                         ;
; LE/ALM Count - Fit Attempt 1                                                   ; 202                         ;
; LAB Count - Fit Attempt 1                                                      ; 25                          ;
; Outputs per Lab - Fit Attempt 1                                                ; 5.840                       ;
; Inputs per LAB - Fit Attempt 1                                                 ; 13.440                      ;
; Global Inputs per LAB - Fit Attempt 1                                          ; 0.760                       ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1       ; 0:25                        ;
; LAB Constraint 'ce + sync load' - Fit Attempt 1                                ; 0:9;1:7;2:9                 ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                           ; 0:8;1:8;2:9                 ;
; LAB Constraint 'un-route combination' - Fit Attempt 1                          ; 0:8;1:8;2:9                 ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1                    ; 0:8;1:8;2:9                 ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 1                     ; 0:8;1:8;2:9                 ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1           ; 0:25                        ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1             ; 0:9;1:14;2:2                ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1    ; 0:9;1:15;2:1                ;
; LAB Constraint 'global control signals' - Fit Attempt 1                        ; 0:2;1:11;2:10;3:2           ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1                    ; 0:6;1:10;2:9                ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1               ; 0:25                        ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                               ; 0:6;1:19                    ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 1                             ; 0:13;1:12                   ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 1                           ; 0:4;1:21                    ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                      ; 0:25                        ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1 ; 0:25                        ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1                    ; 0:1;1:4;2:6;3:9;4:3;5:1;6:1 ;
; LEs in Chains - Fit Attempt 1                                                  ; 17                          ;
; LEs in Long Chains - Fit Attempt 1                                             ; 0                           ;
; LABs with Chains - Fit Attempt 1                                               ; 2                           ;
; LABs with Multiple Chains - Fit Attempt 1                                      ; 0                           ;
; Time - Fit Attempt 1                                                           ; 0                           ;
+--------------------------------------------------------------------------------+-----------------------------+


+---------------------------------------------+
; Advanced Data - Placement                   ;
+------------------------------------+--------+
; Name                               ; Value  ;
+------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1   ; ff     ;
; Early Wire Use - Fit Attempt 1     ; 2      ;
; Early Slack - Fit Attempt 1        ; -22202 ;
; Auto Fit Point 5 - Fit Attempt 1   ; ff     ;
; Mid Wire Use - Fit Attempt 1       ; 3      ;
; Mid Slack - Fit Attempt 1          ; -18167 ;
; Auto Fit Point 6 - Fit Attempt 1   ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1   ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1   ; ff     ;
; Auto Fit Point 5 - Fit Attempt 1   ; ff     ;
; Mid Wire Use - Fit Attempt 1       ; 3      ;
; Mid Slack - Fit Attempt 1          ; -18167 ;
; Auto Fit Point 6 - Fit Attempt 1   ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1   ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1   ; ff     ;
; Late Wire Use - Fit Attempt 1      ; 4      ;
; Late Slack - Fit Attempt 1         ; -18167 ;
; Peak Regional Wire - Fit Attempt 1 ; 0.000  ;
; Auto Fit Point 7 - Fit Attempt 1   ; ff     ;
; Time - Fit Attempt 1               ; 0      ;
+------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -16327      ;
; Early Wire Use - Fit Attempt 1      ; 4           ;
; Peak Regional Wire - Fit Attempt 1  ; 6           ;
; Mid Slack - Fit Attempt 1           ; -18495      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 4           ;
; Time - Fit Attempt 1                ; 0           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.031       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 21 09:39:09 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU
Info: Selected device EP1C3T100C8 for design "myCPU"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C3T100A8 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~nCSO~ is reserved at location 6
    Info: Pin ~ASDO~ is reserved at location 17
Warning: No exact pin location assignment(s) for 17 pins of 17 total pins
    Info: Pin LED[7] not assigned to an exact location on the device
    Info: Pin LED[6] not assigned to an exact location on the device
    Info: Pin LED[5] not assigned to an exact location on the device
    Info: Pin LED[4] not assigned to an exact location on the device
    Info: Pin LED[3] not assigned to an exact location on the device
    Info: Pin LED[2] not assigned to an exact location on the device
    Info: Pin LED[1] not assigned to an exact location on the device
    Info: Pin LED[0] not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin IN_Addr[6] not assigned to an exact location on the device
    Info: Pin IN_Addr[7] not assigned to an exact location on the device
    Info: Pin IN_Addr[2] not assigned to an exact location on the device
    Info: Pin IN_Addr[3] not assigned to an exact location on the device
    Info: Pin IN_Addr[5] not assigned to an exact location on the device
    Info: Pin IN_Addr[4] not assigned to an exact location on the device
    Info: Pin IN_Addr[0] not assigned to an exact location on the device
    Info: Pin IN_Addr[1] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Automatically promoted signal "clk" to use Global clock in PIN 10
Info: Automatically promoted some destinations of signal "CLogic:inst16|WE~6" to use Global clock
    Info: Destination "General_REG:inst8|regB[7]~0" may be non-global or may not use global clock
    Info: Destination "General_REG:inst8|regC[7]~0" may be non-global or may not use global clock
    Info: Destination "General_REG:inst8|regA[7]~3" may be non-global or may not use global clock
Info: Automatically promoted signal "ALU:inst9|tmp[1]~3" to use Global clock
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Slack time is -16.918 ns between source register "General_REG:inst8|oB[4]" and destination register "ProgramCounter:inst|Finder[3]"
    Info: + Largest register to register requirement is -10.978 ns
    Info:   Shortest clock path from clock "clk" to destination register is 2.753 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ProgramCounter:inst|Finder[3]'
        Info: Total cell delay = 2.180 ns ( 79.19 % )
        Info: Total interconnect delay = 0.573 ns ( 20.81 % )
    Info:   Longest clock path from clock "clk" to destination register is 2.753 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ProgramCounter:inst|Finder[3]'
        Info: Total cell delay = 2.180 ns ( 79.19 % )
        Info: Total interconnect delay = 0.573 ns ( 20.81 % )
    Info:   Shortest clock path from clock "clk" to source register is 9.154 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'SM:inst12|pre'
        Info: 3: + IC(0.379 ns) + CELL(0.590 ns) = 3.946 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'CLogic:inst16|WE~6'
        Info: 4: + IC(5.094 ns) + CELL(0.114 ns) = 9.154 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8|oB[4]'
        Info: Total cell delay = 3.108 ns ( 33.95 % )
        Info: Total interconnect delay = 6.046 ns ( 66.05 % )
    Info:   Longest clock path from clock "clk" to source register is 14.194 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'IReg:inst7|tmp[2]'
        Info: 3: + IC(0.763 ns) + CELL(0.590 ns) = 4.330 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'General_REG:inst8|Equal2~0'
        Info: 4: + IC(0.362 ns) + CELL(0.292 ns) = 4.984 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'IDecoder:inst15|OUT0~2'
        Info: 5: + IC(1.055 ns) + CELL(0.292 ns) = 6.331 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16|WE~7'
        Info: 6: + IC(0.905 ns) + CELL(0.442 ns) = 7.678 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16|WE~8'
        Info: 7: + IC(0.064 ns) + CELL(0.590 ns) = 8.332 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16|WE~9'
        Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 8.986 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'CLogic:inst16|WE~6'
        Info: 9: + IC(5.094 ns) + CELL(0.114 ns) = 14.194 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8|oB[4]'
        Info: Total cell delay = 5.166 ns ( 36.40 % )
        Info: Total interconnect delay = 9.028 ns ( 63.60 % )
    Info:   Micro clock to output delay of source is 0.000 ns
    Info:   Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 5.940 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8|oB[4]'
        Info: 2: + IC(1.072 ns) + CELL(0.292 ns) = 1.364 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst9|Result[4]~86'
        Info: 3: + IC(0.362 ns) + CELL(0.292 ns) = 2.018 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst9|Result[4]~87'
        Info: 4: + IC(1.166 ns) + CELL(0.114 ns) = 3.298 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Bus[3]~12'
        Info: 5: + IC(0.303 ns) + CELL(0.590 ns) = 4.191 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Bus[3]~13'
        Info: 6: + IC(1.634 ns) + CELL(0.115 ns) = 5.940 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ProgramCounter:inst|Finder[3]'
        Info: Total cell delay = 1.403 ns ( 23.62 % )
        Info: Total interconnect delay = 4.537 ns ( 76.38 % )
Info: Estimated most critical path is register to register delay of 5.940 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y4; Fanout = 6; REG Node = 'General_REG:inst8|oB[4]'
    Info: 2: + IC(1.072 ns) + CELL(0.292 ns) = 1.364 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'ALU:inst9|Result[4]~86'
    Info: 3: + IC(0.362 ns) + CELL(0.292 ns) = 2.018 ns; Loc. = LAB_X21_Y6; Fanout = 3; COMB Node = 'ALU:inst9|Result[4]~87'
    Info: 4: + IC(1.166 ns) + CELL(0.114 ns) = 3.298 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'Bus[3]~12'
    Info: 5: + IC(0.303 ns) + CELL(0.590 ns) = 4.191 ns; Loc. = LAB_X18_Y6; Fanout = 5; COMB Node = 'Bus[3]~13'
    Info: 6: + IC(1.634 ns) + CELL(0.115 ns) = 5.940 ns; Loc. = LAB_X22_Y5; Fanout = 4; REG Node = 'ProgramCounter:inst|Finder[3]'
    Info: Total cell delay = 1.403 ns ( 23.62 % )
    Info: Total interconnect delay = 4.537 ns ( 76.38 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Quartus II Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Sat Dec 21 09:39:11 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


