Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to system_stub.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_stub.edif ...
ngc2edif: Total memory usage is 75796 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 78036 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_ps7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to system_ps7_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_ps7_0_wrapper.edif ...
ngc2edif: Total memory usage is 80084 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi4_lite_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi4_lite_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_in
   st/m_amesg_i<65 : 0> on block system_axi4_lite_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_in
   st/s_amesg<65 : 0> on block system_axi4_lite_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi4_lite_wrapper.edif ...
ngc2edif: Total memory usage is 77716 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 75476 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus reset_0/SEQ/pr_dec<2 : 0> on block
   system_reset_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus reset_0/SEQ/bsr_dec<2 : 0> on block
   system_reset_0_wrapper is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file system_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 75988 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_pwm_controller_pwm_controller_pcore_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_pwm_controller_pwm_controller_pcore_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   pwm_controller_pwm_controller_pcore_0/u_pwm_controller_pwm_controller_pcore_a
   xi_lite_inst/top_addr_sel<6 : 0> on block
   system_pwm_controller_pwm_controller_pcore_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file
system_pwm_controller_pwm_controller_pcore_0_wrapper.edif ...
ngc2edif: Total memory usage is 76628 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to system_stub.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_stub.edif ...
ngc2edif: Total memory usage is 76052 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 78676 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_ps7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to system_ps7_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_ps7_0_wrapper.edif ...
ngc2edif: Total memory usage is 79444 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi4_lite_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi4_lite_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_in
   st/m_amesg_i<65 : 0> on block system_axi4_lite_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_in
   st/s_amesg<65 : 0> on block system_axi4_lite_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi4_lite_wrapper.edif ...
ngc2edif: Total memory usage is 77780 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 74964 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus reset_0/SEQ/pr_dec<2 : 0> on block
   system_reset_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus reset_0/SEQ/bsr_dec<2 : 0> on block
   system_reset_0_wrapper is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file system_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 75988 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_pwm_controller_pwm_controller_pcore_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_pwm_controller_pwm_controller_pcore_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   pwm_controller_pwm_controller_pcore_0/u_pwm_controller_pwm_controller_pcore_a
   xi_lite_inst/top_addr_sel[6 : 0] on block
   system_pwm_controller_pwm_controller_pcore_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file
system_pwm_controller_pwm_controller_pcore_0_wrapper.edif ...
ngc2edif: Total memory usage is 76628 kilobytes

