
synthesis -f "template_a2_impl_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Thu Apr 02 14:20:29 2020


Command Line:  synthesis -f template_a2_impl_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cygwin64/home/robin/Documents/migen_tinyFPGA/SPI_slave/tinyFPGA_build/template_a2 (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/cygwin64/home/robin/Documents/migen_tinyFPGA/SPI_slave/tinyFPGA_build/template_a2/impl (searchpath added)
-p C:/cygwin64/home/robin/Documents/migen_tinyFPGA/SPI_slave/tinyFPGA_build/template_a2 (searchpath added)
Verilog design file = C:/cygwin64/home/robin/Documents/migen_tinyFPGA/SPI_slave/tinyFPGA_build/template_a2/TinyFPGA_A2.v
NGD file = template_a2_impl.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/cygwin64/home/robin/documents/migen_tinyfpga/spi_slave/tinyfpga_build/template_a2/tinyfpga_a2.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/cygwin64/home/robin/documents/migen_tinyfpga/spi_slave/tinyfpga_build/template_a2/tinyfpga_a2.v(2): " arg1="top" arg2="c:/cygwin64/home/robin/documents/migen_tinyfpga/spi_slave/tinyfpga_build/template_a2/tinyfpga_a2.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;15.65&quot;)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/cygwin64/home/robin/documents/migen_tinyfpga/spi_slave/tinyfpga_build/template_a2/tinyfpga_a2.v(252): " arg1="int_rst_131" arg2="c:/cygwin64/home/robin/documents/migen_tinyfpga/spi_slave/tinyfpga_build/template_a2/tinyfpga_a2.v" arg3="252"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Top-level module name = top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="gnd"  />



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    177 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file template_a2_impl.ngd.

################### Begin Area Report (top)######################
Number of register bits => 70 of 1346 (5 % )
CCU2D => 7
FD1P3AX => 6
FD1P3IX => 57
FD1S3AX => 2
FD1S3IX => 5
GSR => 1
IB => 3
LUT4 => 88
OB => 2
OSCH => 1
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : osch_clk, loads : 70
Clock Enable Nets
Number of Clock Enables: 10
Top 10 highest fanout Clock Enables:
  Net : led_data_f_next_value_ce1, loads : 25
  Net : osch_clk_enable_28, loads : 24
  Net : bit_no0_next_value_ce4, loads : 5
  Net : bit_no1_f_next_value_ce2, loads : 3
  Net : byte_no_f_next_value_ce3, loads : 2
  Net : osch_clk_enable_9, loads : 2
  Net : osch_clk_enable_8, loads : 1
  Net : osch_clk_enable_1, loads : 1
  Net : osch_clk_enable_3, loads : 1
  Net : DOUT_obj_next_value_ce0, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : led_data_f_next_value_ce1, loads : 25
  Net : osch_clk_enable_28, loads : 24
  Net : n1523, loads : 24
  Net : n1550, loads : 23
  Net : ws2812b_state_1, loads : 13
  Net : fsm_state_2, loads : 13
  Net : fsm_state_1, loads : 13
  Net : ws2812b_state_0, loads : 12
  Net : fsm_state_0, loads : 12
  Net : user_cs_c, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osch_clk]                |  200.000 MHz|   87.329 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 54.629  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.500  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial   "template_a2_impl.ngd" -o "template_a2_impl_map.ncd" -pr "template_a2_impl.prf" -mp "template_a2_impl.mrp" -lpf "C:/cygwin64/home/robin/Documents/migen_tinyFPGA/SPI_slave/tinyFPGA_build/template_a2/impl/template_a2_impl.lpf" -lpf "C:/cygwin64/home/robin/Documents/migen_tinyFPGA/SPI_slave/tinyFPGA_build/template_a2/template_a2.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: template_a2_impl.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 4.

Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="52101271" type="Warning" dynamic="5" navigation="0" arg0="OSCH" arg1="OSCH" arg2="16.43" arg3="15.65" arg4="5.5"  />



Design Summary:
   Number of registers:     70 out of  1346 (5%)
      PFU registers:           70 out of  1280 (5%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        51 out of   640 (8%)
      SLICEs as Logic/ROM:     51 out of   640 (8%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:          7 out of   640 (1%)
   Number of LUT4s:        102 out of  1280 (8%)
      Number used as logic LUTs:         88
      Number used as distributed RAM:     0
      Number used as ripple logic:       14
      Number used as shift registers:     0
   Number of PIO sites used: 5 + 4(JTAG) out of 22 (41%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net osch_clk: 41 loads, 41 rising, 0 falling (Driver: OSCH )
   Number of Clock Enables:  10
     Net osch_clk_enable_1: 1 loads, 1 LSLICEs
     Net bit_no0_next_value_ce4: 3 loads, 3 LSLICEs
     Net led_data_f_next_value_ce1: 12 loads, 12 LSLICEs
     Net osch_clk_enable_28: 13 loads, 13 LSLICEs
     Net byte_no_f_next_value_ce3: 1 loads, 1 LSLICEs
     Net osch_clk_enable_3: 1 loads, 1 LSLICEs
     Net bit_no1_f_next_value_ce2: 2 loads, 2 LSLICEs
     Net DOUT_obj_next_value_ce0: 1 loads, 1 LSLICEs
     Net osch_clk_enable_9: 1 loads, 1 LSLICEs
     Net osch_clk_enable_8: 1 loads, 1 LSLICEs
   Number of LSRs:  5
     Net n2199: 3 loads, 3 LSLICEs
     Net n1523: 12 loads, 12 LSLICEs
     Net n1511: 3 loads, 3 LSLICEs
     Net n1517: 3 loads, 3 LSLICEs
     Net n1550: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net fsm_state_1: 13 loads
     Net fsm_state_2: 13 loads
     Net led_data_f_next_value_ce1: 13 loads
     Net osch_clk_enable_28: 13 loads
     Net ws2812b_state_1: 13 loads
     Net fsm_state_0: 12 loads
     Net n1523: 12 loads
     Net n1550: 12 loads
     Net ws2812b_state_0: 12 loads
     Net user_cs_c: 11 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 39 MB

Dumping design to file template_a2_impl_map.ncd.

ncd2vdb "template_a2_impl_map.ncd" ".vdbs/template_a2_impl_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

mpartrce -p "template_a2_impl.p2t" -f "template_a2_impl.p3t" -tf "template_a2_impl.pt" "template_a2_impl_map.ncd" "template_a2_impl.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "template_a2_impl_map.ncd"
Thu Apr 02 14:20:31 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF template_a2_impl_map.ncd template_a2_impl.dir/5_1.ncd template_a2_impl.prf
Preference file: template_a2_impl.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file template_a2_impl_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    5+4(JTAG)/108     8% used
                   5+4(JTAG)/22      41% bonded

   SLICE             51/640           7% used

   OSC                1/1           100% used


Number of Signals: 167
Number of Connections: 490

Pin Constraint Summary:
   5 out of 5 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    osch_clk (driver: OSCH, clk load #: 41)


The following 4 signals are selected to use the secondary clock routing resources:
    osch_clk_enable_28 (driver: SLICE_25, clk load #: 0, sr load #: 0, ce load #: 13)
    led_data_f_next_value_ce1 (driver: i1540/SLICE_48, clk load #: 0, sr load #: 0, ce load #: 12)
    n1523 (driver: SLICE_45, clk load #: 0, sr load #: 12, ce load #: 0)
    n1550 (driver: SLICE_51, clk load #: 0, sr load #: 12, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.................
Placer score = 15020.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  14909
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "osch_clk" from OSC on comp "OSCH" on site "OSC", clk load = 41
  SECONDARY "osch_clk_enable_28" from F1 on comp "SLICE_25" on site "R7C12C", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "led_data_f_next_value_ce1" from OFX0 on comp "i1540/SLICE_48" on site "R7C14D", clk load = 0, ce load = 12, sr load = 0
  SECONDARY "n1523" from F0 on comp "SLICE_45" on site "R7C14A", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "n1550" from F1 on comp "SLICE_51" on site "R7C12B", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   5 + 4(JTAG) out of 108 (8.3%) PIO sites used.
   5 + 4(JTAG) out of 22 (40.9%) bonded PIO sites used.
   Number of PIO comps: 5; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 0 / 9 (  0%) | -          | -         |
| 1        | 1 / 2 ( 50%) | 3.3V       | -         |
| 2        | 4 / 9 ( 44%) | 3.3V       | -         |
| 3        | 0 / 2 (  0%) | -          | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file template_a2_impl.dir/5_1.ncd.

0 connections routed; 490 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 14:20:34 04/02/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 14:20:34 04/02/20

Start NBR section for initial routing at 14:20:34 04/02/20
Level 4, iteration 1
11(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 48.395ns/0.000ns; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 14:20:34 04/02/20
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 48.395ns/0.000ns; real time: 3 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 47.654ns/0.000ns; real time: 3 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 47.654ns/0.000ns; real time: 3 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 14:20:34 04/02/20

Start NBR section for re-routing at 14:20:34 04/02/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 47.654ns/0.000ns; real time: 3 secs 

Start NBR section for post-routing at 14:20:34 04/02/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 47.654ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 3 secs 
Total REAL time: 3 secs 
Completely routed.
End of route.  490 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file template_a2_impl.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 47.654
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 3 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "template_a2_impl.pt" -o "template_a2_impl.twr" "template_a2_impl.ncd" "template_a2_impl.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file template_a2_impl.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 02 14:20:34 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1098 paths, 1 nets, and 471 connections (96.12% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 02 14:20:35 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1098 paths, 1 nets, and 471 connections (96.12% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 46 MB


tmcheck -par "template_a2_impl.par" 

bitgen -f "template_a2_impl.t2b" -w "template_a2_impl.ncd"  -jedec "template_a2_impl.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file template_a2_impl.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from template_a2_impl.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "template_a2_impl.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 253 MB
