#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sat Feb 28 16:45:18 2026
# Process ID         : 30336
# Current directory  : D:/xilinx/projects/example_project/example_project.runs/zybo_example_axi_interconnect_0_imp_xbar_0_synth_1
# Command line       : vivado.exe -log zybo_example_axi_interconnect_0_imp_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_example_axi_interconnect_0_imp_xbar_0.tcl
# Log file           : D:/xilinx/projects/example_project/example_project.runs/zybo_example_axi_interconnect_0_imp_xbar_0_synth_1/zybo_example_axi_interconnect_0_imp_xbar_0.vds
# Journal file       : D:/xilinx/projects/example_project/example_project.runs/zybo_example_axi_interconnect_0_imp_xbar_0_synth_1\vivado.jou
# Running On         : Ivan¡®sLaptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16877 MB
# Swap memory        : 13481 MB
# Total Virtual      : 30358 MB
# Available Virtual  : 11775 MB
#-----------------------------------------------------------
source zybo_example_axi_interconnect_0_imp_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 525.762 ; gain = 222.664
Command: synth_design -top zybo_example_axi_interconnect_0_imp_xbar_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1299.930 ; gain = 539.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zybo_example_axi_interconnect_0_imp_xbar_0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_interconnect_0_imp_xbar_0/synth/zybo_example_axi_interconnect_0_imp_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_axi_crossbar' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_crossbar' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_si_transactor' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_decoder' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_decoder' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_arbiter_resp' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_arbiter_resp' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_si_transactor' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_si_transactor__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_si_transactor__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_splitter' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_splitter' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_wdata_router' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_wdata_router' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_wdata_mux' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_wdata_mux' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized1' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized1' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized2' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized2' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized1' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized1' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized1' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized1' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_wdata_mux__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_wdata_mux__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_decerr_slave' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_decerr_slave' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_arbiter' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_arbiter' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_crossbar' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_axi_crossbar' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'zybo_example_axi_interconnect_0_imp_xbar_0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_interconnect_0_imp_xbar_0/synth/zybo_example_axi_interconnect_0_imp_xbar_0.v:53]
INFO: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
INFO: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
INFO: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
INFO: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
INFO: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
INFO: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
INFO: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_36_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_36_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_36_axic_register_slice__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_36_axic_register_slice__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_36_axi_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_38_wdata_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_38_wdata_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_38_wdata_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_38_wdata_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_38_addr_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_38_addr_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_38_si_transactor__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_38_si_transactor__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_38_si_transactor is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_38_si_transactor is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
