Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 17:59:25 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #1                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.759 |              0.580 |
| Logic Delay               | 0.097(6%)           | 6.711(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(17%)         |
| Net Delay                 | 1.795(94%)          | 18.048(72%)                                                                                                                                                                                                                                                                                                                     | 0.484(83%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.119 |             -0.062 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.114 |             24.350 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #2                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.747 |              0.535 |
| Logic Delay               | 0.097(6%)           | 6.548(27%)                                                                                                                                                                                                                                                                                                                      | 0.096(18%)         |
| Net Delay                 | 1.795(94%)          | 18.199(73%)                                                                                                                                                                                                                                                                                                                     | 0.439(82%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.099 |             -0.090 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.145 |             24.366 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #3                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.677 |              1.254 |
| Logic Delay               | 0.097(6%)           | 6.626(27%)                                                                                                                                                                                                                                                                                                                      | 0.097(8%)          |
| Net Delay                 | 1.795(94%)          | 18.051(73%)                                                                                                                                                                                                                                                                                                                     | 1.157(92%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.105 |             -0.094 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.209 |             23.643 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #4                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.650 |              0.564 |
| Logic Delay               | 0.097(6%)           | 6.524(27%)                                                                                                                                                                                                                                                                                                                      | 0.096(18%)         |
| Net Delay                 | 1.795(94%)          | 18.126(73%)                                                                                                                                                                                                                                                                                                                     | 0.468(82%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.074 |             -0.042 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.267 |             24.385 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #5                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.597 |              0.585 |
| Logic Delay               | 0.097(6%)           | 6.697(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(17%)         |
| Net Delay                 | 1.795(94%)          | 17.900(72%)                                                                                                                                                                                                                                                                                                                     | 0.489(83%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.101 |             -0.102 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.293 |             24.304 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #6                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.522 |              0.719 |
| Logic Delay               | 0.097(6%)           | 6.741(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(14%)         |
| Net Delay                 | 1.795(94%)          | 17.781(72%)                                                                                                                                                                                                                                                                                                                     | 0.623(86%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.106 |             -0.092 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.363 |             24.180 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #7                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.511 |              0.414 |
| Logic Delay               | 0.097(6%)           | 6.577(27%)                                                                                                                                                                                                                                                                                                                      | 0.096(24%)         |
| Net Delay                 | 1.795(94%)          | 17.934(73%)                                                                                                                                                                                                                                                                                                                     | 0.318(76%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.105 |             -0.039 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.375 |             24.539 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #8                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.521 |              0.442 |
| Logic Delay               | 0.097(6%)           | 6.549(27%)                                                                                                                                                                                                                                                                                                                      | 0.095(22%)         |
| Net Delay                 | 1.795(94%)          | 17.972(73%)                                                                                                                                                                                                                                                                                                                     | 0.347(78%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.071 |             -0.042 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.399 |             24.507 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #9                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.492 |              1.631 |
| Logic Delay               | 0.097(6%)           | 6.525(27%)                                                                                                                                                                                                                                                                                                                      | 0.096(6%)          |
| Net Delay                 | 1.795(94%)          | 17.967(73%)                                                                                                                                                                                                                                                                                                                     | 1.535(94%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.087 |             -0.030 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.412 |             23.331 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[243]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #10                                                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               1.892 |                                                                                                                                                                                                                                                                                                                          24.473 |              1.892 |
| Logic Delay               | 0.097(6%)           | 6.469(27%)                                                                                                                                                                                                                                                                                                                      | 0.096(6%)          |
| Net Delay                 | 1.795(94%)          | 18.004(73%)                                                                                                                                                                                                                                                                                                                     | 1.796(94%)         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                                                                                                                          -0.081 |             -0.030 |
| Slack                     |              22.965 |                                                                                                                                                                                                                                                                                                                           0.437 |             23.070 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%             | 12% x 1%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             798 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   3 |                                                                                                                                                                                                                                                                                                                               0 |                  3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              50 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 |  6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 17 | 18 | 22 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 35 | 36 | 38 | 39 | 41 | 42 | 44 | 45 | 47 | 48 | 51 | 52 | 53 | 55 | 57 | 58 | 60 | 62 |
+-----------------+-------------+-----+---+----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 1 | 12 | 3 | 1 | 1 |  3 | 10 |  1 |  8 |  3 |  5 | 13 |  3 | 16 |  2 |  1 |  2 | 15 |  2 |  1 |  9 |  2 |  1 | 17 |  1 | 11 |  9 |  7 |  3 | 13 |  2 |  2 |  8 |  4 | 15 |  1 | 14 |  2 | 15 |  1 |  1 | 15 |
+-----------------+-------------+-----+---+----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.38 |           2.49 |           13228 | 0(0.0%) | 241(5.1%) | 181(3.9%) | 209(4.5%) | 1878(40.0%) | 2187(46.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq40retfan10000_rev_1 | 0.68 |           4.17 |            4605 | 0(0.0%) | 240(5.2%) | 181(3.9%) | 124(2.7%) | 1878(40.7%) | 2187(47.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                      shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       101% | (CLEM_X65Y381,CLEL_R_X66Y384) | wrapper(100%) |            0% |       5.03906 | 95%          | 0%         |  35% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       118% | (CLEL_R_X62Y380,CLEM_X64Y383) | wrapper(100%) |            0% |       5.34375 | 99%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       110% | (CLEM_X65Y377,CLEL_R_X65Y378) | wrapper(100%) |            0% |         5.125 | 96%          | 0%         |  28% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X59Y376,CLEM_X59Y376)   | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.008% | (CLEM_X65Y379,CLEM_X66Y384)   | wrapper(100%) |            0% |       5.19444 | 96%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                2 |           0.053% | (CLEM_X57Y373,CLEM_X58Y381)   | wrapper(100%) |            0% |       4.88889 | 93%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.069% | (CLEM_X60Y380,CLEM_X63Y383)   | wrapper(100%) |            0% |        5.2625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.015% | (CLEM_X64Y388,CLEM_X67Y389)   | wrapper(100%) |            0% |       3.79167 | 64%          | 0%         |  86% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.009% | (CLEM_X69Y381,CLEM_X71Y384)   | wrapper(100%) |            0% |       5.26563 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.002% | (CLEM_X58Y377,CLEM_X58Y377)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.001% | (CLEM_X63Y370,CLEM_X63Y370)   | wrapper(100%) |            0% |         5.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.055% | (CLEL_R_X62Y374,CLEM_X67Y383) | wrapper(100%) |            0% |       5.19861 | 97%          | 0%         |  17% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.160% | (CLEM_X56Y367,CLEM_X71Y390)   | wrapper(100%) |            0% |        3.9681 | 73%          | 0%         |  42% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.281% | (CLEL_R_X55Y366,CLEM_X70Y397) | wrapper(100%) |            0% |       3.59986 | 66%          | 0%         |  45% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.162% | (CLEM_X60Y367,CLEM_X67Y390)   | wrapper(100%) |            0% |       4.61024 | 85%          | 0%         |  36% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        86% | (CLEM_X57Y386,CLEM_X57Y386)     | wrapper(100%) |            0% |             3 | 50%          | 0%         |  93% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEM_X59Y386,CLEM_X59Y386)     | wrapper(100%) |            0% |          3.75 | 62%          | 0%         |  93% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        92% | (CLEM_X61Y386,CLEM_X61Y386)     | wrapper(100%) |            0% |             3 | 50%          | 0%         | 100% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        90% | (CLEM_X64Y385,CLEM_X64Y385)     | wrapper(100%) |            0% |          3.75 | 62%          | 0%         | 100% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEM_X59Y384,CLEM_X59Y384)     | wrapper(100%) |            0% |          4.75 | 87%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X66Y383,CLEM_X66Y383)     | wrapper(100%) |            0% |         5.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        88% | (CLEL_R_X72Y392,CLEL_R_X72Y392) |               |            0% |             0 | 0%           | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        85% | (CLEL_R_X72Y391,CLEL_R_X72Y391) |               |            0% |             0 | 0%           | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        94% | (CLEL_R_X72Y389,CLEL_R_X72Y389) |               |            0% |             0 | 0%           | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y376 | 391             | 542          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X65Y376   | 384             | 542          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X65Y377   | 384             | 541          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X65Y379   | 384             | 539          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y379 | 391             | 539          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y380 | 386             | 538          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y375   | 380             | 543          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y377 | 379             | 541          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y378 | 379             | 540          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y378 | 386             | 540          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y382   | 368             | 536          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y379 | 374             | 539          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X61Y383   | 368             | 535          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y382 | 374             | 536          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X61Y381   | 368             | 537          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X63Y382   | 377             | 536          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y382 | 365             | 536          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X60Y382   | 363             | 536          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y381 | 374             | 537          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y383 | 374             | 535          | 35%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


