module dtcore32_top(
	input logic  clk, rst,
	input logic   [31:0] InstrF, ReadDataMTick,
	output logic [31:0] PCF, ALUResultM, WriteDataM,
	output logic [1:0]  MemWriteM,
	output logic exception
);
	//fetch connections
	logic PCSrcE, StallF, StallD,FlushD;
	logic [31:0] InstrD, PCD, PCPlus4D,PCTargetE;
	//decode connections
	logic 		RegWriteW,FlushE;
	logic [4:0] Rs1E,Rs2E,RdE,RdW;
	logic	   	RegWriteE,JumpE,BranchE,ALUBSrcE,PCTargetALUSrcE;
	logic [1:0] ResultSrcE,MemWriteE,ALUASrcE;
	logic [2:0] LoadSizeE;
	logic [3:0] ALUControlE;
	logic [31:0]RD1E,RD2E,PCE,ImmExtE,PCPlus4E,ResultW;
	//EXECUTE CONNECTIONS
	logic [1:0] ForwardAE, ForwardBE, ResultSrcM;
	logic	   	RegWriteM;
	logic [2:0] LoadSizeM;
	logic [31:0]PCPlus4M;
	logic [4:0] RdM;
	//data memory connections
	logic [1:0] ResultSrcW;
	logic [31:0]ALUResultW, ReadDataW, PCPlus4W;


	dtcore32_IF_stage fetchstage(
		.clk(clk),
		.rst(rst),
		.PCSrcE(PCSrcE),
		.StallF(StallF),
		.StallD(StallD), 
		.FlushD(FlushD),
		.PCTargetE(PCTargetE),
		.InstrF(InstrF),
		.PCF(PCF),
		.InstrD(InstrD),
		.PCD(PCD),
		.PCPlus4D(PCPlus4D)
	);
	dtcore32_ID_stage decodestage(
		.clk(clk),
		.rst(rst),
		.FlushE(FlushE),
		.RegWriteW(RegWriteW),
		.InstrD(InstrD),
		.PCD(PCD),
		.PCPlus4D(PCPlus4D),
		.ResultW(ResultW),
		.RdW(RdW),
		.RD1E(RD1E),
		.RD2E(RD2E),
		.PCE(PCE),
		.ImmExtE(ImmExtE),
		.PCPlus4E(PCPlus4E),
		.Rs1E(Rs1E),
		.Rs2E(Rs2E),
		.RdE(RdE),
		.RegWriteE(RegWriteE),
		.JumpE(JumpE),
		.BranchE(BranchE),
		.ALUBSrcE(ALUBSrcE),
		.PCTargetALUSrcE(PCTargetALUSrcE),
		.ResultSrcE(ResultSrcE),
		.MemWriteE(MemWriteE),
		.ALUASrcE(ALUASrcE),
		.LoadSizeE(LoadSizeE),
		.ALUControlE(ALUControlE),
		.exception(exception)
	);
	dtcore32_EX_stage executestage(
		.clk(clk),
		.rst(rst),
		.RD1E(RD1E),
		.RD2E(RD2E),
		.PCE(PCE),
		.ImmExtE(ImmExtE),
		.PCPlus4E(PCPlus4E),
		.RdE(RdE),
		.RegWriteE(RegWriteE),
		.JumpE(JumpE),
		.BranchE(BranchE),
		.ALUBSrcE(ALUBSrcE),
		.PCTargetALUSrcE(PCTargetALUSrcE),
		.ResultSrcE(ResultSrcE),
		.MemWriteE(MemWriteE),
		.ALUASrcE(ALUASrcE),
		.LoadSizeE(LoadSizeE),
		.ALUControlE(ALUControlE),
		.ForwardAE(ForwardAE),
		.ForwardBE(ForwardBE),
		.ResultW(ResultW), 
		.PCTargetE(PCTargetE),
		.PCSrcE(PCSrcE),
		.RegWriteM(RegWriteM),
		.ResultSrcM(ResultSrcM),
		.LoadSizeM(LoadSizeM),
		.PCPlus4M(PCPlus4M),
		.MemWriteM(MemWriteM),
		.WriteDataM(WriteDataM),
		.ALUResultM(ALUResultM),
		.RdM(RdM)
	);
	dtcore32_MEM_stage datamemorystage(
		.clk(clk),
		.rst(rst),
		.RegWriteM(RegWriteM),
		.ResultSrcM(ResultSrcM),
		.LoadSizeM(LoadSizeM),
		.ALUResultM(ALUResultM), 
		.PCPlus4M(PCPlus4M),
		.RdM(RdM),
		.ReadDataMTick(ReadDataMTick),
		.RegWriteW(RegWriteW),
		.RdW(RdW),
		.ResultSrcW(ResultSrcW),
		.ALUResultW(ALUResultW), 
		.ReadDataW(ReadDataW), 
		.PCPlus4W(PCPlus4W)
	);
	dtcore32_WB_stage writebackstage(
		.ResultSrcW(ResultSrcW),
		.ALUResultW(ALUResultW), 
		.ReadDataW(ReadDataW), 
		.PCPlus4W(PCPlus4W),
		.ResultW(ResultW)
	);
	dtcore32_hazunit hazardunit(
		.Rs1E(Rs1E), 
		.Rs2E(Rs2E),
		.RdM(RdM), 
		.RdW(RdW),
		.RegWriteM(RegWriteM), 
		.RegWriteW(RegWriteW),
		.ResultSrcEb0(ResultSrcE[0]),
		.Rs1D(InstrD[19:15]), 
		.Rs2D(InstrD[24:20]), 
		.RdE(RdE),
		.PCSrcE(PCSrcE),
		.ForwardAE(ForwardAE), 
		.ForwardBE(ForwardBE),
		.StallF(StallF), 
		.StallD(StallD), 
		.FlushE(FlushE),
		.FlushD(FlushD)
	);
endmodule

