Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 25 20:49:27 2020
| Host         : DESKTOP-VH18OBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: debounceC/clk_dff/count_reg[22]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: oledclk/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.054        0.000                      0                   66        0.147        0.000                      0                   66        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.054        0.000                      0                   66        0.147        0.000                      0                   66        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 audio/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.401ns (28.504%)  route 3.514ns (71.496%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    audio/basysclk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  audio/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  audio/count2_reg[10]/Q
                         net (fo=10, routed)          0.830     6.675    audio/count2_reg[10]
    SLICE_X3Y136         LUT3 (Prop_lut3_I1_O)        0.124     6.799 r  audio/sclk_i_17/O
                         net (fo=3, routed)           1.005     7.804    audio/sclk_i_17_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I3_O)        0.124     7.928 r  audio/sclk_i_22/O
                         net (fo=1, routed)           1.056     8.984    audio/sclk_i_22_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I0_O)        0.124     9.108 r  audio/sclk_i_11/O
                         net (fo=1, routed)           0.000     9.108    audio/sclk_i_11_n_0
    SLICE_X0Y136         MUXF7 (Prop_muxf7_I0_O)      0.212     9.320 r  audio/sclk_reg_i_4/O
                         net (fo=1, routed)           0.624     9.943    audio/sclk_reg_i_4_n_0
    SLICE_X1Y136         LUT6 (Prop_lut6_I4_O)        0.299    10.242 r  audio/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.242    audio/sclk_i_1_n_0
    SLICE_X1Y136         FDRE                                         r  audio/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.678    15.019    audio/basysclk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  audio/sclk_reg/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y136         FDRE (Setup_fdre_C_D)        0.031    15.296    audio/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 voice/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.828ns (26.214%)  route 2.331ns (73.786%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.801     5.322    voice/basysclk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  voice/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  voice/count_reg[3]/Q
                         net (fo=2, routed)           1.258     7.036    voice/count_reg[3]
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  voice/out_clk_i_3/O
                         net (fo=1, routed)           0.640     7.800    voice/out_clk_i_3_n_0
    SLICE_X1Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.924 r  voice/out_clk_i_2/O
                         net (fo=1, routed)           0.433     8.357    voice/out_clk_i_2_n_0
    SLICE_X1Y135         LUT3 (Prop_lut3_I1_O)        0.124     8.481 r  voice/out_clk_i_1__0/O
                         net (fo=1, routed)           0.000     8.481    voice/out_clk_i_1__0_n_0
    SLICE_X1Y135         FDRE                                         r  voice/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.678    15.019    voice/basysclk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  voice/out_clk_reg/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y135         FDRE (Setup_fdre_C_D)        0.029    15.294    voice/out_clk_reg
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  debounceC/clk_dff/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    debounceC/clk_dff/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.472 r  debounceC/clk_dff/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.472    debounceC/clk_dff/count_reg[20]_i_1_n_6
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.437    14.778    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[21]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.062    15.080    debounceC/clk_dff/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.703ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  debounceC/clk_dff/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    debounceC/clk_dff/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.377 r  debounceC/clk_dff/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.377    debounceC/clk_dff/count_reg[20]_i_1_n_5
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.437    14.778    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[22]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.062    15.080    debounceC/clk_dff/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.703    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  debounceC/clk_dff/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    debounceC/clk_dff/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.361 r  debounceC/clk_dff/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.361    debounceC/clk_dff/count_reg[20]_i_1_n_7
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.437    14.778    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[20]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.062    15.080    debounceC/clk_dff/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.358 r  debounceC/clk_dff/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.358    debounceC/clk_dff/count_reg[16]_i_1_n_6
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[17]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    debounceC/clk_dff/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  debounceC/clk_dff/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.337    debounceC/clk_dff/count_reg[16]_i_1_n_4
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[19]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    debounceC/clk_dff/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 voice/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.429ns (65.174%)  route 0.764ns (34.826%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.801     5.322    voice/basysclk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  voice/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  voice/count_reg[3]/Q
                         net (fo=2, routed)           0.764     6.542    voice/count_reg[3]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.067 r  voice/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    voice/count_reg[0]_i_1__0_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  voice/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.181    voice/count_reg[4]_i_1__0_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  voice/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.515    voice/count_reg[8]_i_1__0_n_6
    SLICE_X0Y135         FDRE                                         r  voice/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.678    15.019    voice/basysclk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  voice/count_reg[9]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.062    15.327    voice/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.263 r  debounceC/clk_dff/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.263    debounceC/clk_dff/count_reg[16]_i_1_n_5
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[18]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    debounceC/clk_dff/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 debounceC/clk_dff/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.550     5.071    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  debounceC/clk_dff/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.008    debounceC/clk_dff/count_reg_n_0_[1]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.682 r  debounceC/clk_dff/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.682    debounceC/clk_dff/count_reg[0]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.796 r  debounceC/clk_dff/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    debounceC/clk_dff/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.910 r  debounceC/clk_dff/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    debounceC/clk_dff/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  debounceC/clk_dff/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    debounceC/clk_dff/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.247 r  debounceC/clk_dff/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.247    debounceC/clk_dff/count_reg[16]_i_1_n_7
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[16]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    debounceC/clk_dff/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  7.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 voice/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.671     1.555    voice/basysclk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  voice/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  voice/count_reg[10]/Q
                         net (fo=2, routed)           0.065     1.760    voice/count_reg[10]
    SLICE_X1Y135         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  voice/out_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    voice/out_clk_i_1__0_n_0
    SLICE_X1Y135         FDRE                                         r  voice/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.945     2.073    voice/basysclk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  voice/out_clk_reg/C
                         clock pessimism             -0.505     1.568    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.091     1.659    voice/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.554     1.437    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  debounceC/clk_dff/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  debounceC/clk_dff/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.686    debounceC/clk_dff/count_reg_n_0_[11]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  debounceC/clk_dff/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    debounceC/clk_dff/count_reg[8]_i_1_n_4
    SLICE_X35Y30         FDRE                                         r  debounceC/clk_dff/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.821     1.948    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  debounceC/clk_dff/count_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     1.542    debounceC/clk_dff/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.555     1.438    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  debounceC/clk_dff/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debounceC/clk_dff/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.687    debounceC/clk_dff/count_reg_n_0_[15]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  debounceC/clk_dff/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    debounceC/clk_dff/count_reg[12]_i_1_n_4
    SLICE_X35Y31         FDRE                                         r  debounceC/clk_dff/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.822     1.949    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  debounceC/clk_dff/count_reg[15]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     1.543    debounceC/clk_dff/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debounceC/clk_dff/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.688    debounceC/clk_dff/count_reg_n_0_[19]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  debounceC/clk_dff/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    debounceC/clk_dff/count_reg[16]_i_1_n_4
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.823     1.950    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.544    debounceC/clk_dff/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.552     1.435    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  debounceC/clk_dff/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.684    debounceC/clk_dff/count_reg_n_0_[3]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  debounceC/clk_dff/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    debounceC/clk_dff/count_reg[0]_i_1_n_4
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.819     1.946    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  debounceC/clk_dff/count_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.105     1.540    debounceC/clk_dff/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.553     1.436    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  debounceC/clk_dff/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  debounceC/clk_dff/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.685    debounceC/clk_dff/count_reg_n_0_[7]
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  debounceC/clk_dff/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    debounceC/clk_dff/count_reg[4]_i_1_n_4
    SLICE_X35Y29         FDRE                                         r  debounceC/clk_dff/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.820     1.947    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  debounceC/clk_dff/count_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105     1.541    debounceC/clk_dff/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.555     1.438    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  debounceC/clk_dff/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debounceC/clk_dff/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.684    debounceC/clk_dff/count_reg_n_0_[12]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  debounceC/clk_dff/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    debounceC/clk_dff/count_reg[12]_i_1_n_7
    SLICE_X35Y31         FDRE                                         r  debounceC/clk_dff/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.822     1.949    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  debounceC/clk_dff/count_reg[12]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     1.543    debounceC/clk_dff/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.557     1.440    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  debounceC/clk_dff/count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.686    debounceC/clk_dff/count_reg_n_0_[20]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  debounceC/clk_dff/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    debounceC/clk_dff/count_reg[20]_i_1_n_7
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.824     1.951    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  debounceC/clk_dff/count_reg[20]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    debounceC/clk_dff/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.554     1.437    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  debounceC/clk_dff/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  debounceC/clk_dff/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.683    debounceC/clk_dff/count_reg_n_0_[8]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  debounceC/clk_dff/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    debounceC/clk_dff/count_reg[8]_i_1_n_7
    SLICE_X35Y30         FDRE                                         r  debounceC/clk_dff/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.821     1.948    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  debounceC/clk_dff/count_reg[8]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     1.542    debounceC/clk_dff/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debounceC/clk_dff/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.685    debounceC/clk_dff/count_reg_n_0_[16]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  debounceC/clk_dff/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    debounceC/clk_dff/count_reg[16]_i_1_n_7
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.823     1.950    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  debounceC/clk_dff/count_reg[16]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.544    debounceC/clk_dff/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y138   audio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y138   audio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y136   audio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y136   audio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y136   audio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137   audio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137   audio/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137   audio/count2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137   audio/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   oledclk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   oledclk/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   oledclk/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   oledclk/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   oledclk/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136   audio/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136   audio/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136   audio/count2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137   audio/count2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137   audio/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   audio/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   audio/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   audio/count2_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   audio/count2_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   debounceC/clk_dff/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   debounceC/clk_dff/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   debounceC/clk_dff/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   debounceC/clk_dff/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   debounceC/clk_dff/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   debounceC/clk_dff/count_reg[3]/C



