{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "0\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import math\n",
    "import sys\n",
    "sys.path.append('../../python/')  \n",
    "from periphery import constant\n",
    "from periphery import logicGate\n",
    "print(constant.INV)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Technology:\n",
    "    def __init__(self, node_nm=45, roadmap='HP', transistor_type='conventional'):\n",
    "        self.node_nm = node_nm\n",
    "        self.roadmap = roadmap\n",
    "        self.transistor_type = transistor_type\n",
    "        self.initialized = False\n",
    "        self.params = {}\n",
    "        self._initialize()\n",
    "\n",
    "    def _initialize(self):\n",
    "        if self.initialized:\n",
    "            print(\"Warning: Already initialized!\")\n",
    "            return\n",
    "        if self.transistor_type == 'conventional':\n",
    "            if self.node_nm == 45 and self.roadmap == 'HP':\n",
    "                vdd = 1.0\n",
    "                vth = 0.18\n",
    "                phyGateLength = 45e-9\n",
    "                capIdealGate = 4e-10\n",
    "                capFringe = 5e-10\n",
    "                capOverlap = capIdealGate * 0.2 if self.node_nm >= 22 else 0.0\n",
    "\n",
    "                # Junction cap model (from BSIM4)\n",
    "                buildInPotential = 0.9\n",
    "                cjd = 1e-3\n",
    "                cjswd = 2.5e-10\n",
    "                cjswgd = 0.5e-10\n",
    "                mjd = 0.5\n",
    "                mjswd = 0.33\n",
    "                mjswgd = 0.33\n",
    "                #/* Properties not used so far */\n",
    "                capPolywire = 0.0;\t#/* TO-DO: we need to find the values */\n",
    "\n",
    "                capJunction = cjd / pow(1 + vdd / buildInPotential, mjd)\n",
    "                capSidewall = cjswd / pow(1 + vdd / buildInPotential, mjswd)\n",
    "                capDrainToChannel = cjswgd / pow(1 + vdd / buildInPotential, mjswgd)\n",
    "\n",
    "                # Current arrays (μA/μm)\n",
    "                currentOnNmos = [930e-6 - i * 2e-6 for i in range(0, 101, 10)]      # NMOS on-current\n",
    "                currentOnPmos = [700e-6 - i * 1.5e-6 for i in range(0, 101, 10)]    # PMOS on-current\n",
    "                currentOffNmos = [100e-9 + i * 0.5e-9 for i in range(0, 101, 10)]   # NMOS off-current\n",
    "                currentOffPmos = [80e-9 + i * 0.4e-9 for i in range(0, 101, 10)]    # PMOS off-current\n",
    "\n",
    "                # Interpolation to full 0-100\n",
    "                currentOnNmos = self._interpolate_full(currentOnNmos)\n",
    "                currentOnPmos = self._interpolate_full(currentOnPmos)\n",
    "                currentOffNmos = self._interpolate_full(currentOffNmos)\n",
    "                currentOffPmos = self._interpolate_full(currentOffPmos)\n",
    "\n",
    "                self.params = {\n",
    "                    'vdd': vdd,\n",
    "                    'vth': vth,\n",
    "                    'phyGateLength': phyGateLength,\n",
    "                    'capIdealGate': capIdealGate,\n",
    "                    'capFringe': capFringe,\n",
    "                    'capOverlap': capOverlap,\n",
    "                    'capJunction': capJunction,\n",
    "                    'capSidewall': capSidewall,\n",
    "                    'capDrainToChannel': capDrainToChannel,\n",
    "                    'effectiveResistanceMultiplier': 1.0,  # could be adjusted based on design\n",
    "                    'current_gmNmos': 1e-3,  # conductance for gm unit is μS/μm\n",
    "                    'current_gmPmos': 0.8e-3,\n",
    "                    'currentOnNmos': currentOnNmos,\n",
    "                    'currentOnPmos': currentOnPmos,\n",
    "                    'currentOffNmos': currentOffNmos,\n",
    "                    'currentOffPmos': currentOffPmos,\n",
    "                    'pnSizeRatio': 2.0,\n",
    "                    'transistorType': self.transistor_type,   \n",
    "                    'capPolywire': capPolywire,  \n",
    "                    'featureSize': self.node_nm * 1e-9       \n",
    "                }\n",
    "\n",
    "            elif self.node_nm == 14 and self.roadmap == 'LSTP':\n",
    "                vdd = 0.8\n",
    "                vth = 0.45\n",
    "                phyGateLength = 14e-9\n",
    "                capIdealGate = 2.5e-10\n",
    "                capFringe = 3e-10\n",
    "                capOverlap = 0.0  # don't use overlap cap in finFET nodes\n",
    "\n",
    "                buildInPotential = 0.9\n",
    "                cjd = 1e-3\n",
    "                cjswd = 2.5e-10\n",
    "                cjswgd = 0.5e-10\n",
    "                mjd = 0.5\n",
    "                mjswd = 0.33\n",
    "                mjswgd = 0.33\n",
    "                #/* Properties not used so far */\n",
    "                capPolywire = 0.0;\t#/* TO-DO: we need to find the values */\n",
    "\n",
    "                capJunction = cjd / pow(1 + vdd / buildInPotential, mjd)\n",
    "                capSidewall = cjswd / pow(1 + vdd / buildInPotential, mjswd)\n",
    "                capDrainToChannel = cjswgd / pow(1 + vdd / buildInPotential, mjswgd)\n",
    "\n",
    "                currentOnNmos = [600e-6 - i * 2e-6 for i in range(0, 101, 10)]\n",
    "                currentOnPmos = [500e-6 - i * 1.5e-6 for i in range(0, 101, 10)]\n",
    "                currentOffNmos = [10e-9 + i * 0.1e-9 for i in range(0, 101, 10)]\n",
    "                currentOffPmos = [8e-9 + i * 0.1e-9 for i in range(0, 101, 10)]\n",
    "\n",
    "                currentOnNmos = self._interpolate_full(currentOnNmos)\n",
    "                currentOnPmos = self._interpolate_full(currentOnPmos)\n",
    "                currentOffNmos = self._interpolate_full(currentOffNmos)\n",
    "                currentOffPmos = self._interpolate_full(currentOffPmos)\n",
    "\n",
    "                self.params = {\n",
    "                    'vdd': vdd,\n",
    "                    'vth': vth,\n",
    "                    'phyGateLength': phyGateLength,\n",
    "                    'capIdealGate': capIdealGate,\n",
    "                    'capFringe': capFringe,\n",
    "                    'capOverlap': capOverlap,\n",
    "                    'capJunction': capJunction,\n",
    "                    'capSidewall': capSidewall,\n",
    "                    'capDrainToChannel': capDrainToChannel,\n",
    "                    'effectiveResistanceMultiplier': 1.2,\n",
    "                    'current_gmNmos': 2.0e-3,\n",
    "                    'current_gmPmos': 1.6e-3,\n",
    "                    'currentOnNmos': currentOnNmos,\n",
    "                    'currentOnPmos': currentOnPmos,\n",
    "                    'currentOffNmos': currentOffNmos,\n",
    "                    'currentOffPmos': currentOffPmos,\n",
    "                    'capPolywire': capPolywire,  \n",
    "                    'pnSizeRatio': 2.0\n",
    "                }\n",
    "            else:\n",
    "                raise ValueError(f\"Unsupported node {self.node_nm}nm or roadmap {self.roadmap}\")\n",
    "\n",
    "            self.initialized = True\n",
    "\n",
    "    def _interpolate_full(self, base):\n",
    "        'gemerate a full 0-100 array from a base array with 10 steps'\n",
    "        full = [0.0] * 101\n",
    "        for i in range(0, 101, 10):\n",
    "            full[i] = base[i // 10]\n",
    "        for i in range(1, 100):\n",
    "            if i % 10 != 0:\n",
    "                low = (i // 10) * 10\n",
    "                high = low + 10\n",
    "                alpha = (i - low) / 10\n",
    "                full[i] = full[low] * (1 - alpha) + full[high] * alpha\n",
    "        return full\n",
    "\n",
    "    def get_param(self, name):\n",
    "        return self.params.get(name, None)\n",
    "\n",
    "    def interpolate_current(self, name, bias_index):\n",
    "        'Interpolate current values based on bias index (0-100)'\n",
    "        if name not in self.params:\n",
    "            return None\n",
    "        arr = self.params[name]\n",
    "        i_low = int(bias_index)\n",
    "        i_high = min(100, i_low + 1)\n",
    "        alpha = bias_index - i_low\n",
    "        return arr[i_low] * (1 - alpha) + arr[i_high] * alpha\n",
    "\n",
    "    def print_summary(self):\n",
    "        print(f\"Tech Node: {self.node_nm}nm, Roadmap: {self.roadmap}\")\n",
    "        for k, v in self.params.items():\n",
    "            if isinstance(v, list):\n",
    "                print(f\"{k}: {v[:3]} ... {v[-3:]}\")\n",
    "            else:\n",
    "                print(f\"{k}: {v:.3e}\" if isinstance(v, float) else f\"{k}: {v}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [],
   "source": [
    "config = {\n",
    "    'mode': 'memory',\n",
    "    'technology': '65',\n",
    "    'device_type': 'SRAM',\n",
    "    'frequency': 1e9,            # 1 GHz\n",
    "    'precision_mu': 6,        # Device variation mean\n",
    "    'precision_sigma': 2,    # Device variation stddev\n",
    "    'dataset': 'CIFAR-10',\n",
    "    'temperature': 350,  # Kelvin\n",
    "    'model': 'ResNet18',\n",
    "    'distribution_file': \"../../../DATA/customized_gaussian_current.csv\"\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [],
   "source": [
    "class RowDecoder:\n",
    "    def __init__(self, mode, num_addr_row, mux, parallel, tech, config):\n",
    "        self.tech = tech\n",
    "        self.config = config\n",
    "        self.initialized = False\n",
    "        self.initialize(mode, num_addr_row, mux, parallel)\n",
    "\n",
    "    def initialize(self, mode, num_addr_row, mux, parallel):\n",
    "        self.mode = mode\n",
    "        self.numAddrRow = num_addr_row\n",
    "        self.MUX = mux\n",
    "        self.parallel = parallel\n",
    "        self.featureSize = self.tech.get_param('featureSize')\n",
    "        self.pnSizeRatio = self.tech.get_param('pnSizeRatio')\n",
    "\n",
    "        scale = 8 if parallel else 1\n",
    "\n",
    "        # use 2 bit predecoder for 2^n address lines\n",
    "        # INV\n",
    "        self.width_inv_n = scale * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "        self.width_inv_p = scale * self.pnSizeRatio * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "        self.num_inv = num_addr_row # the INV at output driver stage does not count here\n",
    "\n",
    "        # NAND2\n",
    "        self.width_nand_n = scale * 2 * constant.MIN_NMOS_SIZE  * self.featureSize\n",
    "        self.width_nand_p = scale * self.pnSizeRatio * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "        self.num_nand = 4 * int(math.floor(num_addr_row / 2))\n",
    "\n",
    "        # NOR2\n",
    "        self.width_nor_n = scale * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "        self.num_input_nor = int(math.ceil(num_addr_row / 2))\n",
    "        self.width_nor_p = scale * self.num_input_nor * self.pnSizeRatio * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "        self.num_nor = int(2 ** num_addr_row) if num_addr_row > 2 else 0\n",
    "\n",
    "        self.num_metal_connection = self.num_nand + (num_addr_row % 2) * 2 if num_addr_row > 2 else 0\n",
    "\n",
    "        self.width_driver_inv_n = scale * 3 * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "        self.width_driver_inv_p = scale * 3 * self.pnSizeRatio * constant.MIN_NMOS_SIZE * self.featureSize\n",
    "\n",
    "        self.initialized = True\n",
    "\n",
    "    def calculate_area(self, max_transistor_height, new_height, new_width, option, constant, m_pitch):\n",
    "        if not self.initialized:\n",
    "            raise RuntimeError(\"RowDecoder must be initialized before area calculation.\")\n",
    "\n",
    "        # Magic layout options\n",
    "        MAGIC, OVERRIDE, NONE = 'MAGIC', 'OVERRIDE', 'NONE'\n",
    "\n",
    "        # Gate areas\n",
    "        h_inv, w_inv, _ = logicGate.calculate_logicgate_area(constant.INV,1, self.width_inv_n , self.width_inv_p, self.featureSize * max_transistor_height, self.tech)\n",
    "        h_nand, w_nand, _ = logicGate.calculate_logicgate_area(constant.NAND,2, self.width_nand_n, self.width_nand_p, self.featureSize * max_transistor_height, self.tech)\n",
    "        h_nor, w_nor, _ = logicGate.calculate_logicgate_area(constant.NOR,self.num_input_nor, self.width_nor_n , self.width_nor_p, self.featureSize * max_transistor_height, self.tech)\n",
    "        h_driver_inv, w_driver_inv, _ = logicGate.calculate_logicgate_area(constant.INV, 1, self.width_driver_inv_n , self.width_driver_inv_p, self.featureSize * max_transistor_height, self.tech)\n",
    "\n",
    "        if self.mode == \"REGULAR_ROW\":\n",
    "            if new_height and option == NONE:\n",
    "                if max(h_inv, h_nand, h_nor) > new_height:\n",
    "                    raise ValueError(\"RowDecoder cell height exceeds assigned layout height.\")\n",
    "\n",
    "                # NOR\n",
    "                num_nor_per_col = int(new_height / h_nor)\n",
    "                num_nor_per_col = min(num_nor_per_col, self.num_nor)\n",
    "                num_col_nor = math.ceil(self.num_nor / num_nor_per_col) if num_nor_per_col > 0 else 0\n",
    "\n",
    "                # NAND\n",
    "                num_nand_per_col = int(new_height / h_nand)\n",
    "                num_nand_per_col = min(num_nand_per_col, self.num_nand)\n",
    "                num_col_nand = math.ceil(self.num_nand / num_nand_per_col) if num_nand_per_col > 0 else 0\n",
    "\n",
    "                # INV\n",
    "                num_inv_per_col = int(new_height / h_inv)\n",
    "                num_inv_per_col = min(num_inv_per_col, self.num_inv)\n",
    "                num_col_inv = math.ceil(self.num_inv / num_inv_per_col)\n",
    "\n",
    "                height = new_height\n",
    "                width = (\n",
    "                    w_inv * num_col_inv +\n",
    "                    w_nand * num_col_nand +\n",
    "                    m_pitch * self.num_metal_connection * self.featureSize +\n",
    "                    w_nor * num_col_nor\n",
    "                )\n",
    "                if self.MUX:\n",
    "                    width += (w_nand + w_inv * 2) * num_col_nor\n",
    "                else:\n",
    "                    width += w_driver_inv * 2 * num_col_nor\n",
    "            else:\n",
    "                height = max(h_nor * self.num_nor, h_nand * self.num_nand)\n",
    "                width = (\n",
    "                    w_inv + w_nand +\n",
    "                    m_pitch * self.num_metal_connection * self.featureSize +\n",
    "                    w_nor\n",
    "                )\n",
    "                if self.MUX:\n",
    "                    width += w_nand + w_inv * 2\n",
    "                else:\n",
    "                    width += w_driver_inv * 2\n",
    "\n",
    "        elif self.mode == \"REGULAR_COL\":\n",
    "            if new_width and option == NONE:\n",
    "                if max(w_inv, w_nand, w_nor) > new_width:\n",
    "                    raise ValueError(\"RowDecoder cell width exceeds assigned layout width.\")\n",
    "\n",
    "                # NOR\n",
    "                num_nor_per_row = int(new_width / w_nor)\n",
    "                num_nor_per_row = min(num_nor_per_row, self.num_nor)\n",
    "                num_row_nor = math.ceil(self.num_nor / num_nor_per_row) if num_nor_per_row > 0 else 0\n",
    "\n",
    "                # NAND\n",
    "                num_nand_per_row = int(new_width / w_nand)\n",
    "                num_nand_per_row = min(num_nand_per_row, self.num_nand)\n",
    "                num_row_nand = math.ceil(self.num_nand / num_nand_per_row) if num_nand_per_row > 0 else 0\n",
    "\n",
    "                # INV\n",
    "                num_inv_per_row = int(new_width / w_inv)\n",
    "                num_inv_per_row = min(num_inv_per_row, self.num_inv)\n",
    "                num_row_inv = math.ceil(self.num_inv / num_inv_per_row)\n",
    "\n",
    "                width = new_width\n",
    "                height = (\n",
    "                    h_inv * num_row_inv +\n",
    "                    h_nand * num_row_nand +\n",
    "                    m_pitch * self.num_metal_connection * self.featureSize +\n",
    "                    h_nor * num_row_nor\n",
    "                )\n",
    "                if self.MUX:\n",
    "                    height += (h_nand + h_inv * 2) * num_row_nor\n",
    "                else:\n",
    "                    height += h_driver_inv * 2 * num_row_nor\n",
    "            else:\n",
    "                height = (\n",
    "                    h_inv + h_nand +\n",
    "                    m_pitch * self.num_metal_connection * self.featureSize +\n",
    "                    h_nor\n",
    "                )\n",
    "                width = max(w_nor * self.num_nor, w_nand * self.num_nand)\n",
    "                if self.MUX:\n",
    "                    height += h_nand + h_inv * 2\n",
    "                else:\n",
    "                    height += h_driver_inv * 2\n",
    "\n",
    "        else:\n",
    "            raise ValueError(\"Unsupported mode for RowDecoder.\")\n",
    "\n",
    "        area = height * width\n",
    "\n",
    "        # capacitance\n",
    "        # inv\n",
    "        self.cap_inv_input, self.cap_inv_output = logicGate.calculate_logicgate_cap(constant.INV, 1, self.width_inv_n, self.width_inv_p, h_inv, self.tech)\n",
    "        # nand\n",
    "        if self.num_nand > 0:\n",
    "            self.cap_nand_input, self.cap_nand_output = logicGate.calculate_logicgate_cap(constant.NAND, 2, self.width_nand_n, self.width_nand_p, h_nand, self.tech)\n",
    "        else:\n",
    "            self.cap_nand_input, self.cap_nand_output = 0, 0\n",
    "        # nor\n",
    "        if self.num_nor > 0:\n",
    "            self.cap_nor_input, self.cap_nor_output = logicGate.calculate_logicgate_cap(constant.NOR, self.num_input_nor, self.width_nor_n, self.width_nor_p, h_nor, self.tech)\n",
    "        else:\n",
    "            self.cap_nor_input, self.cap_nor_output = 0, 0\n",
    "\n",
    "        # driver inv\n",
    "        self.cap_driver_inv_input, self.cap_driver_inv_output = logicGate.calculate_logicgate_cap(constant.INV, 1, self.width_driver_inv_n, self.width_driver_inv_p, h_driver_inv, self.tech)\n",
    "        return {\"height\": height, \"width\": width, \"area\": area}\n",
    "\n",
    "    def calculate_latency(self, ramp_input, cap_load1, cap_load2, num_read, num_write):\n",
    "        if not self.initialized:\n",
    "            raise RuntimeError(\"RowDecoder must be initialized before latency calculation.\")\n",
    "\n",
    "        read_latency = 0\n",
    "        write_latency = 0\n",
    "\n",
    "        ramp_inv_output = 1e20\n",
    "        ramp_nand_output = 1e20\n",
    "        ramp_nor_output = 1e20\n",
    "        ramp_output = 1e20\n",
    "\n",
    "        # --- INV stage ---\n",
    "        res_pull_down = logicGate.calculate_on_resistance(self.width_inv_n, constant.NMOS, self.config['temperature'], self.tech)\n",
    "        if self.num_nand:\n",
    "            tr = res_pull_down * (self.cap_inv_output + self.cap_nand_input * 2) # one address line connects to 2 NAND inputs\n",
    "        else:\n",
    "            tr = res_pull_down * (self.cap_inv_output + cap_load1)\n",
    "        gm = logicGate.calculate_transconductance(self.width_inv_n, constant.NMOS, self.tech)\n",
    "        beta = 1 / (res_pull_down * gm)\n",
    "        print(f\"RowDecoder: INV tr={tr}, gm={gm}, beta={beta}\")\n",
    "        read_latency += logicGate.horowitz(tr, beta, ramp_input)[0]\n",
    "        write_latency += logicGate.horowitz(tr, beta, ramp_input)[0]\n",
    "        print(f\"RowDecoder: INV read_latency={read_latency}, write_latency={write_latency}\")\n",
    "        if not self.num_nand:\n",
    "            ramp_output = ramp_inv_output\n",
    "\n",
    "        # --- NAND stage ---\n",
    "        if self.num_nand:\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_nand_n, constant.NMOS, self.config['temperature'], self.tech) * 2\n",
    "            if self.num_nor:\n",
    "                tr = res_pull_down * (self.cap_nand_output + self.cap_nor_input * self.num_nor / 4)\n",
    "            else:\n",
    "                tr = res_pull_down * (self.cap_nand_output + cap_load1)\n",
    "            gm = logicGate.calculate_transconductance(self.width_nand_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            if not self.num_nor:\n",
    "                ramp_output = ramp_nand_output\n",
    "\n",
    "        # --- NOR stage ---\n",
    "        if self.num_nor:\n",
    "            res_pull_up = logicGate.calculate_on_resistance(self.width_nor_p, constant.PMOS, self.config['temperature'], self.tech) * 2\n",
    "            if self.MUX:\n",
    "                tr = res_pull_up * (self.cap_nor_output + self.cap_nand_input)\n",
    "            else:\n",
    "                tr = res_pull_up * (self.cap_nor_output + self.cap_inv_input)\n",
    "            gm = logicGate.calculate_transconductance(self.width_nor_p, constant.PMOS, self.tech)\n",
    "            beta = 1 / (res_pull_up * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "            ramp_output = ramp_nor_output\n",
    "\n",
    "        # --- Output driver or MUX ---\n",
    "        if self.MUX:\n",
    "            # NAND\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_nand_n, constant.NMOS, self.config['temperature'], self.tech)\n",
    "            tr = res_pull_down * (self.cap_nand_output + self.cap_inv_input)\n",
    "            gm = logicGate.calculate_transconductance(self.width_nand_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "\n",
    "            # 1st INV\n",
    "            res_pull_up = logicGate.calculate_on_resistance(self.width_inv_p, constant.PMOS, self.config['temperature'], self.tech)\n",
    "            tr = res_pull_up * (self.cap_inv_output + self.cap_inv_input + cap_load1)\n",
    "            gm = logicGate.calculate_transconductance(self.width_inv_p, constant.PMOS, self.tech)\n",
    "            beta = 1 / (res_pull_up * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "\n",
    "            # 2nd INV\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_inv_n, constant.NMOS, self.config['temperature'], self.tech)\n",
    "            tr = res_pull_down * (self.cap_inv_output + cap_load2)\n",
    "            gm = logicGate.calculate_transconductance(self.width_inv_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "\n",
    "        else:\n",
    "            # REGULAR: 2 INV as output driver\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_driver_inv_n, constant.NMOS, self.config['temperature'], self.tech)\n",
    "            tr = res_pull_down * (self.cap_driver_inv_output + self.cap_driver_inv_input)\n",
    "            gm = logicGate.calculate_transconductance(self.width_driver_inv_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "\n",
    "            res_pull_up = logicGate.calculate_on_resistance(self.width_driver_inv_p, constant.PMOS, self.config['temperature'], self.tech)\n",
    "            tr = res_pull_up * (self.cap_driver_inv_output + cap_load1)\n",
    "            gm = logicGate.calculate_transconductance(self.width_driver_inv_p, constant.PMOS, self.tech)\n",
    "            beta = 1 / (res_pull_up * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "\n",
    "        read_latency *= num_read\n",
    "        write_latency *= num_write\n",
    "\n",
    "        return {\"read_latency\": read_latency, \"write_latency\": write_latency}\n",
    "    \n",
    "\n",
    "    def calculate_power(self, num_read, num_write):\n",
    "        if not self.initialized:\n",
    "            raise RuntimeError(\"RowDecoder must be initialized before power calculation.\")\n",
    "\n",
    "        self.leakage = 0\n",
    "        self.read_dynamic_energy = 0\n",
    "        self.write_dynamic_energy = 0\n",
    "        vdd = self.tech['vdd']\n",
    "\n",
    "        # Leakage\n",
    "        # INV\n",
    "        self.leakage += logicGate.calculate_gate_leakage(\n",
    "            constant.INV, 1, self.width_inv_n, self.width_inv_p, self.tech['temperature'], self.tech) * vdd * self.num_inv\n",
    "\n",
    "        self.leakage += logicGate.calculate_gate_leakage(\n",
    "            constant.NAND, 2, self.width_nand_n, self.width_nand_p, self.tech['temperature'], self.tech) * vdd * self.num_nand\n",
    "\n",
    "        self.leakage += logicGate.calculate_gate_leakage(\n",
    "            constant.NOR, self.num_input_nor, self.width_nor_n, self.width_nor_p, self.tech['temperature'], self.tech) * vdd * self.num_nor\n",
    "\n",
    "        # Output driver or MUX selector\n",
    "        if self.MUX:\n",
    "            self.leakage += logicGate.calculate_gate_leakage(\n",
    "                constant.NAND, 2, self.width_nand_n, self.width_nand_p, self.tech['temperature'], self.tech) * vdd * self.num_nor\n",
    "            self.leakage += logicGate.calculate_gate_leakage(\n",
    "                constant.INV, 1, self.width_inv_n, self.width_inv_p, self.tech['temperature'], self.tech) * vdd * 2 * self.num_nor\n",
    "        else:\n",
    "            self.leakage += logicGate.calculate_gate_leakage(\n",
    "                constant.INV, 1, self.width_driver_inv_n, self.width_driver_inv_p, self.tech['temperature'], self.tech) * vdd * 2 * self.num_nor\n",
    "\n",
    "        # Dynamic energy calculation\n",
    "        floor_half = int(self.numAddrRow // 2)\n",
    "        read_factor = vdd ** 2\n",
    "\n",
    "        # --- Read energy ---\n",
    "        # INV stage\n",
    "        self.read_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nand_input * 2) * read_factor * floor_half * 2\n",
    "        )\n",
    "        self.read_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nor_input * (self.num_nor / 2)) * read_factor * (self.numAddrRow - floor_half * 2)\n",
    "        )\n",
    "        # NAND stage\n",
    "        self.read_dynamic_energy += (\n",
    "            (self.cap_nand_output + self.cap_nor_input * self.num_nor / 4) * read_factor * self.num_nand / 4\n",
    "        )\n",
    "\n",
    "        # NOR stage\n",
    "        if self.MUX:\n",
    "            self.read_dynamic_energy += (self.cap_nor_output + self.cap_nand_input) * read_factor   #one NOR output activated\n",
    "        else:\n",
    "            self.read_dynamic_energy += (self.cap_nor_output + self.cap_inv_input) * read_factor    #one NOR output activated\n",
    "        # Output driver or MUX selector\n",
    "        if self.MUX:\n",
    "            self.read_dynamic_energy += (self.cap_nand_output + self.cap_inv_input) * read_factor\n",
    "            self.read_dynamic_energy += (self.cap_inv_output + self.cap_inv_input) * read_factor\n",
    "            self.read_dynamic_energy += self.cap_inv_output * read_factor\n",
    "        else:\n",
    "            self.read_dynamic_energy += (self.cap_driver_inv_input + self.cap_driver_inv_output) * read_factor * 2\n",
    "\n",
    "        # --- Write energy (same pattern) ---\n",
    "        # INV stage\n",
    "        self.write_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nand_input * 2) * read_factor * floor_half * 2\n",
    "        )\n",
    "        self.write_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nor_input * (self.num_nor / 2)) * read_factor * (self.numAddrRow - floor_half * 2)\n",
    "        )\n",
    "        # NAND stage\n",
    "        self.write_dynamic_energy += (\n",
    "            (self.cap_nand_output + self.cap_nor_input * self.num_nor / 4) * read_factor * self.num_nand / 4\n",
    "        )\n",
    "        # NOR stage\n",
    "        if self.MUX:\n",
    "            self.write_dynamic_energy += (self.cap_nor_output + self.cap_nand_input) * read_factor\n",
    "            # Output driver or MUX selector\n",
    "            self.write_dynamic_energy += (self.cap_nand_output + self.cap_inv_input) * read_factor\n",
    "            self.write_dynamic_energy += (self.cap_inv_output + self.cap_inv_input) * read_factor\n",
    "            self.write_dynamic_energy += self.cap_inv_output * read_factor\n",
    "        else:\n",
    "            self.write_dynamic_energy += (self.cap_nor_output + self.cap_inv_input) * read_factor\n",
    "            self.write_dynamic_energy += (self.cap_driver_inv_input + self.cap_driver_inv_output) * read_factor * 2\n",
    "\n",
    "        # Scale by access counts\n",
    "        self.read_dynamic_energy *= num_read\n",
    "        self.write_dynamic_energy *= num_write\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [],
   "source": [
    "tech45 = Technology(node_nm=45, roadmap='HP')\n",
    "row_decoder = RowDecoder(\n",
    "    mode=\"REGULAR_ROW\",\n",
    "    num_addr_row=4,\n",
    "    mux=False,\n",
    "    parallel=False,\n",
    "    tech=tech45,\n",
    "    config=config\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "maxtransistor height: 1.2600000000000002e-06\n",
      "maxwidth_PMOS: 6.270000000000001e-07\n",
      "maxwidth_NMOS: 3.135000000000001e-07\n",
      "num_Folded_PMOS: 1\n",
      "maxtransistor height: 1.2600000000000002e-06\n",
      "maxwidth_PMOS: 4.702500000000001e-07\n",
      "maxwidth_NMOS: 4.702500000000001e-07\n",
      "num_Folded_PMOS: 1\n",
      "maxtransistor height: 1.2600000000000002e-06\n",
      "maxwidth_PMOS: 7.524000000000002e-07\n",
      "maxwidth_NMOS: 1.881e-07\n",
      "num_Folded_PMOS: 1\n",
      "maxtransistor height: 1.2600000000000002e-06\n",
      "maxwidth_PMOS: 6.270000000000001e-07\n",
      "maxwidth_NMOS: 3.135000000000001e-07\n",
      "num_Folded_PMOS: 1\n",
      "Area Result: {'height': 8.208e-06, 'width': 7.020000000000001e-06, 'area': 5.762016000000001e-11}\n"
     ]
    }
   ],
   "source": [
    "area_result = row_decoder.calculate_area(\n",
    "    max_transistor_height=constant.MAX_TRANSISTOR_HEIGHT,\n",
    "    new_height=0,\n",
    "    new_width=0,\n",
    "    option='NONE',\n",
    "    constant=constant,\n",
    "    m_pitch=2\n",
    ")\n",
    "print(\"Area Result:\", area_result)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "RowDecoder: INV tr=1.8985059368727896e-05, gm=3.461538461538462e-10, beta=0.21580000000000002\n",
      "RowDecoder: INV read_latency=308.0994917938678, write_latency=308.0994917938678\n",
      "Latency Result: {'read_latency': 308.09953722892084, 'write_latency': 308.09953722892084}\n"
     ]
    }
   ],
   "source": [
    "latency_result = row_decoder.calculate_latency(\n",
    "    ramp_input=0.1e-9,\n",
    "    cap_load1=5e-15,\n",
    "    cap_load2=5e-15,\n",
    "    num_read=1,\n",
    "    num_write=1\n",
    ")\n",
    "print(\"Latency Result:\", latency_result)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "row_decoder.calculate_power(num_read=1, num_write=1)\n",
    "print(\"Power Result:\")\n",
    "print(f\"  Leakage: {row_decoder.leakage:.3e} W\")\n",
    "print(f\"  Read Dynamic Energy: {row_decoder.read_dynamic_energy:.3e} J\")\n",
    "print(f\"  Write Dynamic Energy: {row_decoder.write_dynamic_energy:.3e} J\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "project",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
