Synthesis report for project syn
Generated at: Feb 25, 2023 15:21:12
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : dsync
### ### File List (begin) ### ### ###
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv
D:\Work\adv7393_axi\src\adv7393_interface.sv
D:\Work\adv7393_axi\src\adv7393_line_buffer.sv
D:\Work\adv7393_axi\src\adv7393_pkg.sv
D:\Work\adv7393_axi\src\adv7393_sync_gen.sv
D:\Work\adv7393_axi\src\adv7393_top.sv
D:\Work\adv7393_axi\src\axi_master_rd.sv
D:\Work\adv7393_axi\src\axi_pkg.sv
D:\Work\adv7393_axi\src\fifo_rd_dconv.sv
D:\Work\adv7393_axi\src\import\jksync.sv
D:\Work\adv7393_axi\src\import\bus_edet.sv
D:\Work\adv7393_axi\src\import\gcnt.sv
D:\Work\adv7393_axi\src\import\pulse.sv
D:\Work\adv7393_axi\src\import\bdet.sv
D:\Work\adv7393_axi\src\import\dcfifofsm.sv
D:\Work\adv7393_axi\src\import\esync.sv
D:\Work\adv7393_axi\src\import\gray2bin.sv
D:\Work\adv7393_axi\src\import\usedcalc.sv
D:\Work\adv7393_axi\src\import\edet.sv
D:\Work\adv7393_axi\src\import\ndet.sv
D:\Work\adv7393_axi\src\import\dcfifo.sv
D:\Work\adv7393_axi\src\import\dsync.sv
D:\Work\adv7393_axi\src\import\bcntsync.sv
D:\Work\adv7393_axi\src\import\rsync.sv
D:\Work\adv7393_axi\src\import\bin2gray.sv
D:\Work\adv7393_axi\src\import\bcnts.sv
D:\Work\adv7393_axi\src\import\pdet.sv
D:\Work\adv7393_axi\src\import\bcnt.sv
D:\Work\adv7393_axi\src\import\jkl.sv
D:\Work\adv7393_axi\src\import\delayreg.sv
D:\Work\adv7393_axi\src\import\mux.sv
D:\Work\adv7393_axi\src\import\dpram.sv
### ### File List (end) ### ### ###

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 4
CE signal <dval>, number of controlling flip flops: 9
CE signal <ceg_net2>, number of controlling flip flops: 1
CE signal <n7_2>, number of controlling flip flops: 8
CE signal <change>, number of controlling flip flops: 1
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 1
SR signal <rst>, number of controlling flip flops: 19
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                         FFs        ADDs        LUTs      RAMs DSP/MULTs
----------------------         ---        ----        ----      ---- ---------
dsync:dsync                 35(17)        0(0)        9(3)      0(0)      0(0)
 +i_bus_edet:bus_edet         8(8)        0(0)        5(5)      0(0)      0(0)
 +i0_esync:esync              5(5)        0(0)        1(1)      0(0)      0(0)
 +i1_esync:esync              5(5)        0(0)        0(0)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
  clko             13              0              0
  clki             22              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T8F81
project : syn
project-xml : D:/Work/adv7393_axi/syn/syn.xml
root : dsync
I : D:/Work/adv7393_axi/syn
output-dir : D:/Work/adv7393_axi/syn/outflow
work-dir : D:/Work/adv7393_axi/syn/work_syn
write-efx-verilog : D:/Work/adv7393_axi/syn/outflow/syn.map.v
binary-db : D:/Work/adv7393_axi/syn/syn.vdb
insert-ios : 0
max-carry-cascade : 160
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=sv_09,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	11
OUTPUT PORTS    : 	9

EFX_LUT4        : 	9
   1-2  Inputs  : 	3
   3    Inputs  : 	0
   4    Inputs  : 	6
EFX_FF          : 	35
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 1s
Elapsed synthesis time : 1s
