abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n388 is replaced by n413 with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 419
output circuit appNtk/cla32_1_0_952_38.5.blif
time = 8900803 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n481 is replaced by one with estimated error 0
error = 0.00202
area = 943
delay = 38.5
#gates = 415
output circuit appNtk/cla32_2_0.00202_943_38.5.blif
time = 15721629 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n483 is replaced by n434 with inverter with estimated error 0.00466
error = 0.00466
area = 941
delay = 38.5
#gates = 415
output circuit appNtk/cla32_3_0.00466_941_38.5.blif
time = 22256647 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n519 is replaced by n416 with estimated error 0.00202
error = 0.00202
area = 940
delay = 38.5
#gates = 414
output circuit appNtk/cla32_4_0.00202_940_38.5.blif
time = 28666495 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n503 is replaced by n491 with estimated error 0.00202
error = 0.00202
area = 905
delay = 38.5
#gates = 399
output circuit appNtk/cla32_5_0.00202_905_38.5.blif
time = 35119035 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n474 is replaced by n463 with estimated error 0.00202
error = 0.00202
area = 900
delay = 36.1
#gates = 397
output circuit appNtk/cla32_6_0.00202_900_36.1.blif
time = 41022101 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n330 is replaced by n327 with estimated error 0.00202
error = 0.00202
area = 896
delay = 36.1
#gates = 396
output circuit appNtk/cla32_7_0.00202_896_36.1.blif
time = 47039746 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n334 is replaced by n319 with estimated error 0.00202
error = 0.00202
area = 892
delay = 36.1
#gates = 394
output circuit appNtk/cla32_8_0.00202_892_36.1.blif
time = 52781769 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n141 is replaced by n133 with estimated error 0.00202
error = 0.00202
area = 890
delay = 36.1
#gates = 393
output circuit appNtk/cla32_9_0.00202_890_36.1.blif
time = 58558875 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n447 is replaced by n457 with estimated error 0.00202
error = 0.00202
area = 889
delay = 36.1
#gates = 392
output circuit appNtk/cla32_10_0.00202_889_36.1.blif
time = 64299455 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n284 is replaced by n282 with estimated error 0.00203
error = 0.00203
area = 879
delay = 36.1
#gates = 387
output circuit appNtk/cla32_11_0.00203_879_36.1.blif
time = 70049687 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n269 is replaced by n243 with estimated error 0.00203
error = 0.00203
area = 874
delay = 36.1
#gates = 385
output circuit appNtk/cla32_12_0.00203_874_36.1.blif
time = 75525343 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n276 is replaced by zero with estimated error 0.00203
error = 0.00203
area = 869
delay = 36.1
#gates = 383
output circuit appNtk/cla32_13_0.00203_869_36.1.blif
time = 80895516 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n266 is replaced by n214 with inverter with estimated error 0.00204
error = 0.00204
area = 865
delay = 36.1
#gates = 382
output circuit appNtk/cla32_14_0.00204_865_36.1.blif
time = 86378842 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n264 is replaced by n215 with estimated error 0.00209
error = 0.00209
area = 862
delay = 36.1
#gates = 381
output circuit appNtk/cla32_15_0.00209_862_36.1.blif
time = 91698291 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n304 is replaced by n278 with estimated error 0.00229
error = 0.00229
area = 860
delay = 34.6
#gates = 380
output circuit appNtk/cla32_16_0.00229_860_34.6.blif
time = 97090504 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n478 is replaced by n488 with estimated error 0.00433
error = 0.00433
area = 854
delay = 30.1
#gates = 378
output circuit appNtk/cla32_17_0.00433_854_30.1.blif
time = 102206775 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n464 is replaced by n488 with estimated error 0.00433
error = 0.00433
area = 853
delay = 30.1
#gates = 377
output circuit appNtk/cla32_18_0.00433_853_30.1.blif
time = 107225384 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
