

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch9'
================================================================
* Date:           Fri Dec 13 11:11:30 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |                         |              |      Latency      |      Interval     | Pipeline|
        |         Instance        |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |grp_Mem2Stream_fu_96     |Mem2Stream    |  4194314|  4194314|  4194314|  4194314|   none  |
        |grp_Mem2Stream_1_fu_106  |Mem2Stream_1  |   262154|   262154|   262154|   262154|   none  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |          |  Latency  |     Iteration    |  Initiation Interval  | Trip |          |
        | Loop Name| min | max |      Latency     |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 262156 ~ 4194316 |          -|          -|     ?|    no    |
        +----------+-----+-----+------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    121|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     202|    478|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    282|
|Register         |        -|      -|      84|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     286|    881|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_Mem2Stream_fu_96     |Mem2Stream    |        0|      0|  103|  241|
    |grp_Mem2Stream_1_fu_106  |Mem2Stream_1  |        0|      0|   99|  237|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      0|  202|  478|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |rep_3_fu_169_p2                  |     +    |      0|  0|  39|          32|           5|
    |rep_4_fu_158_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_i_i_92_fu_144_p2             |   icmp   |      0|  0|   9|           4|           1|
    |tmp_i_i_fu_134_p2                |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 121|         102|          10|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  21|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |m_axi_in_V_ARADDR    |  15|          3|   32|         96|
    |m_axi_in_V_ARBURST   |  15|          3|    2|          6|
    |m_axi_in_V_ARCACHE   |  15|          3|    4|         12|
    |m_axi_in_V_ARID      |  15|          3|    1|          3|
    |m_axi_in_V_ARLEN     |  15|          3|   32|         96|
    |m_axi_in_V_ARLOCK    |  15|          3|    2|          6|
    |m_axi_in_V_ARPROT    |  15|          3|    3|          9|
    |m_axi_in_V_ARQOS     |  15|          3|    4|         12|
    |m_axi_in_V_ARREGION  |  15|          3|    4|         12|
    |m_axi_in_V_ARSIZE    |  15|          3|    3|          9|
    |m_axi_in_V_ARUSER    |  15|          3|    1|          3|
    |m_axi_in_V_ARVALID   |  15|          3|    1|          3|
    |m_axi_in_V_RREADY    |  15|          3|    1|          3|
    |out_V_V_din          |   9|          2|   32|         64|
    |out_V_V_write        |  15|          3|    1|          3|
    |out_V_out_blk_n      |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |rep_fu_72            |  15|          3|   32|         96|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 282|         57|  159|        443|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_reg_grp_Mem2Stream_1_fu_106_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Mem2Stream_fu_96_ap_start     |   1|   0|    1|          0|
    |in_V_offset1_i_i_reg_188                 |  30|   0|   30|          0|
    |rep_fu_72                                |  32|   0|   32|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |tmp_49_reg_201                           |  14|   0|   32|         18|
    |tmp_i_i_92_reg_197                       |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  84|   0|  102|         18|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|start_out            | out |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|start_write          | out |    1| ap_ctrl_hs | Mem2Stream_Batch9 | return value |
|m_axi_in_V_AWVALID   | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWREADY   |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWADDR    | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWID      | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWLEN     | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWSIZE    | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWBURST   | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWLOCK    | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWCACHE   | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWPROT    | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWQOS     | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWREGION  | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWUSER    | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WVALID    | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WREADY    |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WDATA     | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WSTRB     | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WLAST     | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WID       | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WUSER     | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARVALID   | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARREADY   |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARADDR    | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARID      | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARLEN     | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARSIZE    | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARBURST   | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARLOCK    | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARCACHE   | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARPROT    | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARQOS     | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARREGION  | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARUSER    | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RVALID    |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RREADY    | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RDATA     |  in |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RLAST     |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RID       |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RUSER     |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RRESP     |  in |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BVALID    |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BREADY    | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BRESP     |  in |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BID       |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BUSER     |  in |    1|    m_axi   |        in_V       |    pointer   |
|in_V_offset          |  in |   32|   ap_none  |    in_V_offset    |    scalar    |
|out_V_V_din          | out |   32|   ap_fifo  |      out_V_V      |    pointer   |
|out_V_V_full_n       |  in |    1|   ap_fifo  |      out_V_V      |    pointer   |
|out_V_V_write        | out |    1|   ap_fifo  |      out_V_V      |    pointer   |
|out_V                |  in |   32|   ap_none  |       out_V       |    scalar    |
|out_V_out_din        | out |   32|   ap_fifo  |     out_V_out     |    pointer   |
|out_V_out_full_n     |  in |    1|   ap_fifo  |     out_V_out     |    pointer   |
|out_V_out_write      | out |    1|   ap_fifo  |     out_V_out     |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

