#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Dec 13 18:09:05 2016
# Process ID: 2616
# Log file: G:/Project_Clock/project_1/vivado.log
# Journal file: G:/Project_Clock/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Project_Clock/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/Project_Clock/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Windows_Application/Vivado/Vivado/2015.2/data/ip'.
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:09:42 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:09:42 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736945A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 18:11:03 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:16:12 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:16:12 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 18:17:33 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2
launch_runs impl_2
[Tue Dec 13 18:19:14 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:28:36 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:28:36 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2
[Tue Dec 13 18:33:40 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:37:38 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:37:38 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:40:54 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:40:54 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:52:03 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:52:03 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 18:52:23 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 18:52:23 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 18:56:00 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 18:56:57 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/Project_Clock/project_1/.Xil/Vivado-2616-Abner-PC/dcp/project_clock.xdc]
Finished Parsing XDC File [G:/Project_Clock/project_1/.Xil/Vivado-2616-Abner-PC/dcp/project_clock.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1070.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1070.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.348 ; gain = 307.984
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 18:58:02 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 18:58:29 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 19:07:02 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 19:07:31 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 19:15:24 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:15:24 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 19:22:28 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 19:22:56 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -noclean_dir 
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 19:38:05 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:38:05 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 19:38:33 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:38:33 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 19:38:57 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:38:57 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -noclean_dir 
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 19:40:10 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:40:10 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 19:45:54 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:45:54 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -noclean_dir 
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 19:47:32 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:47:32 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -noclean_dir 
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 19:48:43 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 19:48:43 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 20:02:50 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:02:50 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Dec 13 20:04:23 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:05:52 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:05:52 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 20:08:28 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:08:28 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:09:43 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 20:12:51 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:12:51 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Dec 13 20:14:06 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:17:51 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:17:51 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 20:20:03 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:20:03 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:21:17 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Dec 13 20:23:17 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:25:07 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:25:07 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Dec 13 20:30:50 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:31:37 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:31:37 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 20:33:57 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:33:57 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 20:34:21 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 20:39:12 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 20:39:36 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 20:40:09 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:40:58 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:43:14 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:43:14 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:48:48 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:48:48 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:49:13 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:49:13 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 20:55:31 2016...
