-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.091000,HLS_SYN_LAT=1575787,HLS_SYN_TPT=none,HLS_SYN_MEM=132,HLS_SYN_DSP=0,HLS_SYN_FF=3771,HLS_SYN_LUT=4641,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal B_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_load_reg_155 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_load_reg_165 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_ce0 : STD_LOGIC;
    signal B_we0 : STD_LOGIC;
    signal B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_ce0 : STD_LOGIC;
    signal sum_we0 : STD_LOGIC;
    signal sum_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_s_ce0 : STD_LOGIC;
    signal sum_s_we0 : STD_LOGIC;
    signal sum_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_s_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_ce0 : STD_LOGIC;
    signal w_we0 : STD_LOGIC;
    signal w_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_sum_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_2_fu_99_sum_s_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_B_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_2_fu_99_B_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_B_we0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_2_fu_99_B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_sum_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_sum_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_A_we0 : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out_ap_vld : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_main_Pipeline_loop_2_fu_99_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal grp_main_Pipeline_loop_22_fu_113_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln86_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_170_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_ce : STD_LOGIC;
    signal grp_fu_174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_174_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_174_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_174_ce : STD_LOGIC;
    signal grp_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_178_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_178_ce : STD_LOGIC;
    signal grp_fu_178_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_we0 : OUT STD_LOGIC;
        w_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sum_ce0 : OUT STD_LOGIC;
        sum_we0 : OUT STD_LOGIC;
        sum_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sum_s_ce0 : OUT STD_LOGIC;
        sum_s_we0 : OUT STD_LOGIC;
        sum_s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_we0 : OUT STD_LOGIC;
        B_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_loop_0_loop_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        B_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sum_s_ce0 : OUT STD_LOGIC;
        sum_s_we0 : OUT STD_LOGIC;
        sum_s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC;
        grp_fu_178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_178_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_178_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_loop_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        B_load : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sum_s_ce0 : OUT STD_LOGIC;
        sum_s_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_we0 : OUT STD_LOGIC;
        B_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_loop_0_loop_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sum_ce0 : OUT STD_LOGIC;
        sum_we0 : OUT STD_LOGIC;
        sum_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC;
        grp_fu_178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_178_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_178_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_loop_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_load : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sum_ce0 : OUT STD_LOGIC;
        sum_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_VITIS_LOOP_83_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        f_1_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        f_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_178_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_178_p_ce : OUT STD_LOGIC );
    end component;


    component main_fadd_32ns_32ns_32_10_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_8_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_w_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    A_U : component main_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => A_d0,
        q0 => A_q0);

    B_U : component main_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_address0,
        ce0 => B_ce0,
        we0 => B_we0,
        d0 => B_d0,
        q0 => B_q0);

    sum_U : component main_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sum_address0,
        ce0 => sum_ce0,
        we0 => sum_we0,
        d0 => sum_d0,
        q0 => sum_q0);

    sum_s_U : component main_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sum_s_address0,
        ce0 => sum_s_ce0,
        we0 => sum_s_we0,
        d0 => sum_s_d0,
        q0 => sum_s_q0);

    w_U : component main_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_address0,
        ce0 => w_ce0,
        we0 => w_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_d0,
        q0 => w_q0);

    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78 : component main_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_ready,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0,
        w_we0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0,
        w_d0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_d0,
        sum_address0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0,
        sum_ce0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0,
        sum_we0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0,
        sum_d0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0,
        sum_s_address0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0,
        sum_s_ce0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0,
        sum_s_we0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0,
        sum_s_d0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0,
        A_address0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0,
        A_ce0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0,
        A_we0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0,
        A_d0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0,
        B_address0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0,
        B_ce0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0,
        B_we0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0,
        B_d0 => grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0);

    grp_main_Pipeline_loop_0_loop_1_fu_92 : component main_main_Pipeline_loop_0_loop_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start,
        ap_done => grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done,
        ap_idle => grp_main_Pipeline_loop_0_loop_1_fu_92_ap_idle,
        ap_ready => grp_main_Pipeline_loop_0_loop_1_fu_92_ap_ready,
        B_address0 => grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0,
        B_ce0 => grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0,
        B_q0 => B_q0,
        w_address0 => grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0,
        w_ce0 => grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0,
        w_q0 => w_q0,
        sum_s_address0 => grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0,
        sum_s_ce0 => grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0,
        sum_s_we0 => grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0,
        sum_s_d0 => grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0,
        grp_fu_170_p_din0 => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce,
        grp_fu_178_p_din0 => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0,
        grp_fu_178_p_din1 => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1,
        grp_fu_178_p_opcode => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode,
        grp_fu_178_p_dout0 => grp_fu_178_p2,
        grp_fu_178_p_ce => grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce);

    grp_main_Pipeline_loop_2_fu_99 : component main_main_Pipeline_loop_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_loop_2_fu_99_ap_start,
        ap_done => grp_main_Pipeline_loop_2_fu_99_ap_done,
        ap_idle => grp_main_Pipeline_loop_2_fu_99_ap_idle,
        ap_ready => grp_main_Pipeline_loop_2_fu_99_ap_ready,
        B_load => B_load_reg_155,
        sum_s_address0 => grp_main_Pipeline_loop_2_fu_99_sum_s_address0,
        sum_s_ce0 => grp_main_Pipeline_loop_2_fu_99_sum_s_ce0,
        sum_s_q0 => sum_s_q0,
        B_address0 => grp_main_Pipeline_loop_2_fu_99_B_address0,
        B_ce0 => grp_main_Pipeline_loop_2_fu_99_B_ce0,
        B_we0 => grp_main_Pipeline_loop_2_fu_99_B_we0,
        B_d0 => grp_main_Pipeline_loop_2_fu_99_B_d0);

    grp_main_Pipeline_loop_0_loop_11_fu_106 : component main_main_Pipeline_loop_0_loop_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start,
        ap_done => grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done,
        ap_idle => grp_main_Pipeline_loop_0_loop_11_fu_106_ap_idle,
        ap_ready => grp_main_Pipeline_loop_0_loop_11_fu_106_ap_ready,
        A_address0 => grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0,
        A_ce0 => grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0,
        A_q0 => A_q0,
        w_address0 => grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0,
        w_ce0 => grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0,
        w_q0 => w_q0,
        sum_address0 => grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0,
        sum_ce0 => grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0,
        sum_we0 => grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0,
        sum_d0 => grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0,
        grp_fu_170_p_din0 => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce,
        grp_fu_178_p_din0 => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0,
        grp_fu_178_p_din1 => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1,
        grp_fu_178_p_opcode => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode,
        grp_fu_178_p_dout0 => grp_fu_178_p2,
        grp_fu_178_p_ce => grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce);

    grp_main_Pipeline_loop_22_fu_113 : component main_main_Pipeline_loop_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_loop_22_fu_113_ap_start,
        ap_done => grp_main_Pipeline_loop_22_fu_113_ap_done,
        ap_idle => grp_main_Pipeline_loop_22_fu_113_ap_idle,
        ap_ready => grp_main_Pipeline_loop_22_fu_113_ap_ready,
        A_load => A_load_reg_165,
        sum_address0 => grp_main_Pipeline_loop_22_fu_113_sum_address0,
        sum_ce0 => grp_main_Pipeline_loop_22_fu_113_sum_ce0,
        sum_q0 => sum_q0,
        A_address0 => grp_main_Pipeline_loop_22_fu_113_A_address0,
        A_ce0 => grp_main_Pipeline_loop_22_fu_113_A_ce0,
        A_we0 => grp_main_Pipeline_loop_22_fu_113_A_we0,
        A_d0 => grp_main_Pipeline_loop_22_fu_113_A_d0,
        grp_fu_170_p_din0 => grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce);

    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120 : component main_main_Pipeline_VITIS_LOOP_83_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_ready,
        A_address0 => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0,
        A_ce0 => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0,
        A_q0 => A_q0,
        B_address0 => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0,
        B_ce0 => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0,
        B_q0 => B_q0,
        f_1_out => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out,
        f_1_out_ap_vld => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out_ap_vld,
        grp_fu_178_p_din0 => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0,
        grp_fu_178_p_din1 => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1,
        grp_fu_178_p_opcode => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode,
        grp_fu_178_p_dout0 => grp_fu_178_p2,
        grp_fu_178_p_ce => grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce);

    fadd_32ns_32ns_32_10_full_dsp_1_U32 : component main_fadd_32ns_32ns_32_10_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_170_p0,
        din1 => grp_fu_170_p1,
        ce => grp_fu_170_ce,
        dout => grp_fu_170_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U33 : component main_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_174_p0,
        din1 => grp_fu_174_p1,
        ce => grp_fu_174_ce,
        dout => grp_fu_174_p2);

    fcmp_32ns_32ns_1_4_no_dsp_1_U34 : component main_fcmp_32ns_32ns_1_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_178_p0,
        din1 => grp_fu_178_p1,
        ce => grp_fu_178_ce,
        opcode => grp_fu_178_opcode,
        dout => grp_fu_178_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_loop_0_loop_11_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_loop_0_loop_1_fu_92_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_loop_22_fu_113_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_loop_22_fu_113_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_main_Pipeline_loop_22_fu_113_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_loop_22_fu_113_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_loop_22_fu_113_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_loop_2_fu_99_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_loop_2_fu_99_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_main_Pipeline_loop_2_fu_99_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_loop_2_fu_99_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_loop_2_fu_99_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                A_load_reg_165 <= A_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                B_load_reg_155 <= B_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done, grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done, grp_main_Pipeline_loop_22_fu_113_ap_done, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_main_Pipeline_loop_22_fu_113_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(ap_CS_fsm_state9, grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0, grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0, grp_main_Pipeline_loop_22_fu_113_A_address0, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            A_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_address0 <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            A_address0 <= grp_main_Pipeline_loop_22_fu_113_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_address0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_address0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0;
        else 
            A_address0 <= "XXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(ap_CS_fsm_state9, grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0, grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0, grp_main_Pipeline_loop_22_fu_113_A_ce0, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            A_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_ce0 <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            A_ce0 <= grp_main_Pipeline_loop_22_fu_113_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_ce0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_ce0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0, grp_main_Pipeline_loop_22_fu_113_A_d0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            A_d0 <= grp_main_Pipeline_loop_22_fu_113_A_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_d0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0;
        else 
            A_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0, grp_main_Pipeline_loop_22_fu_113_A_we0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            A_we0 <= grp_main_Pipeline_loop_22_fu_113_A_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_we0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_address0_assign_proc : process(ap_CS_fsm_state5, grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0, grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0, grp_main_Pipeline_loop_2_fu_99_B_address0, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            B_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            B_address0 <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_address0 <= grp_main_Pipeline_loop_2_fu_99_B_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            B_address0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            B_address0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0;
        else 
            B_address0 <= "XXXXXXXX";
        end if; 
    end process;


    B_ce0_assign_proc : process(ap_CS_fsm_state5, grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0, grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0, grp_main_Pipeline_loop_2_fu_99_B_ce0, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            B_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            B_ce0 <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_ce0 <= grp_main_Pipeline_loop_2_fu_99_B_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            B_ce0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            B_ce0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0;
        else 
            B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0, grp_main_Pipeline_loop_2_fu_99_B_d0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_d0 <= grp_main_Pipeline_loop_2_fu_99_B_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            B_d0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0;
        else 
            B_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0, grp_main_Pipeline_loop_2_fu_99_B_we0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_we0 <= grp_main_Pipeline_loop_2_fu_99_B_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            B_we0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0;
        else 
            B_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_main_Pipeline_loop_22_fu_113_ap_done)
    begin
        if ((grp_main_Pipeline_loop_22_fu_113_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done)
    begin
        if ((grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state8_on_subcall_done_assign_proc : process(grp_main_Pipeline_loop_2_fu_99_ap_done, grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done = ap_const_logic_0) or (grp_main_Pipeline_loop_2_fu_99_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_130_p2(0) = '1') else 
        ap_const_lv32_0;

    grp_fu_170_ce_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce, grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_ce <= grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_170_ce <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_170_ce <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce;
        else 
            grp_fu_170_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_170_p0_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0, grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_p0 <= grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_170_p0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_170_p0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0;
        else 
            grp_fu_170_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_170_p1_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1, grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_p1 <= grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_170_p1 <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_170_p1 <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1;
        else 
            grp_fu_170_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_174_ce_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce, grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_174_ce <= grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_174_ce <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_174_ce <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce;
        else 
            grp_fu_174_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_174_p0_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0, grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_174_p0 <= grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_174_p0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_174_p0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0;
        else 
            grp_fu_174_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_174_p1_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1, grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_174_p1 <= grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_174_p1 <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_174_p1 <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1;
        else 
            grp_fu_174_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_178_ce_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_ce <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_178_ce <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_178_ce <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce;
        else 
            grp_fu_178_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_178_opcode_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_opcode <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_178_opcode <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_178_opcode <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode;
        else 
            grp_fu_178_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_178_p0_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_p0 <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_178_p0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_178_p0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0;
        else 
            grp_fu_178_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_178_p1_assign_proc : process(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1, grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1, grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_p1 <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_178_p1 <= grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_178_p1 <= grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1;
        else 
            grp_fu_178_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start <= grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg;
    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start <= grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg;
    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start <= grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg;
    grp_main_Pipeline_loop_22_fu_113_ap_start <= grp_main_Pipeline_loop_22_fu_113_ap_start_reg;
    grp_main_Pipeline_loop_2_fu_99_ap_start <= grp_main_Pipeline_loop_2_fu_99_ap_start_reg;
    icmp_ln86_fu_130_p2 <= "0" when (grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out = ap_const_lv9_100) else "1";

    sum_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0, grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0, grp_main_Pipeline_loop_22_fu_113_sum_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sum_address0 <= grp_main_Pipeline_loop_22_fu_113_sum_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_address0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_address0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0;
        else 
            sum_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0, grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0, grp_main_Pipeline_loop_22_fu_113_sum_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sum_ce0 <= grp_main_Pipeline_loop_22_fu_113_sum_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_ce0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_ce0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0;
        else 
            sum_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0, grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_d0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_d0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0;
        else 
            sum_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sum_s_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0, grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0, grp_main_Pipeline_loop_2_fu_99_sum_s_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_s_address0 <= grp_main_Pipeline_loop_2_fu_99_sum_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sum_s_address0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_s_address0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0;
        else 
            sum_s_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_s_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0, grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0, grp_main_Pipeline_loop_2_fu_99_sum_s_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_s_ce0 <= grp_main_Pipeline_loop_2_fu_99_sum_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sum_s_ce0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_s_ce0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0;
        else 
            sum_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_s_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0, grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sum_s_d0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_s_d0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0;
        else 
            sum_s_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sum_s_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0, grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sum_s_we0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_s_we0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0;
        else 
            sum_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0, grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_we0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_we0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0;
        else 
            sum_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0, grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0, grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            w_address0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_address0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0;
        else 
            w_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    w_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0, grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0, grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            w_ce0 <= grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_ce0 <= grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0;
        else 
            w_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_we0 <= grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0;
        else 
            w_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
