{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741432688158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741432688162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 19:18:08 2025 " "Processing started: Sat Mar 08 19:18:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741432688162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432688162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counterdisplay_top -c counterdisplay_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off counterdisplay_top -c counterdisplay_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432688162 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1741432688371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741432694095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4bitBIN2bcd.v " "Can't analyze file -- file 4bitBIN2bcd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1741432694097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file var_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Var_Counter " "Found entity 1: Var_Counter" {  } { { "Var_Counter.v" "" { Text "F:/fp/counterdisplay_top/Var_Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741432694098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bitbin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bitbin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bitBIN2bcd " "Found entity 1: _4bitBIN2bcd" {  } { { "_4bitBIN2bcd.v" "" { Text "F:/fp/counterdisplay_top/_4bitBIN2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741432694100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdisplay_top.v 1 1 " "Found 1 design units, including 1 entities, in source file counterdisplay_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterdisplay_top " "Found entity 1: counterdisplay_top" {  } { { "counterdisplay_top.v" "" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741432694102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.v" "" { Text "F:/fp/counterdisplay_top/decoder4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741432694103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterdisplay_top " "Elaborating entity \"counterdisplay_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741432694117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Var_Counter Var_Counter:B0 " "Elaborating entity \"Var_Counter\" for hierarchy \"Var_Counter:B0\"" {  } { { "counterdisplay_top.v" "B0" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741432694118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bitBIN2bcd _4bitBIN2bcd:B1 " "Elaborating entity \"_4bitBIN2bcd\" for hierarchy \"_4bitBIN2bcd:B1\"" {  } { { "counterdisplay_top.v" "B1" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741432694119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:u0\"" {  } { { "counterdisplay_top.v" "u0" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741432694119 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7_LUT.v(7) " "Verilog HDL Case Statement warning at SEG7_LUT.v(7): incomplete case statement has no default case item" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "os SEG7_LUT.v(5) " "Verilog HDL Always Construct warning at SEG7_LUT.v(5): inferring latch(es) for variable \"os\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[0\] SEG7_LUT.v(5) " "Inferred latch for \"os\[0\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[1\] SEG7_LUT.v(5) " "Inferred latch for \"os\[1\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[2\] SEG7_LUT.v(5) " "Inferred latch for \"os\[2\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[3\] SEG7_LUT.v(5) " "Inferred latch for \"os\[3\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[4\] SEG7_LUT.v(5) " "Inferred latch for \"os\[4\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[5\] SEG7_LUT.v(5) " "Inferred latch for \"os\[5\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[6\] SEG7_LUT.v(5) " "Inferred latch for \"os\[6\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694120 "|counterdisplay_top|SEG7_LUT:u0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[0\] " "LATCH primitive \"SEG7_LUT:u1\|os\[0\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[3\] " "LATCH primitive \"SEG7_LUT:u1\|os\[3\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[4\] " "LATCH primitive \"SEG7_LUT:u1\|os\[4\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[5\] " "LATCH primitive \"SEG7_LUT:u1\|os\[5\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[0\] " "LATCH primitive \"SEG7_LUT:u1\|os\[0\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[3\] " "LATCH primitive \"SEG7_LUT:u1\|os\[3\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[4\] " "LATCH primitive \"SEG7_LUT:u1\|os\[4\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u1\|os\[5\] " "LATCH primitive \"SEG7_LUT:u1\|os\[5\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[0\] " "LATCH primitive \"SEG7_LUT:u0\|os\[0\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[1\] " "LATCH primitive \"SEG7_LUT:u0\|os\[1\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[2\] " "LATCH primitive \"SEG7_LUT:u0\|os\[2\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[3\] " "LATCH primitive \"SEG7_LUT:u0\|os\[3\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[4\] " "LATCH primitive \"SEG7_LUT:u0\|os\[4\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[5\] " "LATCH primitive \"SEG7_LUT:u0\|os\[5\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT:u0\|os\[6\] " "LATCH primitive \"SEG7_LUT:u0\|os\[6\]\" is permanently enabled" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/counterdisplay_top/SEG7_LUT.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741432694241 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741432694348 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "counterdisplay_top.v" "" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741432694358 "|counterdisplay_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "counterdisplay_top.v" "" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741432694358 "|counterdisplay_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "counterdisplay_top.v" "" { Text "F:/fp/counterdisplay_top/counterdisplay_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741432694358 "|counterdisplay_top|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741432694358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741432694402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741432694655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741432694655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741432694669 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741432694669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741432694669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741432694669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741432694676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 19:18:14 2025 " "Processing ended: Sat Mar 08 19:18:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741432694676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741432694676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741432694676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741432694676 ""}
