<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.01.21.13:51:42"
 outputDirectory="E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX048H3F34E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="inclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="inclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="outclk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="outclk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="clk_io" version="1.0" name="clk_io">
  <parameter name="AUTO_INCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_INCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX048H3F34E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_INCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io\synth\clk_io.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io\synth\clk_io.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_pro/22.2/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="clk_io">"Generating: clk_io"</message>
   <message level="Info" culprit="clk_io">"Generating: clk_io_altclkctrl_2000_dpnsueq"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity clk_io_altclkctrl_2000_dpnsueq.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: D:/intelfpga_pro/22.2/quartus/bin64/.</message>
  </messages>
 </entity>
 <entity
   kind="altclkctrl"
   version="20.0.0"
   name="clk_io_altclkctrl_2000_dpnsueq">
  <parameter name="NUMBER_OF_CLOCKS" value="1" />
  <parameter name="USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION" value="false" />
  <parameter name="GUI_USE_ENA" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ENA_REGISTER_MODE" value="1" />
  <parameter name="CLOCK_TYPE" value="1" />
  <generatedFiles>
   <file
       path="E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io\altclkctrl_2000\synth\clk_io_altclkctrl_2000_dpnsueq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io\altclkctrl_2000\synth\clk_io_altclkctrl_2000_dpnsueq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_pro/22.2/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="clk_io" as="altclkctrl_0" />
  <messages>
   <message level="Info" culprit="clk_io">"Generating: clk_io_altclkctrl_2000_dpnsueq"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity clk_io_altclkctrl_2000_dpnsueq.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: D:/intelfpga_pro/22.2/quartus/bin64/.</message>
  </messages>
 </entity>
</deploy>
