//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_52
.address_size 64

	// .globl	_Z12crc32_kernelPKhmPjPKj

.visible .entry _Z12crc32_kernelPKhmPjPKj(
	.param .u64 _Z12crc32_kernelPKhmPjPKj_param_0,
	.param .u64 _Z12crc32_kernelPKhmPjPKj_param_1,
	.param .u64 _Z12crc32_kernelPKhmPjPKj_param_2,
	.param .u64 _Z12crc32_kernelPKhmPjPKj_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd8, [_Z12crc32_kernelPKhmPjPKj_param_0];
	ld.param.u64 	%rd9, [_Z12crc32_kernelPKhmPjPKj_param_1];
	ld.param.u64 	%rd10, [_Z12crc32_kernelPKhmPjPKj_param_2];
	ld.param.u64 	%rd11, [_Z12crc32_kernelPKhmPjPKj_param_3];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r6, %r4, %r1, %r5;
	cvt.s64.s32 	%rd15, %r6;
	setp.ge.u64 	%p1, %rd15, %rd9;
	@%p1 bra 	$L__BB0_4;

	mov.u32 	%r8, %nctaid.x;
	mul.lo.s32 	%r9, %r1, %r8;
	cvt.u64.u32 	%rd2, %r9;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd11;
	mov.u32 	%r17, -1;

$L__BB0_2:
	add.s64 	%rd12, %rd4, %rd15;
	ld.global.u8 	%r10, [%rd12];
	and.b32  	%r11, %r17, 255;
	xor.b32  	%r12, %r11, %r10;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd5, %rd13;
	ld.global.u32 	%r13, [%rd14];
	shr.u32 	%r14, %r17, 8;
	xor.b32  	%r17, %r13, %r14;
	add.s64 	%rd15, %rd15, %rd2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB0_2;

	not.b32 	%r15, %r17;
	atom.global.xor.b32 	%r16, [%rd3], %r15;

$L__BB0_4:
	ret;

}

