{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728631374665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728631374671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 20:22:54 2024 " "Processing started: Fri Oct 11 20:22:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728631374671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631374671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TransactionsBetweenCPU -c TransactionsBetweenCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off TransactionsBetweenCPU -c TransactionsBetweenCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631374671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728631375160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728631375160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu0-Behavioral " "Found design unit 1: cpu0-Behavioral" {  } { { "cpu0.vhd" "" { Text "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/cpu0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631384375 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Found entity 1: cpu0" {  } { { "cpu0.vhd" "" { Text "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/cpu0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631384375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631384375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-Behavioral " "Found design unit 1: sdram-Behavioral" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/sdram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631384400 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/sdram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631384400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631384400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transactionsbetweencpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file transactionsbetweencpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TransactionsBetweenCPU " "Found entity 1: TransactionsBetweenCPU" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/TransactionsBetweenCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631384408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631384408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TransactionsBetweenCPU " "Elaborating entity \"TransactionsBetweenCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728631384434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0 cpu0:inst " "Elaborating entity \"cpu0\" for hierarchy \"cpu0:inst\"" {  } { { "TransactionsBetweenCPU.bdf" "inst" { Schematic "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/TransactionsBetweenCPU.bdf" { { 224 248 528 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728631384460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendDataFromCacheToCpu cpu0.vhd(45) " "Verilog HDL or VHDL warning at cpu0.vhd(45): object \"sendDataFromCacheToCpu\" assigned a value but never read" {  } { { "cpu0.vhd" "" { Text "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/cpu0.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728631384461 "|TransactionsBetweenCPU|cpu0:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:inst3 " "Elaborating entity \"sdram\" for hierarchy \"sdram:inst3\"" {  } { { "TransactionsBetweenCPU.bdf" "inst3" { Schematic "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/TransactionsBetweenCPU.bdf" { { 360 312 520 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728631384531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr_fromCPU\[2\] GND " "Pin \"sdram_addr_fromCPU\[2\]\" is stuck at GND" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/TransactionsBetweenCPU.bdf" { { 280 672 897 296 "sdram_addr_fromCPU\[2..0\]" "" } { 392 208 379 409 "sdram_addr_fromCPU\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631385131 "|TransactionsBetweenCPU|sdram_addr_fromCPU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr_fromCPU\[1\] GND " "Pin \"sdram_addr_fromCPU\[1\]\" is stuck at GND" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/TransactionsBetweenCPU.bdf" { { 280 672 897 296 "sdram_addr_fromCPU\[2..0\]" "" } { 392 208 379 409 "sdram_addr_fromCPU\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631385131 "|TransactionsBetweenCPU|sdram_addr_fromCPU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr_fromCPU\[0\] GND " "Pin \"sdram_addr_fromCPU\[0\]\" is stuck at GND" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - CPU-CACHE SDRAM ACCESS/TransactionsBetweenCPU.bdf" { { 280 672 897 296 "sdram_addr_fromCPU\[2..0\]" "" } { 392 208 379 409 "sdram_addr_fromCPU\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631385131 "|TransactionsBetweenCPU|sdram_addr_fromCPU[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728631385131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728631385197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728631385379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728631385578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728631385578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728631385627 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728631385627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728631385627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728631385627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728631385642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 20:23:05 2024 " "Processing ended: Fri Oct 11 20:23:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728631385642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728631385642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728631385642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631385642 ""}
