{"vcs1":{"timestamp_begin":1677640100.908894273, "rt":0.22, "ut":0.07, "st":0.04}}
{"vcselab":{"timestamp_begin":1677640101.144044416, "rt":0.18, "ut":0.08, "st":0.02}}
{"link":{"timestamp_begin":1677640101.334834412, "rt":0.17, "ut":0.06, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677640100.810272163}
{"VCS_COMP_START_TIME": 1677640100.810272163}
{"VCS_COMP_END_TIME": 1677640101.531569455}
{"VCS_USER_OPTIONS": "-nc -sverilog tb1.sv 02_abstract.sv"}
{"vcs1": {"peak_mem": 336172}}
{"stitch_vcselab": {"peak_mem": 222556}}
