{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525455923029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525455923030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 12:45:22 2018 " "Processing started: Fri May 04 12:45:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525455923030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525455923030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_c -c final_c " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_c -c final_c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525455923030 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525455923485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/triscrambsp18/triscrambsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/triscrambsp18/triscrambsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMBsp18 " "Found entity 1: TRISCRAMBsp18" {  } { { "../../TRISCRAMBsp18/TRISCRAMBsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/TRISCRAMBsp18/TRISCRAMBsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab1/adder_and/pre_lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab1/adder_and/pre_lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pre_lab " "Found entity 1: pre_lab" {  } { { "../Lab1/adder_AND/pre_lab.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab1/adder_AND/pre_lab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab2/ripple_carry_adder/ripple_carry_prelab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab2/ripple_carry_adder/ripple_carry_prelab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_prelab " "Found entity 1: ripple_carry_prelab" {  } { { "../Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ripple_carry_with_overflow/adder_with_overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ripple_carry_with_overflow/adder_with_overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_with_overflow " "Found entity 1: adder_with_overflow" {  } { { "../ripple_carry_with_overflow/adder_with_overflow.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ripple_carry_with_overflow/adder_with_overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab5/quad2_to_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab5/quad2_to_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quad2_to_1 " "Found entity 1: quad2_to_1" {  } { { "../Lab5/quad2_to_1.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab5/quad2_to_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/acc/acc/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/acc/acc/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../ACC/ACC/ACC.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ACC/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ir/pi_po_register_74175.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ir/pi_po_register_74175.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pi_po_register_74175 " "Found entity 1: pi_po_register_74175" {  } { { "../IR/pi_po_register_74175.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/IR/pi_po_register_74175.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/alu/alu_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/alu/alu_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_final " "Found entity 1: ALU_final" {  } { { "../ALU/ALU_final.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ALU/ALU_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/triscramcsp18/triscramcsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/triscramcsp18/triscramcsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMCsp18 " "Found entity 1: TRISCRAMCsp18" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab4_0_f/lab4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab4_0_f/lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Found entity 1: lab4_1" {  } { { "../lab4_0_F/lab4_1.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab4_0_F/lab4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controlunit/controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controlunit/controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../finalC_ControlUnit/ControlUnit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/4bit_counterup/4bitupcounter_74193/fourbitupcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/4bit_counterup/4bitupcounter_74193/fourbitupcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitUpCounter " "Found entity 1: FourBitUpCounter" {  } { { "../4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_c " "Found entity 1: final_c" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455923638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455923638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_c " "Elaborating entity \"final_c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525455923769 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lab4_1 redOutput2 " "Block or symbol \"lab4_1\" of instance \"redOutput2\" overlaps another block or symbol" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 368 2288 2464 480 "redOutput2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1525455923771 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c " "Converted elements in bus name \"c\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[4\] c4 " "Converted element name(s) from \"c\[4\]\" to \"c4\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 776 788 1256 "c\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[5\] c5 " "Converted element name(s) from \"c\[5\]\" to \"c5\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 784 864 876 1264 "c\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[2\] c2 " "Converted element name(s) from \"c\[2\]\" to \"c2\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 910 3016 3028 1232 "c\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[3\] c3 " "Converted element name(s) from \"c\[3\]\" to \"c3\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 934 3000 3012 1232 "c\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[0\] c0 " "Converted element name(s) from \"c\[0\]\" to \"c0\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 878 3032 3044 1232 "c\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[16\] c16 " "Converted element name(s) from \"c\[16\]\" to \"c16\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1056 1016 1028 1270 "c\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[4\] c4 " "Converted element name(s) from \"c\[4\]\" to \"c4\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 950 2984 2996 1232 "c\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[5\] c5 " "Converted element name(s) from \"c\[5\]\" to \"c5\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 952 2968 2980 1000 "c\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[7\] c7 " "Converted element name(s) from \"c\[7\]\" to \"c7\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1006 2952 2964 1232 "c\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[8\] c8 " "Converted element name(s) from \"c\[8\]\" to \"c8\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1030 2936 2948 1232 "c\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[9\] c9 " "Converted element name(s) from \"c\[9\]\" to \"c9\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1000 2920 2932 1072 "c\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[10\] c10 " "Converted element name(s) from \"c\[10\]\" to \"c10\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1016 2904 2916 1105 "c\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[1\] c1 " "Converted element name(s) from \"c\[1\]\" to \"c1\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1096 2792 2808 1232 "c\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[7\] c7 " "Converted element name(s) from \"c\[7\]\" to \"c7\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1200 2448 2460 1264 "c\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[12\] c12 " "Converted element name(s) from \"c\[12\]\" to \"c12\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1032 2888 2900 1121 "c\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[13\] c13 " "Converted element name(s) from \"c\[13\]\" to \"c13\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1048 2872 2884 1144 "c\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[11\] c11 " "Converted element name(s) from \"c\[11\]\" to \"c11\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1064 2856 2868 1168 "c\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[16\] c16 " "Converted element name(s) from \"c\[16\]\" to \"c16\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1080 2840 2852 1192 "c\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[9\] c9 " "Converted element name(s) from \"c\[9\]\" to \"c9\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1032 1432 1444 1264 "c\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[11\] c11 " "Converted element name(s) from \"c\[11\]\" to \"c11\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1184 1528 1544 1233 "c\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[8\] c8 " "Converted element name(s) from \"c\[8\]\" to \"c8\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1048 1376 1392 1232 "c\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[12\] c12 " "Converted element name(s) from \"c\[12\]\" to \"c12\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1208 2072 2084 1265 "c\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[1\] c1 " "Converted element name(s) from \"c\[1\]\" to \"c1\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1104 1184 1200 1232 "c\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[2\] c2 " "Converted element name(s) from \"c\[2\]\" to \"c2\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 936 1144 1160 1232 "c\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[0\] c0 " "Converted element name(s) from \"c\[0\]\" to \"c0\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 952 1208 1226 1232 "c\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[16..0\] c16..0 " "Converted element name(s) from \"c\[16..0\]\" to \"c16..0\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1216 1224 1392 1232 "c\[16..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[10\] c10 " "Converted element name(s) from \"c\[10\]\" to \"c10\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1136 1480 1496 1232 "c\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923771 ""}  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 776 788 1256 "c\[4\]" "" } { 784 864 876 1264 "c\[5\]" "" } { 910 3016 3028 1232 "c\[2\]" "" } { 934 3000 3012 1232 "c\[3\]" "" } { 878 3032 3044 1232 "c\[0\]" "" } { 1056 1016 1028 1270 "c\[16\]" "" } { 950 2984 2996 1232 "c\[4\]" "" } { 952 2968 2980 1000 "c\[5\]" "" } { 1006 2952 2964 1232 "c\[7\]" "" } { 1030 2936 2948 1232 "c\[8\]" "" } { 1000 2920 2932 1072 "c\[9\]" "" } { 1016 2904 2916 1105 "c\[10\]" "" } { 1096 2792 2808 1232 "c\[1\]" "" } { 1200 2448 2460 1264 "c\[7\]" "" } { 1032 2888 2900 1121 "c\[12\]" "" } { 1048 2872 2884 1144 "c\[13\]" "" } { 1064 2856 2868 1168 "c\[11\]" "" } { 1080 2840 2852 1192 "c\[16\]" "" } { 1032 1432 1444 1264 "c\[9\]" "" } { 1184 1528 1544 1233 "c\[11\]" "" } { 1048 1376 1392 1232 "c\[8\]" "" } { 1208 2072 2084 1265 "c\[12\]" "" } { 1104 1184 1200 1232 "c\[1\]" "" } { 936 1144 1160 1232 "c\[2\]" "" } { 952 1208 1226 1232 "c\[0\]" "" } { 1216 1224 1392 1232 "c\[16..0\]" "" } { 1136 1480 1496 1232 "c\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1525455923771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "final_c.bdf" "CU" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 2680 2776 1144 "CU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ControlUnit:CU\|Controller:Controller_ " "Elaborating entity \"Controller\" for hierarchy \"ControlUnit:CU\|Controller:Controller_\"" {  } { { "../finalC_ControlUnit/ControlUnit.bdf" "Controller_" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/ControlUnit.bdf" { { 128 656 792 400 "Controller_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923802 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(11) " "Verilog HDL Case Statement warning at Controller.v(11): incomplete case statement has no default case item" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525455923808 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923810 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c0 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c0\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923810 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923811 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923811 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c3 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c3\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923811 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c4 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c4\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923812 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c5 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c5\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923817 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c7 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c7\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923817 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c8 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c8\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923820 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c9 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c9\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923822 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c10 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c10\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923823 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c11 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c11\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923823 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c12 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c12\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923824 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c13 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c13\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923824 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c16 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c16\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923824 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c16 Controller.v(10) " "Inferred latch for \"c16\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923826 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c13 Controller.v(10) " "Inferred latch for \"c13\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923826 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c12 Controller.v(10) " "Inferred latch for \"c12\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923826 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c11 Controller.v(10) " "Inferred latch for \"c11\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923826 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c10 Controller.v(10) " "Inferred latch for \"c10\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923827 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c9 Controller.v(10) " "Inferred latch for \"c9\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923828 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c8 Controller.v(10) " "Inferred latch for \"c8\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923833 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c7 Controller.v(10) " "Inferred latch for \"c7\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923833 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c5 Controller.v(10) " "Inferred latch for \"c5\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923833 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4 Controller.v(10) " "Inferred latch for \"c4\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923836 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c3 Controller.v(10) " "Inferred latch for \"c3\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923837 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2 Controller.v(10) " "Inferred latch for \"c2\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923838 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 Controller.v(10) " "Inferred latch for \"c1\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923838 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c0 Controller.v(10) " "Inferred latch for \"c0\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923840 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] Controller.v(10) " "Inferred latch for \"nextstate\[0\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923840 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] Controller.v(10) " "Inferred latch for \"nextstate\[1\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923840 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] Controller.v(10) " "Inferred latch for \"nextstate\[2\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923841 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[3\] Controller.v(10) " "Inferred latch for \"nextstate\[3\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923841 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[4\] Controller.v(10) " "Inferred latch for \"nextstate\[4\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923842 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ControlUnit:CU\|ID:ID " "Elaborating entity \"ID\" for hierarchy \"ControlUnit:CU\|ID:ID\"" {  } { { "../finalC_ControlUnit/ControlUnit.bdf" "ID" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/ControlUnit.bdf" { { 128 464 592 368 "ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923885 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(5) " "Verilog HDL Case Statement warning at ID.v(5): incomplete case statement has no default case item" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525455923886 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923886 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923886 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT ID.v(4) " "Inferred latch for \"HLT\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN ID.v(4) " "Inferred latch for \"JPN\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923887 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ ID.v(4) " "Inferred latch for \"JPZ\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP ID.v(4) " "Inferred latch for \"JMP\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR ID.v(4) " "Inferred latch for \"CLR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC ID.v(4) " "Inferred latch for \"INC\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR ID.v(4) " "Inferred latch for \"XOR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB ID.v(4) " "Inferred latch for \"SUB\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD ID.v(4) " "Inferred latch for \"ADD\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA ID.v(4) " "Inferred latch for \"STA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA ID.v(4) " "Inferred latch for \"LDA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455923888 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pi_po_register_74175 pi_po_register_74175:IR " "Elaborating entity \"pi_po_register_74175\" for hierarchy \"pi_po_register_74175:IR\"" {  } { { "final_c.bdf" "IR" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 2488 2608 1016 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 pi_po_register_74175:IR\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"pi_po_register_74175:IR\|74175:inst\"" {  } { { "../IR/pi_po_register_74175.bdf" "inst" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/IR/pi_po_register_74175.bdf" { { 128 504 624 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pi_po_register_74175:IR\|74175:inst " "Elaborated megafunction instantiation \"pi_po_register_74175:IR\|74175:inst\"" {  } { { "../IR/pi_po_register_74175.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/IR/pi_po_register_74175.bdf" { { 128 504 624 304 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455923916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMCsp18 TRISCRAMCsp18:inst " "Elaborating entity \"TRISCRAMCsp18\" for hierarchy \"TRISCRAMCsp18:inst\"" {  } { { "final_c.bdf" "inst" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 736 904 1120 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMCsp18:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "altsyncram_component" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMCsp18.hex " "Parameter \"init_file\" = \"TRISCRAMCsp18.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455923986 ""}  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525455923986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spc1 " "Found entity 1: altsyncram_spc1" {  } { { "db/altsyncram_spc1.tdf" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/db/altsyncram_spc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455924072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455924072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spc1 TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated " "Elaborating entity \"altsyncram_spc1\" for hierarchy \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst5 " "Elaborating entity \"74157\" for hierarchy \"74157:inst5\"" {  } { { "final_c.bdf" "inst5" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 600 696 888 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst5 " "Elaborated megafunction instantiation \"74157:inst5\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 600 696 888 720 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455924096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitUpCounter FourBitUpCounter:inst10 " "Elaborating entity \"FourBitUpCounter\" for hierarchy \"FourBitUpCounter:inst10\"" {  } { { "final_c.bdf" "inst10" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 824 1240 1336 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 FourBitUpCounter:inst10\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"FourBitUpCounter:inst10\|74193:inst\"" {  } { { "../4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" "inst" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" { { 312 768 888 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FourBitUpCounter:inst10\|74193:inst " "Elaborated megafunction instantiation \"FourBitUpCounter:inst10\|74193:inst\"" {  } { { "../4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" { { 312 768 888 472 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455924117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:ACC " "Elaborating entity \"ACC\" for hierarchy \"ACC:ACC\"" {  } { { "final_c.bdf" "ACC" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 840 1656 1816 1096 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_final ALU_final:inst19 " "Elaborating entity \"ALU_final\" for hierarchy \"ALU_final:inst19\"" {  } { { "final_c.bdf" "inst19" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 848 1904 2128 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924130 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ripple_carry_prelab adder_with_carry " "Block or symbol \"ripple_carry_prelab\" of instance \"adder_with_carry\" overlaps another block or symbol" {  } { { "../ALU/ALU_final.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ALU/ALU_final.bdf" { { 544 1144 1312 736 "adder_with_carry" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1525455924131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_prelab ALU_final:inst19\|ripple_carry_prelab:adder_with_carry " "Elaborating entity \"ripple_carry_prelab\" for hierarchy \"ALU_final:inst19\|ripple_carry_prelab:adder_with_carry\"" {  } { { "../ALU/ALU_final.bdf" "adder_with_carry" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ALU/ALU_final.bdf" { { 544 1144 1312 736 "adder_with_carry" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_lab ALU_final:inst19\|ripple_carry_prelab:adder_with_carry\|pre_lab:adder2 " "Elaborating entity \"pre_lab\" for hierarchy \"ALU_final:inst19\|ripple_carry_prelab:adder_with_carry\|pre_lab:adder2\"" {  } { { "../Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" "adder2" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" { { 392 1128 1224 488 "adder2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_1 lab4_1:greenOutput " "Elaborating entity \"lab4_1\" for hierarchy \"lab4_1:greenOutput\"" {  } { { "final_c.bdf" "greenOutput" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 336 2456 2632 448 "greenOutput" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924149 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:CU\|Controller:Controller_\|c7 ControlUnit:CU\|Controller:Controller_\|c2 " "Duplicate LATCH primitive \"ControlUnit:CU\|Controller:Controller_\|c7\" merged with LATCH primitive \"ControlUnit:CU\|Controller:Controller_\|c2\"" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c0 " "Latch ControlUnit:CU\|Controller:Controller_\|c0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c5 " "Latch ControlUnit:CU\|Controller:Controller_\|c5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c4 " "Latch ControlUnit:CU\|Controller:Controller_\|c4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c2 " "Latch ControlUnit:CU\|Controller:Controller_\|c2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c16 " "Latch ControlUnit:CU\|Controller:Controller_\|c16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c11 " "Latch ControlUnit:CU\|Controller:Controller_\|c11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c12 " "Latch ControlUnit:CU\|Controller:Controller_\|c12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c10 " "Latch ControlUnit:CU\|Controller:Controller_\|c10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c9 " "Latch ControlUnit:CU\|Controller:Controller_\|c9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c8 " "Latch ControlUnit:CU\|Controller:Controller_\|c8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c3 " "Latch ControlUnit:CU\|Controller:Controller_\|c3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c1 " "Latch ControlUnit:CU\|Controller:Controller_\|c1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[4\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[3\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[3\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[2\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[1\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[0\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|ID:ID\|CLR " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|ID:ID\|CLR" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|JMP " "Latch ControlUnit:CU\|ID:ID\|JMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|ADD " "Latch ControlUnit:CU\|ID:ID\|ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|CLR " "Latch ControlUnit:CU\|ID:ID\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|INC " "Latch ControlUnit:CU\|ID:ID\|INC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|STA " "Latch ControlUnit:CU\|ID:ID\|STA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|LDA " "Latch ControlUnit:CU\|ID:ID\|LDA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455924783 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|26 ACC:ACC\|74193:inst\|26~_emulated ACC:ACC\|74193:inst\|26~1 " "Register \"ACC:ACC\|74193:inst\|26\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|26~_emulated\" and latch \"ACC:ACC\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|ACC:ACC|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|25 ACC:ACC\|74193:inst\|25~_emulated ACC:ACC\|74193:inst\|25~1 " "Register \"ACC:ACC\|74193:inst\|25\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|25~_emulated\" and latch \"ACC:ACC\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|ACC:ACC|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|24 ACC:ACC\|74193:inst\|24~_emulated ACC:ACC\|74193:inst\|24~1 " "Register \"ACC:ACC\|74193:inst\|24\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|24~_emulated\" and latch \"ACC:ACC\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|ACC:ACC|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|23 ACC:ACC\|74193:inst\|23~_emulated ACC:ACC\|74193:inst\|23~1 " "Register \"ACC:ACC\|74193:inst\|23\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|23~_emulated\" and latch \"ACC:ACC\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|ACC:ACC|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|26 FourBitUpCounter:inst10\|74193:inst\|26~_emulated FourBitUpCounter:inst10\|74193:inst\|26~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|26\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|26~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|FourBitUpCounter:inst10|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|25 FourBitUpCounter:inst10\|74193:inst\|25~_emulated FourBitUpCounter:inst10\|74193:inst\|25~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|25\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|25~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|FourBitUpCounter:inst10|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|24 FourBitUpCounter:inst10\|74193:inst\|24~_emulated FourBitUpCounter:inst10\|74193:inst\|24~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|24\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|24~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|FourBitUpCounter:inst10|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|23 FourBitUpCounter:inst10\|74193:inst\|23~_emulated FourBitUpCounter:inst10\|74193:inst\|23~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|23\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|23~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455924783 "|final_c|FourBitUpCounter:inst10|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1525455924783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1136 3048 3224 1152 "c13" "" } { 1048 2872 2884 1144 "c\[13\]" "" } { 1216 1224 1392 1232 "c\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525455924877 "|final_c|c13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525455924877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525455925848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455925848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525455926020 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525455926020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525455926020 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525455926020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525455926020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525455926067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 12:45:26 2018 " "Processing ended: Fri May 04 12:45:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525455926067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525455926067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525455926067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525455926067 ""}
