# DCC
DCC
## Verilog verification

Verilator test bench:
```
$ cd verification/verilator
$ make
```

