#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000022f3ed0bd30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022f3ed5a3e0 .scope module, "tb_pwm_module" "tb_pwm_module" 3 3;
 .timescale -9 -12;
P_0000022f3ed0bec0 .param/l "CLK_PERIOD" 1 3 7, +C4<00000000000000000000000000001010>;
P_0000022f3ed0bef8 .param/l "bit_width" 1 3 6, +C4<00000000000000000000000000001010>;
P_0000022f3ed0bf30 .param/l "max_value" 1 3 8, C4<1111111111>;
v0000022f3ed0b250_0 .var/real "avg_pwm", 0 0;
v0000022f3ed0b2f0_0 .var "clk", 0 0;
v0000022f3ed0b390_0 .var/i "clk_cycles", 31 0;
v0000022f3ed0b430_0 .var "duty", 9 0;
v0000022f3ed0b4d0_0 .var/i "i", 31 0;
v0000022f3ed0b570_0 .net "pwm_out", 0 0, v0000022f3ed0b110_0;  1 drivers
v0000022f3ed0b610_0 .var "rst_n", 0 0;
v0000022f3eda3030_0 .var/i "sum_pwm", 31 0;
S_0000022f3ed5a570 .scope module, "dut" "pwm_module" 3 26, 4 4 0, S_0000022f3ed5a3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
    .port_info 5 /OUTPUT 10 "counter";
P_0000022f3ed093c0 .param/l "bit_width" 0 4 5, +C4<00000000000000000000000000001010>;
v0000022f3ed5a700_0 .net "clk", 0 0, v0000022f3ed0b2f0_0;  1 drivers
v0000022f3ed22f30_0 .var "counter", 9 0;
v0000022f3ed5a7a0_0 .net "duty", 9 0, v0000022f3ed0b430_0;  1 drivers
L_0000022f3eda30d8 .functor BUFT 1, C4<1111111111>, C4<0>, C4<0>, C4<0>;
v0000022f3ed0b070_0 .net "max_value", 9 0, L_0000022f3eda30d8;  1 drivers
v0000022f3ed0b110_0 .var "pwm_out", 0 0;
v0000022f3ed0b1b0_0 .net "rst_n", 0 0, v0000022f3ed0b610_0;  1 drivers
E_0000022f3ed08bc0 .event posedge, v0000022f3ed5a700_0;
    .scope S_0000022f3ed5a570;
T_0 ;
    %wait E_0000022f3ed08bc0;
    %load/vec4 v0000022f3ed0b1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000022f3ed22f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f3ed0b110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f3ed22f30_0;
    %load/vec4 v0000022f3ed0b070_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000022f3ed22f30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000022f3ed22f30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000022f3ed22f30_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0000022f3ed22f30_0;
    %load/vec4 v0000022f3ed5a7a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000022f3ed0b110_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f3ed5a3e0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000022f3ed0b2f0_0;
    %inv;
    %store/vec4 v0000022f3ed0b2f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022f3ed5a3e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f3ed0b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f3ed0b610_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000022f3ed0b430_0, 0, 10;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f3ed0b610_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000022f3ed5a3e0;
T_3 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f3ed0b4d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000022f3ed0b4d0_0;
    %cmpi/u 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000022f3ed0b4d0_0;
    %pad/s 10;
    %store/vec4 v0000022f3ed0b430_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f3eda3030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f3ed0b390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f3ed0b390_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000022f3ed0b390_0;
    %cmpi/u 1023, 0, 32;
    %jmp/0xz T_3.3, 5;
    %wait E_0000022f3ed08bc0;
    %load/vec4 v0000022f3eda3030_0;
    %load/vec4 v0000022f3ed0b570_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000022f3eda3030_0, 0, 32;
    %load/vec4 v0000022f3ed0b390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f3ed0b390_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0000022f3eda3030_0;
    %cvt/rv/s;
    %load/vec4 v0000022f3ed0b390_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0000022f3ed0b250_0;
    %vpi_call/w 3 64 "$display", "Duty: %0d, PWM_SUM: %0d, Average PWM Output: %0f", v0000022f3ed0b430_0, v0000022f3eda3030_0, v0000022f3ed0b250_0 {0 0 0};
    %load/vec4 v0000022f3ed0b4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f3ed0b4d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 50000, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\src\tb\tb_pwm_module.v";
    ".\src\pwm_module.v";
