ARM GAS  /tmp/ccOlzGVZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sys_config.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB134:
  27              		.file 1 "Src/sys_config.c"
   1:Src/sys_config.c **** #include "main.h"
   2:Src/sys_config.c **** 
   3:Src/sys_config.c **** void SystemClock_Config(void);
   4:Src/sys_config.c **** static void MX_GPIO_Init(void);
   5:Src/sys_config.c **** static void MX_DMA_Init(void);
   6:Src/sys_config.c **** static void MX_ADC1_Init(void);
   7:Src/sys_config.c **** static void MX_TIM1_Init(void);
   8:Src/sys_config.c **** 
   9:Src/sys_config.c **** void system_peripheral_init(void);
  10:Src/sys_config.c **** 
  11:Src/sys_config.c **** /**
  12:Src/sys_config.c ****   * @brief System Clock Configuration
  13:Src/sys_config.c ****   * @retval None
  14:Src/sys_config.c ****   */
  15:Src/sys_config.c **** void SystemClock_Config(void)
  16:Src/sys_config.c **** {
  17:Src/sys_config.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  18:Src/sys_config.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  19:Src/sys_config.c **** 
  20:Src/sys_config.c ****   /** Configure the main internal regulator output voltage 
  21:Src/sys_config.c ****   */
  22:Src/sys_config.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  23:Src/sys_config.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  24:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
  25:Src/sys_config.c ****   */
  26:Src/sys_config.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  27:Src/sys_config.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  28:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  29:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  30:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
  31:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
ARM GAS  /tmp/ccOlzGVZ.s 			page 2


  32:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  33:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
  34:Src/sys_config.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  35:Src/sys_config.c ****   {
  36:Src/sys_config.c ****     Error_Handler();
  37:Src/sys_config.c ****   }
  38:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
  39:Src/sys_config.c ****   */
  40:Src/sys_config.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
  41:Src/sys_config.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  42:Src/sys_config.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
  43:Src/sys_config.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  44:Src/sys_config.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
  45:Src/sys_config.c **** 
  46:Src/sys_config.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  47:Src/sys_config.c ****   {
  48:Src/sys_config.c ****     Error_Handler();
  49:Src/sys_config.c ****   }
  50:Src/sys_config.c **** }
  51:Src/sys_config.c **** 
  52:Src/sys_config.c **** /**
  53:Src/sys_config.c ****   * @brief ADC1 Initialization Function
  54:Src/sys_config.c ****   * @param None
  55:Src/sys_config.c ****   * @retval None
  56:Src/sys_config.c ****   */
  57:Src/sys_config.c **** static void MX_ADC1_Init(void)
  58:Src/sys_config.c **** {
  59:Src/sys_config.c **** 
  60:Src/sys_config.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  61:Src/sys_config.c **** 
  62:Src/sys_config.c ****   /* USER CODE END ADC1_Init 0 */
  63:Src/sys_config.c **** 
  64:Src/sys_config.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  65:Src/sys_config.c **** 
  66:Src/sys_config.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  67:Src/sys_config.c **** 
  68:Src/sys_config.c ****   /* USER CODE END ADC1_Init 1 */
  69:Src/sys_config.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  70:Src/sys_config.c ****   */
  71:Src/sys_config.c ****   hadc1.Instance = ADC1;
  72:Src/sys_config.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
  73:Src/sys_config.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  74:Src/sys_config.c ****   hadc1.Init.ScanConvMode = ENABLE;
  75:Src/sys_config.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  76:Src/sys_config.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  77:Src/sys_config.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  78:Src/sys_config.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  79:Src/sys_config.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  80:Src/sys_config.c ****   hadc1.Init.NbrOfConversion = 3;
  81:Src/sys_config.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  82:Src/sys_config.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  83:Src/sys_config.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  84:Src/sys_config.c ****   {
  85:Src/sys_config.c ****     Error_Handler();
  86:Src/sys_config.c ****   }
  87:Src/sys_config.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  88:Src/sys_config.c ****   */
ARM GAS  /tmp/ccOlzGVZ.s 			page 3


  89:Src/sys_config.c ****   sConfig.Channel = ADC_CHANNEL_1;
  90:Src/sys_config.c ****   sConfig.Rank = 1;
  91:Src/sys_config.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
  92:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
  93:Src/sys_config.c ****   {
  94:Src/sys_config.c ****     Error_Handler();
  95:Src/sys_config.c ****   }
  96:Src/sys_config.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  97:Src/sys_config.c ****   */
  98:Src/sys_config.c ****   sConfig.Channel = ADC_CHANNEL_3;
  99:Src/sys_config.c ****   sConfig.Rank = 2;
 100:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 101:Src/sys_config.c ****   {
 102:Src/sys_config.c ****     Error_Handler();
 103:Src/sys_config.c ****   }
 104:Src/sys_config.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 105:Src/sys_config.c ****   */
 106:Src/sys_config.c ****   sConfig.Channel = ADC_CHANNEL_5;
 107:Src/sys_config.c ****   sConfig.Rank = 3;
 108:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 109:Src/sys_config.c ****   {
 110:Src/sys_config.c ****     Error_Handler();
 111:Src/sys_config.c ****   }
 112:Src/sys_config.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 113:Src/sys_config.c **** 
 114:Src/sys_config.c ****   /* USER CODE END ADC1_Init 2 */
 115:Src/sys_config.c **** }
 116:Src/sys_config.c **** 
 117:Src/sys_config.c **** /**
 118:Src/sys_config.c ****   * @brief TIM1 Initialization Function
 119:Src/sys_config.c ****   * @param None
 120:Src/sys_config.c ****   * @retval None
 121:Src/sys_config.c ****   */
 122:Src/sys_config.c **** static void MX_TIM1_Init(void)
 123:Src/sys_config.c **** {
 124:Src/sys_config.c **** 
 125:Src/sys_config.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 126:Src/sys_config.c **** 
 127:Src/sys_config.c ****   /* USER CODE END TIM1_Init 0 */
 128:Src/sys_config.c **** 
 129:Src/sys_config.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 130:Src/sys_config.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 131:Src/sys_config.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 132:Src/sys_config.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 133:Src/sys_config.c **** 
 134:Src/sys_config.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 135:Src/sys_config.c **** 
 136:Src/sys_config.c ****   /* USER CODE END TIM1_Init 1 */
 137:Src/sys_config.c ****   htim1.Instance = TIM1;
 138:Src/sys_config.c ****   htim1.Init.Prescaler = 42;
 139:Src/sys_config.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 140:Src/sys_config.c ****   htim1.Init.Period = 20000;
 141:Src/sys_config.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 142:Src/sys_config.c ****   htim1.Init.RepetitionCounter = 0;
 143:Src/sys_config.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 144:Src/sys_config.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 145:Src/sys_config.c ****   {
ARM GAS  /tmp/ccOlzGVZ.s 			page 4


 146:Src/sys_config.c ****     Error_Handler();
 147:Src/sys_config.c ****   }
 148:Src/sys_config.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 149:Src/sys_config.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 150:Src/sys_config.c ****   {
 151:Src/sys_config.c ****     Error_Handler();
 152:Src/sys_config.c ****   }
 153:Src/sys_config.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 154:Src/sys_config.c ****   {
 155:Src/sys_config.c ****     Error_Handler();
 156:Src/sys_config.c ****   }
 157:Src/sys_config.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 158:Src/sys_config.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 159:Src/sys_config.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 160:Src/sys_config.c ****   {
 161:Src/sys_config.c ****     Error_Handler();
 162:Src/sys_config.c ****   }
 163:Src/sys_config.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 164:Src/sys_config.c ****   sConfigOC.Pulse = 0;
 165:Src/sys_config.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 166:Src/sys_config.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 167:Src/sys_config.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 168:Src/sys_config.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 169:Src/sys_config.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 170:Src/sys_config.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 171:Src/sys_config.c ****   {
 172:Src/sys_config.c ****     Error_Handler();
 173:Src/sys_config.c ****   }
 174:Src/sys_config.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 175:Src/sys_config.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 176:Src/sys_config.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 177:Src/sys_config.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 178:Src/sys_config.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 179:Src/sys_config.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 180:Src/sys_config.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 181:Src/sys_config.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 182:Src/sys_config.c ****   {
 183:Src/sys_config.c ****     Error_Handler();
 184:Src/sys_config.c ****   }
 185:Src/sys_config.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 186:Src/sys_config.c **** 
 187:Src/sys_config.c ****   /* USER CODE END TIM1_Init 2 */
 188:Src/sys_config.c ****   HAL_TIM_MspPostInit(&htim1);
 189:Src/sys_config.c **** }
 190:Src/sys_config.c **** 
 191:Src/sys_config.c **** /** 
 192:Src/sys_config.c ****   * Enable DMA controller clock
 193:Src/sys_config.c ****   */
 194:Src/sys_config.c **** static void MX_DMA_Init(void)
 195:Src/sys_config.c **** {
 196:Src/sys_config.c ****   /* DMA controller clock enable */
 197:Src/sys_config.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 198:Src/sys_config.c **** 
 199:Src/sys_config.c ****   /* DMA interrupt init */
 200:Src/sys_config.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 201:Src/sys_config.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 202:Src/sys_config.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
ARM GAS  /tmp/ccOlzGVZ.s 			page 5


 203:Src/sys_config.c **** }
 204:Src/sys_config.c **** 
 205:Src/sys_config.c **** /**
 206:Src/sys_config.c ****   * @brief GPIO Initialization Function
 207:Src/sys_config.c ****   * @param None
 208:Src/sys_config.c ****   * @retval None
 209:Src/sys_config.c ****   */
 210:Src/sys_config.c **** static void MX_GPIO_Init(void)
 211:Src/sys_config.c **** {
  28              		.loc 1 211 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 212:Src/sys_config.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 212 3 view .LVU1
  42              		.loc 1 212 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 213:Src/sys_config.c **** 
 214:Src/sys_config.c ****   /* GPIO Ports Clock Enable */
 215:Src/sys_config.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 215 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 215 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 215 3 view .LVU5
  54 0012 1E4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 215 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 215 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE2:
 216:Src/sys_config.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  65              		.loc 1 216 3 view .LVU8
  66              	.LBB3:
  67              		.loc 1 216 3 view .LVU9
  68 0026 0294     		str	r4, [sp, #8]
  69              		.loc 1 216 3 view .LVU10
  70 0028 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccOlzGVZ.s 			page 6


  71 002a 42F00102 		orr	r2, r2, #1
  72 002e 1A63     		str	r2, [r3, #48]
  73              		.loc 1 216 3 view .LVU11
  74 0030 1A6B     		ldr	r2, [r3, #48]
  75 0032 02F00102 		and	r2, r2, #1
  76 0036 0292     		str	r2, [sp, #8]
  77              		.loc 1 216 3 view .LVU12
  78 0038 029A     		ldr	r2, [sp, #8]
  79              	.LBE3:
 217:Src/sys_config.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  80              		.loc 1 217 3 view .LVU13
  81              	.LBB4:
  82              		.loc 1 217 3 view .LVU14
  83 003a 0394     		str	r4, [sp, #12]
  84              		.loc 1 217 3 view .LVU15
  85 003c 1A6B     		ldr	r2, [r3, #48]
  86 003e 42F01002 		orr	r2, r2, #16
  87 0042 1A63     		str	r2, [r3, #48]
  88              		.loc 1 217 3 view .LVU16
  89 0044 1A6B     		ldr	r2, [r3, #48]
  90 0046 02F01002 		and	r2, r2, #16
  91 004a 0392     		str	r2, [sp, #12]
  92              		.loc 1 217 3 view .LVU17
  93 004c 039A     		ldr	r2, [sp, #12]
  94              	.LBE4:
 218:Src/sys_config.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  95              		.loc 1 218 3 view .LVU18
  96              	.LBB5:
  97              		.loc 1 218 3 view .LVU19
  98 004e 0494     		str	r4, [sp, #16]
  99              		.loc 1 218 3 view .LVU20
 100 0050 1A6B     		ldr	r2, [r3, #48]
 101 0052 42F00802 		orr	r2, r2, #8
 102 0056 1A63     		str	r2, [r3, #48]
 103              		.loc 1 218 3 view .LVU21
 104 0058 1B6B     		ldr	r3, [r3, #48]
 105 005a 03F00803 		and	r3, r3, #8
 106 005e 0493     		str	r3, [sp, #16]
 107              		.loc 1 218 3 view .LVU22
 108 0060 049B     		ldr	r3, [sp, #16]
 109              	.LBE5:
 219:Src/sys_config.c **** 
 220:Src/sys_config.c ****   /*Configure GPIO pin Output Level */
 221:Src/sys_config.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 110              		.loc 1 221 3 view .LVU23
 111 0062 0B4D     		ldr	r5, .L3+4
 112 0064 2246     		mov	r2, r4
 113 0066 4FF44041 		mov	r1, #49152
 114 006a 2846     		mov	r0, r5
 115 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 222:Src/sys_config.c **** 
 223:Src/sys_config.c ****   /*Configure GPIO pins : PD14 PD15 */
 224:Src/sys_config.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 117              		.loc 1 224 3 view .LVU24
 118              		.loc 1 224 23 is_stmt 0 view .LVU25
 119 0070 4FF44043 		mov	r3, #49152
ARM GAS  /tmp/ccOlzGVZ.s 			page 7


 120 0074 0593     		str	r3, [sp, #20]
 225:Src/sys_config.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 225 3 is_stmt 1 view .LVU26
 122              		.loc 1 225 24 is_stmt 0 view .LVU27
 123 0076 0123     		movs	r3, #1
 124 0078 0693     		str	r3, [sp, #24]
 226:Src/sys_config.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 226 3 is_stmt 1 view .LVU28
 126              		.loc 1 226 24 is_stmt 0 view .LVU29
 127 007a 0794     		str	r4, [sp, #28]
 227:Src/sys_config.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 227 3 is_stmt 1 view .LVU30
 129              		.loc 1 227 25 is_stmt 0 view .LVU31
 130 007c 0894     		str	r4, [sp, #32]
 228:Src/sys_config.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 131              		.loc 1 228 3 is_stmt 1 view .LVU32
 132 007e 05A9     		add	r1, sp, #20
 133 0080 2846     		mov	r0, r5
 134 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
 229:Src/sys_config.c **** }
 136              		.loc 1 229 1 is_stmt 0 view .LVU33
 137 0086 0BB0     		add	sp, sp, #44
 138              	.LCFI2:
 139              		.cfi_def_cfa_offset 12
 140              		@ sp needed
 141 0088 30BD     		pop	{r4, r5, pc}
 142              	.L4:
 143 008a 00BF     		.align	2
 144              	.L3:
 145 008c 00380240 		.word	1073887232
 146 0090 000C0240 		.word	1073875968
 147              		.cfi_endproc
 148              	.LFE134:
 150              		.section	.text.MX_DMA_Init,"ax",%progbits
 151              		.align	1
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu fpv4-sp-d16
 157              	MX_DMA_Init:
 158              	.LFB133:
 195:Src/sys_config.c ****   /* DMA controller clock enable */
 159              		.loc 1 195 1 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 8
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163 0000 00B5     		push	{lr}
 164              	.LCFI3:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 0002 83B0     		sub	sp, sp, #12
 168              	.LCFI4:
 169              		.cfi_def_cfa_offset 16
 197:Src/sys_config.c **** 
 170              		.loc 1 197 3 view .LVU35
 171              	.LBB6:
ARM GAS  /tmp/ccOlzGVZ.s 			page 8


 197:Src/sys_config.c **** 
 172              		.loc 1 197 3 view .LVU36
 173 0004 0021     		movs	r1, #0
 174 0006 0191     		str	r1, [sp, #4]
 197:Src/sys_config.c **** 
 175              		.loc 1 197 3 view .LVU37
 176 0008 094B     		ldr	r3, .L7
 177 000a 1A6B     		ldr	r2, [r3, #48]
 178 000c 42F48002 		orr	r2, r2, #4194304
 179 0010 1A63     		str	r2, [r3, #48]
 197:Src/sys_config.c **** 
 180              		.loc 1 197 3 view .LVU38
 181 0012 1B6B     		ldr	r3, [r3, #48]
 182 0014 03F48003 		and	r3, r3, #4194304
 183 0018 0193     		str	r3, [sp, #4]
 197:Src/sys_config.c **** 
 184              		.loc 1 197 3 view .LVU39
 185 001a 019B     		ldr	r3, [sp, #4]
 186              	.LBE6:
 201:Src/sys_config.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 187              		.loc 1 201 3 view .LVU40
 188 001c 0A46     		mov	r2, r1
 189 001e 3820     		movs	r0, #56
 190 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 191              	.LVL2:
 202:Src/sys_config.c **** }
 192              		.loc 1 202 3 view .LVU41
 193 0024 3820     		movs	r0, #56
 194 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 195              	.LVL3:
 203:Src/sys_config.c **** 
 196              		.loc 1 203 1 is_stmt 0 view .LVU42
 197 002a 03B0     		add	sp, sp, #12
 198              	.LCFI5:
 199              		.cfi_def_cfa_offset 4
 200              		@ sp needed
 201 002c 5DF804FB 		ldr	pc, [sp], #4
 202              	.L8:
 203              		.align	2
 204              	.L7:
 205 0030 00380240 		.word	1073887232
 206              		.cfi_endproc
 207              	.LFE133:
 209              		.section	.text.MX_ADC1_Init,"ax",%progbits
 210              		.align	1
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	MX_ADC1_Init:
 217              	.LFB131:
  58:Src/sys_config.c **** 
 218              		.loc 1 58 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 16
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccOlzGVZ.s 			page 9


 223              	.LCFI6:
 224              		.cfi_def_cfa_offset 4
 225              		.cfi_offset 14, -4
 226 0002 85B0     		sub	sp, sp, #20
 227              	.LCFI7:
 228              		.cfi_def_cfa_offset 24
  64:Src/sys_config.c **** 
 229              		.loc 1 64 3 view .LVU44
  64:Src/sys_config.c **** 
 230              		.loc 1 64 26 is_stmt 0 view .LVU45
 231 0004 0023     		movs	r3, #0
 232 0006 0093     		str	r3, [sp]
 233 0008 0193     		str	r3, [sp, #4]
 234 000a 0293     		str	r3, [sp, #8]
 235 000c 0393     		str	r3, [sp, #12]
  71:Src/sys_config.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 236              		.loc 1 71 3 is_stmt 1 view .LVU46
  71:Src/sys_config.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 237              		.loc 1 71 18 is_stmt 0 view .LVU47
 238 000e 2148     		ldr	r0, .L19
 239 0010 214A     		ldr	r2, .L19+4
 240 0012 0260     		str	r2, [r0]
  72:Src/sys_config.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 241              		.loc 1 72 3 is_stmt 1 view .LVU48
  72:Src/sys_config.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 242              		.loc 1 72 29 is_stmt 0 view .LVU49
 243 0014 4FF44032 		mov	r2, #196608
 244 0018 4260     		str	r2, [r0, #4]
  73:Src/sys_config.c ****   hadc1.Init.ScanConvMode = ENABLE;
 245              		.loc 1 73 3 is_stmt 1 view .LVU50
  73:Src/sys_config.c ****   hadc1.Init.ScanConvMode = ENABLE;
 246              		.loc 1 73 25 is_stmt 0 view .LVU51
 247 001a 8360     		str	r3, [r0, #8]
  74:Src/sys_config.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 248              		.loc 1 74 3 is_stmt 1 view .LVU52
  74:Src/sys_config.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 249              		.loc 1 74 27 is_stmt 0 view .LVU53
 250 001c 0122     		movs	r2, #1
 251 001e 0261     		str	r2, [r0, #16]
  75:Src/sys_config.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 252              		.loc 1 75 3 is_stmt 1 view .LVU54
  75:Src/sys_config.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 253              		.loc 1 75 33 is_stmt 0 view .LVU55
 254 0020 0276     		strb	r2, [r0, #24]
  76:Src/sys_config.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 255              		.loc 1 76 3 is_stmt 1 view .LVU56
  76:Src/sys_config.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 256              		.loc 1 76 36 is_stmt 0 view .LVU57
 257 0022 80F82030 		strb	r3, [r0, #32]
  77:Src/sys_config.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 258              		.loc 1 77 3 is_stmt 1 view .LVU58
  77:Src/sys_config.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 259              		.loc 1 77 35 is_stmt 0 view .LVU59
 260 0026 C362     		str	r3, [r0, #44]
  78:Src/sys_config.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 261              		.loc 1 78 3 is_stmt 1 view .LVU60
  78:Src/sys_config.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
ARM GAS  /tmp/ccOlzGVZ.s 			page 10


 262              		.loc 1 78 31 is_stmt 0 view .LVU61
 263 0028 1C49     		ldr	r1, .L19+8
 264 002a 8162     		str	r1, [r0, #40]
  79:Src/sys_config.c ****   hadc1.Init.NbrOfConversion = 3;
 265              		.loc 1 79 3 is_stmt 1 view .LVU62
  79:Src/sys_config.c ****   hadc1.Init.NbrOfConversion = 3;
 266              		.loc 1 79 24 is_stmt 0 view .LVU63
 267 002c C360     		str	r3, [r0, #12]
  80:Src/sys_config.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 268              		.loc 1 80 3 is_stmt 1 view .LVU64
  80:Src/sys_config.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 269              		.loc 1 80 30 is_stmt 0 view .LVU65
 270 002e 0323     		movs	r3, #3
 271 0030 C361     		str	r3, [r0, #28]
  81:Src/sys_config.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 272              		.loc 1 81 3 is_stmt 1 view .LVU66
  81:Src/sys_config.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 273              		.loc 1 81 36 is_stmt 0 view .LVU67
 274 0032 80F83020 		strb	r2, [r0, #48]
  82:Src/sys_config.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 275              		.loc 1 82 3 is_stmt 1 view .LVU68
  82:Src/sys_config.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 276              		.loc 1 82 27 is_stmt 0 view .LVU69
 277 0036 4261     		str	r2, [r0, #20]
  83:Src/sys_config.c ****   {
 278              		.loc 1 83 3 is_stmt 1 view .LVU70
  83:Src/sys_config.c ****   {
 279              		.loc 1 83 7 is_stmt 0 view .LVU71
 280 0038 FFF7FEFF 		bl	HAL_ADC_Init
 281              	.LVL4:
  83:Src/sys_config.c ****   {
 282              		.loc 1 83 6 view .LVU72
 283 003c F0B9     		cbnz	r0, .L15
 284              	.L10:
  89:Src/sys_config.c ****   sConfig.Rank = 1;
 285              		.loc 1 89 3 is_stmt 1 view .LVU73
  89:Src/sys_config.c ****   sConfig.Rank = 1;
 286              		.loc 1 89 19 is_stmt 0 view .LVU74
 287 003e 0123     		movs	r3, #1
 288 0040 0093     		str	r3, [sp]
  90:Src/sys_config.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 289              		.loc 1 90 3 is_stmt 1 view .LVU75
  90:Src/sys_config.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 290              		.loc 1 90 16 is_stmt 0 view .LVU76
 291 0042 0193     		str	r3, [sp, #4]
  91:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 292              		.loc 1 91 3 is_stmt 1 view .LVU77
  91:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 293              		.loc 1 91 24 is_stmt 0 view .LVU78
 294 0044 0723     		movs	r3, #7
 295 0046 0293     		str	r3, [sp, #8]
  92:Src/sys_config.c ****   {
 296              		.loc 1 92 3 is_stmt 1 view .LVU79
  92:Src/sys_config.c ****   {
 297              		.loc 1 92 7 is_stmt 0 view .LVU80
 298 0048 6946     		mov	r1, sp
 299 004a 1248     		ldr	r0, .L19
ARM GAS  /tmp/ccOlzGVZ.s 			page 11


 300 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 301              	.LVL5:
  92:Src/sys_config.c ****   {
 302              		.loc 1 92 6 view .LVU81
 303 0050 B8B9     		cbnz	r0, .L16
 304              	.L11:
  98:Src/sys_config.c ****   sConfig.Rank = 2;
 305              		.loc 1 98 3 is_stmt 1 view .LVU82
  98:Src/sys_config.c ****   sConfig.Rank = 2;
 306              		.loc 1 98 19 is_stmt 0 view .LVU83
 307 0052 0323     		movs	r3, #3
 308 0054 0093     		str	r3, [sp]
  99:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 309              		.loc 1 99 3 is_stmt 1 view .LVU84
  99:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 310              		.loc 1 99 16 is_stmt 0 view .LVU85
 311 0056 0223     		movs	r3, #2
 312 0058 0193     		str	r3, [sp, #4]
 100:Src/sys_config.c ****   {
 313              		.loc 1 100 3 is_stmt 1 view .LVU86
 100:Src/sys_config.c ****   {
 314              		.loc 1 100 7 is_stmt 0 view .LVU87
 315 005a 6946     		mov	r1, sp
 316 005c 0D48     		ldr	r0, .L19
 317 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 318              	.LVL6:
 100:Src/sys_config.c ****   {
 319              		.loc 1 100 6 view .LVU88
 320 0062 88B9     		cbnz	r0, .L17
 321              	.L12:
 106:Src/sys_config.c ****   sConfig.Rank = 3;
 322              		.loc 1 106 3 is_stmt 1 view .LVU89
 106:Src/sys_config.c ****   sConfig.Rank = 3;
 323              		.loc 1 106 19 is_stmt 0 view .LVU90
 324 0064 0523     		movs	r3, #5
 325 0066 0093     		str	r3, [sp]
 107:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 326              		.loc 1 107 3 is_stmt 1 view .LVU91
 107:Src/sys_config.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 327              		.loc 1 107 16 is_stmt 0 view .LVU92
 328 0068 0323     		movs	r3, #3
 329 006a 0193     		str	r3, [sp, #4]
 108:Src/sys_config.c ****   {
 330              		.loc 1 108 3 is_stmt 1 view .LVU93
 108:Src/sys_config.c ****   {
 331              		.loc 1 108 7 is_stmt 0 view .LVU94
 332 006c 6946     		mov	r1, sp
 333 006e 0948     		ldr	r0, .L19
 334 0070 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 335              	.LVL7:
 108:Src/sys_config.c ****   {
 336              		.loc 1 108 6 view .LVU95
 337 0074 58B9     		cbnz	r0, .L18
 338              	.L9:
 115:Src/sys_config.c **** 
 339              		.loc 1 115 1 view .LVU96
 340 0076 05B0     		add	sp, sp, #20
ARM GAS  /tmp/ccOlzGVZ.s 			page 12


 341              	.LCFI8:
 342              		.cfi_remember_state
 343              		.cfi_def_cfa_offset 4
 344              		@ sp needed
 345 0078 5DF804FB 		ldr	pc, [sp], #4
 346              	.L15:
 347              	.LCFI9:
 348              		.cfi_restore_state
  85:Src/sys_config.c ****   }
 349              		.loc 1 85 5 is_stmt 1 view .LVU97
 350 007c FFF7FEFF 		bl	Error_Handler
 351              	.LVL8:
 352 0080 DDE7     		b	.L10
 353              	.L16:
  94:Src/sys_config.c ****   }
 354              		.loc 1 94 5 view .LVU98
 355 0082 FFF7FEFF 		bl	Error_Handler
 356              	.LVL9:
 357 0086 E4E7     		b	.L11
 358              	.L17:
 102:Src/sys_config.c ****   }
 359              		.loc 1 102 5 view .LVU99
 360 0088 FFF7FEFF 		bl	Error_Handler
 361              	.LVL10:
 362 008c EAE7     		b	.L12
 363              	.L18:
 110:Src/sys_config.c ****   }
 364              		.loc 1 110 5 view .LVU100
 365 008e FFF7FEFF 		bl	Error_Handler
 366              	.LVL11:
 115:Src/sys_config.c **** 
 367              		.loc 1 115 1 is_stmt 0 view .LVU101
 368 0092 F0E7     		b	.L9
 369              	.L20:
 370              		.align	2
 371              	.L19:
 372 0094 00000000 		.word	hadc1
 373 0098 00200140 		.word	1073815552
 374 009c 0100000F 		.word	251658241
 375              		.cfi_endproc
 376              	.LFE131:
 378              		.section	.text.MX_TIM1_Init,"ax",%progbits
 379              		.align	1
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 383              		.fpu fpv4-sp-d16
 385              	MX_TIM1_Init:
 386              	.LFB132:
 123:Src/sys_config.c **** 
 387              		.loc 1 123 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 88
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391 0000 10B5     		push	{r4, lr}
 392              	.LCFI10:
 393              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccOlzGVZ.s 			page 13


 394              		.cfi_offset 4, -8
 395              		.cfi_offset 14, -4
 396 0002 96B0     		sub	sp, sp, #88
 397              	.LCFI11:
 398              		.cfi_def_cfa_offset 96
 129:Src/sys_config.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 399              		.loc 1 129 3 view .LVU103
 129:Src/sys_config.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 400              		.loc 1 129 26 is_stmt 0 view .LVU104
 401 0004 0024     		movs	r4, #0
 402 0006 1294     		str	r4, [sp, #72]
 403 0008 1394     		str	r4, [sp, #76]
 404 000a 1494     		str	r4, [sp, #80]
 405 000c 1594     		str	r4, [sp, #84]
 130:Src/sys_config.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 406              		.loc 1 130 3 is_stmt 1 view .LVU105
 130:Src/sys_config.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 407              		.loc 1 130 27 is_stmt 0 view .LVU106
 408 000e 1094     		str	r4, [sp, #64]
 409 0010 1194     		str	r4, [sp, #68]
 131:Src/sys_config.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 410              		.loc 1 131 3 is_stmt 1 view .LVU107
 131:Src/sys_config.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 411              		.loc 1 131 22 is_stmt 0 view .LVU108
 412 0012 0994     		str	r4, [sp, #36]
 413 0014 0A94     		str	r4, [sp, #40]
 414 0016 0B94     		str	r4, [sp, #44]
 415 0018 0C94     		str	r4, [sp, #48]
 416 001a 0D94     		str	r4, [sp, #52]
 417 001c 0E94     		str	r4, [sp, #56]
 418 001e 0F94     		str	r4, [sp, #60]
 132:Src/sys_config.c **** 
 419              		.loc 1 132 3 is_stmt 1 view .LVU109
 132:Src/sys_config.c **** 
 420              		.loc 1 132 34 is_stmt 0 view .LVU110
 421 0020 2022     		movs	r2, #32
 422 0022 2146     		mov	r1, r4
 423 0024 01A8     		add	r0, sp, #4
 424 0026 FFF7FEFF 		bl	memset
 425              	.LVL12:
 137:Src/sys_config.c ****   htim1.Init.Prescaler = 42;
 426              		.loc 1 137 3 is_stmt 1 view .LVU111
 137:Src/sys_config.c ****   htim1.Init.Prescaler = 42;
 427              		.loc 1 137 18 is_stmt 0 view .LVU112
 428 002a 2D48     		ldr	r0, .L35
 429 002c 2D4B     		ldr	r3, .L35+4
 430 002e 0360     		str	r3, [r0]
 138:Src/sys_config.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 431              		.loc 1 138 3 is_stmt 1 view .LVU113
 138:Src/sys_config.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 432              		.loc 1 138 24 is_stmt 0 view .LVU114
 433 0030 2A23     		movs	r3, #42
 434 0032 4360     		str	r3, [r0, #4]
 139:Src/sys_config.c ****   htim1.Init.Period = 20000;
 435              		.loc 1 139 3 is_stmt 1 view .LVU115
 139:Src/sys_config.c ****   htim1.Init.Period = 20000;
 436              		.loc 1 139 26 is_stmt 0 view .LVU116
ARM GAS  /tmp/ccOlzGVZ.s 			page 14


 437 0034 8460     		str	r4, [r0, #8]
 140:Src/sys_config.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 438              		.loc 1 140 3 is_stmt 1 view .LVU117
 140:Src/sys_config.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 439              		.loc 1 140 21 is_stmt 0 view .LVU118
 440 0036 44F62063 		movw	r3, #20000
 441 003a C360     		str	r3, [r0, #12]
 141:Src/sys_config.c ****   htim1.Init.RepetitionCounter = 0;
 442              		.loc 1 141 3 is_stmt 1 view .LVU119
 141:Src/sys_config.c ****   htim1.Init.RepetitionCounter = 0;
 443              		.loc 1 141 28 is_stmt 0 view .LVU120
 444 003c 0461     		str	r4, [r0, #16]
 142:Src/sys_config.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 445              		.loc 1 142 3 is_stmt 1 view .LVU121
 142:Src/sys_config.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 446              		.loc 1 142 32 is_stmt 0 view .LVU122
 447 003e 4461     		str	r4, [r0, #20]
 143:Src/sys_config.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 448              		.loc 1 143 3 is_stmt 1 view .LVU123
 143:Src/sys_config.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 449              		.loc 1 143 32 is_stmt 0 view .LVU124
 450 0040 8461     		str	r4, [r0, #24]
 144:Src/sys_config.c ****   {
 451              		.loc 1 144 3 is_stmt 1 view .LVU125
 144:Src/sys_config.c ****   {
 452              		.loc 1 144 7 is_stmt 0 view .LVU126
 453 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 454              	.LVL13:
 144:Src/sys_config.c ****   {
 455              		.loc 1 144 6 view .LVU127
 456 0046 0028     		cmp	r0, #0
 457 0048 37D1     		bne	.L29
 458              	.L22:
 148:Src/sys_config.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 459              		.loc 1 148 3 is_stmt 1 view .LVU128
 148:Src/sys_config.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 460              		.loc 1 148 34 is_stmt 0 view .LVU129
 461 004a 4FF48053 		mov	r3, #4096
 462 004e 1293     		str	r3, [sp, #72]
 149:Src/sys_config.c ****   {
 463              		.loc 1 149 3 is_stmt 1 view .LVU130
 149:Src/sys_config.c ****   {
 464              		.loc 1 149 7 is_stmt 0 view .LVU131
 465 0050 12A9     		add	r1, sp, #72
 466 0052 2348     		ldr	r0, .L35
 467 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 468              	.LVL14:
 149:Src/sys_config.c ****   {
 469              		.loc 1 149 6 view .LVU132
 470 0058 0028     		cmp	r0, #0
 471 005a 31D1     		bne	.L30
 472              	.L23:
 153:Src/sys_config.c ****   {
 473              		.loc 1 153 3 is_stmt 1 view .LVU133
 153:Src/sys_config.c ****   {
 474              		.loc 1 153 7 is_stmt 0 view .LVU134
 475 005c 2048     		ldr	r0, .L35
ARM GAS  /tmp/ccOlzGVZ.s 			page 15


 476 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 477              	.LVL15:
 153:Src/sys_config.c ****   {
 478              		.loc 1 153 6 view .LVU135
 479 0062 0028     		cmp	r0, #0
 480 0064 2FD1     		bne	.L31
 481              	.L24:
 157:Src/sys_config.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 482              		.loc 1 157 3 is_stmt 1 view .LVU136
 157:Src/sys_config.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 483              		.loc 1 157 37 is_stmt 0 view .LVU137
 484 0066 0023     		movs	r3, #0
 485 0068 1093     		str	r3, [sp, #64]
 158:Src/sys_config.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 486              		.loc 1 158 3 is_stmt 1 view .LVU138
 158:Src/sys_config.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 487              		.loc 1 158 33 is_stmt 0 view .LVU139
 488 006a 1193     		str	r3, [sp, #68]
 159:Src/sys_config.c ****   {
 489              		.loc 1 159 3 is_stmt 1 view .LVU140
 159:Src/sys_config.c ****   {
 490              		.loc 1 159 7 is_stmt 0 view .LVU141
 491 006c 10A9     		add	r1, sp, #64
 492 006e 1C48     		ldr	r0, .L35
 493 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 494              	.LVL16:
 159:Src/sys_config.c ****   {
 495              		.loc 1 159 6 view .LVU142
 496 0074 50BB     		cbnz	r0, .L32
 497              	.L25:
 163:Src/sys_config.c ****   sConfigOC.Pulse = 0;
 498              		.loc 1 163 3 is_stmt 1 view .LVU143
 163:Src/sys_config.c ****   sConfigOC.Pulse = 0;
 499              		.loc 1 163 20 is_stmt 0 view .LVU144
 500 0076 6023     		movs	r3, #96
 501 0078 0993     		str	r3, [sp, #36]
 164:Src/sys_config.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 502              		.loc 1 164 3 is_stmt 1 view .LVU145
 164:Src/sys_config.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 503              		.loc 1 164 19 is_stmt 0 view .LVU146
 504 007a 0022     		movs	r2, #0
 505 007c 0A92     		str	r2, [sp, #40]
 165:Src/sys_config.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 506              		.loc 1 165 3 is_stmt 1 view .LVU147
 165:Src/sys_config.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 507              		.loc 1 165 24 is_stmt 0 view .LVU148
 508 007e 0B92     		str	r2, [sp, #44]
 166:Src/sys_config.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 509              		.loc 1 166 3 is_stmt 1 view .LVU149
 166:Src/sys_config.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 510              		.loc 1 166 25 is_stmt 0 view .LVU150
 511 0080 0C92     		str	r2, [sp, #48]
 167:Src/sys_config.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 512              		.loc 1 167 3 is_stmt 1 view .LVU151
 167:Src/sys_config.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 513              		.loc 1 167 24 is_stmt 0 view .LVU152
 514 0082 0D92     		str	r2, [sp, #52]
ARM GAS  /tmp/ccOlzGVZ.s 			page 16


 168:Src/sys_config.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 515              		.loc 1 168 3 is_stmt 1 view .LVU153
 168:Src/sys_config.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 516              		.loc 1 168 25 is_stmt 0 view .LVU154
 517 0084 0E92     		str	r2, [sp, #56]
 169:Src/sys_config.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 518              		.loc 1 169 3 is_stmt 1 view .LVU155
 169:Src/sys_config.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 519              		.loc 1 169 26 is_stmt 0 view .LVU156
 520 0086 0F92     		str	r2, [sp, #60]
 170:Src/sys_config.c ****   {
 521              		.loc 1 170 3 is_stmt 1 view .LVU157
 170:Src/sys_config.c ****   {
 522              		.loc 1 170 7 is_stmt 0 view .LVU158
 523 0088 09A9     		add	r1, sp, #36
 524 008a 1548     		ldr	r0, .L35
 525 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 526              	.LVL17:
 170:Src/sys_config.c ****   {
 527              		.loc 1 170 6 view .LVU159
 528 0090 F8B9     		cbnz	r0, .L33
 529              	.L26:
 174:Src/sys_config.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 530              		.loc 1 174 3 is_stmt 1 view .LVU160
 174:Src/sys_config.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 531              		.loc 1 174 40 is_stmt 0 view .LVU161
 532 0092 0023     		movs	r3, #0
 533 0094 0193     		str	r3, [sp, #4]
 175:Src/sys_config.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 534              		.loc 1 175 3 is_stmt 1 view .LVU162
 175:Src/sys_config.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 535              		.loc 1 175 41 is_stmt 0 view .LVU163
 536 0096 0293     		str	r3, [sp, #8]
 176:Src/sys_config.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 537              		.loc 1 176 3 is_stmt 1 view .LVU164
 176:Src/sys_config.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 538              		.loc 1 176 34 is_stmt 0 view .LVU165
 539 0098 0393     		str	r3, [sp, #12]
 177:Src/sys_config.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 540              		.loc 1 177 3 is_stmt 1 view .LVU166
 177:Src/sys_config.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 541              		.loc 1 177 33 is_stmt 0 view .LVU167
 542 009a 0493     		str	r3, [sp, #16]
 178:Src/sys_config.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 543              		.loc 1 178 3 is_stmt 1 view .LVU168
 178:Src/sys_config.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 544              		.loc 1 178 35 is_stmt 0 view .LVU169
 545 009c 0593     		str	r3, [sp, #20]
 179:Src/sys_config.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 546              		.loc 1 179 3 is_stmt 1 view .LVU170
 179:Src/sys_config.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 547              		.loc 1 179 38 is_stmt 0 view .LVU171
 548 009e 4FF40052 		mov	r2, #8192
 549 00a2 0692     		str	r2, [sp, #24]
 180:Src/sys_config.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 550              		.loc 1 180 3 is_stmt 1 view .LVU172
 180:Src/sys_config.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
ARM GAS  /tmp/ccOlzGVZ.s 			page 17


 551              		.loc 1 180 40 is_stmt 0 view .LVU173
 552 00a4 0893     		str	r3, [sp, #32]
 181:Src/sys_config.c ****   {
 553              		.loc 1 181 3 is_stmt 1 view .LVU174
 181:Src/sys_config.c ****   {
 554              		.loc 1 181 7 is_stmt 0 view .LVU175
 555 00a6 01A9     		add	r1, sp, #4
 556 00a8 0D48     		ldr	r0, .L35
 557 00aa FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 558              	.LVL18:
 181:Src/sys_config.c ****   {
 559              		.loc 1 181 6 view .LVU176
 560 00ae 98B9     		cbnz	r0, .L34
 561              	.L27:
 188:Src/sys_config.c **** }
 562              		.loc 1 188 3 is_stmt 1 view .LVU177
 563 00b0 0B48     		ldr	r0, .L35
 564 00b2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 565              	.LVL19:
 189:Src/sys_config.c **** 
 566              		.loc 1 189 1 is_stmt 0 view .LVU178
 567 00b6 16B0     		add	sp, sp, #88
 568              	.LCFI12:
 569              		.cfi_remember_state
 570              		.cfi_def_cfa_offset 8
 571              		@ sp needed
 572 00b8 10BD     		pop	{r4, pc}
 573              	.L29:
 574              	.LCFI13:
 575              		.cfi_restore_state
 146:Src/sys_config.c ****   }
 576              		.loc 1 146 5 is_stmt 1 view .LVU179
 577 00ba FFF7FEFF 		bl	Error_Handler
 578              	.LVL20:
 579 00be C4E7     		b	.L22
 580              	.L30:
 151:Src/sys_config.c ****   }
 581              		.loc 1 151 5 view .LVU180
 582 00c0 FFF7FEFF 		bl	Error_Handler
 583              	.LVL21:
 584 00c4 CAE7     		b	.L23
 585              	.L31:
 155:Src/sys_config.c ****   }
 586              		.loc 1 155 5 view .LVU181
 587 00c6 FFF7FEFF 		bl	Error_Handler
 588              	.LVL22:
 589 00ca CCE7     		b	.L24
 590              	.L32:
 161:Src/sys_config.c ****   }
 591              		.loc 1 161 5 view .LVU182
 592 00cc FFF7FEFF 		bl	Error_Handler
 593              	.LVL23:
 594 00d0 D1E7     		b	.L25
 595              	.L33:
 172:Src/sys_config.c ****   }
 596              		.loc 1 172 5 view .LVU183
 597 00d2 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccOlzGVZ.s 			page 18


 598              	.LVL24:
 599 00d6 DCE7     		b	.L26
 600              	.L34:
 183:Src/sys_config.c ****   }
 601              		.loc 1 183 5 view .LVU184
 602 00d8 FFF7FEFF 		bl	Error_Handler
 603              	.LVL25:
 604 00dc E8E7     		b	.L27
 605              	.L36:
 606 00de 00BF     		.align	2
 607              	.L35:
 608 00e0 00000000 		.word	htim1
 609 00e4 00000140 		.word	1073807360
 610              		.cfi_endproc
 611              	.LFE132:
 613              		.section	.text.SystemClock_Config,"ax",%progbits
 614              		.align	1
 615              		.global	SystemClock_Config
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 619              		.fpu fpv4-sp-d16
 621              	SystemClock_Config:
 622              	.LFB130:
  16:Src/sys_config.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 623              		.loc 1 16 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 80
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627 0000 00B5     		push	{lr}
 628              	.LCFI14:
 629              		.cfi_def_cfa_offset 4
 630              		.cfi_offset 14, -4
 631 0002 95B0     		sub	sp, sp, #84
 632              	.LCFI15:
 633              		.cfi_def_cfa_offset 88
  17:Src/sys_config.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 634              		.loc 1 17 3 view .LVU186
  17:Src/sys_config.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 635              		.loc 1 17 22 is_stmt 0 view .LVU187
 636 0004 3022     		movs	r2, #48
 637 0006 0021     		movs	r1, #0
 638 0008 08A8     		add	r0, sp, #32
 639 000a FFF7FEFF 		bl	memset
 640              	.LVL26:
  18:Src/sys_config.c **** 
 641              		.loc 1 18 3 is_stmt 1 view .LVU188
  18:Src/sys_config.c **** 
 642              		.loc 1 18 22 is_stmt 0 view .LVU189
 643 000e 0023     		movs	r3, #0
 644 0010 0393     		str	r3, [sp, #12]
 645 0012 0493     		str	r3, [sp, #16]
 646 0014 0593     		str	r3, [sp, #20]
 647 0016 0693     		str	r3, [sp, #24]
 648 0018 0793     		str	r3, [sp, #28]
  22:Src/sys_config.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 649              		.loc 1 22 3 is_stmt 1 view .LVU190
ARM GAS  /tmp/ccOlzGVZ.s 			page 19


 650              	.LBB7:
  22:Src/sys_config.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 651              		.loc 1 22 3 view .LVU191
 652 001a 0193     		str	r3, [sp, #4]
  22:Src/sys_config.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 653              		.loc 1 22 3 view .LVU192
 654 001c 214A     		ldr	r2, .L43
 655 001e 116C     		ldr	r1, [r2, #64]
 656 0020 41F08051 		orr	r1, r1, #268435456
 657 0024 1164     		str	r1, [r2, #64]
  22:Src/sys_config.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 658              		.loc 1 22 3 view .LVU193
 659 0026 126C     		ldr	r2, [r2, #64]
 660 0028 02F08052 		and	r2, r2, #268435456
 661 002c 0192     		str	r2, [sp, #4]
  22:Src/sys_config.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 662              		.loc 1 22 3 view .LVU194
 663 002e 019A     		ldr	r2, [sp, #4]
 664              	.LBE7:
  23:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 665              		.loc 1 23 3 view .LVU195
 666              	.LBB8:
  23:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 667              		.loc 1 23 3 view .LVU196
 668 0030 0293     		str	r3, [sp, #8]
  23:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 669              		.loc 1 23 3 view .LVU197
 670 0032 1D4B     		ldr	r3, .L43+4
 671 0034 1A68     		ldr	r2, [r3]
 672 0036 42F48042 		orr	r2, r2, #16384
 673 003a 1A60     		str	r2, [r3]
  23:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 674              		.loc 1 23 3 view .LVU198
 675 003c 1B68     		ldr	r3, [r3]
 676 003e 03F48043 		and	r3, r3, #16384
 677 0042 0293     		str	r3, [sp, #8]
  23:Src/sys_config.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 678              		.loc 1 23 3 view .LVU199
 679 0044 029B     		ldr	r3, [sp, #8]
 680              	.LBE8:
  26:Src/sys_config.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 681              		.loc 1 26 3 view .LVU200
  26:Src/sys_config.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 682              		.loc 1 26 36 is_stmt 0 view .LVU201
 683 0046 0123     		movs	r3, #1
 684 0048 0893     		str	r3, [sp, #32]
  27:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 685              		.loc 1 27 3 is_stmt 1 view .LVU202
  27:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 686              		.loc 1 27 30 is_stmt 0 view .LVU203
 687 004a 4FF48033 		mov	r3, #65536
 688 004e 0993     		str	r3, [sp, #36]
  28:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 689              		.loc 1 28 3 is_stmt 1 view .LVU204
  28:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 690              		.loc 1 28 34 is_stmt 0 view .LVU205
 691 0050 0223     		movs	r3, #2
ARM GAS  /tmp/ccOlzGVZ.s 			page 20


 692 0052 0E93     		str	r3, [sp, #56]
  29:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 693              		.loc 1 29 3 is_stmt 1 view .LVU206
  29:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 694              		.loc 1 29 35 is_stmt 0 view .LVU207
 695 0054 4FF48002 		mov	r2, #4194304
 696 0058 0F92     		str	r2, [sp, #60]
  30:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 697              		.loc 1 30 3 is_stmt 1 view .LVU208
  30:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 698              		.loc 1 30 30 is_stmt 0 view .LVU209
 699 005a 0422     		movs	r2, #4
 700 005c 1092     		str	r2, [sp, #64]
  31:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 701              		.loc 1 31 3 is_stmt 1 view .LVU210
  31:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 702              		.loc 1 31 30 is_stmt 0 view .LVU211
 703 005e A822     		movs	r2, #168
 704 0060 1192     		str	r2, [sp, #68]
  32:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 705              		.loc 1 32 3 is_stmt 1 view .LVU212
  32:Src/sys_config.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 706              		.loc 1 32 30 is_stmt 0 view .LVU213
 707 0062 1293     		str	r3, [sp, #72]
  33:Src/sys_config.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 708              		.loc 1 33 3 is_stmt 1 view .LVU214
  33:Src/sys_config.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 709              		.loc 1 33 30 is_stmt 0 view .LVU215
 710 0064 0723     		movs	r3, #7
 711 0066 1393     		str	r3, [sp, #76]
  34:Src/sys_config.c ****   {
 712              		.loc 1 34 3 is_stmt 1 view .LVU216
  34:Src/sys_config.c ****   {
 713              		.loc 1 34 7 is_stmt 0 view .LVU217
 714 0068 08A8     		add	r0, sp, #32
 715 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 716              	.LVL27:
  34:Src/sys_config.c ****   {
 717              		.loc 1 34 6 view .LVU218
 718 006e 90B9     		cbnz	r0, .L41
 719              	.L38:
  40:Src/sys_config.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 720              		.loc 1 40 3 is_stmt 1 view .LVU219
  40:Src/sys_config.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 721              		.loc 1 40 31 is_stmt 0 view .LVU220
 722 0070 0F23     		movs	r3, #15
 723 0072 0393     		str	r3, [sp, #12]
  41:Src/sys_config.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 724              		.loc 1 41 3 is_stmt 1 view .LVU221
  41:Src/sys_config.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 725              		.loc 1 41 34 is_stmt 0 view .LVU222
 726 0074 0221     		movs	r1, #2
 727 0076 0491     		str	r1, [sp, #16]
  42:Src/sys_config.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 728              		.loc 1 42 3 is_stmt 1 view .LVU223
  42:Src/sys_config.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 729              		.loc 1 42 35 is_stmt 0 view .LVU224
ARM GAS  /tmp/ccOlzGVZ.s 			page 21


 730 0078 8023     		movs	r3, #128
 731 007a 0593     		str	r3, [sp, #20]
  43:Src/sys_config.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 732              		.loc 1 43 3 is_stmt 1 view .LVU225
  43:Src/sys_config.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 733              		.loc 1 43 36 is_stmt 0 view .LVU226
 734 007c 4FF48053 		mov	r3, #4096
 735 0080 0693     		str	r3, [sp, #24]
  44:Src/sys_config.c **** 
 736              		.loc 1 44 3 is_stmt 1 view .LVU227
  44:Src/sys_config.c **** 
 737              		.loc 1 44 36 is_stmt 0 view .LVU228
 738 0082 4FF4A053 		mov	r3, #5120
 739 0086 0793     		str	r3, [sp, #28]
  46:Src/sys_config.c ****   {
 740              		.loc 1 46 3 is_stmt 1 view .LVU229
  46:Src/sys_config.c ****   {
 741              		.loc 1 46 7 is_stmt 0 view .LVU230
 742 0088 03A8     		add	r0, sp, #12
 743 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 744              	.LVL28:
  46:Src/sys_config.c ****   {
 745              		.loc 1 46 6 view .LVU231
 746 008e 28B9     		cbnz	r0, .L42
 747              	.L37:
  50:Src/sys_config.c **** 
 748              		.loc 1 50 1 view .LVU232
 749 0090 15B0     		add	sp, sp, #84
 750              	.LCFI16:
 751              		.cfi_remember_state
 752              		.cfi_def_cfa_offset 4
 753              		@ sp needed
 754 0092 5DF804FB 		ldr	pc, [sp], #4
 755              	.L41:
 756              	.LCFI17:
 757              		.cfi_restore_state
  36:Src/sys_config.c ****   }
 758              		.loc 1 36 5 is_stmt 1 view .LVU233
 759 0096 FFF7FEFF 		bl	Error_Handler
 760              	.LVL29:
 761 009a E9E7     		b	.L38
 762              	.L42:
  48:Src/sys_config.c ****   }
 763              		.loc 1 48 5 view .LVU234
 764 009c FFF7FEFF 		bl	Error_Handler
 765              	.LVL30:
  50:Src/sys_config.c **** 
 766              		.loc 1 50 1 is_stmt 0 view .LVU235
 767 00a0 F6E7     		b	.L37
 768              	.L44:
 769 00a2 00BF     		.align	2
 770              	.L43:
 771 00a4 00380240 		.word	1073887232
 772 00a8 00700040 		.word	1073770496
 773              		.cfi_endproc
 774              	.LFE130:
 776              		.section	.text.system_peripheral_init,"ax",%progbits
ARM GAS  /tmp/ccOlzGVZ.s 			page 22


 777              		.align	1
 778              		.global	system_peripheral_init
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 782              		.fpu fpv4-sp-d16
 784              	system_peripheral_init:
 785              	.LFB135:
 230:Src/sys_config.c **** 
 231:Src/sys_config.c **** /* USER CODE BEGIN 4 */
 232:Src/sys_config.c **** 
 233:Src/sys_config.c **** /* USER CODE END 4 */
 234:Src/sys_config.c **** 
 235:Src/sys_config.c **** /**
 236:Src/sys_config.c ****   * @brief  This function is executed in case of error occurrence.
 237:Src/sys_config.c ****   * @retval None
 238:Src/sys_config.c ****   */
 239:Src/sys_config.c **** 
 240:Src/sys_config.c **** void system_peripheral_init(void)
 241:Src/sys_config.c **** {
 786              		.loc 1 241 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790 0000 08B5     		push	{r3, lr}
 791              	.LCFI18:
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 3, -8
 794              		.cfi_offset 14, -4
 242:Src/sys_config.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 243:Src/sys_config.c ****   HAL_Init();
 795              		.loc 1 243 3 view .LVU237
 796 0002 FFF7FEFF 		bl	HAL_Init
 797              	.LVL31:
 244:Src/sys_config.c **** 
 245:Src/sys_config.c ****   /* Configure the system clock */
 246:Src/sys_config.c ****   SystemClock_Config();
 798              		.loc 1 246 3 view .LVU238
 799 0006 FFF7FEFF 		bl	SystemClock_Config
 800              	.LVL32:
 247:Src/sys_config.c **** 
 248:Src/sys_config.c ****   /* Initialize all configured peripherals */
 249:Src/sys_config.c ****   MX_GPIO_Init();
 801              		.loc 1 249 3 view .LVU239
 802 000a FFF7FEFF 		bl	MX_GPIO_Init
 803              	.LVL33:
 250:Src/sys_config.c ****   MX_DMA_Init();
 804              		.loc 1 250 3 view .LVU240
 805 000e FFF7FEFF 		bl	MX_DMA_Init
 806              	.LVL34:
 251:Src/sys_config.c ****   MX_ADC1_Init();
 807              		.loc 1 251 3 view .LVU241
 808 0012 FFF7FEFF 		bl	MX_ADC1_Init
 809              	.LVL35:
 252:Src/sys_config.c ****   MX_TIM1_Init();
 810              		.loc 1 252 3 view .LVU242
 811 0016 FFF7FEFF 		bl	MX_TIM1_Init
ARM GAS  /tmp/ccOlzGVZ.s 			page 23


 812              	.LVL36:
 253:Src/sys_config.c ****   MX_USB_DEVICE_Init();
 813              		.loc 1 253 3 view .LVU243
 814 001a FFF7FEFF 		bl	MX_USB_DEVICE_Init
 815              	.LVL37:
 254:Src/sys_config.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 816              		.loc 1 254 3 view .LVU244
 817 001e 0021     		movs	r1, #0
 818 0020 0148     		ldr	r0, .L47
 819 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 820              	.LVL38:
 255:Src/sys_config.c **** }...
 821              		.loc 1 255 1 is_stmt 0 view .LVU245
 822 0026 08BD     		pop	{r3, pc}
 823              	.L48:
 824              		.align	2
 825              	.L47:
 826 0028 00000000 		.word	htim1
 827              		.cfi_endproc
 828              	.LFE135:
 830              		.comm	htim1,64,4
 831              		.comm	hdma_adc1,96,4
 832              		.comm	hadc1,72,4
 833              		.text
 834              	.Letext0:
 835              		.file 2 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine/_default_types.h"
 836              		.file 3 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 837              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 838              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 839              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 840              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 841              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 842              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 843              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 844              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 845              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 846              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 847              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 848              		.file 15 "Inc/main.h"
 849              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 850              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 851              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 852              		.file 19 "<built-in>"
ARM GAS  /tmp/ccOlzGVZ.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sys_config.c
     /tmp/ccOlzGVZ.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccOlzGVZ.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccOlzGVZ.s:145    .text.MX_GPIO_Init:000000000000008c $d
     /tmp/ccOlzGVZ.s:151    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccOlzGVZ.s:157    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccOlzGVZ.s:205    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/ccOlzGVZ.s:210    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccOlzGVZ.s:216    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccOlzGVZ.s:372    .text.MX_ADC1_Init:0000000000000094 $d
                            *COM*:0000000000000048 hadc1
     /tmp/ccOlzGVZ.s:379    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccOlzGVZ.s:385    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccOlzGVZ.s:608    .text.MX_TIM1_Init:00000000000000e0 $d
                            *COM*:0000000000000040 htim1
     /tmp/ccOlzGVZ.s:614    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccOlzGVZ.s:621    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccOlzGVZ.s:771    .text.SystemClock_Config:00000000000000a4 $d
     /tmp/ccOlzGVZ.s:777    .text.system_peripheral_init:0000000000000000 $t
     /tmp/ccOlzGVZ.s:784    .text.system_peripheral_init:0000000000000000 system_peripheral_init
     /tmp/ccOlzGVZ.s:826    .text.system_peripheral_init:0000000000000028 $d
                            *COM*:0000000000000060 hdma_adc1

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_TIM_PWM_Start
