$comment
	File created using the following command:
		vcd file fourbitadd.msim.vcd -direction
$end
$date
	Fri Dec 01 15:31:10 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fourbitadd_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Carry_in $end
$var wire 1 $ Carry_out $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Carry_out~output_o $end
$var wire 1 0 S[3]~output_o $end
$var wire 1 1 S[2]~output_o $end
$var wire 1 2 S[1]~output_o $end
$var wire 1 3 S[0]~output_o $end
$var wire 1 4 A[3]~input_o $end
$var wire 1 5 B[3]~input_o $end
$var wire 1 6 A[2]~input_o $end
$var wire 1 7 B[2]~input_o $end
$var wire 1 8 A[1]~input_o $end
$var wire 1 9 B[1]~input_o $end
$var wire 1 : A[0]~input_o $end
$var wire 1 ; B[0]~input_o $end
$var wire 1 < Carry_in~input_o $end
$var wire 1 = inst1|inst~combout $end
$var wire 1 > inst3|inst~combout $end
$var wire 1 ? inst3|inst2|AND_INV~0_combout $end
$var wire 1 @ inst2|inst2|AND_INV~0_combout $end
$var wire 1 A inst1|inst2|AND_INV~0_combout $end
$var wire 1 B inst|inst2|AND_INV~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b1 "
0#
1$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
1/
00
01
02
03
14
05
16
07
18
09
1:
1;
0<
1=
1>
0?
0@
0A
0B
$end
#1000000
