# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_3_2.srcs/sim_1/imports/Lab4-3-2/waveform_generation_tb.vhd" \

# Do not sort compile order
nosort
