// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlation_accel_v3_backEnd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        NUMBER_OF_DAYS_dout,
        NUMBER_OF_DAYS_empty_n,
        NUMBER_OF_DAYS_read,
        NUMBER_OF_INDICES_dout,
        NUMBER_OF_INDICES_empty_n,
        NUMBER_OF_INDICES_read,
        sum_weight_in_V_dout,
        sum_weight_in_V_empty_n,
        sum_weight_in_V_read,
        sum_return_in_V_dout,
        sum_return_in_V_empty_n,
        sum_return_in_V_read,
        sum_weight_returnSquare_in_V_dout,
        sum_weight_returnSquare_in_V_empty_n,
        sum_weight_returnSquare_in_V_read,
        sum_weight_return_in_V_dout,
        sum_weight_return_in_V_empty_n,
        sum_weight_return_in_V_read,
        sum_weight_returnA_returnB_in_s_dout,
        sum_weight_returnA_returnB_in_s_empty_n,
        sum_weight_returnA_returnB_in_s_read,
        sum_returnA_in_V_dout,
        sum_returnA_in_V_empty_n,
        sum_returnA_in_V_read,
        sum_weight_returnSquareA_in_V_dout,
        sum_weight_returnSquareA_in_V_empty_n,
        sum_weight_returnSquareA_in_V_read,
        sum_weight_returnA_in_V_dout,
        sum_weight_returnA_in_V_empty_n,
        sum_weight_returnA_in_V_read,
        out_correlation_TDATA,
        out_correlation_TVALID,
        out_correlation_TREADY,
        out_correlation_TKEEP,
        out_correlation_TSTRB,
        out_correlation_TUSER,
        out_correlation_TLAST,
        out_correlation_TID,
        out_correlation_TDEST
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_st6_fsm_5 = 9'b100000;
parameter    ap_ST_st7_fsm_6 = 9'b1000000;
parameter    ap_ST_pp0_stg0_fsm_7 = 9'b10000000;
parameter    ap_ST_st96_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_40000000 = 32'b1000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] NUMBER_OF_DAYS_dout;
input   NUMBER_OF_DAYS_empty_n;
output   NUMBER_OF_DAYS_read;
input  [31:0] NUMBER_OF_INDICES_dout;
input   NUMBER_OF_INDICES_empty_n;
output   NUMBER_OF_INDICES_read;
input  [31:0] sum_weight_in_V_dout;
input   sum_weight_in_V_empty_n;
output   sum_weight_in_V_read;
input  [31:0] sum_return_in_V_dout;
input   sum_return_in_V_empty_n;
output   sum_return_in_V_read;
input  [31:0] sum_weight_returnSquare_in_V_dout;
input   sum_weight_returnSquare_in_V_empty_n;
output   sum_weight_returnSquare_in_V_read;
input  [31:0] sum_weight_return_in_V_dout;
input   sum_weight_return_in_V_empty_n;
output   sum_weight_return_in_V_read;
input  [31:0] sum_weight_returnA_returnB_in_s_dout;
input   sum_weight_returnA_returnB_in_s_empty_n;
output   sum_weight_returnA_returnB_in_s_read;
input  [31:0] sum_returnA_in_V_dout;
input   sum_returnA_in_V_empty_n;
output   sum_returnA_in_V_read;
input  [31:0] sum_weight_returnSquareA_in_V_dout;
input   sum_weight_returnSquareA_in_V_empty_n;
output   sum_weight_returnSquareA_in_V_read;
input  [31:0] sum_weight_returnA_in_V_dout;
input   sum_weight_returnA_in_V_empty_n;
output   sum_weight_returnA_in_V_read;
output  [31:0] out_correlation_TDATA;
output   out_correlation_TVALID;
input   out_correlation_TREADY;
output  [3:0] out_correlation_TKEEP;
output  [3:0] out_correlation_TSTRB;
output  [0:0] out_correlation_TUSER;
output  [0:0] out_correlation_TLAST;
output  [0:0] out_correlation_TID;
output  [0:0] out_correlation_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg NUMBER_OF_DAYS_read;
reg NUMBER_OF_INDICES_read;
reg sum_weight_in_V_read;
reg sum_return_in_V_read;
reg sum_weight_returnSquare_in_V_read;
reg sum_weight_return_in_V_read;
reg sum_weight_returnA_returnB_in_s_read;
reg sum_returnA_in_V_read;
reg sum_weight_returnSquareA_in_V_read;
reg sum_weight_returnA_in_V_read;
reg out_correlation_TVALID;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_28;
reg   [30:0] column_index_i_reg_232;
reg   [31:0] NUMBER_OF_INDICES_read_reg_387;
reg    ap_sig_bdd_95;
wire   [31:0] tmp_i_fu_351_p2;
reg   [31:0] tmp_i_reg_393;
wire   [31:0] grp_fu_338_p1;
reg   [31:0] tmp_i_24_reg_398;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_107;
wire   [31:0] tmp_1_i_fu_357_p2;
reg   [31:0] tmp_1_i_reg_404;
wire   [0:0] tmp_2_i_fu_366_p2;
reg   [0:0] tmp_2_i_reg_409;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_7;
reg    ap_sig_bdd_118;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_148;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg    ap_reg_ppiten_pp0_it63 = 1'b0;
reg    ap_reg_ppiten_pp0_it64 = 1'b0;
reg    ap_reg_ppiten_pp0_it65 = 1'b0;
reg    ap_reg_ppiten_pp0_it66 = 1'b0;
reg    ap_reg_ppiten_pp0_it67 = 1'b0;
reg    ap_reg_ppiten_pp0_it68 = 1'b0;
reg    ap_reg_ppiten_pp0_it69 = 1'b0;
reg    ap_reg_ppiten_pp0_it70 = 1'b0;
reg    ap_reg_ppiten_pp0_it71 = 1'b0;
reg    ap_reg_ppiten_pp0_it72 = 1'b0;
reg    ap_reg_ppiten_pp0_it73 = 1'b0;
reg    ap_reg_ppiten_pp0_it74 = 1'b0;
reg    ap_reg_ppiten_pp0_it75 = 1'b0;
reg    ap_reg_ppiten_pp0_it76 = 1'b0;
reg    ap_reg_ppiten_pp0_it77 = 1'b0;
reg    ap_reg_ppiten_pp0_it78 = 1'b0;
reg    ap_reg_ppiten_pp0_it79 = 1'b0;
reg    ap_reg_ppiten_pp0_it80 = 1'b0;
reg    ap_reg_ppiten_pp0_it81 = 1'b0;
reg    ap_reg_ppiten_pp0_it82 = 1'b0;
reg    ap_reg_ppiten_pp0_it83 = 1'b0;
reg    ap_reg_ppiten_pp0_it84 = 1'b0;
reg    ap_reg_ppiten_pp0_it85 = 1'b0;
reg    ap_reg_ppiten_pp0_it86 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86;
reg    ap_sig_ioackin_out_correlation_TREADY;
reg    ap_reg_ppiten_pp0_it87 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85;
wire   [0:0] tmp_33_i_fu_371_p2;
reg   [0:0] tmp_33_i_reg_413;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it52;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it53;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it54;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it55;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it56;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it57;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it58;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it59;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it60;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it61;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it62;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it63;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it64;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it65;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it66;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it67;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it68;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it69;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it70;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it71;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it72;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it73;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it74;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it75;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it76;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it77;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it78;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it79;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it80;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it81;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it82;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it83;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it84;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it85;
reg   [0:0] ap_reg_ppstg_tmp_33_i_reg_413_pp0_it86;
wire   [30:0] column_index_fu_376_p2;
reg   [31:0] tmp_reg_423;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it10;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it11;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it12;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it13;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it14;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it15;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it16;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it17;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it25;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it26;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it27;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it28;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it29;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it30;
reg   [31:0] ap_reg_ppstg_tmp_reg_423_pp0_it31;
reg   [31:0] tmp_10_reg_430;
reg   [31:0] tmp_11_reg_435;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it10;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it11;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it12;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it13;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it14;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it15;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it16;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it17;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_435_pp0_it25;
reg   [31:0] tmp_12_reg_440;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it10;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it11;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it12;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it13;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it14;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it15;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it16;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it17;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_12_reg_440_pp0_it21;
reg   [31:0] tmp_13_reg_446;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it10;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it11;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it12;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it13;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it14;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it15;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it16;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it17;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_446_pp0_it21;
reg   [31:0] tmp_14_reg_451;
reg   [31:0] tmp_15_reg_456;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it10;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it11;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it12;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it13;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it14;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it15;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it16;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it17;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_15_reg_456_pp0_it25;
reg   [31:0] tmp_16_reg_461;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it10;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it11;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it12;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it13;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it14;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it15;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it16;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it17;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_16_reg_461_pp0_it22;
wire   [31:0] grp_fu_314_p2;
reg   [31:0] meanReturnA_reg_467;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it18;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it19;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it20;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it21;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it22;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it23;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it24;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it25;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it26;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it27;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it28;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it29;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it30;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it31;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it32;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it33;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it34;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it35;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it36;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it37;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it38;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it39;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it40;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it41;
reg   [31:0] ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;
wire   [31:0] grp_fu_318_p2;
reg   [31:0] meanReturnB_reg_476;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it18;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it19;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it20;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it21;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it22;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it23;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it24;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it25;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it26;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it27;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it28;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it29;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it30;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it31;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it32;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it33;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it34;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it35;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it36;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it37;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it38;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it39;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it40;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it41;
reg   [31:0] ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;
wire   [31:0] grp_fu_272_p2;
reg   [31:0] tmp_12_i_reg_485;
wire   [31:0] grp_fu_277_p2;
reg   [31:0] tmp_18_i_reg_490;
wire   [31:0] grp_fu_282_p2;
reg   [31:0] tmp_24_i_reg_495;
wire   [31:0] grp_fu_286_p2;
reg   [31:0] tmp_13_i_reg_500;
wire   [31:0] grp_fu_290_p2;
reg   [31:0] tmp_19_i_reg_505;
wire   [31:0] grp_fu_244_p2;
reg   [31:0] tmp_25_i_reg_510;
wire   [31:0] grp_fu_294_p2;
reg   [31:0] tmp_26_i_reg_515;
wire   [31:0] grp_fu_248_p2;
reg   [31:0] tmp_14_i_reg_520;
wire   [31:0] grp_fu_252_p2;
reg   [31:0] tmp_20_i_reg_525;
wire   [31:0] grp_fu_256_p2;
reg   [31:0] tmp_27_i_reg_530;
wire   [31:0] grp_fu_322_p2;
reg   [31:0] tmp_15_i_reg_535;
wire   [31:0] grp_fu_298_p2;
reg   [31:0] tmp_16_i_reg_540;
wire   [31:0] grp_fu_326_p2;
reg   [31:0] tmp_21_i_reg_545;
wire   [31:0] grp_fu_302_p2;
reg   [31:0] tmp_22_i_reg_550;
wire   [31:0] grp_fu_306_p2;
reg   [31:0] tmp_29_i_reg_555;
reg   [31:0] ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47;
wire   [31:0] grp_fu_330_p2;
reg   [31:0] tmp_28_i_reg_560;
wire   [31:0] grp_fu_260_p2;
reg   [31:0] tmp_17_i_reg_565;
wire   [31:0] grp_fu_264_p2;
reg   [31:0] tmp_23_i_reg_570;
wire   [31:0] grp_fu_268_p2;
reg   [31:0] covariance_reg_575;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it53;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it54;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it55;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it56;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it57;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it58;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it59;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it60;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it61;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it62;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it63;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it64;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it65;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it66;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it67;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it68;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it69;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it70;
reg   [31:0] ap_reg_ppstg_covariance_reg_575_pp0_it71;
wire   [31:0] grp_fu_341_p2;
reg   [31:0] volatilityA_reg_580;
wire   [31:0] grp_fu_346_p2;
reg   [31:0] volatilityB_reg_585;
wire   [31:0] grp_fu_310_p2;
reg   [31:0] tmp_30_i_reg_590;
reg    ap_reg_ioackin_out_correlation_TREADY = 1'b0;
wire   [31:0] grp_fu_244_p0;
wire   [31:0] grp_fu_244_p1;
wire   [31:0] grp_fu_248_p0;
wire   [31:0] grp_fu_248_p1;
wire   [31:0] grp_fu_252_p0;
wire   [31:0] grp_fu_252_p1;
wire   [31:0] grp_fu_256_p0;
wire   [31:0] grp_fu_256_p1;
wire   [31:0] grp_fu_260_p0;
wire   [31:0] grp_fu_260_p1;
wire   [31:0] grp_fu_264_p0;
wire   [31:0] grp_fu_264_p1;
wire   [31:0] grp_fu_268_p0;
wire   [31:0] grp_fu_268_p1;
wire   [31:0] grp_fu_272_p0;
wire   [31:0] grp_fu_272_p1;
wire   [31:0] grp_fu_277_p0;
wire   [31:0] grp_fu_277_p1;
wire   [31:0] grp_fu_282_p0;
wire   [31:0] grp_fu_282_p1;
wire   [31:0] grp_fu_286_p0;
wire   [31:0] grp_fu_286_p1;
wire   [31:0] grp_fu_290_p0;
wire   [31:0] grp_fu_290_p1;
wire   [31:0] grp_fu_294_p0;
wire   [31:0] grp_fu_294_p1;
wire   [31:0] grp_fu_298_p0;
wire   [31:0] grp_fu_298_p1;
wire   [31:0] grp_fu_302_p0;
wire   [31:0] grp_fu_302_p1;
wire   [31:0] grp_fu_306_p0;
wire   [31:0] grp_fu_306_p1;
wire   [31:0] grp_fu_310_p0;
wire   [31:0] grp_fu_310_p1;
wire   [31:0] grp_fu_314_p0;
wire   [31:0] grp_fu_314_p1;
wire   [31:0] grp_fu_318_p0;
wire   [31:0] grp_fu_318_p1;
wire   [31:0] grp_fu_322_p0;
wire   [31:0] grp_fu_322_p1;
wire   [31:0] grp_fu_326_p0;
wire   [31:0] grp_fu_326_p1;
wire   [31:0] grp_fu_330_p0;
wire   [31:0] grp_fu_330_p1;
wire   [31:0] grp_fu_334_p0;
wire   [31:0] grp_fu_334_p1;
wire   [31:0] grp_fu_338_p0;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1178;
wire   [31:0] grp_fu_341_p1;
wire   [31:0] grp_fu_346_p1;
wire   [31:0] column_index_cast_i_fu_362_p1;
wire   [31:0] grp_fu_334_p2;
reg    grp_fu_244_ce;
reg    grp_fu_248_ce;
reg    grp_fu_252_ce;
reg    grp_fu_256_ce;
reg    grp_fu_260_ce;
reg    grp_fu_264_ce;
reg    grp_fu_268_ce;
reg    grp_fu_272_ce;
reg    grp_fu_277_ce;
reg    grp_fu_282_ce;
reg    grp_fu_286_ce;
reg    grp_fu_290_ce;
reg    grp_fu_294_ce;
reg    grp_fu_298_ce;
reg    grp_fu_302_ce;
reg    grp_fu_306_ce;
reg    grp_fu_310_ce;
reg    grp_fu_314_ce;
reg    grp_fu_318_ce;
reg    grp_fu_322_ce;
reg    grp_fu_326_ce;
reg    grp_fu_330_ce;
reg    grp_fu_334_ce;
wire    grp_fu_338_ce;
wire   [31:0] grp_fu_341_p0;
reg    grp_fu_341_ce;
wire   [31:0] grp_fu_346_p0;
reg    grp_fu_346_ce;
reg    ap_sig_cseq_ST_st96_fsm_8;
reg    ap_sig_bdd_1537;
reg   [8:0] ap_NS_fsm;


correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_244_p0 ),
    .din1( grp_fu_244_p1 ),
    .ce( grp_fu_244_ce ),
    .dout( grp_fu_244_p2 )
);

correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_248_p0 ),
    .din1( grp_fu_248_p1 ),
    .ce( grp_fu_248_ce ),
    .dout( grp_fu_248_p2 )
);

correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_252_p0 ),
    .din1( grp_fu_252_p1 ),
    .ce( grp_fu_252_ce ),
    .dout( grp_fu_252_p2 )
);

correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_256_p0 ),
    .din1( grp_fu_256_p1 ),
    .ce( grp_fu_256_ce ),
    .dout( grp_fu_256_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_260_p0 ),
    .din1( grp_fu_260_p1 ),
    .ce( grp_fu_260_ce ),
    .dout( grp_fu_260_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_264_p0 ),
    .din1( grp_fu_264_p1 ),
    .ce( grp_fu_264_ce ),
    .dout( grp_fu_264_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_268_p0 ),
    .din1( grp_fu_268_p1 ),
    .ce( grp_fu_268_ce ),
    .dout( grp_fu_268_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_272_p0 ),
    .din1( grp_fu_272_p1 ),
    .ce( grp_fu_272_ce ),
    .dout( grp_fu_272_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_277_p0 ),
    .din1( grp_fu_277_p1 ),
    .ce( grp_fu_277_ce ),
    .dout( grp_fu_277_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U46(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_282_p0 ),
    .din1( grp_fu_282_p1 ),
    .ce( grp_fu_282_ce ),
    .dout( grp_fu_282_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U47(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_286_p0 ),
    .din1( grp_fu_286_p1 ),
    .ce( grp_fu_286_ce ),
    .dout( grp_fu_286_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U48(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_290_p0 ),
    .din1( grp_fu_290_p1 ),
    .ce( grp_fu_290_ce ),
    .dout( grp_fu_290_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U49(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_294_p0 ),
    .din1( grp_fu_294_p1 ),
    .ce( grp_fu_294_ce ),
    .dout( grp_fu_294_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U50(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_298_p0 ),
    .din1( grp_fu_298_p1 ),
    .ce( grp_fu_298_ce ),
    .dout( grp_fu_298_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U51(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_302_p0 ),
    .din1( grp_fu_302_p1 ),
    .ce( grp_fu_302_ce ),
    .dout( grp_fu_302_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U52(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_306_p0 ),
    .din1( grp_fu_306_p1 ),
    .ce( grp_fu_306_ce ),
    .dout( grp_fu_306_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U53(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_310_p0 ),
    .din1( grp_fu_310_p1 ),
    .ce( grp_fu_310_ce ),
    .dout( grp_fu_310_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U54(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_314_p0 ),
    .din1( grp_fu_314_p1 ),
    .ce( grp_fu_314_ce ),
    .dout( grp_fu_314_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U55(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_318_p0 ),
    .din1( grp_fu_318_p1 ),
    .ce( grp_fu_318_ce ),
    .dout( grp_fu_318_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U56(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_322_p0 ),
    .din1( grp_fu_322_p1 ),
    .ce( grp_fu_322_ce ),
    .dout( grp_fu_322_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U57(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_326_p0 ),
    .din1( grp_fu_326_p1 ),
    .ce( grp_fu_326_ce ),
    .dout( grp_fu_326_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U58(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_330_p0 ),
    .din1( grp_fu_330_p1 ),
    .ce( grp_fu_330_ce ),
    .dout( grp_fu_330_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U59(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_334_p0 ),
    .din1( grp_fu_334_p1 ),
    .ce( grp_fu_334_ce ),
    .dout( grp_fu_334_p2 )
);

correlation_accel_v3_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_sitofp_32ns_32_6_U60(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_338_p0 ),
    .ce( grp_fu_338_ce ),
    .dout( grp_fu_338_p1 )
);

correlation_accel_v3_fsqrt_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fsqrt_32ns_32ns_32_16_U61(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_341_p0 ),
    .din1( grp_fu_341_p1 ),
    .ce( grp_fu_341_ce ),
    .dout( grp_fu_341_p2 )
);

correlation_accel_v3_fsqrt_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fsqrt_32ns_32ns_32_16_U62(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_346_p0 ),
    .din1( grp_fu_346_p1 ),
    .ce( grp_fu_346_ce ),
    .dout( grp_fu_346_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_8)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_out_correlation_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_out_correlation_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_out_correlation_TREADY <= ap_const_logic_0;
    end else begin
        if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
            ap_reg_ioackin_out_correlation_TREADY <= ap_const_logic_0;
        end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87) & ~(ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_logic_1 == out_correlation_TREADY))) begin
            ap_reg_ioackin_out_correlation_TREADY <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (tmp_2_i_fu_366_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(tmp_2_i_fu_366_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (tmp_2_i_fu_366_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

/// ap_reg_ppiten_pp0_it53 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

/// ap_reg_ppiten_pp0_it54 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

/// ap_reg_ppiten_pp0_it55 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

/// ap_reg_ppiten_pp0_it56 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

/// ap_reg_ppiten_pp0_it57 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

/// ap_reg_ppiten_pp0_it58 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

/// ap_reg_ppiten_pp0_it59 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it60 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

/// ap_reg_ppiten_pp0_it61 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

/// ap_reg_ppiten_pp0_it62 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end
    end
end

/// ap_reg_ppiten_pp0_it63 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it63
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it63 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it63 <= ap_reg_ppiten_pp0_it62;
        end
    end
end

/// ap_reg_ppiten_pp0_it64 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it64
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it64 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it64 <= ap_reg_ppiten_pp0_it63;
        end
    end
end

/// ap_reg_ppiten_pp0_it65 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it65
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it65 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it65 <= ap_reg_ppiten_pp0_it64;
        end
    end
end

/// ap_reg_ppiten_pp0_it66 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it66
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it66 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it66 <= ap_reg_ppiten_pp0_it65;
        end
    end
end

/// ap_reg_ppiten_pp0_it67 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it67
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it67 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it67 <= ap_reg_ppiten_pp0_it66;
        end
    end
end

/// ap_reg_ppiten_pp0_it68 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it68
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it68 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it68 <= ap_reg_ppiten_pp0_it67;
        end
    end
end

/// ap_reg_ppiten_pp0_it69 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it69
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it69 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it69 <= ap_reg_ppiten_pp0_it68;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it70 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it70
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it70 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it70 <= ap_reg_ppiten_pp0_it69;
        end
    end
end

/// ap_reg_ppiten_pp0_it71 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it71
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it71 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it71 <= ap_reg_ppiten_pp0_it70;
        end
    end
end

/// ap_reg_ppiten_pp0_it72 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it72
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it72 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it72 <= ap_reg_ppiten_pp0_it71;
        end
    end
end

/// ap_reg_ppiten_pp0_it73 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it73
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it73 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it73 <= ap_reg_ppiten_pp0_it72;
        end
    end
end

/// ap_reg_ppiten_pp0_it74 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it74
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it74 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it74 <= ap_reg_ppiten_pp0_it73;
        end
    end
end

/// ap_reg_ppiten_pp0_it75 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it75
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it75 <= ap_reg_ppiten_pp0_it74;
        end
    end
end

/// ap_reg_ppiten_pp0_it76 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it76
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it76 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it76 <= ap_reg_ppiten_pp0_it75;
        end
    end
end

/// ap_reg_ppiten_pp0_it77 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it77
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it77 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it77 <= ap_reg_ppiten_pp0_it76;
        end
    end
end

/// ap_reg_ppiten_pp0_it78 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it78
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it78 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it78 <= ap_reg_ppiten_pp0_it77;
        end
    end
end

/// ap_reg_ppiten_pp0_it79 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it79
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it79 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it79 <= ap_reg_ppiten_pp0_it78;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it80 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it80
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it80 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it80 <= ap_reg_ppiten_pp0_it79;
        end
    end
end

/// ap_reg_ppiten_pp0_it81 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it81
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it81 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it81 <= ap_reg_ppiten_pp0_it80;
        end
    end
end

/// ap_reg_ppiten_pp0_it82 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it82
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it82 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it82 <= ap_reg_ppiten_pp0_it81;
        end
    end
end

/// ap_reg_ppiten_pp0_it83 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it83
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it83 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it83 <= ap_reg_ppiten_pp0_it82;
        end
    end
end

/// ap_reg_ppiten_pp0_it84 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it84
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it84 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it84 <= ap_reg_ppiten_pp0_it83;
        end
    end
end

/// ap_reg_ppiten_pp0_it85 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it85
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it85 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it85 <= ap_reg_ppiten_pp0_it84;
        end
    end
end

/// ap_reg_ppiten_pp0_it86 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it86
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it86 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it86 <= ap_reg_ppiten_pp0_it85;
        end
    end
end

/// ap_reg_ppiten_pp0_it87 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it87
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it87 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it87 <= ap_reg_ppiten_pp0_it86;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it87 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(tmp_2_i_fu_366_p2 == ap_const_lv1_0))) begin
        column_index_i_reg_232 <= column_index_fu_376_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        column_index_i_reg_232 <= ap_const_lv31_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_95)) begin
        NUMBER_OF_INDICES_read_reg_387 <= NUMBER_OF_INDICES_dout;
        tmp_i_reg_393 <= tmp_i_fu_351_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87)))) begin
        ap_reg_ppstg_covariance_reg_575_pp0_it53 <= covariance_reg_575;
        ap_reg_ppstg_covariance_reg_575_pp0_it54 <= ap_reg_ppstg_covariance_reg_575_pp0_it53;
        ap_reg_ppstg_covariance_reg_575_pp0_it55 <= ap_reg_ppstg_covariance_reg_575_pp0_it54;
        ap_reg_ppstg_covariance_reg_575_pp0_it56 <= ap_reg_ppstg_covariance_reg_575_pp0_it55;
        ap_reg_ppstg_covariance_reg_575_pp0_it57 <= ap_reg_ppstg_covariance_reg_575_pp0_it56;
        ap_reg_ppstg_covariance_reg_575_pp0_it58 <= ap_reg_ppstg_covariance_reg_575_pp0_it57;
        ap_reg_ppstg_covariance_reg_575_pp0_it59 <= ap_reg_ppstg_covariance_reg_575_pp0_it58;
        ap_reg_ppstg_covariance_reg_575_pp0_it60 <= ap_reg_ppstg_covariance_reg_575_pp0_it59;
        ap_reg_ppstg_covariance_reg_575_pp0_it61 <= ap_reg_ppstg_covariance_reg_575_pp0_it60;
        ap_reg_ppstg_covariance_reg_575_pp0_it62 <= ap_reg_ppstg_covariance_reg_575_pp0_it61;
        ap_reg_ppstg_covariance_reg_575_pp0_it63 <= ap_reg_ppstg_covariance_reg_575_pp0_it62;
        ap_reg_ppstg_covariance_reg_575_pp0_it64 <= ap_reg_ppstg_covariance_reg_575_pp0_it63;
        ap_reg_ppstg_covariance_reg_575_pp0_it65 <= ap_reg_ppstg_covariance_reg_575_pp0_it64;
        ap_reg_ppstg_covariance_reg_575_pp0_it66 <= ap_reg_ppstg_covariance_reg_575_pp0_it65;
        ap_reg_ppstg_covariance_reg_575_pp0_it67 <= ap_reg_ppstg_covariance_reg_575_pp0_it66;
        ap_reg_ppstg_covariance_reg_575_pp0_it68 <= ap_reg_ppstg_covariance_reg_575_pp0_it67;
        ap_reg_ppstg_covariance_reg_575_pp0_it69 <= ap_reg_ppstg_covariance_reg_575_pp0_it68;
        ap_reg_ppstg_covariance_reg_575_pp0_it70 <= ap_reg_ppstg_covariance_reg_575_pp0_it69;
        ap_reg_ppstg_covariance_reg_575_pp0_it71 <= ap_reg_ppstg_covariance_reg_575_pp0_it70;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it18 <= meanReturnA_reg_467;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it19 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it18;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it20 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it19;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it21 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it20;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it22 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it21;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it23 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it22;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it24 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it23;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it25 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it24;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it26 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it25;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it27 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it26;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it28 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it27;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it29 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it28;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it30 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it29;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it31 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it30;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it32 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it31;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it33 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it32;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it34 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it33;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it35 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it34;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it36 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it35;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it37 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it36;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it38 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it37;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it39 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it38;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it40 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it39;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it41 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it40;
        ap_reg_ppstg_meanReturnA_reg_467_pp0_it42 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it41;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it18 <= meanReturnB_reg_476;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it19 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it18;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it20 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it19;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it21 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it20;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it22 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it21;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it23 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it22;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it24 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it23;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it25 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it24;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it26 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it25;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it27 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it26;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it28 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it27;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it29 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it28;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it30 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it29;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it31 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it30;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it32 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it31;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it33 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it32;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it34 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it33;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it35 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it34;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it36 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it35;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it37 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it36;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it38 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it37;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it39 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it38;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it40 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it39;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it41 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it40;
        ap_reg_ppstg_meanReturnB_reg_476_pp0_it42 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it41;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it10 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it9;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it11 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it10;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it12 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it11;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it13 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it12;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it14 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it13;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it15 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it14;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it16 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it15;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it17 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it16;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it18 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it17;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it19 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it18;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it2 <= tmp_11_reg_435;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it20 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it19;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it21 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it20;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it22 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it21;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it23 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it22;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it24 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it23;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it25 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it24;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it3 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it2;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it4 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it3;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it5 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it4;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it6 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it5;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it7 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it6;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it8 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it7;
        ap_reg_ppstg_tmp_11_reg_435_pp0_it9 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it8;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it10 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it9;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it11 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it10;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it12 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it11;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it13 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it12;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it14 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it13;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it15 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it14;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it16 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it15;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it17 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it16;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it18 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it17;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it19 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it18;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it2 <= tmp_12_reg_440;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it20 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it19;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it21 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it20;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it3 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it2;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it4 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it3;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it5 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it4;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it6 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it5;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it7 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it6;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it8 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it7;
        ap_reg_ppstg_tmp_12_reg_440_pp0_it9 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it8;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it10 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it9;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it11 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it10;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it12 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it11;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it13 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it12;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it14 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it13;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it15 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it14;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it16 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it15;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it17 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it16;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it18 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it17;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it19 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it18;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it2 <= tmp_13_reg_446;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it20 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it19;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it21 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it20;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it2;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it4 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it3;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it5 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it4;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it6 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it5;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it7 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it6;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it8 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it7;
        ap_reg_ppstg_tmp_13_reg_446_pp0_it9 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it8;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it10 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it9;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it11 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it10;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it12 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it11;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it13 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it12;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it14 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it13;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it15 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it14;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it16 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it15;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it17 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it16;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it18 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it17;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it19 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it18;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it2 <= tmp_15_reg_456;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it20 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it19;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it21 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it20;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it22 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it21;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it23 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it22;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it24 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it23;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it25 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it24;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it3 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it2;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it4 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it3;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it5 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it4;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it6 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it5;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it7 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it6;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it8 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it7;
        ap_reg_ppstg_tmp_15_reg_456_pp0_it9 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it8;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it10 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it9;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it11 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it10;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it12 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it11;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it13 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it12;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it14 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it13;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it15 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it14;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it16 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it15;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it17 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it16;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it18 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it17;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it19 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it18;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it2 <= tmp_16_reg_461;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it20 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it19;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it21 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it20;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it22 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it21;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it3 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it2;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it4 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it3;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it5 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it4;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it6 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it5;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it7 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it6;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it8 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it7;
        ap_reg_ppstg_tmp_16_reg_461_pp0_it9 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it8;
        ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47 <= tmp_29_i_reg_555;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85;
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it10 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it9;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it11 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it10;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it12 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it11;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it13 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it12;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it14 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it13;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it15 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it14;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it16 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it15;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it17 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it16;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it18 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it17;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it19 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it18;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it2 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it1;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it20 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it19;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it21 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it20;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it22 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it21;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it23 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it22;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it24 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it23;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it25 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it24;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it26 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it25;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it27 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it26;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it28 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it27;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it29 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it28;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it3 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it2;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it30 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it29;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it31 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it30;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it32 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it31;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it33 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it32;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it34 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it33;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it35 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it34;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it36 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it35;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it37 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it36;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it38 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it37;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it39 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it38;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it4 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it3;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it40 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it39;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it41 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it40;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it42 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it41;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it43 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it42;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it44 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it43;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it45 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it44;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it46 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it45;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it47 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it46;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it48 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it47;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it49 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it48;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it5 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it4;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it50 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it49;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it51 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it50;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it52 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it51;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it53 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it52;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it54 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it53;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it55 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it54;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it56 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it55;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it57 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it56;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it58 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it57;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it59 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it58;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it6 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it5;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it60 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it59;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it61 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it60;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it62 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it61;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it63 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it62;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it64 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it63;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it65 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it64;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it66 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it65;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it67 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it66;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it68 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it67;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it69 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it68;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it7 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it6;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it70 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it69;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it71 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it70;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it72 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it71;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it73 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it72;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it74 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it73;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it75 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it74;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it76 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it75;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it77 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it76;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it78 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it77;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it79 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it78;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it8 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it7;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it80 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it79;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it81 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it80;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it82 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it81;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it83 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it82;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it84 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it83;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it85 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it84;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it86 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it85;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it9 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it8;
        ap_reg_ppstg_tmp_reg_423_pp0_it10 <= ap_reg_ppstg_tmp_reg_423_pp0_it9;
        ap_reg_ppstg_tmp_reg_423_pp0_it11 <= ap_reg_ppstg_tmp_reg_423_pp0_it10;
        ap_reg_ppstg_tmp_reg_423_pp0_it12 <= ap_reg_ppstg_tmp_reg_423_pp0_it11;
        ap_reg_ppstg_tmp_reg_423_pp0_it13 <= ap_reg_ppstg_tmp_reg_423_pp0_it12;
        ap_reg_ppstg_tmp_reg_423_pp0_it14 <= ap_reg_ppstg_tmp_reg_423_pp0_it13;
        ap_reg_ppstg_tmp_reg_423_pp0_it15 <= ap_reg_ppstg_tmp_reg_423_pp0_it14;
        ap_reg_ppstg_tmp_reg_423_pp0_it16 <= ap_reg_ppstg_tmp_reg_423_pp0_it15;
        ap_reg_ppstg_tmp_reg_423_pp0_it17 <= ap_reg_ppstg_tmp_reg_423_pp0_it16;
        ap_reg_ppstg_tmp_reg_423_pp0_it18 <= ap_reg_ppstg_tmp_reg_423_pp0_it17;
        ap_reg_ppstg_tmp_reg_423_pp0_it19 <= ap_reg_ppstg_tmp_reg_423_pp0_it18;
        ap_reg_ppstg_tmp_reg_423_pp0_it2 <= tmp_reg_423;
        ap_reg_ppstg_tmp_reg_423_pp0_it20 <= ap_reg_ppstg_tmp_reg_423_pp0_it19;
        ap_reg_ppstg_tmp_reg_423_pp0_it21 <= ap_reg_ppstg_tmp_reg_423_pp0_it20;
        ap_reg_ppstg_tmp_reg_423_pp0_it22 <= ap_reg_ppstg_tmp_reg_423_pp0_it21;
        ap_reg_ppstg_tmp_reg_423_pp0_it23 <= ap_reg_ppstg_tmp_reg_423_pp0_it22;
        ap_reg_ppstg_tmp_reg_423_pp0_it24 <= ap_reg_ppstg_tmp_reg_423_pp0_it23;
        ap_reg_ppstg_tmp_reg_423_pp0_it25 <= ap_reg_ppstg_tmp_reg_423_pp0_it24;
        ap_reg_ppstg_tmp_reg_423_pp0_it26 <= ap_reg_ppstg_tmp_reg_423_pp0_it25;
        ap_reg_ppstg_tmp_reg_423_pp0_it27 <= ap_reg_ppstg_tmp_reg_423_pp0_it26;
        ap_reg_ppstg_tmp_reg_423_pp0_it28 <= ap_reg_ppstg_tmp_reg_423_pp0_it27;
        ap_reg_ppstg_tmp_reg_423_pp0_it29 <= ap_reg_ppstg_tmp_reg_423_pp0_it28;
        ap_reg_ppstg_tmp_reg_423_pp0_it3 <= ap_reg_ppstg_tmp_reg_423_pp0_it2;
        ap_reg_ppstg_tmp_reg_423_pp0_it30 <= ap_reg_ppstg_tmp_reg_423_pp0_it29;
        ap_reg_ppstg_tmp_reg_423_pp0_it31 <= ap_reg_ppstg_tmp_reg_423_pp0_it30;
        ap_reg_ppstg_tmp_reg_423_pp0_it4 <= ap_reg_ppstg_tmp_reg_423_pp0_it3;
        ap_reg_ppstg_tmp_reg_423_pp0_it5 <= ap_reg_ppstg_tmp_reg_423_pp0_it4;
        ap_reg_ppstg_tmp_reg_423_pp0_it6 <= ap_reg_ppstg_tmp_reg_423_pp0_it5;
        ap_reg_ppstg_tmp_reg_423_pp0_it7 <= ap_reg_ppstg_tmp_reg_423_pp0_it6;
        ap_reg_ppstg_tmp_reg_423_pp0_it8 <= ap_reg_ppstg_tmp_reg_423_pp0_it7;
        ap_reg_ppstg_tmp_reg_423_pp0_it9 <= ap_reg_ppstg_tmp_reg_423_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1 <= tmp_2_i_reg_409;
        ap_reg_ppstg_tmp_33_i_reg_413_pp0_it1 <= tmp_33_i_reg_413;
        tmp_2_i_reg_409 <= tmp_2_i_fu_366_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51))) begin
        covariance_reg_575 <= grp_fu_268_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16))) begin
        meanReturnA_reg_467 <= grp_fu_314_p2;
        meanReturnB_reg_476 <= grp_fu_318_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        tmp_10_reg_430 <= sum_return_in_V_dout;
        tmp_11_reg_435 <= sum_weight_returnSquare_in_V_dout;
        tmp_12_reg_440 <= sum_weight_return_in_V_dout;
        tmp_13_reg_446 <= sum_weight_returnA_returnB_in_s_dout;
        tmp_14_reg_451 <= sum_returnA_in_V_dout;
        tmp_15_reg_456 <= sum_weight_returnSquareA_in_V_dout;
        tmp_16_reg_461 <= sum_weight_returnA_in_V_dout;
        tmp_reg_423 <= sum_weight_in_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20))) begin
        tmp_12_i_reg_485 <= grp_fu_272_p2;
        tmp_18_i_reg_490 <= grp_fu_277_p2;
        tmp_24_i_reg_495 <= grp_fu_282_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24))) begin
        tmp_13_i_reg_500 <= grp_fu_286_p2;
        tmp_19_i_reg_505 <= grp_fu_290_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29))) begin
        tmp_14_i_reg_520 <= grp_fu_248_p2;
        tmp_20_i_reg_525 <= grp_fu_252_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45))) begin
        tmp_15_i_reg_535 <= grp_fu_322_p2;
        tmp_16_i_reg_540 <= grp_fu_298_p2;
        tmp_21_i_reg_545 <= grp_fu_326_p2;
        tmp_22_i_reg_550 <= grp_fu_302_p2;
        tmp_29_i_reg_555 <= grp_fu_306_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50))) begin
        tmp_17_i_reg_565 <= grp_fu_260_p2;
        tmp_23_i_reg_570 <= grp_fu_264_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp_1_i_reg_404 <= tmp_1_i_fu_357_p2;
        tmp_i_24_reg_398 <= grp_fu_338_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25))) begin
        tmp_25_i_reg_510 <= grp_fu_244_p2;
        tmp_26_i_reg_515 <= grp_fu_294_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30))) begin
        tmp_27_i_reg_530 <= grp_fu_256_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46))) begin
        tmp_28_i_reg_560 <= grp_fu_330_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70))) begin
        tmp_30_i_reg_590 <= grp_fu_310_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(tmp_2_i_fu_366_p2 == ap_const_lv1_0))) begin
        tmp_33_i_reg_413 <= tmp_33_i_fu_371_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66))) begin
        volatilityA_reg_580 <= grp_fu_341_p2;
        volatilityB_reg_585 <= grp_fu_346_p2;
    end
end

/// NUMBER_OF_DAYS_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_95)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_95)) begin
        NUMBER_OF_DAYS_read = ap_const_logic_1;
    end else begin
        NUMBER_OF_DAYS_read = ap_const_logic_0;
    end
end

/// NUMBER_OF_INDICES_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_95)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_95)) begin
        NUMBER_OF_INDICES_read = ap_const_logic_1;
    end else begin
        NUMBER_OF_INDICES_read = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st96_fsm_8)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_8))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st96_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_8)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_7 assign process. ///
always @ (ap_sig_bdd_118)
begin
    if (ap_sig_bdd_118) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_28)
begin
    if (ap_sig_bdd_28) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_1178)
begin
    if (ap_sig_bdd_1178) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_107)
begin
    if (ap_sig_bdd_107) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st96_fsm_8 assign process. ///
always @ (ap_sig_bdd_1537)
begin
    if (ap_sig_bdd_1537) begin
        ap_sig_cseq_ST_st96_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st96_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_out_correlation_TREADY assign process. ///
always @ (out_correlation_TREADY or ap_reg_ioackin_out_correlation_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_out_correlation_TREADY)) begin
        ap_sig_ioackin_out_correlation_TREADY = out_correlation_TREADY;
    end else begin
        ap_sig_ioackin_out_correlation_TREADY = ap_const_logic_1;
    end
end

/// grp_fu_244_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23)))) begin
        grp_fu_244_ce = ap_const_logic_1;
    end else begin
        grp_fu_244_ce = ap_const_logic_0;
    end
end

/// grp_fu_248_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28)))) begin
        grp_fu_248_ce = ap_const_logic_1;
    end else begin
        grp_fu_248_ce = ap_const_logic_0;
    end
end

/// grp_fu_252_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28)))) begin
        grp_fu_252_ce = ap_const_logic_1;
    end else begin
        grp_fu_252_ce = ap_const_logic_0;
    end
end

/// grp_fu_256_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28)))) begin
        grp_fu_256_ce = ap_const_logic_1;
    end else begin
        grp_fu_256_ce = ap_const_logic_0;
    end
end

/// grp_fu_260_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49)))) begin
        grp_fu_260_ce = ap_const_logic_1;
    end else begin
        grp_fu_260_ce = ap_const_logic_0;
    end
end

/// grp_fu_264_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49)))) begin
        grp_fu_264_ce = ap_const_logic_1;
    end else begin
        grp_fu_264_ce = ap_const_logic_0;
    end
end

/// grp_fu_268_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49)))) begin
        grp_fu_268_ce = ap_const_logic_1;
    end else begin
        grp_fu_268_ce = ap_const_logic_0;
    end
end

/// grp_fu_272_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19)))) begin
        grp_fu_272_ce = ap_const_logic_1;
    end else begin
        grp_fu_272_ce = ap_const_logic_0;
    end
end

/// grp_fu_277_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19)))) begin
        grp_fu_277_ce = ap_const_logic_1;
    end else begin
        grp_fu_277_ce = ap_const_logic_0;
    end
end

/// grp_fu_282_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19)))) begin
        grp_fu_282_ce = ap_const_logic_1;
    end else begin
        grp_fu_282_ce = ap_const_logic_0;
    end
end

/// grp_fu_286_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23)))) begin
        grp_fu_286_ce = ap_const_logic_1;
    end else begin
        grp_fu_286_ce = ap_const_logic_0;
    end
end

/// grp_fu_290_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23)))) begin
        grp_fu_290_ce = ap_const_logic_1;
    end else begin
        grp_fu_290_ce = ap_const_logic_0;
    end
end

/// grp_fu_294_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23)))) begin
        grp_fu_294_ce = ap_const_logic_1;
    end else begin
        grp_fu_294_ce = ap_const_logic_0;
    end
end

/// grp_fu_298_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44)))) begin
        grp_fu_298_ce = ap_const_logic_1;
    end else begin
        grp_fu_298_ce = ap_const_logic_0;
    end
end

/// grp_fu_302_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44)))) begin
        grp_fu_302_ce = ap_const_logic_1;
    end else begin
        grp_fu_302_ce = ap_const_logic_0;
    end
end

/// grp_fu_306_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44)))) begin
        grp_fu_306_ce = ap_const_logic_1;
    end else begin
        grp_fu_306_ce = ap_const_logic_0;
    end
end

/// grp_fu_310_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69)))) begin
        grp_fu_310_ce = ap_const_logic_1;
    end else begin
        grp_fu_310_ce = ap_const_logic_0;
    end
end

/// grp_fu_314_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15)))) begin
        grp_fu_314_ce = ap_const_logic_1;
    end else begin
        grp_fu_314_ce = ap_const_logic_0;
    end
end

/// grp_fu_318_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15)))) begin
        grp_fu_318_ce = ap_const_logic_1;
    end else begin
        grp_fu_318_ce = ap_const_logic_0;
    end
end

/// grp_fu_322_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41)))) begin
        grp_fu_322_ce = ap_const_logic_1;
    end else begin
        grp_fu_322_ce = ap_const_logic_0;
    end
end

/// grp_fu_326_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41)))) begin
        grp_fu_326_ce = ap_const_logic_1;
    end else begin
        grp_fu_326_ce = ap_const_logic_0;
    end
end

/// grp_fu_330_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41)))) begin
        grp_fu_330_ce = ap_const_logic_1;
    end else begin
        grp_fu_330_ce = ap_const_logic_0;
    end
end

/// grp_fu_334_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85)))) begin
        grp_fu_334_ce = ap_const_logic_1;
    end else begin
        grp_fu_334_ce = ap_const_logic_0;
    end
end

/// grp_fu_341_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65)))) begin
        grp_fu_341_ce = ap_const_logic_1;
    end else begin
        grp_fu_341_ce = ap_const_logic_0;
    end
end

/// grp_fu_346_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65)))) begin
        grp_fu_346_ce = ap_const_logic_1;
    end else begin
        grp_fu_346_ce = ap_const_logic_0;
    end
end

/// out_correlation_TVALID assign process. ///
always @ (ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_reg_ppiten_pp0_it87 or ap_reg_ioackin_out_correlation_TREADY)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87) & ~(ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_logic_0 == ap_reg_ioackin_out_correlation_TREADY))) begin
        out_correlation_TVALID = ap_const_logic_1;
    end else begin
        out_correlation_TVALID = ap_const_logic_0;
    end
end

/// sum_returnA_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_returnA_in_V_read = ap_const_logic_1;
    end else begin
        sum_returnA_in_V_read = ap_const_logic_0;
    end
end

/// sum_return_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_return_in_V_read = ap_const_logic_1;
    end else begin
        sum_return_in_V_read = ap_const_logic_0;
    end
end

/// sum_weight_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_weight_in_V_read = ap_const_logic_1;
    end else begin
        sum_weight_in_V_read = ap_const_logic_0;
    end
end

/// sum_weight_returnA_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_weight_returnA_in_V_read = ap_const_logic_1;
    end else begin
        sum_weight_returnA_in_V_read = ap_const_logic_0;
    end
end

/// sum_weight_returnA_returnB_in_s_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_weight_returnA_returnB_in_s_read = ap_const_logic_1;
    end else begin
        sum_weight_returnA_returnB_in_s_read = ap_const_logic_0;
    end
end

/// sum_weight_returnSquareA_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_weight_returnSquareA_in_V_read = ap_const_logic_1;
    end else begin
        sum_weight_returnSquareA_in_V_read = ap_const_logic_0;
    end
end

/// sum_weight_returnSquare_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_weight_returnSquare_in_V_read = ap_const_logic_1;
    end else begin
        sum_weight_returnSquare_in_V_read = ap_const_logic_0;
    end
end

/// sum_weight_return_in_V_read assign process. ///
always @ (tmp_2_i_reg_409 or ap_sig_cseq_ST_pp0_stg0_fsm_7 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(tmp_2_i_reg_409 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))))) begin
        sum_weight_return_in_V_read = ap_const_logic_1;
    end else begin
        sum_weight_return_in_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_95 or tmp_2_i_fu_366_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_148 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it86 or ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 or ap_sig_ioackin_out_correlation_TREADY or ap_reg_ppiten_pp0_it87)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_95) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
        end
        ap_ST_pp0_stg0_fsm_7 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it87) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it86)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (tmp_2_i_fu_366_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it87) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it86)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_148 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86) & (ap_const_logic_0 == ap_sig_ioackin_out_correlation_TREADY)) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it87))) & (tmp_2_i_fu_366_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st96_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end
        end
        ap_ST_st96_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_107 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_107 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_1178 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_118 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_118 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_148 assign process. ///
always @ (sum_weight_in_V_empty_n or sum_return_in_V_empty_n or sum_weight_returnSquare_in_V_empty_n or sum_weight_return_in_V_empty_n or sum_weight_returnA_returnB_in_s_empty_n or sum_returnA_in_V_empty_n or sum_weight_returnSquareA_in_V_empty_n or sum_weight_returnA_in_V_empty_n or tmp_2_i_reg_409)
begin
    ap_sig_bdd_148 = (((sum_weight_in_V_empty_n == ap_const_logic_0) & ~(tmp_2_i_reg_409 == ap_const_lv1_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_return_in_V_empty_n == ap_const_logic_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_weight_returnSquare_in_V_empty_n == ap_const_logic_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_weight_return_in_V_empty_n == ap_const_logic_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_weight_returnA_returnB_in_s_empty_n == ap_const_logic_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_returnA_in_V_empty_n == ap_const_logic_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_weight_returnSquareA_in_V_empty_n == ap_const_logic_0)) | (~(tmp_2_i_reg_409 == ap_const_lv1_0) & (sum_weight_returnA_in_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_1537 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1537 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_28 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_28 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_95 assign process. ///
always @ (ap_start or ap_done_reg or NUMBER_OF_DAYS_empty_n or NUMBER_OF_INDICES_empty_n)
begin
    ap_sig_bdd_95 = ((NUMBER_OF_INDICES_empty_n == ap_const_logic_0) | (NUMBER_OF_DAYS_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign column_index_cast_i_fu_362_p1 = column_index_i_reg_232;
assign column_index_fu_376_p2 = (column_index_i_reg_232 + ap_const_lv31_1);
assign grp_fu_244_p0 = ap_reg_ppstg_tmp_13_reg_446_pp0_it21;
assign grp_fu_244_p1 = tmp_24_i_reg_495;
assign grp_fu_248_p0 = ap_reg_ppstg_tmp_15_reg_456_pp0_it25;
assign grp_fu_248_p1 = tmp_13_i_reg_500;
assign grp_fu_252_p0 = ap_reg_ppstg_tmp_11_reg_435_pp0_it25;
assign grp_fu_252_p1 = tmp_19_i_reg_505;
assign grp_fu_256_p0 = tmp_25_i_reg_510;
assign grp_fu_256_p1 = tmp_26_i_reg_515;
assign grp_fu_260_p0 = tmp_15_i_reg_535;
assign grp_fu_260_p1 = tmp_16_i_reg_540;
assign grp_fu_264_p0 = tmp_21_i_reg_545;
assign grp_fu_264_p1 = tmp_22_i_reg_550;
assign grp_fu_268_p0 = tmp_28_i_reg_560;
assign grp_fu_268_p1 = ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47;
assign grp_fu_272_p0 = meanReturnA_reg_467;
assign grp_fu_272_p1 = ap_const_lv32_40000000;
assign grp_fu_277_p0 = meanReturnB_reg_476;
assign grp_fu_277_p1 = ap_const_lv32_40000000;
assign grp_fu_282_p0 = meanReturnA_reg_467;
assign grp_fu_282_p1 = ap_reg_ppstg_tmp_12_reg_440_pp0_it17;
assign grp_fu_286_p0 = tmp_12_i_reg_485;
assign grp_fu_286_p1 = ap_reg_ppstg_tmp_16_reg_461_pp0_it21;
assign grp_fu_290_p0 = tmp_18_i_reg_490;
assign grp_fu_290_p1 = ap_reg_ppstg_tmp_12_reg_440_pp0_it21;
assign grp_fu_294_p0 = ap_reg_ppstg_meanReturnB_reg_476_pp0_it22;
assign grp_fu_294_p1 = ap_reg_ppstg_tmp_16_reg_461_pp0_it22;
assign grp_fu_298_p0 = ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;
assign grp_fu_298_p1 = ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;
assign grp_fu_302_p0 = ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;
assign grp_fu_302_p1 = ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;
assign grp_fu_306_p0 = ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;
assign grp_fu_306_p1 = ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;
assign grp_fu_310_p0 = volatilityA_reg_580;
assign grp_fu_310_p1 = volatilityB_reg_585;
assign grp_fu_314_p0 = tmp_14_reg_451;
assign grp_fu_314_p1 = tmp_i_24_reg_398;
assign grp_fu_318_p0 = tmp_10_reg_430;
assign grp_fu_318_p1 = tmp_i_24_reg_398;
assign grp_fu_322_p0 = tmp_14_i_reg_520;
assign grp_fu_322_p1 = ap_reg_ppstg_tmp_reg_423_pp0_it30;
assign grp_fu_326_p0 = tmp_20_i_reg_525;
assign grp_fu_326_p1 = ap_reg_ppstg_tmp_reg_423_pp0_it30;
assign grp_fu_330_p0 = tmp_27_i_reg_530;
assign grp_fu_330_p1 = ap_reg_ppstg_tmp_reg_423_pp0_it31;
assign grp_fu_334_p0 = ap_reg_ppstg_covariance_reg_575_pp0_it71;
assign grp_fu_334_p1 = tmp_30_i_reg_590;
assign grp_fu_338_ce = ap_const_logic_1;
assign grp_fu_338_p0 = tmp_i_reg_393;
assign grp_fu_341_p0 = ap_const_lv32_0;
assign grp_fu_341_p1 = tmp_17_i_reg_565;
assign grp_fu_346_p0 = ap_const_lv32_0;
assign grp_fu_346_p1 = tmp_23_i_reg_570;
assign out_correlation_TDATA = grp_fu_334_p2;
assign out_correlation_TDEST = ap_const_lv1_0;
assign out_correlation_TID = ap_const_lv1_0;
assign out_correlation_TKEEP = ap_const_lv4_F;
assign out_correlation_TLAST = ap_reg_ppstg_tmp_33_i_reg_413_pp0_it86;
assign out_correlation_TSTRB = ap_const_lv4_1;
assign out_correlation_TUSER = ap_const_lv1_0;
assign tmp_1_i_fu_357_p2 = ($signed(NUMBER_OF_INDICES_read_reg_387) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_2_i_fu_366_p2 = ($signed(column_index_cast_i_fu_362_p1) < $signed(NUMBER_OF_INDICES_read_reg_387)? 1'b1: 1'b0);
assign tmp_33_i_fu_371_p2 = (column_index_cast_i_fu_362_p1 == tmp_1_i_reg_404? 1'b1: 1'b0);
assign tmp_i_fu_351_p2 = ($signed(NUMBER_OF_DAYS_dout) + $signed(ap_const_lv32_FFFFFFFF));


endmodule //correlation_accel_v3_backEnd

