module Counter #( 
    parameter COUNTER_WIDTH = 8, 
    input CLOCK, 
    input RESET, 
    input ENABLE, 
    output reg [COUNTER_WIDTH-1:0] count, 
    output reg overflow 
    ); 
    
    always @(posedge CLOCK or posedge RESET) begin
        if (RESET) begin
            count <= 0;
            overflow <= 0;
        end
        else if (ENABLE) begin
            if (count >= 2**COUNTER_WIDTH-1) begin
                count <= 0;
                overflow <= 1;
            end
            else begin
                count <= count + 1;
                overflow <= 0;
            end
        end
    end
    
endmodule