<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6505328 - Method for storing multiple levels of design data in a common database - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method for storing multiple levels of design data in a common database"><meta name="DC.contributor" content="Lukas P. P. P. van Ginneken" scheme="inventor"><meta name="DC.contributor" content="Patrick R. Groeneveld" scheme="inventor"><meta name="DC.contributor" content="Wilhelmus J. M. Philipsen" scheme="inventor"><meta name="DC.contributor" content="Magma Design Automation, Inc." scheme="assignee"><meta name="DC.date" content="1999-4-27" scheme="dateSubmitted"><meta name="DC.description" content="An automated logic circuit design system uses a common database to store design data at different states of the design process, including data-flow graphs, netlists and layout descriptions. In this way, the need to translate circuit descriptions between tools is eliminated, thus leading to increased speed, flexibility and integration. The common database includes entities, models, cells, pins, busses and nets. The data-flow graphs are stored as graphs, the nodes in a graph as cells, and the edges as busses. Physical design data is available by storing the cells in a model in a KD tree. This allows queries on cells in the netlist located in the layout within arbitrary areas."><meta name="DC.date" content="2003-1-7" scheme="issued"><meta name="DC.relation" content="US:5187668" scheme="references"><meta name="DC.relation" content="US:5212650" scheme="references"><meta name="DC.relation" content="US:5313615" scheme="references"><meta name="DC.relation" content="US:5432707" scheme="references"><meta name="DC.relation" content="US:5452226" scheme="references"><meta name="DC.relation" content="US:5487018" scheme="references"><meta name="DC.relation" content="US:5519627" scheme="references"><meta name="DC.relation" content="US:5541849" scheme="references"><meta name="DC.relation" content="US:5623417" scheme="references"><meta name="DC.relation" content="US:5666288" scheme="references"><meta name="DC.relation" content="US:5696693" scheme="references"><meta name="DC.relation" content="US:5699265" scheme="references"><meta name="DC.relation" content="US:5726902" scheme="references"><meta name="DC.relation" content="US:5727187" scheme="references"><meta name="DC.relation" content="US:5757657" scheme="references"><meta name="DC.relation" content="US:5761664" scheme="references"><meta name="DC.relation" content="US:5764534" scheme="references"><meta name="DC.relation" content="US:5818729" scheme="references"><meta name="DC.relation" content="US:5841663" scheme="references"><meta name="DC.relation" content="US:5864487" scheme="references"><meta name="DC.relation" content="US:5956497" scheme="references"><meta name="DC.relation" content="US:5960184" scheme="references"><meta name="DC.relation" content="US:6026228" scheme="references"><meta name="DC.relation" content="US:6080201" scheme="references"><meta name="DC.relation" content="US:6145117" scheme="references"><meta name="DC.relation" content="US:6154874" scheme="references"><meta name="DC.relation" content="US:6216258" scheme="references"><meta name="DC.relation" content="US:6263483" scheme="references"><meta name="DC.relation" content="US:6289489" scheme="references"><meta name="DC.relation" content="US:6308309" scheme="references"><meta name="citation_reference" content="Dion, J. and Monier, L.M.; &quot;Countour: A Title-based Gridless Router,&quot; WRL Research Report 3/95, Digital Western Research Laboratory."><meta name="citation_reference" content="Dion, J. and Monier, L.M.; &quot;Recursive Layout Generation,&quot; WRL Research Report 2/95, Digital Western Research Laboratory."><meta name="citation_reference" content="Dutt (&quot;Generic component library characterization for high level synthesis&quot;, Proceedings of the Fourth CSI/IEEE International Symposium on VLSI Design, 1991, Jan. 4, 1991, pp. 5-10).*"><meta name="citation_reference" content="Fcanha, H.S.;, &quot;Data astructtures for physical representation of VLSI,&quot; Software Eng&#39;g Journal, GB, IEE. London, vol. 5, No. 6, Nov. 1, 1990."><meta name="citation_reference" content="Hwang., J., et al., &quot;Generating layouts for self-emplementing modules&quot;; Intl Workshop on Field Programmable Logic and Applications, FPGAS, GB, Abingdon, Aug. 31, 1998, pp. 525-529."><meta name="citation_reference" content="Singhal, A., et al., &quot;Object oriented data modeling for VLSI/CAD,&quot; Proc. of the 8th Intl Conf. on VLSI Design, New Delhi, India, Jan. 4-7, 1995, pp. 25-29."><meta name="citation_patent_number" content="US:6505328"><meta name="citation_patent_application_number" content="US:09/300,540"><link rel="canonical" href="http://www.google.com/patents/US6505328"/><meta property="og:url" content="http://www.google.com/patents/US6505328"/><meta name="title" content="Patent US6505328 - Method for storing multiple levels of design data in a common database"/><meta name="description" content="An automated logic circuit design system uses a common database to store design data at different states of the design process, including data-flow graphs, netlists and layout descriptions. In this way, the need to translate circuit descriptions between tools is eliminated, thus leading to increased speed, flexibility and integration. The common database includes entities, models, cells, pins, busses and nets. The data-flow graphs are stored as graphs, the nodes in a graph as cells, and the edges as busses. Physical design data is available by storing the cells in a model in a KD tree. This allows queries on cells in the netlist located in the layout within arbitrary areas."/><meta property="og:title" content="Patent US6505328 - Method for storing multiple levels of design data in a common database"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("ZqDtU_OLIe_NsQSX8oGYDg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("ZqDtU_OLIe_NsQSX8oGYDg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6505328?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6505328"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=qTheBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6505328&amp;usg=AFQjCNHk3PpA4G90nwYrGas669dFitBXCg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6505328.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6505328.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6505328" style="display:none"><span itemprop="description">An automated logic circuit design system uses a common database to store design data at different states of the design process, including data-flow graphs, netlists and layout descriptions. In this way, the need to translate circuit descriptions between tools is eliminated, thus leading to increased...</span><span itemprop="url">http://www.google.com/patents/US6505328?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6505328 - Method for storing multiple levels of design data in a common database</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6505328 - Method for storing multiple levels of design data in a common database" title="Patent US6505328 - Method for storing multiple levels of design data in a common database"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6505328 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/300,540</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jan 7, 2003</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Apr 27, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 27, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP1092201A1">EP1092201A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020188922">US20020188922</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060117279">US20060117279</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080209364">US20080209364</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2000065492A1">WO2000065492A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09300540, </span><span class="patent-bibdata-value">300540, </span><span class="patent-bibdata-value">US 6505328 B1, </span><span class="patent-bibdata-value">US 6505328B1, </span><span class="patent-bibdata-value">US-B1-6505328, </span><span class="patent-bibdata-value">US6505328 B1, </span><span class="patent-bibdata-value">US6505328B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Lukas+P.+P.+P.+van+Ginneken%22">Lukas P. P. P. van Ginneken</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Patrick+R.+Groeneveld%22">Patrick R. Groeneveld</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Wilhelmus+J.+M.+Philipsen%22">Wilhelmus J. M. Philipsen</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Magma+Design+Automation,+Inc.%22">Magma Design Automation, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6505328.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6505328.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6505328.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (30),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (6),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (118),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (9),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6505328&usg=AFQjCNFL_nZQsILcC2wt79i6DvJeHNkKAw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6505328&usg=AFQjCNFY8f0SCQaMlvLmrxJ02jQIgZXkKQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6505328B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFeSLWdBC9b56dmrNx6CBHeRRcKEw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55043535" lang="EN" load-source="patent-office">Method for storing multiple levels of design data in a common database</invention-title></span><br><span class="patent-number">US 6505328 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50434930" lang="EN" load-source="patent-office"> <div class="abstract">An automated logic circuit design system uses a common database to store design data at different states of the design process, including data-flow graphs, netlists and layout descriptions. In this way, the need to translate circuit descriptions between tools is eliminated, thus leading to increased speed, flexibility and integration. The common database includes entities, models, cells, pins, busses and nets. The data-flow graphs are stored as graphs, the nodes in a graph as cells, and the edges as busses. Physical design data is available by storing the cells in a model in a KD tree. This allows queries on cells in the netlist located in the layout within arbitrary areas.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6505328B1/US06505328-20030107-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6505328B1/US06505328-20030107-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6505328B1/US06505328-20030107-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6505328B1/US06505328-20030107-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6505328B1/US06505328-20030107-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6505328B1/US06505328-20030107-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6505328B1/US06505328-20030107-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6505328B1/US06505328-20030107-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6505328B1/US06505328-20030107-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6505328B1/US06505328-20030107-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(17)</span></span></div><div class="patent-text"><div mxw-id="PCLM8419189" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6505328-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A common data model representing a circuit that will be fabricated on an integrated circuit chip comprising:</div>
      <div class="claim-text">a data representation including a plurality of objects that together represent the circuit, certain ones of the objects including a netlist portion that represents a corresponding portion of the circuit, and each of the objects: </div>
      <div class="claim-text">being logically correlated to at least one other object so that all of the objects describe the circuit; and </div>
      <div class="claim-text">each of the objects, once associated with a physical location is adapted for subsequent retrieval using an area query corresponding to the physical location. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6505328-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The model according to <claim-ref idref="US-6505328-B1-CLM-00001">claim 1</claim-ref> wherein the physical location association of objects is implemented using hierarchical partitioning.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6505328-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The model according to <claim-ref idref="US-6505328-B1-CLM-00002">claim 2</claim-ref> wherein the bierarchical partitioning is implemented using a tree.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6505328-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The model according to <claim-ref idref="US-6505328-B1-CLM-00003">claim 3</claim-ref> wherein the circuit is represented within an area, with a plurality of cutlines that partition the area into a plurality of rectagles.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6505328-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The model according to <claim-ref idref="US-6505328-B1-CLM-00004">claim 4</claim-ref> wherein the tree contains a plurality of leaf nodes, and each of the leaf nodes corresponds to one of the cutlines.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6505328-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The model according to <claim-ref idref="US-6505328-B1-CLM-00005">claim 5</claim-ref> wherein the tree includes a linked list that identifies each cell that lies on a particular one of the cutlines.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6505328-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The model according to <claim-ref idref="US-6505328-B1-CLM-00005">claim 5</claim-ref> wherein the tree contains a plurality of non-leaf nodes, each of the non-leaf nodes associated with one of the leaf nodes, and each of the non-leaf nodes, containing at least two child nodes, each child node corresponding to an area on an opposite side of the cutline associated with the one leaf node.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6505328-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The model according to <claim-ref idref="US-6505328-B1-CLM-00003">claim 3</claim-ref> wherein certain of the objects represent cells.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6505328-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The model according to <claim-ref idref="US-6505328-B1-CLM-00003">claim 3</claim-ref> wherein certain of the objects represent a net or a part of a net.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6505328-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The model according to <claim-ref idref="US-6505328-B1-CLM-00003">claim 3</claim-ref> wherein certain of the objects represent pins.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6505328-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The model according to <claim-ref idref="US-6505328-B1-CLM-00001">claim 1</claim-ref> wherein the each of the objects corresponding to each of the physical locations is maintained in an active memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6505328-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The model according to <claim-ref idref="US-6505328-B1-CLM-00011">claim 11</claim-ref> wherein the subsequent retrieval of objects corresponding to the physical location of the area query causes the retrieval of all objects associated with the physical location to be retrieved into an active memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6505328-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The model according to <claim-ref idref="US-6505328-B1-CLM-00012">claim 12</claim-ref> wherein the retrieval of all objects associated with the physical location is from a disk storage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6505328-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The model according to <claim-ref idref="US-6505328-B1-CLM-00001">claim 1</claim-ref> wherein the model allows for insertion of cutlines to frame a particular area of interest.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6505328-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The model according to <claim-ref idref="US-6505328-B1-CLM-00001">claim 1</claim-ref> wherein the area query takes place either immediately after synthesis or during final placement and routing.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6505328-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The model according to <claim-ref idref="US-6505328-B1-CLM-00001">claim 1</claim-ref> wherein the model is configured to allow for a logical query to take place.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6505328-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The model according to <claim-ref idref="US-6505328-B1-CLM-00016">claim 16</claim-ref> wherein the logical query of one object provides at least another object that is logically related to the one object.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53859976" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention is directed to digital logic design systems. More particularly, the invention is directed to automated digital logic synthesis and placement systems.</p>
    <p>2. Background of the Related Art</p>
    <p>Prior art computer aided design (CAD) systems for the design of integrated circuits and the like assist in the design thereof by providing a user with a set of software tools running on a computer. In the prior art, the process of designing an integrated circuit on a typical CAD system was done in several discrete steps using different software tools.</p>
    <p>First, a schematic diagram of the integrated circuit is entered interactively to produce a digital representation of the integrated circuit elements and their interconnections. This representation may initially be in a hardware description language such as Verilog and then translated into a register transfer level (RTL) description in terms of pre-designed functional blocks, such as memories and registers. This may take the form of a data structure called a net list.</p>
    <p>Next, a logic compiler receives the net list and, using a component database, puts all of the information necessary for layout, verification and simulation into object files whose formats are optimized specifically for those functions.</p>
    <p>Afterwards, a logic verifier checks the schematic for design errors, such as multiple outputs connected together, overloaded signal paths, etc., and generates error indications if any such design problems exist. In many cases, the IC designer improperly connected or improperly placed a physical item within one or more cells. In this case, these errors are flagged to the IC designer so that the layout cells may be fixed so that the layout cells perform their proper logical operation. Also, the verification process checks the hand-laid-out cells to determine if a plurality of design rules have been observed. Design rules are provided to integrated circuit designers to ensure that a part can be manufactured with greater yield. Most design rules include hundreds of parameters and, for example, include pitch between metal lines, spacing between diffusion regions in the substrate, sizes of conductive regions to ensure proper contacting without electrical short circuiting, minimum widths of conductive regions, pad sizes, and the like. If a design rule violation is identified, this violation is flagged to the IC designer so that the IC designer can properly correct the cells so that the cells are in accordance with the design rules.</p>
    <p>Then, using a simulator the user of the CAD system prepares a list of vectors representing real input values to be applied to the simulation model of the integrated circuit. This representation is translated into a form which is best suited to simulation. This representation of the integrated circuit is then operated upon by the simulator which produces numerical outputs analogous to the response of a real circuit with the same inputs applied. By viewing the simulation results, the user may then determine if the represented circuit will perform correctly when it is constructed. If not, he or she may re-edit the schematic of the integrated circuit, re-compile and re-simulate. This process is performed iteratively until the user is satisfied that the design of the integrated circuit is correct.</p>
    <p>Then, the human IC designer presents as input to a logic synthesis tool a cell library and a behavioral model. The behavioral circuit model is typically a file in memory which looks very similar to a computer program. The behavioral circuit model contains instructions which define logically the operation of the integrated circuit. The logic synthesis tool receives as input the instructions from the RTL circuit model (i.e., Verilog or VHDL) and the library cells from the library. The synthesis tool maps the instructions from the behavioral circuit model to one or more logic cells from the library to transform the behavioral circuit model to a gate schematic net list of interconnected cells. A gate schematic net list is a data base having interconnected logic cells which perform a logical function in accordance with the behavioral circuit model instructions. Once the gate schematic net list is formed, it is provided to a place and route tool.</p>
    <p>The place and route tool is used to access the gate schematic net list and the library cells to position the cells of the gate schematic net list in a two-dimensional format within a surface area of an integrated circuit die perimeter. The output of the place and route step is a two-dimensional physical design file which indicates the layout interconnection and two-dimensional IC physical arrangements of all gates/cells within the gate schematic net list.</p>
    <p>According to the above prior art method, a separate internal data structure is used for each tool. This is because the tools are rarely if ever written by the same group; thus, the internal database representation for each tools is likely to differ from that of the other tools. Also, the most appropriate database implementation for the integrated circuit depends on the phase of the design process in which it is being used. For example, linked lists are commonly used to store cells in a netlist because that is the most obvious solution for logic synthesis purposes. In contrast, a KD tree is a more appropriate database format for the place and route tool.</p>
    <p>This is time-consuming and processor-intensive (circuit specifications must be translated from one database format to another and another during the development process), disk-intensive (multiple databases each specifying the same circuit in different forms must be stored) and fragmented (tools cannot use the outputs of other tools, and a change to the circuit made by one tool is not reflected in the databases of the other tools).</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention has been made with the above problems of the prior art in mind, and a first object of the present invention is to provide a system for automated logic circuit design which is capable of storing and utilizing multiple levels of design data in a common database.</p>
    <p>Another object of the present invention is to provide a system for automated logic circuit design which eliminates the need for translation of circuit descriptions between different design tools.</p>
    <p>A further object of the present invention is to provide a system for automated logic circuit design which allows the output of tools in the design suite to be used by other tools.</p>
    <p>Yet another object of the present invention is to provide a system for automated logic circuit design which allows design tools or the user to make area queries, i.e., a selection of a subset of objects based on their physical position, at various stages in the design process.</p>
    <p>A still further object of the present invention is to provide a system for automated logic circuit design which permits the use of global simulation tools such as timing engines across all levels of design abstraction.</p>
    <p>Another object of the present invention is to provide a system for automated logic circuit design which presents a unified model for timing, synthesis, placement and routing.</p>
    <p>A further object of the present invention is to provide a system for automated logic circuit design which has high storage and run-time efficiency.</p>
    <p>A still further object of the present invention is to provide a system for automated logic circuit design which has a consistent and easy to use programming interface.</p>
    <p>A still further object of the present invention is to provide a system for automated logic circuit design which has an interface which is not dependent on other include files.</p>
    <p>A further object of the present invention is to provide a system for automated logic circuit design which uses an object-oriented C++ programming style.</p>
    <p>The above objects are achieved according to an aspect of the invention by providing an automated logic circuit design system which uses a common database to store design data at different states of the design process, including data-flow graphs, netlists and layout descriptions. In this way, the need to translate circuit descriptions between tools is eliminated, thus leading to increased speed, flexibility and integration. The common database includes entities, models, cells, pins, busses and nets. The data-flow graphs are stored as graphs, the nodes in a graph as cells, and the edges as busses. Physical design data is available by storing the cells in a model in a KD tree. This allows queries on cells in the netlist located in the layout within arbitrary areas.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>These and other objects, features, and advantages of the present invention are better understood by reading the following detailed description of the preferred embodiment, taken in conjunction with the accompanying drawings, in which:</p>
    <p>FIGS. 1-3 are dataflow diagrams of a circuit structure according to a preferred embodiment of the present invention;</p>
    <p>FIG. 4 is a block diagram of the structure of a data model according to the present invention; and</p>
    <p>FIGS. 5 and 6 are diagrams of the partitioning of a chip in correspondence with the data model.</p>
    <heading>DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EXEMPLARY EMBODIMENT</heading> <p>First, given a Verilog description of a circuit to be developed, the Verilog must be parsed to generate a data flow graph suitable for implementation in the data model. RTL parsers known in the art are preferably used for this purpose. The output from the RTL parser is a Verilog parse tree which is used to generate the data flow graph. Although well-known in the art, the structure of the parse tree is relatively complicated and, since detailed knowledge of it is not necessary for an understanding of the present invention, further description of the parse tree will be omitted for simplicity and brevity.</p>
    <p>FIG. 1 shows an example of translation of the Verilog source code</p>
    <p>always @(posedge clk)</p>
    <p>begin</p>
    <p>out=in<b>1</b>+in<b>2</b>;</p>
    <p>if (c)</p>
    <p>out=in<b>3</b>;</p>
    <p>end</p>
    <p>into data flow elements. Here, in<b>0</b>, in<b>1</b>, in<b>2</b>, c and clk are input ports of an Entity (described below) and out is an output port of the Entity. An adder (an example of a Cell as described bellow) adds the values at Ports in<b>0</b> and in<b>1</b> and supplies the result to a merge block (another example of a Cell). If the value at Port c represents a logical true, the merge block supplies the value at Port in<b>2</b> to a delay block (again, a Cell); if the value at Port c represents a logical false, the merge block supplies the output of the adder to the delay block. On the positive-going edge of the signal at Port clk, the delay block provides the value on its input to the output port out. The data flow graph having been generated, it may then be stored in the data model.</p>
    <p>Before describing the data model in more detail, a few more examples are in order. FIG. 2 shows an example of the data graph resulting from the Verilog code</p>
    <p>if (c<b>1</b>) begin</p>
    <p>out=in<b>0</b>;</p>
    <p>end else begin</p>
    <p>if (c<b>2</b>) begin</p>
    <p>out=in<b>1</b> </p>
    <p>end else begin</p>
    <p>out=in<b>2</b> </p>
    <p>end</p>
    <p>end</p>
    <p>Here, if the value at input Port c<b>1</b> is a logical true, the branch module connected to input Port in<b>0</b> is enabled and provides its output to a merge module which is also enabled when c<b>1</b> is true. If c<b>1</b> is not true, the branch modules connected to Ports in<b>1</b> and in<b>2</b> are enabled to provide their outputs to other branch modules. One of the modules in this second tier is enabled when the value at input Port c<b>2</b> is true and provides its output to another merge block. The other of the modules in the second tier is enabled when c<b>2</b> is false and provides its output to the other merge block. Depending on the value of c<b>2</b>, one of those outputs is provided to the first merge block, and depending on the value of c<b>1</b>, one of the output is provided to the output port out via the delay element.</p>
    <p>Finally, repetitive structures such as for, while and forever loops can be implemented in the data flow graph. FIG. 3 shows an example of the data flow graph implementation of the Verilog code</p>
    <p>integer i;</p>
    <p>for (i=0; i&lt;5; i++)</p>
    <p>begin</p>
    <p>a=a−4</p>
    <p>end</p>
    <p>Here, an entry node initializes a loop index with the value 0, adds 1 to the index and checks to see if the index is less than 5. If so, an exit node loops back for another pass. In tandem with this loop, an input variable a is received through another entry node and 4 is subtracted from it on each pass through the loop. When looping ceases because the index has reached 5, the current value of the input variable is presented at the exit node.</p>
    <p>Certain optimizations can be performed on the data flow graph. For example, in the above loop structure the loop can be unrolled. That is, the graph portion representing the body of the loop can be replicated five times and the graph portion representing the loop index can be eliminated. For timing estimations and the like, virtual loop unrolling can be performed by estimating the number of iterations through the loop and using that number as a multiplier in delay calculations; the actual circuit replications can be done later.</p>
    <p>Once the Verilog source is converted to a data flow graph, it can be implemented in the data model. Preferably, the data model is implemented using the C++ programming language or a similar object-oriented language. Since the construction, accessing and destruction of objects in such languages is well-known in the art, examples of specific commands for performing these operations will be omitted for brevity.</p>
    <p>The topmost object in the data model <b>10</b> (shown in FIG. 4) is the Root object <b>20</b>. The Root object <b>20</b> owns all other objects <b>30</b>-<b>70</b> and serves as a base to which everything else is attached. Also, the root <b>20</b> accommodates global attributes which are shared by all objects <b>20</b>-<b>70</b>.</p>
    <p>At the next level of the data model <b>10</b> is the Library object <b>30</b>. Library objects <b>30</b> are used to organize entities <b>40</b>. The preferred embodiment of the present invention includes at least two Libraries <b>30</b>. The first stores information on the technology library to which the circuit under development will be mapped, and the second stores information on the circuit itself.</p>
    <p>Next is the Entity object <b>40</b>. An Entity <b>40</b> defines the interface of a design; that is, the set of ports <b>52</b> that the Entity <b>40</b> has. An Entity <b>40</b> may own Port objects <b>52</b>. A Port <b>52</b> is used to represent the pin-out of an entity <b>40</b>. Ports <b>52</b> cannot be individually created and destroyed, and can only be created when an Entity <b>40</b> is created. Each Port <b>52</b> has a direction (in, out, in/out) which is determined upon creation of the Entity <b>40</b>. This rigidity promotes consistency between the Entity <b>40</b>, its Models <b>50</b> and the Cells <b>62</b> bound to those Models <b>50</b>.</p>
    <p>As noted above, Entities <b>40</b> own Models <b>50</b>. A Model <b>50</b> defines an implementation of an Entity <b>40</b>; thus, multiple Models <b>50</b> within an Entity <b>40</b> represent different implementations of that Entity <b>40</b>. Generally, these Models <b>50</b> are functionally identical to one another. For example, an Entity <b>40</b> in a technology Library <b>30</b> may have several Models <b>50</b> defining various eight bit adder cells having different power levels. Similarly, an Entity <b>40</b> in a target Library <b>30</b> may have several Models <b>50</b> which respectively define an abstract logic representation of a circuit, a gate-level implementation of it, a uniquefied representation, etc. The contents of each Model <b>50</b> is a net list of Nets <b>60</b>, Cells <b>62</b> and Model Pins <b>64</b>. All Models <b>50</b> and the Entity <b>40</b> have the same number of Pins <b>64</b> and Ports <b>52</b>, and the Ports <b>52</b> have the same direction in the Entity <b>40</b> and over all Models <b>50</b>; thus, it is relatively easy to replace one Model <b>50</b> with another from the same Entity <b>40</b>.</p>
    <p>Below the Models <b>50</b> are Cell objects <b>62</b>. A Cell <b>62</b> represents a section of logic. Cells <b>62</b> may be primitive cells or non-primitive cells. Primitive Cells <b>62</b> have a predefined functionality associated with them. Preferably, the primitive Cells <b>62</b> include the following types:</p>
    <p>CELL_AND—unlimited fan-in AND gate;</p>
    <p>CELL_XOR—unlimited fan-in OR gate;</p>
    <p>CELL_TRI—tri-state buffer</p>
    <p>CELL_REG—sequential element</p>
    <p>CELL_DC—don't care set</p>
    <p>CELL_BREAK—break point cell; used to implement a “don't touch”; and</p>
    <p>CELL_ONE—a constant one; an inverted or bubbled version is used for a constant zero.</p>
    <p>In contrast to primitive Cells, the functionality of non-primitive Cells is defined by technology Models <b>50</b> to which they are bound. That is, a Cell <b>62</b> may describe a portion of the circuit under development and belong to a Model <b>50</b> in a target Library <b>30</b>. However, it will be associated with (preferably by pointing through a cell type attribute or the like) a Model <b>50</b> in a technology library <b>30</b> which defines its functionality and general characteristics.</p>
    <p>Non-primitive Cells <b>62</b> may be created as bound Cells; alternatively, they may be created as unbound Cells and later bound to a Model <b>50</b>. This may be done by specifying the Cell's name; by specifying pin-to-pin correspondence vectors; and by binding the Cell <b>62</b> to an undefined Model <b>50</b> and later matching the Model <b>50</b> to an actual one. Additionally, a bound Cell <b>62</b> can be rebound to a different Model <b>50</b> within the same Entity <b>40</b>.</p>
    <p>Each Cell <b>62</b> includes a number of parameters called members which specify certain features of the Cell <b>62</b>. These include the cell's name, a pointer to the technology Model <b>50</b> to which it is bound, a list of Pins <b>64</b> which it owns, its parent Entity <b>40</b>, and coordinates of the Cell <b>62</b> within the chip layout.</p>
    <p>Net objects <b>60</b> make connections between pins. The pins may be Model pins <b>64</b> or Cell pins <b>70</b>. A Net <b>60</b> does not own Pins <b>64</b> and <b>70</b>, and deleting the Net <b>60</b> will leave the pins <b>64</b> and <b>70</b> disconnected. Pins <b>64</b> and <b>70</b> may be grouped into Busses <b>80</b> (in fact, every variable in the Verilog code will be represented as a Bus). Since Pins <b>64</b> and <b>70</b> are the most common object in almost any circuit representation, it is important to reduce the amount of storage for each Pin <b>64</b> and <b>70</b> as much as possible while maintaining easy accessibility. For this reason, Pins <b>64</b> and <b>70</b> are preferably stored in small arrays and associated with indices.</p>
    <p>Nets <b>60</b> also have members, such as the Net's name, a list of Pins <b>64</b> and <b>70</b> which it connects, and a list of rectangles through which it passes in the placement layout. Pin members include the Pin's name, the Model <b>50</b> or Cell <b>62</b> to which it belongs, and the Net <b>60</b> to which it is connected.</p>
    <p>Each object <b>20</b>-<b>70</b> may have a number of attributes. Each attribute has a name and a value of a type int, short, float, double, char* and void*. One example of an object attribute is an inversion attribute or “bubble” which specifies whether a Cell input or output (or Net <b>60</b>) is asserted high or low. Other examples of object attributes are object name, firing information, references to the Verilog code defining the object, etc.</p>
    <p>Iterators are procedures used to access objects within the data model. As is known in the art, an iterator traverses the model and each time it is called, returns a pointer to the next object of a particular type. For example, a Model iterator would, when successively called, return pointers to each Model <b>50</b> within the data model. The preferred embodiment of the present invention provides “safe” and “unsafe” iterators, where unsafe iterators return all objects of the specified type, even if they have been added during the iteration process, and safe iterators omit objects added during the iteration. In this way, although the safe iterators are slightly slower than their unsafe counterparts, they can avoid program crashes, errors and exceptions, and other undesirable outcomes.</p>
    <p>Before synthesis and timing can take place it is often necessary to uniquefy the data model. This involves binding each Cell <b>62</b> to its own individual technology Model <b>50</b>. This simplifies the synthesis process in that changes made to one technology Model <b>50</b> will affect only the Cell <b>62</b> which is bound to it, and no others. Also, after uniquefication it is possible to traverse the data model both up and down, since each object has a unique parent and child. Typically, uniquefication is done by making a copy of a technology Model <b>50</b> for each Cell <b>62</b> which is bound to it and associating one of the cells <b>62</b> to each copy.</p>
    <p>After the data model has been uniquefied, it may be ungrouped, i.e., macro-level cells can be replaced with their primitive components. Alternatively, processes may handle the data model with virtual ungrouping by “looking through” the macro-level cells to process their primitive cell constituents.</p>
    <p>With this understanding of the structure of the data model in mind, implementation of a Verilog-derived data flow graph in the data model will now be described. For each module in the Verilog description there will be one Entity <b>40</b> and one Model <b>50</b> (hereinafter collectively referred to as a graph). The ports for the Entity <b>40</b> correspond to the ports in the Verilog module. Ports <b>52</b> in the graph have a bit width, and there will be a separate Pin <b>64</b> and Net <b>60</b> (the group of Nets <b>60</b> for the Port <b>52</b> forming a Bus) in the graph for each Verilog port.</p>
    <p>For each node in the Verilog module, a Cell <b>62</b> will be made in the graph. Initially the Cells <b>62</b> will be unbound. As described above, given the Cell type and the Pins <b>70</b> of the Cell <b>62</b>, a Model <b>50</b> for the Cell <b>62</b> to be bound can be generated later.</p>
    <p>Each Model <b>50</b> is preferably implemented as a KD tree as follows. First, the circuit under development is divided into a number of sections each corresponding to a rectangular section <b>100</b> of the available chip area as shown in FIG. <b>5</b>. The partitioning of the circuit can be directed by the user; however, it is preferably automatically done by the system so that the circuit is evenly distributed over the entire chip area. Each node or leaf <b>210</b> of the KD tree <b>200</b> shown in FIG. 6 corresponds to a cutline <b>110</b> of the rectangles <b>100</b> and may have appended thereto a linked list <b>220</b> of all cells <b>62</b> which lie on that cutline <b>110</b>. Non-leaf nodes <b>210</b> in the KD tree <b>200</b> each have two child nodes <b>210</b>, with the left child <b>210</b> corresponding to the region of the chip on one side of the cutline <b>110</b> and the right child <b>210</b> corresponding to the region of the chip on the other side of the cutline <b>110</b>. Similarly, the child nodes <b>210</b> may have linked lists <b>220</b> of cells on their cutlines <b>110</b> and child nodes <b>210</b> of their own.</p>
    <p>It should be noted that the leaf nodes <b>210</b> will contain most of the circuit information, since the non-leaf nodes <b>210</b> will only have information on those cells touching their corresponding cutline.</p>
    <p>As noted above, the initial distribution of Cells <b>62</b> over the chip area is preferably done automatically by the system and in that case may be done through the use of various algorithms which will readily suggest themselves to those skilled in the art. The result of this process is a model with mostly logical information on its constituent elements but with a coarse framework of physical placement and routing information, e.g., cell areas, initial placements, etc. In later steps of the development process described below, the physical information will be refined and augmented within the original data model. In this way, the addition of rough physical layout information to the initial logical description enables the smooth transition of the circuit through the development process, thereby enabling sharing of tool outputs, use of common diagnostics and the like.</p>
    <p>Further, once RTL synthesis is complete and the data model is flattened, it may be copied and used as a baseline for formal verification and the like. Since a common model structure is used, there is no need to translate the pre-logic synthesis version of the circuit into a format suitable for use by the verification tool.</p>
    <p>As the development process progresses, the KD tree <b>200</b> may become unbalanced due to an excessive number of additions or deletions in one area, or due to poor initial distribution. This can be compensated for by manual rebalancing by the user or by a user-initiated procedure, but preferably is done automatically by the system.</p>
    <p>Once the data model has been constructed in this way, it may be used for both logic synthesis, i.e., gate-level implementation, etc., and physical synthesis, i.e., placing and routing. This is because the data model includes all of the information necessary for logical synthesis operations, i.e., cell functionality, net connections, etc., as well as all information necessary for physical synthesis operations, i.e., areas, physical positions, etc.</p>
    <p>Another advantage of the data model arises from its correspondence with the actual physical chip layout. Since each node of the KD tree <b>200</b> corresponds to a cutline <b>110</b> and has associated with it the cells on the cutline and information on where its child nodes are within the chip area, portions of the circuit in specific physical areas can be queried, tested and manipulated without the need to read the entire data model into active memory from disk storage, as is the case with prior art net lists. For example, assuming a user wanted to work with only the lower right hand corner of the chip, the system could traverse the KD tree to reach the topmost node corresponding to that area. Then, that node, its children, netlists and the like would be read into active memory from disk and manipulated. The user may even be able to manually direct placement of cutlines <b>110</b> at certain points to frame a particular area of interest. The system may then adjust the KD tree accordingly to accommodate the new arrangement. This area query technique is possible whether the circuit is in its final placement and routing stages or fresh from Verilog synthesis.</p>
    <p>Although only a portion of the entire data model need be read into memory, the complete set of Nets <b>60</b> is typically maintained in memory. This is because the Nets <b>60</b> are necessary for purposes such as delay estimation and the like that are performed frequently, and it is easier to retain all Nets <b>60</b> in memory rather than repeatedly read them into memory. Thus, once a specific area has been designated for querying, the Nets <b>60</b> corresponding to that area must be identified. This is done by identifying the Nets <b>60</b> connected to each of the Pins <b>64</b>, <b>70</b> within the selected area. The remaining Nets <b>60</b> can be eliminated from consideration during the area query. Nets <b>60</b> which have some, but not all, Pins <b>64</b>, <b>70</b> within the query area can have the missing pins represented by a stub pin. Finally, Nets <b>60</b> which have all of their pins within the query area can be handled as are other objects within the selected area.</p>
    <p>Further, during the area query process, Nets <b>60</b> which are entirely contained within the selected area can be optimized out or otherwise modified; however those nets having portions outside the query area, i.e., those with stub pins, cannot, since the effect of modification of elimination of these Nets <b>60</b> on the remaining circuit portions is unpredictable.</p>
    <p>Further, since the logical and physical aspects of the circuit are integrated into a single data model from the start, deviations from the classic logical synthesis/physical synthesis partition can be made. For example, the inclusion of buffers for load handling and timing purposes is normally done as part of the logical synthesis process; however, using a common data model for all aspects of the development process allows the placement of buffers to be delayed until later during the placement process, when layout information is more definite and precise. The above description of the preferred embodiment of the present invention has been given for purposes of illustration only, and variations thereof will be readily apparent to those skilled in the art. For example, although Verilog has been used as the preferred language for initial input of the circuit under development, other appropriate hardware description languages may of course be used. Also, although implementation of the data model using object-oriented C++ techniques has been disclosed, other programming languages and paradigms may also be workable. Similarly, alternative object hierarchies may be used. Such variations fall within the scope of the present invention. Thus, the scope of the present invention should be limited only by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5187668">US5187668</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 1990</td><td class="patent-data-table-td patent-date-value">Feb 16, 1993</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Placement optimization system aided by cad</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5212650">US5212650</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 1989</td><td class="patent-data-table-td patent-date-value">May 18, 1993</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Procedure and data structure for synthesis and transformation of logic circuit designs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5313615">US5313615</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 26, 1990</td><td class="patent-data-table-td patent-date-value">May 17, 1994</td><td class="patent-data-table-td ">Comdisco Systems, Inc.</td><td class="patent-data-table-td ">Block diagram simulator using a library for generation of a computer program</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5432707">US5432707</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 1993</td><td class="patent-data-table-td patent-date-value">Jul 11, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Automated circuit design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5452226">US5452226</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 1991</td><td class="patent-data-table-td patent-date-value">Sep 19, 1995</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Rule structure for insertion of new elements in a circuit design synthesis procedure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5487018">US5487018</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1993</td><td class="patent-data-table-td patent-date-value">Jan 23, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Electronic design automation apparatus and method utilizing a physical information database</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5519627">US5519627</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 1994</td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Datapath synthesis method and apparatus utilizing a structured cell library</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5541849">US5541849</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Jul 30, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5623417">US5623417</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 23, 1994</td><td class="patent-data-table-td patent-date-value">Apr 22, 1997</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Method and apparatus for functional level data interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5666288">US5666288</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 1995</td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method and apparatus for designing an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5696693">US5696693</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1995</td><td class="patent-data-table-td patent-date-value">Dec 9, 1997</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Method for placing logic functions and cells in a logic design using floor planning by analogy</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5699265">US5699265</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 1995</td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Physical design automation system and process for designing integrated circuit chips using multiway partitioning with constraints</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5726902">US5726902</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Mar 10, 1998</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for characterizing timing behavior of datapaths for integrated circuit design and fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5727187">US5727187</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 1995</td><td class="patent-data-table-td patent-date-value">Mar 10, 1998</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Method of using logical names in post-synthesis electronic design automation systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5757657">US5757657</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1996</td><td class="patent-data-table-td patent-date-value">May 26, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Adaptive incremental placement of circuits on VLSI chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5761664">US5761664</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 1993</td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Information model</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5764534">US5764534</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 1996</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method for providing placement information during design entry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5818729">US5818729</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 1996</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Method and system for placing cells using quadratic placement and a spanning tree model</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5841663">US5841663</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 1995</td><td class="patent-data-table-td patent-date-value">Nov 24, 1998</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Apparatus and method for synthesizing integrated circuits using parameterized HDL modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5864487">US5864487</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 1996</td><td class="patent-data-table-td patent-date-value">Jan 26, 1999</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5956497">US5956497</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 26, 1997</td><td class="patent-data-table-td patent-date-value">Sep 21, 1999</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Methodology for designing an integrated circuit using a reduced cell library for preliminary synthesis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5960184">US5960184</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 1996</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Method and apparatus for providing optimization parameters to a logic optimizer tool</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6026228">US6026228</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 12, 1997</td><td class="patent-data-table-td patent-date-value">Feb 15, 2000</td><td class="patent-data-table-td ">Semiconductor Technology Academic Research Center</td><td class="patent-data-table-td ">Integrated circuit design method, database apparatus for designing integrated circuit and integrated circuit design support apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6080201">US6080201</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 10, 1998</td><td class="patent-data-table-td patent-date-value">Jun 27, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Integrated placement and synthesis for timing closure of microprocessors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6145117">US6145117</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 30, 1998</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Tera Systems Incorporated</td><td class="patent-data-table-td ">Creating optimized physical implementations from high-level descriptions of electronic design using placement based information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6154874">US6154874</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 17, 1998</td><td class="patent-data-table-td patent-date-value">Nov 28, 2000</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Memory-saving method and apparatus for partitioning high fanout nets</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6216258">US6216258</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 27, 1998</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">FPGA modules parameterized by expressions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6263483">US6263483</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 1998</td><td class="patent-data-table-td patent-date-value">Jul 17, 2001</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method of accessing the generic netlist created by synopsys design compilier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6289489">US6289489</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 23, 1999</td><td class="patent-data-table-td patent-date-value">Sep 11, 2001</td><td class="patent-data-table-td ">Stephen L. Bold</td><td class="patent-data-table-td ">Method and apparatus for automatically cross-referencing graphical objects and HDL statements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6308309">US6308309</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1999</td><td class="patent-data-table-td patent-date-value">Oct 23, 2001</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Place-holding library elements for defining routing paths</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dion, J. and Monier, L.M.; "<a href='http://scholar.google.com/scholar?q="Countour%3A+A+Title-based+Gridless+Router%2C"'>Countour: A Title-based Gridless Router,</a>" WRL Research Report 3/95, Digital Western Research Laboratory.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dion, J. and Monier, L.M.; "<a href='http://scholar.google.com/scholar?q="Recursive+Layout+Generation%2C"'>Recursive Layout Generation,</a>" WRL Research Report 2/95, Digital Western Research Laboratory.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Dutt ("<a href='http://scholar.google.com/scholar?q="Generic+component+library+characterization+for+high+level+synthesis"'>Generic component library characterization for high level synthesis</a>", Proceedings of the Fourth CSI/IEEE International Symposium on VLSI Design, 1991, Jan. 4, 1991, pp. 5-10).*</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fcanha, H.S.;, "<a href='http://scholar.google.com/scholar?q="Data+astructtures+for+physical+representation+of+VLSI%2C"'>Data astructtures for physical representation of VLSI,</a>" Software Eng'g Journal, GB, IEE. London, vol. 5, No. 6, Nov. 1, 1990.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hwang., J., et al., "<a href='http://scholar.google.com/scholar?q="Generating+layouts+for+self-emplementing+modules"'>Generating layouts for self-emplementing modules</a>"; Intl Workshop on Field Programmable Logic and Applications, FPGAS, GB, Abingdon, Aug. 31, 1998, pp. 525-529.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Singhal, A., et al., "<a href='http://scholar.google.com/scholar?q="Object+oriented+data+modeling+for+VLSI%2FCAD%2C"'>Object oriented data modeling for VLSI/CAD,</a>" Proc. of the 8th Intl Conf. on VLSI Design, New Delhi, India, Jan. 4-7, 1995, pp. 25-29.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6772398">US6772398</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2002</td><td class="patent-data-table-td patent-date-value">Aug 3, 2004</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Reducing datapath widths responsively to upper bound on information content</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6772399">US6772399</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2002</td><td class="patent-data-table-td patent-date-value">Aug 3, 2004</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Enhancing mergeability of datapaths and reducing datapath widths responsively to required precision</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6801884">US6801884</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 9, 2001</td><td class="patent-data-table-td patent-date-value">Oct 5, 2004</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Method and apparatus for traversing net connectivity through design hierarchy</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6807651">US6807651</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 2002</td><td class="patent-data-table-td patent-date-value">Oct 19, 2004</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Procedure for optimizing mergeability and datapath widths of data flow graphs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6832357">US6832357</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2002</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Reducing datapath widths by rebalancing data flow topology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6848084">US6848084</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 2002</td><td class="patent-data-table-td patent-date-value">Jan 25, 2005</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for verification of memories at multiple abstraction levels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6859913">US6859913</a></td><td class="patent-data-table-td patent-date-value">Jan 7, 2002</td><td class="patent-data-table-td patent-date-value">Feb 22, 2005</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Representing a simulation model using a hardware configuration database</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6983427">US6983427</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 29, 2001</td><td class="patent-data-table-td patent-date-value">Jan 3, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Generating a logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010769">US7010769</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 2002</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Synplicity, Inc.</td><td class="patent-data-table-td ">Methods and apparatuses for designing integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7073156">US7073156</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2001</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Gate estimation process and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7082104">US7082104</a></td><td class="patent-data-table-td patent-date-value">May 18, 2001</td><td class="patent-data-table-td patent-date-value">Jul 25, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Network device switch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7093224">US7093224</a></td><td class="patent-data-table-td patent-date-value">Aug 28, 2001</td><td class="patent-data-table-td patent-date-value">Aug 15, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Model-based logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7099733">US7099733</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2004</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Hitachi High-Technologies Corporation</td><td class="patent-data-table-td ">Semiconductor production system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7100134">US7100134</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2003</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Aprio Technologies, Inc.</td><td class="patent-data-table-td ">Method and platform for integrated physical verifications and manufacturing enhancements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7107201">US7107201</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2001</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Simulating a logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7130784">US7130784</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2001</td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Logic simulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7134120">US7134120</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 14, 2003</td><td class="patent-data-table-td patent-date-value">Nov 7, 2006</td><td class="patent-data-table-td ">Src Computers, Inc.</td><td class="patent-data-table-td ">Map compiler pipelined loop structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7155688">US7155688</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 17, 2004</td><td class="patent-data-table-td patent-date-value">Dec 26, 2006</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Memory generation and placement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7155708">US7155708</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 2002</td><td class="patent-data-table-td patent-date-value">Dec 26, 2006</td><td class="patent-data-table-td ">Src Computers, Inc.</td><td class="patent-data-table-td ">Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7177718">US7177718</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Feb 13, 2007</td><td class="patent-data-table-td ">Hitachi High-Technologies Corporation</td><td class="patent-data-table-td ">Semiconductor production system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7191412">US7191412</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2005</td><td class="patent-data-table-td patent-date-value">Mar 13, 2007</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method and apparatus for processing a circuit description for logic simulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7197724">US7197724</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2002</td><td class="patent-data-table-td patent-date-value">Mar 27, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Modeling a logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7353159">US7353159</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 2002</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for parallel simulation on a single microprocessor using meta-models</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7392492">US7392492</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2005</td><td class="patent-data-table-td patent-date-value">Jun 24, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Multi-format consistency checking tool</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7493492">US7493492</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 17, 2004</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Limiting access to publicly available object-oriented interfaces via password arguments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7506279">US7506279</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 19, 2004</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Ricoh Company, Ltd</td><td class="patent-data-table-td ">Design supporting apparatus capable of checking functional description of large-scale integrated circuit to detect fault in said circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7627842">US7627842</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2004</td><td class="patent-data-table-td patent-date-value">Dec 1, 2009</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Method and system for verification of circuits with encoded signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7631282">US7631282</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2007</td><td class="patent-data-table-td patent-date-value">Dec 8, 2009</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Methods and apparatuses for designing integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7842975">US7842975</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2008</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Dynamic array architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7888705">US7888705</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2008</td><td class="patent-data-table-td patent-date-value">Feb 15, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for defining dynamic array section with manufacturing assurance halo and apparatus implementing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7906801">US7906801</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts having transistors formed from six linear conductive segments with intervening diffusion contact restrictions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7908578">US7908578</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2008</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for designing semiconductor device with dynamic array section</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7910958">US7910958</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts having transistors formed from linear conductive segment with non-active neighboring linear conductive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7910959">US7910959</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts having transistors formed from six linear conductive segments with gate electrode connection through single interconnect level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7917879">US7917879</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2008</td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with dynamic array section</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7923757">US7923757</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Apr 12, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts having linear shaped gate electrodes defined along at least five adjacent gate electrode tracks of equal pitch with gate electrode connection through single interconnect level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7932544">US7932544</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts including linear conductive segments having non-gate extension portions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7932545">US7932545</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts including gate electrode level region having arrangement of six linear conductive segments with side-to-side spacing less than 360 nanometers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7939443">US7939443</a></td><td class="patent-data-table-td patent-date-value">Mar 25, 2009</td><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for multi-wire routing and apparatus implementing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7943966">US7943966</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">May 17, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit and associated layout with gate electrode level portion including at least two complimentary transistor forming linear conductive segments and at least one non-gate linear conductive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7943967">US7943967</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">May 17, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts including diffusion contact placement restriction based on relation to linear conductive segments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7948012">US7948012</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device having 1965 nm gate electrode level region including at least four active linear conductive segments and at least one non-gate linear conductive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7948013">US7948013</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts having linear shaped gate electrodes defined along at least five adjacent gate electrode tracks of equal pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7952119">US7952119</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layout having three or more linear-shaped gate electrode level conductive segments of both equal length and equal pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7956421">US7956421</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2009</td><td class="patent-data-table-td patent-date-value">Jun 7, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Cross-coupled transistor layouts in restricted gate level layout architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7979829">US7979829</a></td><td class="patent-data-table-td patent-date-value">Feb 19, 2008</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit cell library with cell-level process compensation technique (PCT) application and associated methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7989847">US7989847</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device having linear-shaped gate electrodes of different transistor types with uniformity extending portions of different lengths</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7989848">US7989848</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device having at least four side-by-side electrodes of equal length and equal pitch with at least two transistor connections to power or ground</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7994545">US7994545</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2010</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods, structures, and designs for self-aligning local interconnects used in integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8022441">US8022441</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device and associated layouts having transistors formed from six linear conductive segments with gate electrode-to-gate electrode connection through single interconnect level and common node connection through different interconnect level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8030689">US8030689</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Oct 4, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device and associated layout including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed from respective linear conductive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8035133">US8035133</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2009</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device having two pairs of transistors of different types formed from shared linear-shaped conductive features with intervening transistors of common type on equal pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8037432">US8037432</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2008</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Lsi Corporation</td><td class="patent-data-table-td ">Method and apparatus for mapping design memories to integrated circuit layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8058671">US8058671</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device having at least three linear-shaped electrode level conductive features of equal length positioned side-by-side at equal pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8058691">US8058691</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device including cross-coupled transistors formed from linear-shaped gate level features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8072003">US8072003</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Dec 6, 2011</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device and associated layout including two pairs of co-aligned complementary gate electrodes with offset gate contact structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8088679">US8088679</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Method for fabricating integrated circuit with gate electrode level portion including at least two complementary transistor forming linear conductive segments and at least one non-gate linear conductive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8088680">US8088680</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Method for fabricating integrated circuit having at least three linear-shaped gate electrode level conductive features of equal length positioned side-by-side at equal pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8088681">US8088681</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed from respective linear condcutive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8088682">US8088682</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Method for fabricating integrated circuit with gate electrode level region including two side-by-side ones of at least three linear-shaped conductive structures electrically connected to each other through non-gate level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089098">US8089098</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device and associated layout including linear gate electrodes of different transistor types next to linear-shaped non-gate conductive segment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089099">US8089099</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc,</td><td class="patent-data-table-td ">Integrated circuit device and associated layout including gate electrode level region of 965 NM radius with linear-shaped conductive segments on fixed pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089100">US8089100</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit with gate electrode level region including at least four linear-shaped conductive structures forming gate electrodes of transistors and including extending portions of at least two different sizes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089101">US8089101</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device with gate electrode level region including two side-by-side ones of at least three linear-shaped conductive structures electrically connected to each other through non-gate level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089102">US8089102</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Method for fabricating integrated circuit having three or more linear-shaped gate electrode level conductive segments of both equal length and equal pitch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089103">US8089103</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device with gate level region including at least three linear-shaped conductive segments having offset line ends and forming three transistors of first type and one transistor of second type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089104">US8089104</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit with gate electrode level region including multiple linear-shaped conductive structures forming gate electrodes of transistors and including uniformity extending portions of different size</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8101975">US8101975</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device with gate level region including non-gate linear conductive segment positioned within 965 nanometers of four transistors of first type and four transistors of second type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8110854">US8110854</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Feb 7, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device with linearly defined gate electrode level region and shared diffusion region of first type connected to shared diffusion region of second type through at least two interconnect levels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129750">US8129750</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including at least six linear-shaped conductive structures forming gate electrodes of transistors with at least two linear-shaped conductive structures of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129751">US8129751</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including at least six linear-shaped conductive structures forming gate electrodes and including four conductive contacting structures having at least two different connection distances</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129752">US8129752</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including a linear-shaped conductive structure forming one gate electrode and having length greater than or equal to one-half the length of linear-shaped conductive structure forming two gate electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129753">US8129753</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including gate electrode level region including at least seven linear-shaped conductive structures of equal length positioned at equal pitch with at least two linear-shaped conductive structures each forming one transistor and having extending portion sized greater than gate portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129754">US8129754</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit with gate electrode level including at least six linear-shaped conductive structures forming gate electrodes of transisters with at least one pair of linear-shaped conductive structures having offset ends</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129755">US8129755</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit with gate electrode level including at least four linear-shaped conductive structures of equal length and equal pitch with linear-shaped conductive structure forming one transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129756">US8129756</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including at least six linear-shaped conductive structures forming gate electrodes of transistors with at least two different extension distances beyond conductive contacting structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129757">US8129757</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including at least six linear-shaped conductive structive structures at equal pitch including at least two linear-shaped conductive structures having non-gate portions of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129819">US8129819</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Method of fabricating integrated circuit including at least six linear-shaped conductive structures at equal pitch including at least two linear-shaped conductive structures having non-gate portions of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8134183">US8134183</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 13, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including linear-shaped conductive structures that have gate portions and extending portions of different size</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8134184">US8134184</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 13, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit having gate electrode level region including at least four linear-shaped conductive structures with some outer-contacted linear-shaped conductive structures having larger outer extending portion than inner extending portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8134185">US8134185</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 13, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit having gate electrode level region including at least seven linear-shaped conductive structures at equal pitch including linear-shaped conductive structure forming transistors of two different types and at least three linear-shaped conductive structures having aligned ends</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8134186">US8134186</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Mar 13, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including at least three linear-shaped conductive structures at equal pitch including linear-shaped conductive structure having non-gate portion length greater than gate portion length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8138525">US8138525</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Mar 20, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including at least three linear-shaped conductive structures of different length each forming gate of different transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8198656">US8198656</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 2009</td><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including gate electrode level region including at least four linear-shaped conductive structures of equal length having aligned ends and positioned at equal pitch and forming multiple gate electrodes of transistors of different type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8207053">US8207053</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Jun 26, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Electrodes of transistors with at least two linear-shaped conductive structures of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8214778">US8214778</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 2009</td><td class="patent-data-table-td patent-date-value">Jul 3, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for cell phasing and placement in dynamic array architecture and implementation of the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8217428">US8217428</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 2009</td><td class="patent-data-table-td patent-date-value">Jul 10, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including gate electrode level region including at least three linear-shaped conductive structures of equal length having aligned ends and positioned at equal pitch and forming multiple gate electrodes of transistors of different type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8225239">US8225239</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2009</td><td class="patent-data-table-td patent-date-value">Jul 17, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for defining and utilizing sub-resolution features in linear topology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8225261">US8225261</a></td><td class="patent-data-table-td patent-date-value">Mar 7, 2009</td><td class="patent-data-table-td patent-date-value">Jul 17, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for defining contact grid in dynamic array architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8245180">US8245180</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2009</td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8247846">US8247846</a></td><td class="patent-data-table-td patent-date-value">May 14, 2009</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Oversized contacts and vias in semiconductor chip defined by linearly constrained topology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8253172">US8253172</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with linearly restricted gate level region including four serially connected transistors of first type and four serially connected transistors of second type separated by non-diffusion region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8253173">US8253173</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with gate level including four transistors of first type and four transistors of second type separated by non-diffusion region and having at least two gate contacts positioned outside separating non-diffusion region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258547">US8258547</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with linearly restricted gate level region including two transistors of first type and two transistors of second type with offset gate contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258548">US8258548</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with gate level including four transistors of first type and four transistors of second type separated by non-diffusion region with restricted gate contact placement over separating non-diffusion region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258549">US8258549</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device including two transistors of first type having gates formed by conductors of different length respectively aligned with two transistors of second type having gates formed by conductors of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258550">US8258550</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device including at least six transistor forming linear shapes including at least two transistor forming linear shapes having different extension distances beyond gate contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258551">US8258551</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with gate level including transistors of first type and transistors of second type with corresponding gate contact placement restriction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258552">US8258552</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device including at least six transistor forming linear shapes with at least two transistor forming linear shapes having offset ends</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258581">US8258581</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including cross-coupled transistors with two transistors of different type formed by same gate level structure and two transistors of different type formed by separate gate level structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8264007">US8264007</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device including at least six transistor forming linear shapes including at least two different gate contact connection distances</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8264008">US8264008</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device including transistor forming linear shapes including gate portions and extending portions of different size</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8264009">US8264009</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with linearly restricted gate level region including four transistors of first type and four transistors of second type with gate defining shapes of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8264044">US8264044</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including cross-coupled transistors having two complementary pairs of co-aligned gate electrodes with offset contacting structures positioned between transistors of different type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8264049">US8264049</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including cross-coupled transistors with two transistors of different type having gate electrodes formed by common gate level feature with shared diffusion regions on opposite sides of common gate level feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8274099">US8274099</a></td><td class="patent-data-table-td patent-date-value">Apr 5, 2010</td><td class="patent-data-table-td patent-date-value">Sep 25, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including cross-coupled transistors having gate electrodes formed within gate level feature layout channels with gate contact position and offset specifications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8283701">US8283701</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2011</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with dynamic array sections defined and placed according to manufacturing assurance halos</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8286107">US8286107</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 2008</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Methods and systems for process compensation technique acceleration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8302042">US8302042</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 10, 2007</td><td class="patent-data-table-td patent-date-value">Oct 30, 2012</td><td class="patent-data-table-td ">Oasys Design Systems</td><td class="patent-data-table-td ">Generating a convergent circuit design from a functional description using entities having access to the functional description and to physical design information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8356268">US8356268</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2011</td><td class="patent-data-table-td patent-date-value">Jan 15, 2013</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit device including dynamic array section with gate level having linear conductive features on at least three side-by-side lines and uniform line end spacings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8395224">US8395224</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Linear gate level cross-coupled transistor device with non-overlapping PMOS transistors and non-overlapping NMOS transistors relative to directions of gate electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8405162">US8405162</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including gate electrode level region including cross-coupled transistors having at least one gate contact located over outer portion of gate electrode level region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8405163">US8405163</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2010</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Integrated circuit including cross-coupled transistors having gate electrodes formed within gate level feature layout channels with shared diffusion regions on opposite sides of two-transistor-forming gate level feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8436400">US8436400</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Semiconductor device with gate level including gate electrode conductors for transistors of first type and transistors of second type with some gate electrode conductors of different length</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8448102">US8448102</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2009</td><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td ">Tela Innovations, Inc.</td><td class="patent-data-table-td ">Optimizing layout of irregular structures in regular layout context</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8539401">US8539401</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 2012</td><td class="patent-data-table-td patent-date-value">Sep 17, 2013</td><td class="patent-data-table-td ">Oasys Design Systems</td><td class="patent-data-table-td ">Generating a convergent circuit design from a functional description using entities having access to the functional description and to physical design information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20080022253">US20080022253</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 10, 2007</td><td class="patent-data-table-td patent-date-value">Jan 24, 2008</td><td class="patent-data-table-td ">Hermanus Arts</td><td class="patent-data-table-td ">Generating a convergent circuit design from a functional description using entities having access to the functional description and to physical design information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130007688">US20130007688</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 2012</td><td class="patent-data-table-td patent-date-value">Jan 3, 2013</td><td class="patent-data-table-td ">Hermanus Arts</td><td class="patent-data-table-td ">Generating a convergent circuit design from a functional description using entities having access to the functional description and to physical design information</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc716/defs716.htm&usg=AFQjCNEBZ0UpwQHOk7_RzdKU5K1MUftbBg#C716S125000">716/125</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0017500000">G06F17/50</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021820000">H01L21/82</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/5068">G06F17/5068</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/5045">G06F17/5045</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=qTheBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/505">G06F17/505</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F17/50D2</span>, <span class="nested-value">G06F17/50D</span>, <span class="nested-value">G06F17/50L</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jul 4, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 9, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">WELLS FARGO CAPITAL FINANCE, LLC,CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:MAGMA DESIGN AUTOMATION, INC.;US-ASSIGNMENT DATABASE UPDATED:20100324;REEL/FRAME:24120/809</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100319</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:MAGMA DESIGN AUTOMATION, INC.;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:24120/809</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:MAGMA DESIGN AUTOMATION, INC.;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:24120/809</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:MAGMA DESIGN AUTOMATION, INC.;REEL/FRAME:024120/0809</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">WELLS FARGO CAPITAL FINANCE, LLC, CALIFORNIA</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070309</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 9, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 22, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGMA DESIGN AUTOMATION, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GINNEKEN, LUKAS P.P.P.;GROENEVELD, PATRICK R.;PHILIPSEN,WILHELMUS J.M.;REEL/FRAME:010118/0537;SIGNING DATES FROM 19990628 TO 19990712</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3757gl7vRVDO6EXRlsorzKei1N3A\u0026id=qTheBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3w-DsDhwD3j2n0-RNbi6Gemu5Gfw\u0026id=qTheBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0lDdi60RgxuLx2WDenjieaxOmKhg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_for_storing_multiple_levels_of_de.pdf?id=qTheBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2SVkUw2Xbtse9YmgV7TdAkXmGKfQ"},"sample_url":"http://www.google.com/patents/reader?id=qTheBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>