// Seed: 1952728606
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_4;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3,
      id_4
  );
  wire id_5;
  assign id_2 = 1;
  tri1 id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  buf primCall (id_2, id_1);
  wire id_16;
  wire id_17;
  assign id_2 = id_6;
endmodule
