Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug  6 23:40:02 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.156        0.000                      0                  790        0.154        0.000                      0                  790        4.500        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.156        0.000                      0                  790        0.154        0.000                      0                  790        4.500        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 5.163ns (58.025%)  route 3.735ns (41.975%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  direction_reg[1]/Q
                         net (fo=11, routed)          0.801     6.346    Surface/speedA/Q[1]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  Surface/speedA/pwm1_i_2__0/O
                         net (fo=2, routed)           0.735     7.205    Surface/speedB/B[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656    10.861 r  Surface/speedB/pwm1/P[3]
                         net (fo=2, routed)           0.942    11.803    Surface/speedB/P[3]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.927 r  Surface/speedB/pwm0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.927    Surface/speedB/pwm0_carry_i_7__0_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.460 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.460    Surface/speedB/pwm0_carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.256    13.833    Ucarriage/MagPWM/CO[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.153    13.986 r  Ucarriage/MagPWM/pwm_i_1/O
                         net (fo=1, routed)           0.000    13.986    Surface/speedB/pwm1_0
    SLICE_X8Y15          FDSE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.444    14.785    Surface/speedB/clk_IBUF_BUFG
    SLICE_X8Y15          FDSE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X8Y15          FDSE (Setup_fdse_C_D)        0.118    15.142    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 5.361ns (63.085%)  route 3.137ns (36.915%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  direction_reg[0]/Q
                         net (fo=11, routed)          0.637     6.241    Surface/speedA/Q[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.365 r  Surface/speedA/pwm1_i_1/O
                         net (fo=2, routed)           0.679     7.044    Surface/speedA/pwm1_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.885 r  Surface/speedA/pwm1/P[0]
                         net (fo=2, routed)           0.873    11.759    Surface/speedA/pwm_reg_0[0]
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.883 r  Surface/speedA/pwm0_carry_i_8__1/O
                         net (fo=1, routed)           0.000    11.883    Surface/speedA/pwm0_carry_i_8__1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.396 r  Surface/speedA/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.396    Surface/speedA/pwm0_carry_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.513 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.948    13.460    Ucarriage/MagPWM/pwm1_1[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.584 r  Ucarriage/MagPWM/pwm_i_1__0/O
                         net (fo=1, routed)           0.000    13.584    Surface/speedA/pwm1_0
    SLICE_X8Y15          FDSE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.444    14.785    Surface/speedA/clk_IBUF_BUFG
    SLICE_X8Y15          FDSE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X8Y15          FDSE (Setup_fdse_C_D)        0.079    15.103    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 Ucarriage/MagPWM/pwm1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/MagPWM/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 4.779ns (82.241%)  route 1.032ns (17.759%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.659     5.180    Ucarriage/MagPWM/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  Ucarriage/MagPWM/pwm1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.189 r  Ucarriage/MagPWM/pwm1/P[0]
                         net (fo=2, routed)           1.032    10.221    Ucarriage/MagPWM/pwm1_n_105
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  Ucarriage/MagPWM/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.345    Ucarriage/MagPWM/pwm0_carry_i_8_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.877 r  Ucarriage/MagPWM/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.877    Ucarriage/MagPWM/pwm0_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.991 r  Ucarriage/MagPWM/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.991    Ucarriage/MagPWM/pwm0_carry__0_n_0
    SLICE_X13Y7          FDRE                                         r  Ucarriage/MagPWM/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.449    14.790    Ucarriage/MagPWM/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  Ucarriage/MagPWM/pwm_reg/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)       -0.198    14.817    Ucarriage/MagPWM/pwm_reg
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.952ns (18.981%)  route 4.063ns (81.019%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.994    10.173    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.515    14.856    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[12]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    Surface/stall_detect/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.952ns (18.981%)  route 4.063ns (81.019%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.994    10.173    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.515    14.856    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[13]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    Surface/stall_detect/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.952ns (18.981%)  route 4.063ns (81.019%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.994    10.173    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.515    14.856    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[14]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    Surface/stall_detect/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.952ns (18.981%)  route 4.063ns (81.019%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.994    10.173    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.515    14.856    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Surface/stall_detect/count_reg[15]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    Surface/stall_detect/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.520%)  route 3.925ns (80.480%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.855    10.034    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y11          FDRE                                         r  Surface/stall_detect/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.516    14.857    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Surface/stall_detect/count_reg[10]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    Surface/stall_detect/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.520%)  route 3.925ns (80.480%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.855    10.034    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y11          FDRE                                         r  Surface/stall_detect/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.516    14.857    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    Surface/stall_detect/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.520%)  route 3.925ns (80.480%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.636     5.157    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Surface/stall_detect/count_reg[5]/Q
                         net (fo=2, routed)           0.996     6.609    Surface/stall_detect/count_reg[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.733 f  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.467     7.200    Surface/stall_detect/stall_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.437     7.761    Surface/stall_detect/stall_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           1.170     9.055    Surface/stall_detect/stall_i_1_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.179 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          0.855    10.034    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X3Y11          FDRE                                         r  Surface/stall_detect/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.516    14.857    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Surface/stall_detect/count_reg[8]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    Surface/stall_detect/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Ucarriage/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/obst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.562     1.445    Ucarriage/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  Ucarriage/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Ucarriage/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.101     1.687    Ucarriage/state__0[1]
    SLICE_X8Y13          LUT5 (Prop_lut5_I3_O)        0.045     1.732 r  Ucarriage/obst_i_1/O
                         net (fo=1, routed)           0.000     1.732    Ucarriage/obst_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  Ucarriage/obst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.831     1.958    Ucarriage/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  Ucarriage/obst_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.578    Ucarriage/obst_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 st_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  st_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  st_state_reg[2]/Q
                         net (fo=2, routed)           0.073     1.666    ss_msg[6]
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.098     1.764 r  st_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    st_state[0]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  st_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  st_state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.121     1.566    st_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Ucarriage/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.562     1.445    Ucarriage/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  Ucarriage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  Ucarriage/state_reg[1]/Q
                         net (fo=4, routed)           0.073     1.666    Ucarriage/Q[1]
    SLICE_X12Y13         LUT2 (Prop_lut2_I0_O)        0.098     1.764 r  Ucarriage/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Ucarriage/state[2]_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  Ucarriage/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.831     1.958    Ucarriage/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  Ucarriage/state_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.121     1.566    Ucarriage/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FSM_onehot_st_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_st_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.596%)  route 0.070ns (35.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  FSM_onehot_st_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  FSM_onehot_st_state_reg[4]/Q
                         net (fo=3, routed)           0.070     1.670    st_done
    SLICE_X7Y13          FDRE                                         r  FSM_onehot_st_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  FSM_onehot_st_state_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)        -0.008     1.464    FSM_onehot_st_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Surface/stall_detect/stall_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.589     1.472    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  Surface/stall_detect/stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.128     1.600 f  Surface/stall_detect/stall_reg/Q
                         net (fo=2, routed)           0.075     1.675    Ucarriage/led_OBUF[0]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.099     1.774 r  Ucarriage/us_go_i_1/O
                         net (fo=1, routed)           0.000     1.774    Ucarriage_n_39
    SLICE_X4Y13          FDRE                                         r  us_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  us_go_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092     1.564    us_go_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Surface/stall_detect/stall_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.589     1.472    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  Surface/stall_detect/stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  Surface/stall_detect/stall_reg/Q
                         net (fo=2, routed)           0.076     1.676    Ucarriage/led_OBUF[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.099     1.775 r  Ucarriage/st_go_i_1/O
                         net (fo=1, routed)           0.000     1.775    Ucarriage_n_38
    SLICE_X4Y13          FDRE                                         r  st_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  st_go_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091     1.563    st_go_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 brk_dn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brk_dn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  brk_dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  brk_dn_reg/Q
                         net (fo=3, routed)           0.117     1.732    brk_dn_reg_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  brk_dn_i_1/O
                         net (fo=1, routed)           0.000     1.777    brk_dn_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  brk_dn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  brk_dn_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    brk_dn_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.687%)  route 0.189ns (57.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uultrasonic_proximity/count_reg[18]/Q
                         net (fo=4, routed)           0.189     1.804    Uultrasonic_proximity/count_reg[18]
    SLICE_X4Y11          FDRE                                         r  Uultrasonic_proximity/countf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.862     1.989    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  Uultrasonic_proximity/countf_reg[12]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.070     1.581    Uultrasonic_proximity/countf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Ucarriage/magcnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/magcnt_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.449    Ucarriage/clk_IBUF_BUFG
    SLICE_X10Y5          FDSE                                         r  Ucarriage/magcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDSE (Prop_fdse_C_Q)         0.164     1.613 r  Ucarriage/magcnt_reg[13]/Q
                         net (fo=3, routed)           0.067     1.680    Ucarriage/magcnt_reg_n_0_[13]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.809 r  Ucarriage/magcnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.809    Ucarriage/in13[14]
    SLICE_X10Y5          FDSE                                         r  Ucarriage/magcnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.836     1.963    Ucarriage/clk_IBUF_BUFG
    SLICE_X10Y5          FDSE                                         r  Ucarriage/magcnt_reg[14]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y5          FDSE (Hold_fdse_C_D)         0.134     1.583    Ucarriage/magcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Ucarriage/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/magnet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.459%)  route 0.149ns (44.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.562     1.445    Ucarriage/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  Ucarriage/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Ucarriage/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.149     1.736    Ucarriage/state__0[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  Ucarriage/magnet_i_1/O
                         net (fo=1, routed)           0.000     1.781    Ucarriage/magnet_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Ucarriage/magnet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.832     1.959    Ucarriage/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  Ucarriage/magnet_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.091     1.552    Ucarriage/magnet_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    Directions/MotorDirection_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   Directions/MotorDirection_r_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   Directions/MotorDirection_r_reg[1]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34    Directions/direction_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y10    FSM_onehot_brk_state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    Surface/speedA/pwm_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    Surface/speedB/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     Surface/stall_detect/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    Surface/stall_detect/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    Ucarriage/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    Ucarriage/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    Ucarriage/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   Ucarriage/direction_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Ucarriage/MagPWM/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Ucarriage/MagPWM/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Ucarriage/MagPWM/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    Ucarriage/magnet_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    Ucarriage/obst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   Ucarriage/safreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    Directions/direction_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    Ucarriage/MagPWM/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    FSM_onehot_st_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    Surface/stall_detect/count_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y3     Ucarriage/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     Ucarriage/count_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     Ucarriage/count_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y6     Ucarriage/count_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y6     Ucarriage/count_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y6     Ucarriage/count_reg[14]/C



