INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/TopLevelModuleLab10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevelmodulelab10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/adder_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addSubtract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/clockdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/hcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/myFULLADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFULLADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/myOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/myXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/pixel_gen_cir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/selective_2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/threebitFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebitFA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topLevelModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/vgasync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sources_1/new/toplevelLAB11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevelmodulelab11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_toplevellab10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TLM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_clockdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_vcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_VCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_hcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_HCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topLevelTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demuxTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/adder_subtractorTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adderSubtractorTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selectiveComplementTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/threebitTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _FULLADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/tb_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tm08122/Desktop/lab10/lab10.srcs/sim_1/new/decodertb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoderTest
