{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716953438645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716953438645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 22:30:38 2024 " "Processing started: Tue May 28 22:30:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716953438645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716953438645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_tes2 -c memory_tes2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_tes2 -c memory_tes2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716953438645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716953438945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/13.1input_mux/input_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/13.1input_mux/input_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_mux-input_mux_ARCH " "Found design unit 1: input_mux-input_mux_ARCH" {  } { { "../MEMORY/13.1input_mux/input_mux.vhd" "" { Text "C:/altera/MEMORY/13.1input_mux/input_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_mux " "Found entity 1: input_mux" {  } { { "../MEMORY/13.1input_mux/input_mux.vhd" "" { Text "C:/altera/MEMORY/13.1input_mux/input_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/13.1output_ports/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/13.1output_ports/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ports-output_ports_ARCH " "Found design unit 1: output_ports-output_ports_ARCH" {  } { { "../MEMORY/13.1output_ports/output_ports.vhd" "" { Text "C:/altera/MEMORY/13.1output_ports/output_ports.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_ports " "Found entity 1: output_ports" {  } { { "../MEMORY/13.1output_ports/output_ports.vhd" "" { Text "C:/altera/MEMORY/13.1output_ports/output_ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/ram_96x8/ram_96.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/ram_96x8/ram_96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_96-ram_96_arch " "Found design unit 1: ram_96-ram_96_arch" {  } { { "../MEMORY/ram_96x8/ram_96.vhd" "" { Text "C:/altera/MEMORY/ram_96x8/ram_96.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_96 " "Found entity 1: ram_96" {  } { { "../MEMORY/ram_96x8/ram_96.vhd" "" { Text "C:/altera/MEMORY/ram_96x8/ram_96.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/13.1rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/13.1rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_ARCH " "Found design unit 1: rom-rom_ARCH" {  } { { "../MEMORY/13.1rom/rom.vhd" "" { Text "C:/altera/MEMORY/13.1rom/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../MEMORY/13.1rom/rom.vhd" "" { Text "C:/altera/MEMORY/13.1rom/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/13.1dec_bcd/13.1dec_bcd/dec_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/13.1dec_bcd/13.1dec_bcd/dec_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_BCD-arch_Dec_BCD " "Found design unit 1: Dec_BCD-arch_Dec_BCD" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/Dec_BCD.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/Dec_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec_BCD " "Found entity 1: Dec_BCD" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/Dec_BCD.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/Dec_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/13.1input_mux/memory1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/13.1input_mux/memory1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory1-memory1_ARCH " "Found design unit 1: memory1-memory1_ARCH" {  } { { "../MEMORY/13.1input_mux/memory1.vhd" "" { Text "C:/altera/MEMORY/13.1input_mux/memory1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory1 " "Found entity 1: memory1" {  } { { "../MEMORY/13.1input_mux/memory1.vhd" "" { Text "C:/altera/MEMORY/13.1input_mux/memory1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/memory/13.1dec_bcd/13.1dec_bcd/memory_tes2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/memory/13.1dec_bcd/13.1dec_bcd/memory_tes2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tes2-memory_tes2_ARCH " "Found design unit 1: memory_tes2-memory_tes2_ARCH" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tes2 " "Found entity 1: memory_tes2" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716953439326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_tes2 " "Elaborating entity \"memory_tes2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716953439357 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out memory_tes2.vhd(12) " "VHDL Signal Declaration warning at memory_tes2.vhd(12): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716953439357 "|memory_tes2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory1 memory1:memory1_inst " "Elaborating entity \"memory1\" for hierarchy \"memory1:memory1_inst\"" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "memory1_inst" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716953439373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom memory1:memory1_inst\|rom:ROM_inst " "Elaborating entity \"rom\" for hierarchy \"memory1:memory1_inst\|rom:ROM_inst\"" {  } { { "../MEMORY/13.1input_mux/memory1.vhd" "ROM_inst" { Text "C:/altera/MEMORY/13.1input_mux/memory1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716953439373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_96 memory1:memory1_inst\|ram_96:RAM_inst " "Elaborating entity \"ram_96\" for hierarchy \"memory1:memory1_inst\|ram_96:RAM_inst\"" {  } { { "../MEMORY/13.1input_mux/memory1.vhd" "RAM_inst" { Text "C:/altera/MEMORY/13.1input_mux/memory1.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716953439373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ports memory1:memory1_inst\|output_ports:output_ports_inst " "Elaborating entity \"output_ports\" for hierarchy \"memory1:memory1_inst\|output_ports:output_ports_inst\"" {  } { { "../MEMORY/13.1input_mux/memory1.vhd" "output_ports_inst" { Text "C:/altera/MEMORY/13.1input_mux/memory1.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716953439389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_mux memory1:memory1_inst\|input_mux:input_mux_inst " "Elaborating entity \"input_mux\" for hierarchy \"memory1:memory1_inst\|input_mux:input_mux_inst\"" {  } { { "../MEMORY/13.1input_mux/memory1.vhd" "input_mux_inst" { Text "C:/altera/MEMORY/13.1input_mux/memory1.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716953439389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_BCD Dec_BCD:Dec_BCD_0_inst " "Elaborating entity \"Dec_BCD\" for hierarchy \"Dec_BCD:Dec_BCD_0_inst\"" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "Dec_BCD_0_inst" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716953439389 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory1:memory1_inst\|ram_96:RAM_inst\|RW " "RAM logic \"memory1:memory1_inst\|ram_96:RAM_inst\|RW\" is uninferred due to asynchronous read logic" {  } { { "../MEMORY/ram_96x8/ram_96.vhd" "RW" { Text "C:/altera/MEMORY/ram_96x8/ram_96.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1716953439670 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1716953439670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[0\] VCC " "Pin \"segmentos_2\[0\]\" is stuck at VCC" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[1\] GND " "Pin \"segmentos_2\[1\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[2\] GND " "Pin \"segmentos_2\[2\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[3\] GND " "Pin \"segmentos_2\[3\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[4\] GND " "Pin \"segmentos_2\[4\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[5\] GND " "Pin \"segmentos_2\[5\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_2\[6\] GND " "Pin \"segmentos_2\[6\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[0\] VCC " "Pin \"segmentos_3\[0\]\" is stuck at VCC" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[1\] GND " "Pin \"segmentos_3\[1\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[2\] GND " "Pin \"segmentos_3\[2\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[3\] GND " "Pin \"segmentos_3\[3\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[4\] GND " "Pin \"segmentos_3\[4\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[5\] GND " "Pin \"segmentos_3\[5\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_3\[6\] GND " "Pin \"segmentos_3\[6\]\" is stuck at GND" {  } { { "../MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" "" { Text "C:/altera/MEMORY/13.1Dec_BCD/13.1Dec_BCD/memory_tes2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716953440989 "|memory_tes2|segmentos_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716953440989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716953441155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716953444856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716953444856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3818 " "Implemented 3818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716953445280 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716953445280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3763 " "Implemented 3763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716953445280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716953445280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716953445312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 22:30:45 2024 " "Processing ended: Tue May 28 22:30:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716953445312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716953445312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716953445312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716953445312 ""}
