//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33567101
// Cuda compilation tools, release 12.3, V12.3.107
// Based on NVVM 7.0.1
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	init_program
.extern .func  (.param .b32 func_retval0) _odd
(
	.param .b64 _odd_param_0,
	.param .b64 _odd_param_1,
	.param .b64 _odd_param_2
)
;
.extern .func  (.param .b32 func_retval0) _even
(
	.param .b64 _even_param_0,
	.param .b64 _even_param_1,
	.param .b64 _even_param_2
)
;
.extern .func  (.param .b32 func_retval0) _initialize
(
	.param .b64 _initialize_param_0,
	.param .b64 _initialize_param_1
)
;
.extern .func  (.param .b32 func_retval0) _make_work
(
	.param .b64 _make_work_param_0,
	.param .b64 _make_work_param_1
)
;
.extern .func  (.param .b32 func_retval0) _finalize
(
	.param .b64 _finalize_param_0,
	.param .b64 _finalize_param_1
)
;
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE8_grp_ctx[10440];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE5group;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result[4];
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links[32];
.weak .shared .align 1 .u8 _ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx[10440];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right;
.global .align 1 .b8 $str[8] = {66, 65, 68, 32, 65, 33, 10};
.global .align 1 .b8 $str$1[8] = {66, 65, 68, 32, 66, 33, 10};
.global .align 1 .b8 $str$2[8] = {66, 65, 68, 32, 67, 33, 10};

.visible .func  (.param .b32 func_retval0) init_program(
	.param .b64 init_program_param_0,
	.param .b64 init_program_param_1,
	.param .b64 init_program_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd1, [init_program_param_1];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r21, %r7, %r8, %r9;
	mov.u32 	%r10, %nctaid.x;
	mul.lo.s32 	%r2, %r10, %r8;
	setp.ne.s32 	%p1, %r21, 0;
	@%p1 bra 	$L__BB0_2;

	ld.u64 	%rd4, [%rd1+32];
	mov.u32 	%r11, 0;
	st.u32 	[%rd4+4], %r11;
	ld.u64 	%rd5, [%rd1+32];
	st.u32 	[%rd5+8], %r11;
	ld.u64 	%rd6, [%rd1+32];
	st.u32 	[%rd6], %r11;

$L__BB0_2:
	setp.gt.u32 	%p2, %r21, 8192;
	@%p2 bra 	$L__BB0_10;

	mov.u32 	%r20, %r21;

$L__BB0_4:
	cvt.u16.u32 	%rs2, %r20;
	mul.wide.u16 	%r12, %rs2, -7;
	shr.u32 	%r13, %r12, 29;
	cvt.u16.u32 	%rs3, %r13;
	mul.lo.s16 	%rs4, %rs3, 8193;
	sub.s16 	%rs1, %rs2, %rs4;
	setp.eq.s16 	%p3, %rs1, 8192;
	ld.u64 	%rd2, [%rd1+32];
	cvt.u64.u32 	%rd3, %r13;
	@%p3 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	mul.lo.s64 	%rd18, %rd3, 65544;
	add.s64 	%rd19, %rd2, %rd18;
	mov.u64 	%rd20, 0;
	st.u64 	[%rd19+16], %rd20;
	ld.u64 	%rd21, [%rd1+32];
	add.s64 	%rd22, %rd21, %rd18;
	ld.u64 	%rd23, [%rd22+16];
	setp.eq.s64 	%p5, %rd23, 0;
	@%p5 bra 	$L__BB0_9;

	mov.u64 	%rd24, $str;
	cvta.global.u64 	%rd25, %rd24;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r16, [retval0+0];
	} // callseq 1
	bra.uni 	$L__BB0_9;

$L__BB0_5:
	mul.lo.s64 	%rd7, %rd3, 65544;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r14, %rs1;
	mul.wide.u32 	%rd9, %r14, 8;
	add.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, -1;
	st.u64 	[%rd10+24], %rd11;
	ld.u64 	%rd12, [%rd1+32];
	add.s64 	%rd13, %rd12, %rd7;
	add.s64 	%rd14, %rd13, %rd9;
	ld.u64 	%rd15, [%rd14+24];
	setp.eq.s64 	%p4, %rd15, -1;
	@%p4 bra 	$L__BB0_9;

	mov.u64 	%rd16, $str$1;
	cvta.global.u64 	%rd17, %rd16;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r15, [retval0+0];
	} // callseq 0

$L__BB0_9:
	add.s32 	%r20, %r20, %r2;
	setp.lt.u32 	%p6, %r20, 8193;
	@%p6 bra 	$L__BB0_4;

$L__BB0_10:
	@%p1 bra 	$L__BB0_12;

	ld.u64 	%rd26, [%rd1];
	mov.u32 	%r17, 0;
	st.u32 	[%rd26], %r17;

$L__BB0_12:
	setp.gt.u32 	%p8, %r21, 8191;
	@%p8 bra 	$L__BB0_17;

	mov.u64 	%rd34, $str$2;
	cvta.global.u64 	%rd35, %rd34;

$L__BB0_14:
	ld.u64 	%rd27, [%rd1+24];
	mul.wide.u32 	%rd28, %r21, 8;
	add.s64 	%rd29, %rd27, %rd28;
	mov.u64 	%rd30, -1;
	st.u64 	[%rd29], %rd30;
	ld.u64 	%rd31, [%rd1+24];
	add.s64 	%rd32, %rd31, %rd28;
	ld.u64 	%rd33, [%rd32];
	setp.eq.s64 	%p9, %rd33, -1;
	@%p9 bra 	$L__BB0_16;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r18, [retval0+0];
	} // callseq 2

$L__BB0_16:
	add.s32 	%r21, %r21, %r2;
	setp.lt.u32 	%p10, %r21, 8192;
	@%p10 bra 	$L__BB0_14;

$L__BB0_17:
	mov.u32 	%r19, 0;
	st.param.b32 	[func_retval0+0], %r19;
	ret;

}
	// .globl	exec_program
.visible .func  (.param .b32 func_retval0) exec_program(
	.param .b64 exec_program_param_0,
	.param .b64 exec_program_param_1,
	.param .b64 exec_program_param_2,
	.param .b64 exec_program_param_3
)
{
	.local .align 8 .b8 	__local_depot1[168];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<697>;
	.reg .b16 	%rs<288>;
	.reg .b32 	%r<1853>;
	.reg .b64 	%rd<1747>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd589, [exec_program_param_1];
	ld.param.u64 	%rd590, [exec_program_param_2];
	add.u64 	%rd591, %SP, 132;
	add.u64 	%rd1, %SPL, 132;
	add.u64 	%rd592, %SP, 152;
	add.u64 	%rd593, %SPL, 152;
	st.local.u64 	[%rd593], %rd590;
	ld.param.u32 	%r1, [exec_program_param_3];
	// begin inline asm
	activemask.b32 %r558;
	// end inline asm
	bar.warp.sync 	%r558;
	// begin inline asm
	activemask.b32 %r559;
	// end inline asm
	brev.b32 	%r560, %r559;
	bfind.shiftamt.u32 	%r561, %r560;
	mov.u32 	%r3, %tid.x;
	setp.ne.s32 	%p9, %r561, %r3;
	@%p9 bra 	$L__BB1_2;

	mov.u64 	%rd594, 0;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx], %rd594;
	mov.u16 	%rs56, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs56;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10432], %rd594;
	mov.u32 	%r562, 8;
	mov.u16 	%rs57, 2048;
	mov.u16 	%rs58, 8;
	mov.u16 	%rs59, 1;
	st.shared.v4.u16 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], {%rs59, %rs59, %rs58, %rs57};
	mov.u32 	%r563, 1;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1304], %r563;
	mov.u32 	%r564, 2;
	mov.u32 	%r565, 0;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1312], {%r565, %r564};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2600], %r564;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2608], {%r565, %r564};
	mov.u32 	%r566, 3;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3896], %r566;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3904], {%r565, %r564};
	mov.u32 	%r567, 4;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5192], %r567;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5200], {%r565, %r564};
	mov.u32 	%r568, 5;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6488], %r568;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6496], {%r565, %r564};
	mov.u32 	%r569, 6;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7784], %r569;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7792], {%r565, %r564};
	mov.u32 	%r570, 7;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9080], %r570;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9088], {%r565, %r564};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10376], %r562;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10384], {%r565, %r564};
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], {%rs58, %rs58};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r565;

$L__BB1_2:
	bar.warp.sync 	%r558;
	mov.u32 	%r571, %ntid.x;
	mov.u32 	%r572, %ctaid.x;
	mad.lo.s32 	%r573, %r572, %r571, %r3;
	st.local.u32 	[%rd1], %r573;
	st.local.u32 	[%rd1+4], %r573;
	mov.u32 	%r1646, 0;
	st.local.u32 	[%rd1+8], %r1646;
	mov.u32 	%r575, -1;
	st.local.u32 	[%rd1+12], %r575;
	st.local.u32 	[%rd1+16], %r575;
	add.u64 	%rd595, %SP, 0;
	add.u64 	%rd596, %SPL, 0;
	st.local.u64 	[%rd596], %rd589;
	mov.u32 	%r576, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r576;
	  cvta.shared.u64 	%rd597, %tmp; }
	st.local.u64 	[%rd596+8], %rd597;
	st.local.u64 	[%rd596+16], %rd591;
	st.local.u64 	[%rd596+24], %rd592;
	mov.u32 	%r577, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r577;
	  cvta.shared.u64 	%rd600, %tmp; }
	st.local.u64 	[%rd596+32], %rd600;
	add.u64 	%rd601, %SP, 160;
	st.local.u64 	[%rd596+40], %rd601;
	add.u64 	%rd602, %SP, 48;
	add.u64 	%rd603, %SPL, 48;
	st.local.u32 	[%rd603], %r1646;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd602;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd595;
	.param .b32 retval0;
	call.uni (retval0), 
	_initialize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r578, [retval0+0];
	} // callseq 3
	setp.eq.s32 	%p10, %r1, 0;
	@%p10 bra 	$L__BB1_691;

	shl.b32 	%r581, %r575, %r3;
	not.b32 	%r4, %r581;
	add.u64 	%rd604, %SP, 56;
	add.u64 	%rd4, %SPL, 56;
	add.u64 	%rd605, %SP, 104;
	add.u64 	%rd5, %SPL, 104;
	add.u64 	%rd606, %SP, 128;
	add.u64 	%rd6, %SPL, 128;
	bra.uni 	$L__BB1_4;

$L__BB1_491:
	ld.shared.u8 	%rs181, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p408, %rs181, 0;
	@%p408 bra 	$L__BB1_493;

	ld.u64 	%rd1095, [%rd589+32];
	add.s64 	%rd1096, %rd1095, 8;
	red.add.u32 	[%rd1096], 1;
	mov.u16 	%rs182, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs182;

$L__BB1_493:
	neg.s32 	%r319, %r1769;
	ld.shared.u32 	%rd346, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	ld.u64 	%rd347, [%rd589+32];
	mul.lo.s64 	%rd1097, %rd346, 65544;
	add.s64 	%rd1098, %rd347, %rd1097;
	add.s64 	%rd348, %rd1098, 16;
	setp.gt.s32 	%p409, %r319, -1;
	@%p409 bra 	$L__BB1_495;
	bra.uni 	$L__BB1_494;

$L__BB1_495:
	cvt.s64.s32 	%rd1102, %r319;
	atom.add.u64 	%rd1103, [%rd348], %rd1102;
	cvt.u32.u64 	%r1767, %rd1103;
	sub.s32 	%r1768, %r1767, %r1769;
	bra.uni 	$L__BB1_496;

$L__BB1_494:
	cvt.s64.s32 	%rd1099, %r1769;
	neg.s64 	%rd1100, %rd1099;
	atom.add.u64 	%rd1101, [%rd348], %rd1100;
	cvt.u32.u64 	%r1767, %rd1101;
	add.s32 	%r1768, %r1769, %r1767;

$L__BB1_496:
	ld.shared.u32 	%r1080, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r1081, %r1080, %r1769;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1081;
	setp.ne.s32 	%p410, %r1768, 0;
	setp.eq.s32 	%p411, %r1767, 0;
	and.pred  	%p412, %p411, %p410;
	@%p412 bra 	$L__BB1_499;
	bra.uni 	$L__BB1_497;

$L__BB1_499:
	ld.u64 	%rd1106, [%rd589+32];
	add.s64 	%rd1107, %rd1106, 8;
	red.add.u32 	[%rd1107], 65536;
	bra.uni 	$L__BB1_500;

$L__BB1_497:
	or.pred  	%p415, %p411, %p410;
	@%p415 bra 	$L__BB1_500;

	ld.u64 	%rd1104, [%rd589+32];
	add.s64 	%rd1105, %rd1104, 8;
	red.add.u32 	[%rd1105], -65536;

$L__BB1_500:
	setp.eq.s64 	%p416, %rd1663, -1;
	@%p416 bra 	$L__BB1_509;

	membar.gl;
	mul.wide.u32 	%rd1110, %r1760, 8;
	add.s64 	%rd1111, %rd1098, %rd1110;
	add.s64 	%rd349, %rd1111, 24;
	atom.exch.b64 	%rd1664, [%rd349], %rd1663;
	setp.eq.s64 	%p417, %rd1664, -1;
	@%p417 bra 	$L__BB1_509;

$L__BB1_502:
	cvt.u32.u64 	%r1084, %rd1664;
	setp.eq.s32 	%p418, %r1084, -1;
	setp.gt.u64 	%p419, %rd1664, -4294967297;
	or.pred  	%p420, %p419, %p418;
	@%p420 bra 	$L__BB1_506;

	atom.exch.b64 	%rd352, [%rd349], -1;
	setp.eq.s64 	%p421, %rd352, -1;
	@%p421 bra 	$L__BB1_505;

	shr.u64 	%rd1112, %rd1664, 32;
	and.b64  	%rd1113, %rd352, 4294967295;
	ld.u64 	%rd1114, [%rd589+16];
	mul.lo.s64 	%rd1115, %rd1113, 1296;
	add.s64 	%rd1116, %rd1114, %rd1115;
	st.u32 	[%rd1116+1280], %rd1112;
	and.b64  	%rd1117, %rd1664, 4294967295;
	and.b64  	%rd1118, %rd352, -4294967296;
	or.b64  	%rd1664, %rd1118, %rd1117;

$L__BB1_505:
	membar.gl;
	atom.exch.b64 	%rd1664, [%rd349], %rd1664;
	setp.eq.s64 	%p422, %rd1664, -1;
	@%p422 bra 	$L__BB1_509;
	bra.uni 	$L__BB1_502;

$L__BB1_506:
	atom.exch.b64 	%rd1119, [%rd349], %rd1664;
	bra.uni 	$L__BB1_509;

$L__BB1_4:
	// begin inline asm
	activemask.b32 %r582;
	// end inline asm
	brev.b32 	%r583, %r582;
	bfind.shiftamt.u32 	%r584, %r583;
	setp.ne.s32 	%p11, %r584, %r3;
	ld.shared.u8 	%rs1, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p12, %rs1, 8;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB1_6;

	ld.shared.u8 	%r585, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r587, %rs1;
	mad.lo.s32 	%r588, %r587, 1296, %r576;
	st.shared.u32 	[%r588+1304], %r585;
	mov.u16 	%rs60, 8;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], {%rs60, %rs1};

$L__BB1_6:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs61, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p14, %rs61, 6;
	@%p14 bra 	$L__BB1_135;

	ld.shared.u8 	%rs62, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p15, %rs62, 1;
	@%p15 bra 	$L__BB1_54;

	// begin inline asm
	activemask.b32 %r589;
	// end inline asm
	bar.warp.sync 	%r589;
	// begin inline asm
	activemask.b32 %r590;
	// end inline asm
	brev.b32 	%r591, %r590;
	bfind.shiftamt.u32 	%r592, %r591;
	setp.ne.s32 	%p16, %r592, %r3;
	@%p16 bra 	$L__BB1_53;

	ld.shared.u8 	%rd12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p17, %rd12, 2;
	mov.u64 	%rd613, 2;
	sub.s64 	%rd614, %rd613, %rd12;
	and.b64  	%rd615, %rd614, 4294967295;
	selp.b64 	%rd13, 0, %rd615, %p17;
	mov.u64 	%rd1557, 0;
	setp.eq.s64 	%p18, %rd13, 0;
	@%p18 bra 	$L__BB1_22;

	ld.u64 	%rd14, [%rd589];
	ld.u32 	%rd617, [%rd14];
	ld.u64 	%rd618, [%rd589+8];
	setp.le.u64 	%p19, %rd618, %rd617;
	@%p19 bra 	$L__BB1_22;

	cvt.u32.u64 	%r1647, %rd13;
	atom.add.u32 	%r593, [%rd14], %r1647;
	cvt.u64.u32 	%rd15, %r593;
	ld.u64 	%rd16, [%rd589+8];
	sub.s64 	%rd619, %rd16, %rd13;
	setp.ge.u64 	%p20, %rd619, %rd15;
	@%p20 bra 	$L__BB1_14;

	setp.le.u64 	%p21, %rd16, %rd15;
	mov.u32 	%r1647, 0;
	@%p21 bra 	$L__BB1_14;

	cvt.u32.u64 	%r595, %rd15;
	cvt.u32.u64 	%r596, %rd16;
	sub.s32 	%r1647, %r596, %r595;

$L__BB1_14:
	mov.u64 	%rd1557, 0;
	setp.eq.s32 	%p22, %r1647, 0;
	@%p22 bra 	$L__BB1_22;

	add.s32 	%r598, %r1647, -1;
	and.b32  	%r10, %r1647, 3;
	setp.lt.u32 	%p23, %r598, 3;
	mov.u64 	%rd1555, 0;
	mov.u32 	%r1650, 0;
	@%p23 bra 	$L__BB1_18;

	sub.s32 	%r1649, %r1647, %r10;
	mov.u64 	%rd1555, 0;
	mov.u32 	%r1650, 0;

$L__BB1_17:
	cvt.u32.u64 	%r600, %rd15;
	add.s32 	%r601, %r1650, %r600;
	add.s64 	%rd624, %rd1555, %rd12;
	cvt.u32.u64 	%r602, %rd624;
	shl.b32 	%r603, %r602, 2;
	add.s32 	%r605, %r576, %r603;
	st.shared.u32 	[%r605+10392], %r601;
	add.s32 	%r606, %r601, 1;
	st.shared.u32 	[%r605+10396], %r606;
	add.s32 	%r607, %r601, 2;
	st.shared.u32 	[%r605+10400], %r607;
	add.s32 	%r608, %r601, 3;
	st.shared.u32 	[%r605+10404], %r608;
	add.s64 	%rd1555, %rd1555, 4;
	add.s32 	%r1650, %r1650, 4;
	add.s32 	%r1649, %r1649, -4;
	setp.ne.s32 	%p24, %r1649, 0;
	@%p24 bra 	$L__BB1_17;

$L__BB1_18:
	setp.eq.s32 	%p25, %r10, 0;
	mov.u64 	%rd1557, %rd1555;
	@%p25 bra 	$L__BB1_22;

	cvt.u32.u64 	%r609, %rd15;
	add.s32 	%r17, %r1650, %r609;
	add.s64 	%rd625, %rd1555, %rd12;
	cvt.u32.u64 	%r610, %rd625;
	shl.b32 	%r611, %r610, 2;
	add.s32 	%r613, %r576, %r611;
	st.shared.u32 	[%r613+10392], %r17;
	add.s64 	%rd1557, %rd1555, 1;
	setp.eq.s32 	%p26, %r10, 1;
	@%p26 bra 	$L__BB1_22;

	and.b32  	%r1612, %r1647, 3;
	add.s64 	%rd1527, %rd1555, %rd12;
	cvt.u32.u64 	%r1611, %rd1527;
	shl.b32 	%r1610, %r1611, 2;
	add.s32 	%r1609, %r576, %r1610;
	add.s32 	%r614, %r17, 1;
	add.s32 	%r1467, %r1609, 10392;
	st.shared.u32 	[%r1467+4], %r614;
	add.s64 	%rd1557, %rd1555, 2;
	setp.eq.s32 	%p27, %r1612, 2;
	@%p27 bra 	$L__BB1_22;

	add.s64 	%rd1528, %rd1555, %rd12;
	cvt.u32.u64 	%r1615, %rd1528;
	shl.b32 	%r1614, %r1615, 2;
	add.s32 	%r1613, %r576, %r1614;
	add.s32 	%r615, %r17, 2;
	add.s32 	%r1468, %r1613, 10392;
	st.shared.u32 	[%r1468+8], %r615;
	add.s64 	%rd1557, %rd1555, 3;

$L__BB1_22:
	setp.ge.u64 	%p28, %rd1557, %rd13;
	@%p28 bra 	$L__BB1_52;

	mov.u32 	%r1651, 0;

$L__BB1_24:
	mov.u32 	%r19, %r1651;
	ld.local.u32 	%r617, [%rd1+4];
	mad.lo.s32 	%r618, %r617, 69069, 1;
	st.local.u32 	[%rd1+4], %r618;
	and.b32  	%r20, %r618, 8191;
	ld.u64 	%rd27, [%rd589+24];
	membar.gl;
	mov.u32 	%r1654, %r20;

$L__BB1_25:
	mul.wide.u32 	%rd626, %r1654, 8;
	add.s64 	%rd28, %rd27, %rd626;
	ld.u64 	%rd627, [%rd28];
	setp.eq.s64 	%p29, %rd627, -1;
	@%p29 bra 	$L__BB1_28;

	atom.exch.b64 	%rd1562, [%rd28], -1;
	setp.eq.s64 	%p30, %rd1562, -1;
	@%p30 bra 	$L__BB1_28;
	bra.uni 	$L__BB1_27;

$L__BB1_28:
	add.s32 	%r1654, %r1654, 1;
	setp.lt.u32 	%p31, %r1654, 8192;
	@%p31 bra 	$L__BB1_25;

	setp.eq.s32 	%p32, %r20, 0;
	mov.u64 	%rd1562, -1;
	mov.u32 	%r1654, -1;
	@%p32 bra 	$L__BB1_35;

	mov.u32 	%r1653, 0;

$L__BB1_31:
	mul.wide.u32 	%rd629, %r1653, 8;
	add.s64 	%rd31, %rd27, %rd629;
	ld.u64 	%rd630, [%rd31];
	setp.eq.s64 	%p33, %rd630, -1;
	@%p33 bra 	$L__BB1_34;

	atom.exch.b64 	%rd1562, [%rd31], -1;
	setp.eq.s64 	%p34, %rd1562, -1;
	@%p34 bra 	$L__BB1_34;
	bra.uni 	$L__BB1_33;

$L__BB1_34:
	mov.u64 	%rd1562, -1;
	mov.u32 	%r1654, -1;
	add.s32 	%r1653, %r1653, 1;
	setp.lt.u32 	%p35, %r1653, %r20;
	@%p35 bra 	$L__BB1_31;
	bra.uni 	$L__BB1_35;

$L__BB1_27:
	membar.gl;
	bra.uni 	$L__BB1_35;

$L__BB1_33:
	membar.gl;
	mov.u32 	%r1654, %r1653;

$L__BB1_35:
	cvt.s64.s32 	%rd632, %rd1557;
	setp.le.u64 	%p36, %rd13, %rd632;
	@%p36 bra 	$L__BB1_44;

	cvt.u32.u64 	%r1655, %rd1557;
	mov.u64 	%rd1561, %rd1562;

$L__BB1_37:
	setp.eq.s64 	%p37, %rd1561, -1;
	mov.u64 	%rd1562, -1;
	mov.u32 	%r1656, -1;
	@%p37 bra 	$L__BB1_42;

	shr.u64 	%rd634, %rd1561, 32;
	ld.u64 	%rd635, [%rd589+16];
	mul.lo.s64 	%rd636, %rd634, 1296;
	add.s64 	%rd637, %rd635, %rd636;
	ld.u32 	%r623, [%rd637+1280];
	cvt.u64.u32 	%rd638, %r623;
	shl.b64 	%rd38, %rd638, 32;
	setp.eq.s32 	%p38, %r623, -1;
	@%p38 bra 	$L__BB1_41;

	shr.u64 	%rd1530, %rd1561, 32;
	cvt.u32.u64 	%r1656, %rd1530;
	cvt.u32.u64 	%r624, %rd1561;
	setp.ne.s32 	%p39, %r624, %r1656;
	and.b64  	%rd639, %rd1561, 4294967295;
	or.b64  	%rd1562, %rd38, %rd639;
	@%p39 bra 	$L__BB1_42;

	shr.u64 	%rd1531, %rd1561, 32;
	cvt.u32.u64 	%r1656, %rd1531;
	mov.u64 	%rd1562, -1;
	bra.uni 	$L__BB1_42;

$L__BB1_41:
	shr.u64 	%rd1532, %rd1561, 32;
	cvt.u32.u64 	%r1656, %rd1532;
	or.b64  	%rd1562, %rd38, 4294967295;

$L__BB1_42:
	setp.eq.s32 	%p40, %r1656, -1;
	@%p40 bra 	$L__BB1_44;

	add.s64 	%rd641, %rd1557, %rd12;
	cvt.u32.u64 	%r625, %rd641;
	shl.b32 	%r626, %r625, 2;
	add.s32 	%r628, %r576, %r626;
	st.shared.u32 	[%r628+10392], %r1656;
	add.s64 	%rd1557, %rd1557, 1;
	add.s32 	%r1655, %r1655, 1;
	cvt.s64.s32 	%rd642, %r1655;
	setp.gt.u64 	%p41, %rd13, %rd642;
	mov.u64 	%rd1561, %rd1562;
	@%p41 bra 	$L__BB1_37;

$L__BB1_44:
	setp.eq.s64 	%p42, %rd1562, -1;
	@%p42 bra 	$L__BB1_51;

	ld.u64 	%rd643, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd644, %r1654, 8;
	add.s64 	%rd46, %rd643, %rd644;
	atom.exch.b64 	%rd1566, [%rd46], %rd1562;
	setp.eq.s64 	%p43, %rd1566, -1;
	@%p43 bra 	$L__BB1_51;

$L__BB1_46:
	cvt.u32.u64 	%r629, %rd1566;
	setp.eq.s32 	%p44, %r629, -1;
	setp.gt.u64 	%p45, %rd1566, -4294967297;
	or.pred  	%p46, %p45, %p44;
	@%p46 bra 	$L__BB1_50;

	atom.exch.b64 	%rd49, [%rd46], -1;
	setp.eq.s64 	%p47, %rd49, -1;
	@%p47 bra 	$L__BB1_49;

	shr.u64 	%rd645, %rd1566, 32;
	and.b64  	%rd646, %rd49, 4294967295;
	ld.u64 	%rd647, [%rd589+16];
	mul.lo.s64 	%rd648, %rd646, 1296;
	add.s64 	%rd649, %rd647, %rd648;
	st.u32 	[%rd649+1280], %rd645;
	and.b64  	%rd650, %rd1566, 4294967295;
	and.b64  	%rd651, %rd49, -4294967296;
	or.b64  	%rd1566, %rd651, %rd650;

$L__BB1_49:
	membar.gl;
	atom.exch.b64 	%rd1566, [%rd46], %rd1566;
	setp.eq.s64 	%p48, %rd1566, -1;
	@%p48 bra 	$L__BB1_51;
	bra.uni 	$L__BB1_46;

$L__BB1_50:
	atom.exch.b64 	%rd652, [%rd46], %rd1566;

$L__BB1_51:
	add.s32 	%r1651, %r19, 1;
	setp.lt.u64 	%p49, %rd1557, %rd13;
	setp.lt.u32 	%p50, %r19, 31;
	and.pred  	%p51, %p49, %p50;
	@%p51 bra 	$L__BB1_24;

$L__BB1_52:
	cvt.u16.u64 	%rs63, %rd1557;
	ld.shared.u8 	%rs64, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs65, %rs64, %rs63;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs65;

$L__BB1_53:
	bar.warp.sync 	%r589;

$L__BB1_54:
	// begin inline asm
	activemask.b32 %r630;
	// end inline asm
	bar.warp.sync 	%r630;
	// begin inline asm
	activemask.b32 %r631;
	// end inline asm
	brev.b32 	%r632, %r631;
	bfind.shiftamt.u32 	%r633, %r632;
	setp.ne.s32 	%p52, %r633, %r3;
	ld.shared.u8 	%rs2, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p53, %rs2, 6;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB1_134;

	cvt.u32.u16 	%r636, %rs2;
	add.s32 	%r37, %r636, -5;
	// begin inline asm
	activemask.b32 %r634;
	// end inline asm
	bar.warp.sync 	%r634;
	// begin inline asm
	activemask.b32 %r635;
	// end inline asm
	brev.b32 	%r637, %r635;
	bfind.shiftamt.u32 	%r638, %r637;
	setp.ne.s32 	%p55, %r638, %r3;
	@%p55 bra 	$L__BB1_100;

	ld.shared.u8 	%rs66, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd654, %rs66;
	and.b64  	%rd54, %rd654, 255;
	cvt.u32.u16 	%r639, %rs66;
	and.b32  	%r640, %r639, 255;
	setp.lt.u32 	%p56, %r37, %r640;
	mov.u64 	%rd655, 8;
	sub.s64 	%rd656, %rd655, %rd54;
	sub.s32 	%r641, %r37, %r640;
	cvt.u64.u32 	%rd657, %r641;
	setp.gt.u32 	%p57, %r37, 7;
	selp.b64 	%rd658, %rd656, %rd657, %p57;
	selp.b64 	%rd55, 0, %rd658, %p56;
	mov.u64 	%rd1572, 0;
	setp.eq.s64 	%p58, %rd55, 0;
	@%p58 bra 	$L__BB1_69;

	ld.u64 	%rd56, [%rd589];
	ld.u32 	%rd660, [%rd56];
	ld.u64 	%rd661, [%rd589+8];
	setp.le.u64 	%p59, %rd661, %rd660;
	@%p59 bra 	$L__BB1_69;

	cvt.u32.u64 	%r1658, %rd55;
	atom.add.u32 	%r642, [%rd56], %r1658;
	cvt.u64.u32 	%rd57, %r642;
	ld.u64 	%rd58, [%rd589+8];
	sub.s64 	%rd662, %rd58, %rd55;
	setp.ge.u64 	%p60, %rd662, %rd57;
	@%p60 bra 	$L__BB1_61;

	setp.le.u64 	%p61, %rd58, %rd57;
	mov.u32 	%r1658, 0;
	@%p61 bra 	$L__BB1_61;

	cvt.u32.u64 	%r644, %rd57;
	cvt.u32.u64 	%r645, %rd58;
	sub.s32 	%r1658, %r645, %r644;

$L__BB1_61:
	mov.u64 	%rd1572, 0;
	setp.eq.s32 	%p62, %r1658, 0;
	@%p62 bra 	$L__BB1_69;

	add.s32 	%r647, %r1658, -1;
	and.b32  	%r42, %r1658, 3;
	setp.lt.u32 	%p63, %r647, 3;
	mov.u64 	%rd1570, 0;
	mov.u32 	%r1661, 0;
	@%p63 bra 	$L__BB1_65;

	sub.s32 	%r1660, %r1658, %r42;
	mov.u64 	%rd1570, 0;
	mov.u32 	%r1661, 0;

$L__BB1_64:
	cvt.u32.u64 	%r649, %rd57;
	add.s32 	%r650, %r1661, %r649;
	add.s64 	%rd667, %rd1570, %rd54;
	cvt.u32.u64 	%r651, %rd667;
	shl.b32 	%r652, %r651, 2;
	add.s32 	%r654, %r576, %r652;
	st.shared.u32 	[%r654+10392], %r650;
	add.s32 	%r655, %r650, 1;
	st.shared.u32 	[%r654+10396], %r655;
	add.s32 	%r656, %r650, 2;
	st.shared.u32 	[%r654+10400], %r656;
	add.s32 	%r657, %r650, 3;
	st.shared.u32 	[%r654+10404], %r657;
	add.s64 	%rd1570, %rd1570, 4;
	add.s32 	%r1661, %r1661, 4;
	add.s32 	%r1660, %r1660, -4;
	setp.ne.s32 	%p64, %r1660, 0;
	@%p64 bra 	$L__BB1_64;

$L__BB1_65:
	setp.eq.s32 	%p65, %r42, 0;
	mov.u64 	%rd1572, %rd1570;
	@%p65 bra 	$L__BB1_69;

	cvt.u32.u64 	%r658, %rd57;
	add.s32 	%r49, %r1661, %r658;
	add.s64 	%rd668, %rd1570, %rd54;
	cvt.u32.u64 	%r659, %rd668;
	shl.b32 	%r660, %r659, 2;
	add.s32 	%r662, %r576, %r660;
	st.shared.u32 	[%r662+10392], %r49;
	add.s64 	%rd1572, %rd1570, 1;
	setp.eq.s32 	%p66, %r42, 1;
	@%p66 bra 	$L__BB1_69;

	add.s32 	%r663, %r49, 1;
	add.s32 	%r1469, %r662, 10392;
	st.shared.u32 	[%r1469+4], %r663;
	add.s64 	%rd1572, %rd1570, 2;
	setp.eq.s32 	%p67, %r42, 2;
	@%p67 bra 	$L__BB1_69;

	add.s32 	%r664, %r49, 2;
	add.s32 	%r1470, %r662, 10392;
	st.shared.u32 	[%r1470+8], %r664;
	add.s64 	%rd1572, %rd1570, 3;

$L__BB1_69:
	setp.ge.u64 	%p68, %rd1572, %rd55;
	@%p68 bra 	$L__BB1_99;

	mov.u32 	%r1662, 0;

$L__BB1_71:
	mov.u32 	%r51, %r1662;
	ld.local.u32 	%r666, [%rd1+4];
	mad.lo.s32 	%r667, %r666, 69069, 1;
	st.local.u32 	[%rd1+4], %r667;
	and.b32  	%r52, %r667, 8191;
	ld.u64 	%rd69, [%rd589+24];
	membar.gl;
	mov.u32 	%r1665, %r52;

$L__BB1_72:
	mul.wide.u32 	%rd669, %r1665, 8;
	add.s64 	%rd70, %rd69, %rd669;
	ld.u64 	%rd670, [%rd70];
	setp.eq.s64 	%p69, %rd670, -1;
	@%p69 bra 	$L__BB1_75;

	atom.exch.b64 	%rd1577, [%rd70], -1;
	setp.eq.s64 	%p70, %rd1577, -1;
	@%p70 bra 	$L__BB1_75;
	bra.uni 	$L__BB1_74;

$L__BB1_75:
	add.s32 	%r1665, %r1665, 1;
	setp.lt.u32 	%p71, %r1665, 8192;
	@%p71 bra 	$L__BB1_72;

	setp.eq.s32 	%p72, %r52, 0;
	mov.u64 	%rd1577, -1;
	mov.u32 	%r1665, -1;
	@%p72 bra 	$L__BB1_82;

	mov.u32 	%r1664, 0;

$L__BB1_78:
	mul.wide.u32 	%rd672, %r1664, 8;
	add.s64 	%rd73, %rd69, %rd672;
	ld.u64 	%rd673, [%rd73];
	setp.eq.s64 	%p73, %rd673, -1;
	@%p73 bra 	$L__BB1_81;

	atom.exch.b64 	%rd1577, [%rd73], -1;
	setp.eq.s64 	%p74, %rd1577, -1;
	@%p74 bra 	$L__BB1_81;
	bra.uni 	$L__BB1_80;

$L__BB1_81:
	mov.u64 	%rd1577, -1;
	mov.u32 	%r1665, -1;
	add.s32 	%r1664, %r1664, 1;
	setp.lt.u32 	%p75, %r1664, %r52;
	@%p75 bra 	$L__BB1_78;
	bra.uni 	$L__BB1_82;

$L__BB1_74:
	membar.gl;
	bra.uni 	$L__BB1_82;

$L__BB1_80:
	membar.gl;
	mov.u32 	%r1665, %r1664;

$L__BB1_82:
	cvt.s64.s32 	%rd675, %rd1572;
	setp.le.u64 	%p76, %rd55, %rd675;
	@%p76 bra 	$L__BB1_91;

	cvt.u32.u64 	%r1666, %rd1572;
	mov.u64 	%rd1576, %rd1577;

$L__BB1_84:
	setp.eq.s64 	%p77, %rd1576, -1;
	mov.u64 	%rd1577, -1;
	mov.u32 	%r1667, -1;
	@%p77 bra 	$L__BB1_89;

	shr.u64 	%rd677, %rd1576, 32;
	ld.u64 	%rd678, [%rd589+16];
	mul.lo.s64 	%rd679, %rd677, 1296;
	add.s64 	%rd680, %rd678, %rd679;
	ld.u32 	%r672, [%rd680+1280];
	cvt.u64.u32 	%rd681, %r672;
	shl.b64 	%rd80, %rd681, 32;
	setp.eq.s32 	%p78, %r672, -1;
	@%p78 bra 	$L__BB1_88;

	shr.u64 	%rd1535, %rd1576, 32;
	cvt.u32.u64 	%r1667, %rd1535;
	cvt.u32.u64 	%r673, %rd1576;
	setp.ne.s32 	%p79, %r673, %r1667;
	and.b64  	%rd682, %rd1576, 4294967295;
	or.b64  	%rd1577, %rd80, %rd682;
	@%p79 bra 	$L__BB1_89;

	shr.u64 	%rd1536, %rd1576, 32;
	cvt.u32.u64 	%r1667, %rd1536;
	mov.u64 	%rd1577, -1;
	bra.uni 	$L__BB1_89;

$L__BB1_88:
	shr.u64 	%rd1537, %rd1576, 32;
	cvt.u32.u64 	%r1667, %rd1537;
	or.b64  	%rd1577, %rd80, 4294967295;

$L__BB1_89:
	setp.eq.s32 	%p80, %r1667, -1;
	@%p80 bra 	$L__BB1_91;

	add.s64 	%rd684, %rd1572, %rd54;
	cvt.u32.u64 	%r674, %rd684;
	shl.b32 	%r675, %r674, 2;
	add.s32 	%r677, %r576, %r675;
	st.shared.u32 	[%r677+10392], %r1667;
	add.s64 	%rd1572, %rd1572, 1;
	add.s32 	%r1666, %r1666, 1;
	cvt.s64.s32 	%rd685, %r1666;
	setp.gt.u64 	%p81, %rd55, %rd685;
	mov.u64 	%rd1576, %rd1577;
	@%p81 bra 	$L__BB1_84;

$L__BB1_91:
	setp.eq.s64 	%p82, %rd1577, -1;
	@%p82 bra 	$L__BB1_98;

	ld.u64 	%rd686, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd687, %r1665, 8;
	add.s64 	%rd88, %rd686, %rd687;
	atom.exch.b64 	%rd1581, [%rd88], %rd1577;
	setp.eq.s64 	%p83, %rd1581, -1;
	@%p83 bra 	$L__BB1_98;

$L__BB1_93:
	cvt.u32.u64 	%r678, %rd1581;
	setp.eq.s32 	%p84, %r678, -1;
	setp.gt.u64 	%p85, %rd1581, -4294967297;
	or.pred  	%p86, %p85, %p84;
	@%p86 bra 	$L__BB1_97;

	atom.exch.b64 	%rd91, [%rd88], -1;
	setp.eq.s64 	%p87, %rd91, -1;
	@%p87 bra 	$L__BB1_96;

	shr.u64 	%rd688, %rd1581, 32;
	and.b64  	%rd689, %rd91, 4294967295;
	ld.u64 	%rd690, [%rd589+16];
	mul.lo.s64 	%rd691, %rd689, 1296;
	add.s64 	%rd692, %rd690, %rd691;
	st.u32 	[%rd692+1280], %rd688;
	and.b64  	%rd693, %rd1581, 4294967295;
	and.b64  	%rd694, %rd91, -4294967296;
	or.b64  	%rd1581, %rd694, %rd693;

$L__BB1_96:
	membar.gl;
	atom.exch.b64 	%rd1581, [%rd88], %rd1581;
	setp.eq.s64 	%p88, %rd1581, -1;
	@%p88 bra 	$L__BB1_98;
	bra.uni 	$L__BB1_93;

$L__BB1_97:
	atom.exch.b64 	%rd695, [%rd88], %rd1581;

$L__BB1_98:
	add.s32 	%r1662, %r51, 1;
	setp.lt.u64 	%p89, %rd1572, %rd55;
	setp.lt.u32 	%p90, %r51, 31;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB1_71;

$L__BB1_99:
	cvt.u16.u64 	%rs67, %rd1572;
	ld.shared.u8 	%rs68, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs69, %rs68, %rs67;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs69;

$L__BB1_100:
	bar.warp.sync 	%r634;
	setp.eq.s32 	%p92, %r37, 0;
	mov.u32 	%r1678, 0;
	mov.u64 	%rd1586, -1;
	@%p92 bra 	$L__BB1_119;

	mov.u64 	%rd1586, -1;
	mov.u32 	%r1669, 0;
	mov.u16 	%rs279, 1;
	mov.u32 	%r1674, %r1669;
	mov.u32 	%r1678, %r1669;

$L__BB1_102:
	and.b16  	%rs72, %rs279, 255;
	setp.eq.s16 	%p93, %rs72, 0;
	mov.u32 	%r1675, 8;
	mov.u16 	%rs280, 0;
	@%p93 bra 	$L__BB1_105;
	bra.uni 	$L__BB1_103;

$L__BB1_105:
	setp.gt.u32 	%p95, %r1674, 1;
	and.b16  	%rs74, %rs280, 255;
	setp.ne.s16 	%p96, %rs74, 0;
	or.pred  	%p97, %p96, %p95;
	@%p97 bra 	$L__BB1_110;

	mov.u32 	%r1673, %r1674;

$L__BB1_107:
	add.s32 	%r689, %r576, %r1673;
	ld.shared.u8 	%rs5, [%r689+16];
	setp.eq.s16 	%p98, %rs5, 8;
	@%p98 bra 	$L__BB1_109;
	bra.uni 	$L__BB1_108;

$L__BB1_109:
	add.s32 	%r692, %r1673, 1;
	mov.u32 	%r1673, 1;
	setp.lt.u32 	%p99, %r692, 2;
	mov.u32 	%r1674, 2;
	@%p99 bra 	$L__BB1_107;
	bra.uni 	$L__BB1_110;

$L__BB1_103:
	ld.shared.u8 	%r71, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s32 	%p94, %r71, 8;
	@%p94 bra 	$L__BB1_105;

	mad.lo.s32 	%r686, %r71, 1296, %r576;
	ld.shared.u32 	%r687, [%r686+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r687;
	mov.u16 	%rs280, %rs279;
	mov.u32 	%r1675, %r71;
	bra.uni 	$L__BB1_105;

$L__BB1_108:
	add.s32 	%r1674, %r1673, 1;
	cvt.u32.u16 	%r1675, %rs5;

$L__BB1_110:
	setp.eq.s32 	%p100, %r1675, 8;
	@%p100 bra 	$L__BB1_119;

	mad.lo.s32 	%r696, %r1675, 1296, %r576;
	ld.shared.u32 	%r697, [%r696+1312];
	add.s32 	%r1678, %r697, %r1678;
	// begin inline asm
	activemask.b32 %r693;
	// end inline asm
	ld.shared.u8 	%rs6, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p101, %rs6, 0;
	mov.u32 	%r694, -1;
	mov.u32 	%r1676, %r694;
	@%p101 bra 	$L__BB1_113;

	mul.wide.u16 	%r698, %rs6, 4;
	add.s32 	%r700, %r576, %r698;
	ld.shared.u32 	%r1676, [%r700+10388];
	add.s16 	%rs75, %rs6, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs75;

$L__BB1_113:
	cvt.u64.u32 	%rd98, %r1676;
	ld.u64 	%rd698, [%rd589+16];
	mul.wide.u32 	%rd699, %r1676, 1296;
	add.s64 	%rd99, %rd698, %rd699;
	mov.u32 	%r1677, 0;
	add.s32 	%r1471, %r696, 1312;
	st.shared.u32 	[%r1471+-8], %r694;

$L__BB1_114:
	mad.lo.s32 	%r1625, %r1675, 1296, %r576;
	add.s32 	%r1624, %r1625, 24;
	shl.b32 	%r705, %r1677, 3;
	add.s32 	%r706, %r1624, %r705;
	ld.shared.v2.u32 	{%r707, %r708}, [%r706];
	mul.wide.s32 	%rd700, %r1677, 8;
	add.s64 	%rd701, %rd99, %rd700;
	st.v2.u32 	[%rd701], {%r707, %r708};
	add.s32 	%r1677, %r1677, 1;
	setp.lt.u32 	%p102, %r1677, 162;
	@%p102 bra 	$L__BB1_114;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1676;
	ld.shared.u8 	%rs76, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs77, %rs76, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs77;
	ld.u64 	%rd702, [%rd589+16];
	mul.lo.s64 	%rd703, %rd98, 1296;
	add.s64 	%rd704, %rd702, %rd703;
	mov.u32 	%r711, -1;
	st.u32 	[%rd704+1280], %r711;
	setp.eq.s64 	%p103, %rd1586, -1;
	@%p103 bra 	$L__BB1_117;

	and.b64  	%rd705, %rd1586, 4294967295;
	ld.u64 	%rd706, [%rd589+16];
	mul.lo.s64 	%rd707, %rd705, 1296;
	add.s64 	%rd708, %rd706, %rd707;
	st.u32 	[%rd708+1280], %r1676;
	and.b64  	%rd1585, %rd1586, -4294967296;
	bra.uni 	$L__BB1_118;

$L__BB1_117:
	shl.b64 	%rd1585, %rd98, 32;

$L__BB1_118:
	mad.lo.s32 	%r1626, %r1675, 1296, %r576;
	or.b64  	%rd1586, %rd1585, %rd98;
	ld.shared.u8 	%r712, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1472, %r1626, 1312;
	st.shared.u32 	[%r1472+-8], %r712;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1675;
	ld.shared.u8 	%rs78, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p104, %rs78, 5;
	add.s32 	%r1669, %r1669, 1;
	setp.lt.u32 	%p105, %r1669, %r37;
	and.pred  	%p106, %p104, %p105;
	mov.u16 	%rs279, %rs280;
	@%p106 bra 	$L__BB1_102;

$L__BB1_119:
	ld.local.u32 	%r713, [%rd1+4];
	mad.lo.s32 	%r87, %r713, 69069, 1;
	st.local.u32 	[%rd1+4], %r87;
	setp.eq.s32 	%p107, %r1678, 0;
	setp.eq.s64 	%p108, %rd1586, -1;
	and.pred  	%p109, %p108, %p107;
	@%p109 bra 	$L__BB1_134;

	ld.u64 	%rd105, [%rd589+32];
	setp.gt.s32 	%p110, %r1678, -1;
	@%p110 bra 	$L__BB1_122;
	bra.uni 	$L__BB1_121;

$L__BB1_122:
	cvt.s64.s32 	%rd713, %r1678;
	add.s64 	%rd714, %rd105, 16;
	atom.add.u64 	%rd715, [%rd714], %rd713;
	cvt.u32.u64 	%r1679, %rd715;
	add.s32 	%r1680, %r1678, %r1679;
	bra.uni 	$L__BB1_123;

$L__BB1_121:
	neg.s32 	%r714, %r1678;
	cvt.s64.s32 	%rd709, %r714;
	neg.s64 	%rd710, %rd709;
	add.s64 	%rd711, %rd105, 16;
	atom.add.u64 	%rd712, [%rd711], %rd710;
	cvt.u32.u64 	%r1679, %rd712;
	sub.s32 	%r1680, %r1679, %r1678;

$L__BB1_123:
	ld.shared.u32 	%r715, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r716, %r715, %r1678;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r716;
	setp.ne.s32 	%p111, %r1680, 0;
	setp.eq.s32 	%p112, %r1679, 0;
	and.pred  	%p113, %p112, %p111;
	@%p113 bra 	$L__BB1_126;
	bra.uni 	$L__BB1_124;

$L__BB1_126:
	ld.u64 	%rd718, [%rd589+32];
	add.s64 	%rd719, %rd718, 8;
	red.add.u32 	[%rd719], 65536;
	bra.uni 	$L__BB1_127;

$L__BB1_124:
	or.pred  	%p116, %p112, %p111;
	@%p116 bra 	$L__BB1_127;

	ld.u64 	%rd716, [%rd589+32];
	add.s64 	%rd717, %rd716, 8;
	red.add.u32 	[%rd717], -65536;

$L__BB1_127:
	@%p108 bra 	$L__BB1_134;

	membar.gl;
	shl.b32 	%r719, %r87, 3;
	cvt.u64.u32 	%rd720, %r719;
	and.b64  	%rd721, %rd720, 65528;
	add.s64 	%rd722, %rd105, %rd721;
	add.s64 	%rd106, %rd722, 24;
	atom.exch.b64 	%rd1587, [%rd106], %rd1586;
	setp.eq.s64 	%p118, %rd1587, -1;
	@%p118 bra 	$L__BB1_134;

$L__BB1_129:
	cvt.u32.u64 	%r720, %rd1587;
	setp.eq.s32 	%p119, %r720, -1;
	setp.gt.u64 	%p120, %rd1587, -4294967297;
	or.pred  	%p121, %p120, %p119;
	@%p121 bra 	$L__BB1_133;

	atom.exch.b64 	%rd109, [%rd106], -1;
	setp.eq.s64 	%p122, %rd109, -1;
	@%p122 bra 	$L__BB1_132;

	shr.u64 	%rd723, %rd1587, 32;
	and.b64  	%rd724, %rd109, 4294967295;
	ld.u64 	%rd725, [%rd589+16];
	mul.lo.s64 	%rd726, %rd724, 1296;
	add.s64 	%rd727, %rd725, %rd726;
	st.u32 	[%rd727+1280], %rd723;
	and.b64  	%rd728, %rd1587, 4294967295;
	and.b64  	%rd729, %rd109, -4294967296;
	or.b64  	%rd1587, %rd729, %rd728;

$L__BB1_132:
	membar.gl;
	atom.exch.b64 	%rd1587, [%rd106], %rd1587;
	setp.eq.s64 	%p123, %rd1587, -1;
	@%p123 bra 	$L__BB1_134;
	bra.uni 	$L__BB1_129;

$L__BB1_133:
	atom.exch.b64 	%rd730, [%rd106], %rd1587;

$L__BB1_134:
	bar.warp.sync 	%r630;

$L__BB1_135:
	ld.u64 	%rd731, [%rd589+32];
	ld.u32 	%r721, [%rd731+16];
	setp.lt.u32 	%p124, %r721, 5;
	ld.shared.u8 	%rs283, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.ne.s16 	%p125, %rs283, 8;
	or.pred  	%p126, %p124, %p125;
	@%p126 bra 	$L__BB1_398;

	// begin inline asm
	activemask.b32 %r722;
	// end inline asm
	bar.warp.sync 	%r722;
	// begin inline asm
	activemask.b32 %r723;
	// end inline asm
	brev.b32 	%r724, %r723;
	bfind.shiftamt.u32 	%r725, %r724;
	setp.ne.s32 	%p127, %r725, %r3;
	@%p127 bra 	$L__BB1_236;

	mov.u32 	%r726, 6;
	ld.shared.u8 	%r727, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u32 	%p128, %r727, 6;
	sub.s32 	%r728, %r726, %r727;
	selp.b32 	%r95, 0, %r728, %p128;
	ld.shared.u8 	%rs79, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r729, %rs79;
	and.b32  	%r96, %r729, 255;
	cvt.u64.u16 	%rd732, %rs79;
	and.b64  	%rd733, %rd732, 255;
	mov.u64 	%rd734, 8;
	sub.s64 	%rd735, %rd734, %rd733;
	cvt.u64.u32 	%rd736, %r95;
	setp.ge.u64 	%p129, %rd735, %rd736;
	@%p129 bra 	$L__BB1_188;

	mov.u32 	%r730, 8;
	sub.s32 	%r97, %r730, %r95;
	setp.ge.u32 	%p130, %r97, %r96;
	@%p130 bra 	$L__BB1_188;

	add.s32 	%r731, %r95, %r96;
	add.s32 	%r98, %r731, -8;
	add.s32 	%r732, %r731, -9;
	and.b32  	%r99, %r98, 3;
	setp.lt.u32 	%p131, %r732, 3;
	mov.u64 	%rd1599, -1;
	@%p131 bra 	$L__BB1_162;

	sub.s32 	%r1681, %r98, %r99;
	mov.u64 	%rd1599, -1;

$L__BB1_141:
	ld.shared.u8 	%rs8, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p132, %rs8, 0;
	mov.u32 	%r733, -1;
	mov.u32 	%r1682, %r733;
	@%p132 bra 	$L__BB1_143;

	mul.wide.u16 	%r734, %rs8, 4;
	add.s32 	%r736, %r576, %r734;
	ld.shared.u32 	%r1682, [%r736+10388];
	add.s16 	%rs80, %rs8, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs80;

$L__BB1_143:
	cvt.u64.u32 	%rd115, %r1682;
	ld.u64 	%rd740, [%rd589+16];
	mul.wide.u32 	%rd741, %r1682, 1296;
	add.s64 	%rd742, %rd740, %rd741;
	st.u32 	[%rd742+1280], %r733;
	setp.eq.s64 	%p133, %rd1599, -1;
	@%p133 bra 	$L__BB1_145;

	and.b64  	%rd743, %rd1599, 4294967295;
	ld.u64 	%rd744, [%rd589+16];
	mul.lo.s64 	%rd745, %rd743, 1296;
	add.s64 	%rd746, %rd744, %rd745;
	st.u32 	[%rd746+1280], %r1682;
	and.b64  	%rd1591, %rd1599, -4294967296;
	bra.uni 	$L__BB1_146;

$L__BB1_145:
	shl.b64 	%rd1591, %rd115, 32;

$L__BB1_146:
	ld.shared.u8 	%rs9, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p134, %rs9, 0;
	mov.u32 	%r738, -1;
	mov.u32 	%r1683, %r738;
	@%p134 bra 	$L__BB1_148;

	mul.wide.u16 	%r739, %rs9, 4;
	add.s32 	%r741, %r576, %r739;
	ld.shared.u32 	%r1683, [%r741+10388];
	add.s16 	%rs81, %rs9, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs81;

$L__BB1_148:
	ld.u64 	%rd747, [%rd589+16];
	mul.wide.u32 	%rd748, %r1683, 1296;
	add.s64 	%rd749, %rd747, %rd748;
	st.u32 	[%rd749+1280], %r738;
	or.b64  	%rd750, %rd1591, %rd115;
	setp.eq.s64 	%p135, %rd750, -1;
	@%p135 bra 	$L__BB1_150;

	ld.u64 	%rd751, [%rd589+16];
	mul.lo.s64 	%rd752, %rd115, 1296;
	add.s64 	%rd753, %rd751, %rd752;
	st.u32 	[%rd753+1280], %r1683;
	bra.uni 	$L__BB1_151;

$L__BB1_150:
	cvt.u64.u32 	%rd1539, %r1683;
	shl.b64 	%rd1591, %rd1539, 32;

$L__BB1_151:
	cvt.u64.u32 	%rd1538, %r1683;
	or.b64  	%rd122, %rd1591, %rd1538;
	ld.shared.u8 	%rs10, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p136, %rs10, 0;
	mov.u32 	%r743, -1;
	mov.u32 	%r1684, %r743;
	@%p136 bra 	$L__BB1_153;

	mul.wide.u16 	%r744, %rs10, 4;
	add.s32 	%r746, %r576, %r744;
	ld.shared.u32 	%r1684, [%r746+10388];
	add.s16 	%rs82, %rs10, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs82;

$L__BB1_153:
	cvt.u64.u32 	%rd123, %r1684;
	ld.u64 	%rd754, [%rd589+16];
	mul.wide.u32 	%rd755, %r1684, 1296;
	add.s64 	%rd756, %rd754, %rd755;
	st.u32 	[%rd756+1280], %r743;
	setp.eq.s64 	%p137, %rd122, -1;
	@%p137 bra 	$L__BB1_155;

	and.b64  	%rd757, %rd122, 4294967295;
	ld.u64 	%rd758, [%rd589+16];
	mul.lo.s64 	%rd759, %rd757, 1296;
	add.s64 	%rd760, %rd758, %rd759;
	st.u32 	[%rd760+1280], %r1684;
	and.b64  	%rd1593, %rd1591, -4294967296;
	bra.uni 	$L__BB1_156;

$L__BB1_155:
	shl.b64 	%rd1593, %rd123, 32;

$L__BB1_156:
	ld.shared.u8 	%rs11, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p138, %rs11, 0;
	mov.u32 	%r748, -1;
	mov.u32 	%r1685, %r748;
	@%p138 bra 	$L__BB1_158;

	mul.wide.u16 	%r749, %rs11, 4;
	add.s32 	%r751, %r576, %r749;
	ld.shared.u32 	%r1685, [%r751+10388];
	add.s16 	%rs83, %rs11, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs83;

$L__BB1_158:
	ld.u64 	%rd761, [%rd589+16];
	mul.wide.u32 	%rd762, %r1685, 1296;
	add.s64 	%rd763, %rd761, %rd762;
	st.u32 	[%rd763+1280], %r748;
	or.b64  	%rd764, %rd1593, %rd123;
	setp.eq.s64 	%p139, %rd764, -1;
	@%p139 bra 	$L__BB1_160;

	ld.u64 	%rd765, [%rd589+16];
	mul.lo.s64 	%rd766, %rd123, 1296;
	add.s64 	%rd767, %rd765, %rd766;
	st.u32 	[%rd767+1280], %r1685;
	bra.uni 	$L__BB1_161;

$L__BB1_160:
	cvt.u64.u32 	%rd1541, %r1685;
	shl.b64 	%rd1593, %rd1541, 32;

$L__BB1_161:
	cvt.u64.u32 	%rd1540, %r1685;
	or.b64  	%rd1599, %rd1593, %rd1540;
	add.s32 	%r1681, %r1681, -4;
	setp.ne.s32 	%p140, %r1681, 0;
	@%p140 bra 	$L__BB1_141;

$L__BB1_162:
	setp.eq.s32 	%p141, %r99, 0;
	@%p141 bra 	$L__BB1_181;

	ld.shared.u8 	%rs12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p142, %rs12, 0;
	mov.u32 	%r753, -1;
	mov.u32 	%r1686, %r753;
	@%p142 bra 	$L__BB1_165;

	mul.wide.u16 	%r754, %rs12, 4;
	add.s32 	%r756, %r576, %r754;
	ld.shared.u32 	%r1686, [%r756+10388];
	add.s16 	%rs84, %rs12, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs84;

$L__BB1_165:
	cvt.u64.u32 	%rd133, %r1686;
	ld.u64 	%rd768, [%rd589+16];
	mul.wide.u32 	%rd769, %r1686, 1296;
	add.s64 	%rd770, %rd768, %rd769;
	st.u32 	[%rd770+1280], %r753;
	setp.eq.s64 	%p143, %rd1599, -1;
	@%p143 bra 	$L__BB1_167;

	and.b64  	%rd771, %rd1599, 4294967295;
	ld.u64 	%rd772, [%rd589+16];
	mul.lo.s64 	%rd773, %rd771, 1296;
	add.s64 	%rd774, %rd772, %rd773;
	st.u32 	[%rd774+1280], %r1686;
	and.b64  	%rd1597, %rd1599, -4294967296;
	bra.uni 	$L__BB1_168;

$L__BB1_167:
	shl.b64 	%rd1597, %rd133, 32;

$L__BB1_168:
	or.b64  	%rd1599, %rd1597, %rd133;
	setp.eq.s32 	%p144, %r99, 1;
	@%p144 bra 	$L__BB1_181;

	ld.shared.u8 	%rs13, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p145, %rs13, 0;
	mov.u32 	%r758, -1;
	mov.u32 	%r1687, %r758;
	@%p145 bra 	$L__BB1_171;

	mul.wide.u16 	%r759, %rs13, 4;
	add.s32 	%r761, %r576, %r759;
	ld.shared.u32 	%r1687, [%r761+10388];
	add.s16 	%rs85, %rs13, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs85;

$L__BB1_171:
	cvt.u64.u32 	%rd138, %r1687;
	ld.u64 	%rd775, [%rd589+16];
	mul.wide.u32 	%rd776, %r1687, 1296;
	add.s64 	%rd777, %rd775, %rd776;
	st.u32 	[%rd777+1280], %r758;
	setp.eq.s64 	%p146, %rd1599, -1;
	@%p146 bra 	$L__BB1_173;

	ld.u64 	%rd778, [%rd589+16];
	mul.lo.s64 	%rd779, %rd133, 1296;
	add.s64 	%rd780, %rd778, %rd779;
	st.u32 	[%rd780+1280], %r1687;
	bra.uni 	$L__BB1_174;

$L__BB1_173:
	shl.b64 	%rd1597, %rd138, 32;

$L__BB1_174:
	or.b64  	%rd1599, %rd1597, %rd138;
	setp.eq.s32 	%p147, %r99, 2;
	@%p147 bra 	$L__BB1_181;

	ld.shared.u8 	%rs14, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p148, %rs14, 0;
	mov.u32 	%r763, -1;
	mov.u32 	%r1688, %r763;
	@%p148 bra 	$L__BB1_177;

	mul.wide.u16 	%r764, %rs14, 4;
	add.s32 	%r766, %r576, %r764;
	ld.shared.u32 	%r1688, [%r766+10388];
	add.s16 	%rs86, %rs14, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs86;

$L__BB1_177:
	cvt.u64.u32 	%rd142, %r1688;
	ld.u64 	%rd781, [%rd589+16];
	mul.wide.u32 	%rd782, %r1688, 1296;
	add.s64 	%rd783, %rd781, %rd782;
	st.u32 	[%rd783+1280], %r763;
	setp.eq.s64 	%p149, %rd1599, -1;
	@%p149 bra 	$L__BB1_179;

	and.b64  	%rd784, %rd1599, 4294967295;
	ld.u64 	%rd785, [%rd589+16];
	mul.lo.s64 	%rd786, %rd784, 1296;
	add.s64 	%rd787, %rd785, %rd786;
	st.u32 	[%rd787+1280], %r1688;
	and.b64  	%rd1598, %rd1597, -4294967296;
	bra.uni 	$L__BB1_180;

$L__BB1_179:
	shl.b64 	%rd1598, %rd142, 32;

$L__BB1_180:
	or.b64  	%rd1599, %rd1598, %rd142;

$L__BB1_181:
	mov.u32 	%r1628, 8;
	sub.s32 	%r1627, %r1628, %r95;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %r1627;
	ld.local.u32 	%r768, [%rd1+4];
	mad.lo.s32 	%r117, %r768, 69069, 1;
	st.local.u32 	[%rd1+4], %r117;
	setp.eq.s64 	%p150, %rd1599, -1;
	@%p150 bra 	$L__BB1_188;

	ld.u64 	%rd788, [%rd589+24];
	membar.gl;
	shl.b32 	%r769, %r117, 3;
	cvt.u64.u32 	%rd789, %r769;
	and.b64  	%rd790, %rd789, 65528;
	add.s64 	%rd148, %rd788, %rd790;
	atom.exch.b64 	%rd1600, [%rd148], %rd1599;
	setp.eq.s64 	%p151, %rd1600, -1;
	@%p151 bra 	$L__BB1_188;

$L__BB1_183:
	cvt.u32.u64 	%r770, %rd1600;
	setp.eq.s32 	%p152, %r770, -1;
	setp.gt.u64 	%p153, %rd1600, -4294967297;
	or.pred  	%p154, %p153, %p152;
	@%p154 bra 	$L__BB1_187;

	atom.exch.b64 	%rd151, [%rd148], -1;
	setp.eq.s64 	%p155, %rd151, -1;
	@%p155 bra 	$L__BB1_186;

	shr.u64 	%rd791, %rd1600, 32;
	and.b64  	%rd792, %rd151, 4294967295;
	ld.u64 	%rd793, [%rd589+16];
	mul.lo.s64 	%rd794, %rd792, 1296;
	add.s64 	%rd795, %rd793, %rd794;
	st.u32 	[%rd795+1280], %rd791;
	and.b64  	%rd796, %rd1600, 4294967295;
	and.b64  	%rd797, %rd151, -4294967296;
	or.b64  	%rd1600, %rd797, %rd796;

$L__BB1_186:
	membar.gl;
	atom.exch.b64 	%rd1600, [%rd148], %rd1600;
	setp.eq.s64 	%p156, %rd1600, -1;
	@%p156 bra 	$L__BB1_188;
	bra.uni 	$L__BB1_183;

$L__BB1_187:
	atom.exch.b64 	%rd798, [%rd148], %rd1600;

$L__BB1_188:
	mov.pred 	%p693, -1;
	mov.u32 	%r1703, 0;

$L__BB1_189:
	mov.u32 	%r1702, 0;
	not.pred 	%p158, %p693;
	@%p158 bra 	$L__BB1_233;

	ld.u64 	%rd155, [%rd589+32];
	ld.u32 	%r774, [%rd155+8];
	setp.ne.s32 	%p159, %r774, 0;
	ld.u32 	%r120, [%rd155+4];
	setp.eq.s32 	%p160, %r120, 0;
	and.pred  	%p161, %p159, %p160;
	@%p161 bra 	$L__BB1_193;
	bra.uni 	$L__BB1_191;

$L__BB1_193:
	ld.shared.u32 	%rd156, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	mul.lo.s64 	%rd800, %rd156, 65544;
	add.s64 	%rd801, %rd155, %rd800;
	ld.u64 	%rd802, [%rd801+16];
	setp.eq.s64 	%p163, %rd802, 0;
	mov.u64 	%rd1607, -1;
	@%p163 bra 	$L__BB1_206;

	ld.local.u32 	%r777, [%rd1+4];
	mad.lo.s32 	%r778, %r777, 69069, 1;
	st.local.u32 	[%rd1+4], %r778;
	and.b32  	%r121, %r778, 8191;
	membar.gl;
	ld.u64 	%rd157, [%rd589+32];
	membar.gl;
	mov.u32 	%r1691, %r121;

$L__BB1_195:
	mul.lo.s64 	%rd1542, %rd156, 65544;
	add.s64 	%rd804, %rd157, %rd1542;
	mul.wide.u32 	%rd805, %r1691, 8;
	add.s64 	%rd806, %rd804, %rd805;
	add.s64 	%rd158, %rd806, 24;
	ld.u64 	%rd807, [%rd806+24];
	setp.eq.s64 	%p164, %rd807, -1;
	@%p164 bra 	$L__BB1_198;

	atom.exch.b64 	%rd1607, [%rd158], -1;
	setp.eq.s64 	%p165, %rd1607, -1;
	@%p165 bra 	$L__BB1_198;
	bra.uni 	$L__BB1_197;

$L__BB1_198:
	add.s32 	%r1691, %r1691, 1;
	setp.lt.u32 	%p166, %r1691, 8192;
	@%p166 bra 	$L__BB1_195;

	setp.eq.s32 	%p167, %r121, 0;
	mov.u64 	%rd1607, -1;
	@%p167 bra 	$L__BB1_205;

	mov.u32 	%r1692, 0;

$L__BB1_201:
	mul.lo.s64 	%rd1544, %rd156, 65544;
	add.s64 	%rd1543, %rd157, %rd1542;
	mul.wide.u32 	%rd811, %r1692, 8;
	add.s64 	%rd812, %rd1543, %rd811;
	add.s64 	%rd161, %rd812, 24;
	ld.u64 	%rd813, [%rd812+24];
	setp.eq.s64 	%p168, %rd813, -1;
	@%p168 bra 	$L__BB1_204;

	atom.exch.b64 	%rd1607, [%rd161], -1;
	setp.eq.s64 	%p169, %rd1607, -1;
	@%p169 bra 	$L__BB1_204;
	bra.uni 	$L__BB1_203;

$L__BB1_204:
	mov.u64 	%rd1607, -1;
	add.s32 	%r1692, %r1692, 1;
	setp.lt.u32 	%p170, %r1692, %r121;
	@%p170 bra 	$L__BB1_201;
	bra.uni 	$L__BB1_205;

$L__BB1_197:
	membar.gl;
	mov.u32 	%r1693, %r1691;
	bra.uni 	$L__BB1_205;

$L__BB1_203:
	membar.gl;
	mov.u32 	%r1693, %r1692;

$L__BB1_205:
	membar.gl;

$L__BB1_206:
	setp.lt.u32 	%p694, %r1703, %r95;
	setp.ge.u32 	%p171, %r1703, %r95;
	setp.eq.s64 	%p172, %rd1607, -1;
	mov.u32 	%r1702, 0;
	or.pred  	%p173, %p172, %p171;
	@%p173 bra 	$L__BB1_215;

	mov.u32 	%r1702, 0;

$L__BB1_208:
	ld.shared.u8 	%rs88, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p175, %rs88, 7;
	mov.pred 	%p694, -1;
	@%p175 bra 	$L__BB1_215;

	shr.u64 	%rd815, %rd1607, 32;
	cvt.u32.u64 	%r1697, %rd815;
	ld.u64 	%rd816, [%rd589+16];
	mul.lo.s64 	%rd817, %rd815, 1296;
	add.s64 	%rd818, %rd816, %rd817;
	ld.u32 	%r782, [%rd818+1280];
	cvt.u64.u32 	%rd819, %r782;
	shl.b64 	%rd168, %rd819, 32;
	setp.eq.s32 	%p176, %r782, -1;
	@%p176 bra 	$L__BB1_212;

	cvt.u32.u64 	%r783, %rd1607;
	setp.ne.s32 	%p177, %r783, %r1697;
	and.b64  	%rd820, %rd1607, 4294967295;
	or.b64  	%rd1607, %rd168, %rd820;
	@%p177 bra 	$L__BB1_213;

	mov.u64 	%rd1607, -1;
	bra.uni 	$L__BB1_213;

$L__BB1_212:
	or.b64  	%rd1607, %rd168, 4294967295;

$L__BB1_213:
	setp.eq.s32 	%p179, %r1697, -1;
	@%p179 bra 	$L__BB1_215;

	shl.b32 	%r784, %r1703, 2;
	mov.u32 	%r785, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r786, %r785, %r784;
	st.shared.u32 	[%r786], %r1697;
	ld.u64 	%rd822, [%rd589+16];
	mul.wide.u32 	%rd823, %r1697, 1296;
	add.s64 	%rd824, %rd822, %rd823;
	ld.u32 	%r787, [%rd824+1288];
	add.s32 	%r1702, %r787, %r1702;
	add.s32 	%r1703, %r1703, 1;
	setp.lt.u32 	%p694, %r1703, %r95;
	setp.ne.s64 	%p180, %rd1607, -1;
	and.pred  	%p181, %p180, %p694;
	@%p181 bra 	$L__BB1_208;

$L__BB1_215:
	setp.eq.s32 	%p182, %r1702, 0;
	@%p182 bra 	$L__BB1_232;
	bra.uni 	$L__BB1_216;

$L__BB1_232:
	mov.u32 	%r1702, 0;
	mov.pred 	%p693, 0;
	@%p694 bra 	$L__BB1_189;
	bra.uni 	$L__BB1_233;

$L__BB1_191:
	mov.u32 	%r1702, 0;
	@%p160 bra 	$L__BB1_233;

	mov.u32 	%r1702, 0;
	mov.u16 	%rs87, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs87;
	bra.uni 	$L__BB1_233;

$L__BB1_216:
	ld.shared.u8 	%rs89, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p183, %rs89, 0;
	@%p183 bra 	$L__BB1_218;

	ld.u64 	%rd825, [%rd589+32];
	add.s64 	%rd826, %rd825, 8;
	red.add.u32 	[%rd826], 1;
	mov.u16 	%rs90, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs90;

$L__BB1_218:
	neg.s32 	%r139, %r1702;
	ld.shared.u32 	%rd174, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	ld.u64 	%rd175, [%rd589+32];
	mul.lo.s64 	%rd827, %rd174, 65544;
	add.s64 	%rd828, %rd175, %rd827;
	add.s64 	%rd176, %rd828, 16;
	setp.gt.s32 	%p184, %r139, -1;
	@%p184 bra 	$L__BB1_220;
	bra.uni 	$L__BB1_219;

$L__BB1_220:
	cvt.s64.s32 	%rd832, %r139;
	atom.add.u64 	%rd833, [%rd176], %rd832;
	cvt.u32.u64 	%r1700, %rd833;
	sub.s32 	%r1701, %r1700, %r1702;
	bra.uni 	$L__BB1_221;

$L__BB1_219:
	cvt.s64.s32 	%rd829, %r1702;
	neg.s64 	%rd830, %rd829;
	atom.add.u64 	%rd831, [%rd176], %rd830;
	cvt.u32.u64 	%r1700, %rd831;
	add.s32 	%r1701, %r1702, %r1700;

$L__BB1_221:
	ld.shared.u32 	%r789, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r790, %r789, %r1702;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r790;
	setp.ne.s32 	%p185, %r1701, 0;
	setp.eq.s32 	%p186, %r1700, 0;
	and.pred  	%p187, %p186, %p185;
	@%p187 bra 	$L__BB1_224;
	bra.uni 	$L__BB1_222;

$L__BB1_224:
	ld.u64 	%rd836, [%rd589+32];
	add.s64 	%rd837, %rd836, 8;
	red.add.u32 	[%rd837], 65536;
	bra.uni 	$L__BB1_225;

$L__BB1_222:
	or.pred  	%p190, %p186, %p185;
	@%p190 bra 	$L__BB1_225;

	ld.u64 	%rd834, [%rd589+32];
	add.s64 	%rd835, %rd834, 8;
	red.add.u32 	[%rd835], -65536;

$L__BB1_225:
	setp.eq.s64 	%p191, %rd1607, -1;
	@%p191 bra 	$L__BB1_233;

	membar.gl;
	mul.wide.u32 	%rd840, %r1693, 8;
	add.s64 	%rd841, %rd828, %rd840;
	add.s64 	%rd177, %rd841, 24;
	atom.exch.b64 	%rd1608, [%rd177], %rd1607;
	setp.eq.s64 	%p192, %rd1608, -1;
	@%p192 bra 	$L__BB1_233;

$L__BB1_227:
	cvt.u32.u64 	%r793, %rd1608;
	setp.eq.s32 	%p193, %r793, -1;
	setp.gt.u64 	%p194, %rd1608, -4294967297;
	or.pred  	%p195, %p194, %p193;
	@%p195 bra 	$L__BB1_231;

	atom.exch.b64 	%rd180, [%rd177], -1;
	setp.eq.s64 	%p196, %rd180, -1;
	@%p196 bra 	$L__BB1_230;

	shr.u64 	%rd842, %rd1608, 32;
	and.b64  	%rd843, %rd180, 4294967295;
	ld.u64 	%rd844, [%rd589+16];
	mul.lo.s64 	%rd845, %rd843, 1296;
	add.s64 	%rd846, %rd844, %rd845;
	st.u32 	[%rd846+1280], %rd842;
	and.b64  	%rd847, %rd1608, 4294967295;
	and.b64  	%rd848, %rd180, -4294967296;
	or.b64  	%rd1608, %rd848, %rd847;

$L__BB1_230:
	membar.gl;
	atom.exch.b64 	%rd1608, [%rd177], %rd1608;
	setp.eq.s64 	%p197, %rd1608, -1;
	@%p197 bra 	$L__BB1_233;
	bra.uni 	$L__BB1_227;

$L__BB1_231:
	atom.exch.b64 	%rd849, [%rd177], %rd1608;

$L__BB1_233:
	ld.shared.u8 	%rs91, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p199, %rs91, 0;
	ld.shared.u8 	%rs92, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p200, %rs92, 0;
	or.pred  	%p201, %p200, %p199;
	setp.ne.s32 	%p202, %r1702, 0;
	or.pred  	%p203, %p202, %p201;
	@%p203 bra 	$L__BB1_235;

	ld.u64 	%rd850, [%rd589+32];
	add.s64 	%rd851, %rd850, 8;
	red.add.u32 	[%rd851], -1;
	mov.u16 	%rs93, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs93;

$L__BB1_235:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1703;

$L__BB1_236:
	bar.warp.sync 	%r722;
	membar.gl;
	// begin inline asm
	activemask.b32 %r796;
	// end inline asm
	brev.b32 	%r797, %r796;
	bfind.shiftamt.u32 	%r798, %r797;
	setp.ne.s32 	%p204, %r798, %r3;
	ld.shared.u32 	%r799, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p205, %r799, 0;
	or.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB1_397;

	mov.u32 	%r1704, 0;

$L__BB1_238:
	shl.b32 	%r803, %r1704, 2;
	mov.u32 	%r804, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r805, %r804, %r803;
	ld.shared.u32 	%r149, [%r805];
	// begin inline asm
	activemask.b32 %r801;
	// end inline asm
	// begin inline asm
	activemask.b32 %r802;
	// end inline asm
	ld.u64 	%rd852, [%rd589+16];
	mul.wide.u32 	%rd853, %r149, 1296;
	add.s64 	%rd854, %rd852, %rd853;
	ld.v2.u32 	{%r806, %r807}, [%rd854+1288];
	setp.eq.s32 	%p207, %r806, 0;
	@%p207 bra 	$L__BB1_396;

	mov.u32 	%r1705, 0;

$L__BB1_240:
	ld.u64 	%rd186, [%rd589+16];
	// begin inline asm
	activemask.b32 %r812;
	// end inline asm
	// begin inline asm
	activemask.b32 %r813;
	// end inline asm
	// begin inline asm
	activemask.b32 %r814;
	// end inline asm
	ld.shared.u8 	%rs94, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p208, %rs94, 6;
	@%p208 bra 	$L__BB1_369;

	ld.shared.u8 	%rs95, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p209, %rs95, 1;
	@%p209 bra 	$L__BB1_288;

	// begin inline asm
	activemask.b32 %r815;
	// end inline asm
	bar.warp.sync 	%r815;
	// begin inline asm
	activemask.b32 %r816;
	// end inline asm
	brev.b32 	%r817, %r816;
	bfind.shiftamt.u32 	%r818, %r817;
	setp.ne.s32 	%p210, %r818, %r3;
	@%p210 bra 	$L__BB1_287;

	ld.shared.u8 	%rd187, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p211, %rd187, 2;
	mov.u64 	%rd856, 2;
	sub.s64 	%rd857, %rd856, %rd187;
	and.b64  	%rd858, %rd857, 4294967295;
	selp.b64 	%rd188, 0, %rd858, %p211;
	mov.u64 	%rd1613, 0;
	setp.eq.s64 	%p212, %rd188, 0;
	@%p212 bra 	$L__BB1_256;

	mov.u64 	%rd1613, 0;
	ld.u64 	%rd189, [%rd589];
	ld.u32 	%rd860, [%rd189];
	ld.u64 	%rd861, [%rd589+8];
	setp.le.u64 	%p213, %rd861, %rd860;
	@%p213 bra 	$L__BB1_256;

	cvt.u32.u64 	%r1706, %rd188;
	atom.add.u32 	%r819, [%rd189], %r1706;
	cvt.u64.u32 	%rd190, %r819;
	ld.u64 	%rd191, [%rd589+8];
	sub.s64 	%rd862, %rd191, %rd188;
	setp.ge.u64 	%p214, %rd862, %rd190;
	@%p214 bra 	$L__BB1_248;

	setp.le.u64 	%p215, %rd191, %rd190;
	mov.u32 	%r1706, 0;
	@%p215 bra 	$L__BB1_248;

	cvt.u32.u64 	%r821, %rd190;
	cvt.u32.u64 	%r822, %rd191;
	sub.s32 	%r1706, %r822, %r821;

$L__BB1_248:
	mov.u64 	%rd1613, 0;
	setp.eq.s32 	%p216, %r1706, 0;
	@%p216 bra 	$L__BB1_256;

	add.s32 	%r824, %r1706, -1;
	setp.lt.u32 	%p217, %r824, 3;
	mov.u64 	%rd1611, 0;
	mov.u32 	%r1709, 0;
	@%p217 bra 	$L__BB1_252;

	and.b32  	%r1632, %r1706, 3;
	sub.s32 	%r1708, %r1706, %r1632;
	mov.u64 	%rd1611, 0;
	mov.u32 	%r1709, 0;

$L__BB1_251:
	cvt.u32.u64 	%r826, %rd190;
	add.s32 	%r827, %r1709, %r826;
	add.s64 	%rd867, %rd1611, %rd187;
	cvt.u32.u64 	%r828, %rd867;
	shl.b32 	%r829, %r828, 2;
	add.s32 	%r831, %r576, %r829;
	st.shared.u32 	[%r831+10392], %r827;
	add.s32 	%r832, %r827, 1;
	st.shared.u32 	[%r831+10396], %r832;
	add.s32 	%r833, %r827, 2;
	st.shared.u32 	[%r831+10400], %r833;
	add.s32 	%r834, %r827, 3;
	st.shared.u32 	[%r831+10404], %r834;
	add.s64 	%rd1611, %rd1611, 4;
	add.s32 	%r1709, %r1709, 4;
	add.s32 	%r1708, %r1708, -4;
	setp.ne.s32 	%p218, %r1708, 0;
	@%p218 bra 	$L__BB1_251;

$L__BB1_252:
	and.b32  	%r1633, %r1706, 3;
	setp.eq.s32 	%p219, %r1633, 0;
	mov.u64 	%rd1613, %rd1611;
	@%p219 bra 	$L__BB1_256;

	and.b32  	%r1634, %r1706, 3;
	cvt.u32.u64 	%r835, %rd190;
	add.s32 	%r170, %r1709, %r835;
	add.s64 	%rd868, %rd1611, %rd187;
	cvt.u32.u64 	%r836, %rd868;
	shl.b32 	%r837, %r836, 2;
	add.s32 	%r839, %r576, %r837;
	st.shared.u32 	[%r839+10392], %r170;
	add.s64 	%rd1613, %rd1611, 1;
	setp.eq.s32 	%p220, %r1634, 1;
	@%p220 bra 	$L__BB1_256;

	and.b32  	%r1554, %r1706, 3;
	add.s64 	%rd1495, %rd1611, %rd187;
	cvt.u32.u64 	%r1553, %rd1495;
	shl.b32 	%r1552, %r1553, 2;
	add.s32 	%r1551, %r576, %r1552;
	add.s32 	%r840, %r170, 1;
	add.s32 	%r1473, %r1551, 10392;
	st.shared.u32 	[%r1473+4], %r840;
	add.s64 	%rd1613, %rd1611, 2;
	setp.eq.s32 	%p221, %r1554, 2;
	@%p221 bra 	$L__BB1_256;

	add.s64 	%rd1496, %rd1611, %rd187;
	cvt.u32.u64 	%r1557, %rd1496;
	shl.b32 	%r1556, %r1557, 2;
	add.s32 	%r1555, %r576, %r1556;
	add.s32 	%r841, %r170, 2;
	add.s32 	%r1474, %r1555, 10392;
	st.shared.u32 	[%r1474+8], %r841;
	add.s64 	%rd1613, %rd1611, 3;

$L__BB1_256:
	setp.ge.u64 	%p222, %rd1613, %rd188;
	@%p222 bra 	$L__BB1_286;

	mov.u32 	%r1710, 0;

$L__BB1_258:
	mov.u32 	%r172, %r1710;
	ld.local.u32 	%r843, [%rd1+4];
	mad.lo.s32 	%r844, %r843, 69069, 1;
	st.local.u32 	[%rd1+4], %r844;
	and.b32  	%r173, %r844, 8191;
	ld.u64 	%rd201, [%rd589+24];
	membar.gl;
	mov.u32 	%r1713, %r173;

$L__BB1_259:
	mul.wide.u32 	%rd869, %r1713, 8;
	add.s64 	%rd202, %rd201, %rd869;
	ld.u64 	%rd870, [%rd202];
	setp.eq.s64 	%p223, %rd870, -1;
	@%p223 bra 	$L__BB1_262;

	atom.exch.b64 	%rd1618, [%rd202], -1;
	setp.eq.s64 	%p224, %rd1618, -1;
	@%p224 bra 	$L__BB1_262;
	bra.uni 	$L__BB1_261;

$L__BB1_262:
	add.s32 	%r1713, %r1713, 1;
	setp.lt.u32 	%p225, %r1713, 8192;
	@%p225 bra 	$L__BB1_259;

	setp.eq.s32 	%p226, %r173, 0;
	mov.u64 	%rd1618, -1;
	mov.u32 	%r1713, -1;
	@%p226 bra 	$L__BB1_269;

	mov.u32 	%r1712, 0;

$L__BB1_265:
	mul.wide.u32 	%rd872, %r1712, 8;
	add.s64 	%rd205, %rd201, %rd872;
	ld.u64 	%rd873, [%rd205];
	setp.eq.s64 	%p227, %rd873, -1;
	@%p227 bra 	$L__BB1_268;

	atom.exch.b64 	%rd1618, [%rd205], -1;
	setp.eq.s64 	%p228, %rd1618, -1;
	@%p228 bra 	$L__BB1_268;
	bra.uni 	$L__BB1_267;

$L__BB1_268:
	mov.u64 	%rd1618, -1;
	mov.u32 	%r1713, -1;
	add.s32 	%r1712, %r1712, 1;
	setp.lt.u32 	%p229, %r1712, %r173;
	@%p229 bra 	$L__BB1_265;
	bra.uni 	$L__BB1_269;

$L__BB1_261:
	membar.gl;
	bra.uni 	$L__BB1_269;

$L__BB1_267:
	membar.gl;
	mov.u32 	%r1713, %r1712;

$L__BB1_269:
	cvt.s64.s32 	%rd875, %rd1613;
	setp.le.u64 	%p230, %rd188, %rd875;
	@%p230 bra 	$L__BB1_278;

	cvt.u32.u64 	%r1714, %rd1613;
	mov.u64 	%rd1617, %rd1618;

$L__BB1_271:
	setp.eq.s64 	%p231, %rd1617, -1;
	mov.u32 	%r1715, -1;
	mov.u64 	%rd1618, -1;
	@%p231 bra 	$L__BB1_276;

	shr.u64 	%rd877, %rd1617, 32;
	ld.u64 	%rd878, [%rd589+16];
	mul.lo.s64 	%rd879, %rd877, 1296;
	add.s64 	%rd880, %rd878, %rd879;
	ld.u32 	%r849, [%rd880+1280];
	cvt.u64.u32 	%rd881, %r849;
	shl.b64 	%rd212, %rd881, 32;
	setp.eq.s32 	%p232, %r849, -1;
	@%p232 bra 	$L__BB1_275;

	shr.u64 	%rd1498, %rd1617, 32;
	cvt.u32.u64 	%r1715, %rd1498;
	cvt.u32.u64 	%r850, %rd1617;
	setp.ne.s32 	%p233, %r850, %r1715;
	and.b64  	%rd882, %rd1617, 4294967295;
	or.b64  	%rd1618, %rd212, %rd882;
	@%p233 bra 	$L__BB1_276;

	shr.u64 	%rd1499, %rd1617, 32;
	cvt.u32.u64 	%r1715, %rd1499;
	mov.u64 	%rd1618, -1;
	bra.uni 	$L__BB1_276;

$L__BB1_275:
	shr.u64 	%rd1500, %rd1617, 32;
	cvt.u32.u64 	%r1715, %rd1500;
	or.b64  	%rd1618, %rd212, 4294967295;

$L__BB1_276:
	setp.eq.s32 	%p234, %r1715, -1;
	@%p234 bra 	$L__BB1_278;

	add.s64 	%rd884, %rd1613, %rd187;
	cvt.u32.u64 	%r851, %rd884;
	shl.b32 	%r852, %r851, 2;
	add.s32 	%r854, %r576, %r852;
	st.shared.u32 	[%r854+10392], %r1715;
	add.s64 	%rd1613, %rd1613, 1;
	add.s32 	%r1714, %r1714, 1;
	cvt.s64.s32 	%rd885, %r1714;
	setp.gt.u64 	%p235, %rd188, %rd885;
	mov.u64 	%rd1617, %rd1618;
	@%p235 bra 	$L__BB1_271;

$L__BB1_278:
	setp.eq.s64 	%p236, %rd1618, -1;
	@%p236 bra 	$L__BB1_285;

	ld.u64 	%rd886, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd887, %r1713, 8;
	add.s64 	%rd220, %rd886, %rd887;
	atom.exch.b64 	%rd1622, [%rd220], %rd1618;
	setp.eq.s64 	%p237, %rd1622, -1;
	@%p237 bra 	$L__BB1_285;

$L__BB1_280:
	cvt.u32.u64 	%r855, %rd1622;
	setp.eq.s32 	%p238, %r855, -1;
	setp.gt.u64 	%p239, %rd1622, -4294967297;
	or.pred  	%p240, %p239, %p238;
	@%p240 bra 	$L__BB1_284;

	atom.exch.b64 	%rd223, [%rd220], -1;
	setp.eq.s64 	%p241, %rd223, -1;
	@%p241 bra 	$L__BB1_283;

	shr.u64 	%rd888, %rd1622, 32;
	and.b64  	%rd889, %rd223, 4294967295;
	ld.u64 	%rd890, [%rd589+16];
	mul.lo.s64 	%rd891, %rd889, 1296;
	add.s64 	%rd892, %rd890, %rd891;
	st.u32 	[%rd892+1280], %rd888;
	and.b64  	%rd893, %rd1622, 4294967295;
	and.b64  	%rd894, %rd223, -4294967296;
	or.b64  	%rd1622, %rd894, %rd893;

$L__BB1_283:
	membar.gl;
	atom.exch.b64 	%rd1622, [%rd220], %rd1622;
	setp.eq.s64 	%p242, %rd1622, -1;
	@%p242 bra 	$L__BB1_285;
	bra.uni 	$L__BB1_280;

$L__BB1_284:
	atom.exch.b64 	%rd895, [%rd220], %rd1622;

$L__BB1_285:
	add.s32 	%r1710, %r172, 1;
	setp.lt.u64 	%p243, %rd1613, %rd188;
	setp.lt.u32 	%p244, %r172, 31;
	and.pred  	%p245, %p243, %p244;
	@%p245 bra 	$L__BB1_258;

$L__BB1_286:
	cvt.u16.u64 	%rs96, %rd1613;
	ld.shared.u8 	%rs97, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs98, %rs97, %rs96;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs98;

$L__BB1_287:
	bar.warp.sync 	%r815;

$L__BB1_288:
	// begin inline asm
	activemask.b32 %r856;
	// end inline asm
	bar.warp.sync 	%r856;
	// begin inline asm
	activemask.b32 %r857;
	// end inline asm
	brev.b32 	%r858, %r857;
	bfind.shiftamt.u32 	%r859, %r858;
	setp.ne.s32 	%p246, %r859, %r3;
	ld.shared.u8 	%rs15, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p247, %rs15, 6;
	or.pred  	%p248, %p246, %p247;
	@%p248 bra 	$L__BB1_368;

	cvt.u32.u16 	%r862, %rs15;
	add.s32 	%r190, %r862, -5;
	// begin inline asm
	activemask.b32 %r860;
	// end inline asm
	bar.warp.sync 	%r860;
	// begin inline asm
	activemask.b32 %r861;
	// end inline asm
	brev.b32 	%r863, %r861;
	bfind.shiftamt.u32 	%r864, %r863;
	setp.ne.s32 	%p249, %r864, %r3;
	@%p249 bra 	$L__BB1_334;

	ld.shared.u8 	%rs99, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd897, %rs99;
	and.b64  	%rd228, %rd897, 255;
	cvt.u32.u16 	%r865, %rs99;
	and.b32  	%r866, %r865, 255;
	setp.lt.u32 	%p250, %r190, %r866;
	mov.u64 	%rd898, 8;
	sub.s64 	%rd899, %rd898, %rd228;
	sub.s32 	%r867, %r190, %r866;
	cvt.u64.u32 	%rd900, %r867;
	setp.gt.u32 	%p251, %r190, 7;
	selp.b64 	%rd901, %rd899, %rd900, %p251;
	selp.b64 	%rd229, 0, %rd901, %p250;
	mov.u64 	%rd1628, 0;
	setp.eq.s64 	%p252, %rd229, 0;
	@%p252 bra 	$L__BB1_303;

	mov.u64 	%rd1628, 0;
	ld.u64 	%rd230, [%rd589];
	ld.u32 	%rd903, [%rd230];
	ld.u64 	%rd904, [%rd589+8];
	setp.le.u64 	%p253, %rd904, %rd903;
	@%p253 bra 	$L__BB1_303;

	cvt.u32.u64 	%r1717, %rd229;
	atom.add.u32 	%r868, [%rd230], %r1717;
	cvt.u64.u32 	%rd231, %r868;
	ld.u64 	%rd232, [%rd589+8];
	sub.s64 	%rd905, %rd232, %rd229;
	setp.ge.u64 	%p254, %rd905, %rd231;
	@%p254 bra 	$L__BB1_295;

	setp.le.u64 	%p255, %rd232, %rd231;
	mov.u32 	%r1717, 0;
	@%p255 bra 	$L__BB1_295;

	cvt.u32.u64 	%r870, %rd231;
	cvt.u32.u64 	%r871, %rd232;
	sub.s32 	%r1717, %r871, %r870;

$L__BB1_295:
	mov.u64 	%rd1628, 0;
	setp.eq.s32 	%p256, %r1717, 0;
	@%p256 bra 	$L__BB1_303;

	add.s32 	%r873, %r1717, -1;
	setp.lt.u32 	%p257, %r873, 3;
	mov.u64 	%rd1626, 0;
	mov.u32 	%r1720, 0;
	@%p257 bra 	$L__BB1_299;

	and.b32  	%r1562, %r1717, 3;
	sub.s32 	%r1719, %r1717, %r1562;
	mov.u64 	%rd1626, 0;
	mov.u32 	%r1720, 0;

$L__BB1_298:
	cvt.u32.u64 	%r875, %rd231;
	add.s32 	%r876, %r1720, %r875;
	add.s64 	%rd910, %rd1626, %rd228;
	cvt.u32.u64 	%r877, %rd910;
	shl.b32 	%r878, %r877, 2;
	add.s32 	%r880, %r576, %r878;
	st.shared.u32 	[%r880+10392], %r876;
	add.s32 	%r881, %r876, 1;
	st.shared.u32 	[%r880+10396], %r881;
	add.s32 	%r882, %r876, 2;
	st.shared.u32 	[%r880+10400], %r882;
	add.s32 	%r883, %r876, 3;
	st.shared.u32 	[%r880+10404], %r883;
	add.s64 	%rd1626, %rd1626, 4;
	add.s32 	%r1720, %r1720, 4;
	add.s32 	%r1719, %r1719, -4;
	setp.ne.s32 	%p258, %r1719, 0;
	@%p258 bra 	$L__BB1_298;

$L__BB1_299:
	and.b32  	%r1563, %r1717, 3;
	setp.eq.s32 	%p259, %r1563, 0;
	mov.u64 	%rd1628, %rd1626;
	@%p259 bra 	$L__BB1_303;

	and.b32  	%r1564, %r1717, 3;
	cvt.u32.u64 	%r884, %rd231;
	add.s32 	%r202, %r1720, %r884;
	add.s64 	%rd911, %rd1626, %rd228;
	cvt.u32.u64 	%r885, %rd911;
	shl.b32 	%r886, %r885, 2;
	add.s32 	%r888, %r576, %r886;
	st.shared.u32 	[%r888+10392], %r202;
	add.s64 	%rd1628, %rd1626, 1;
	setp.eq.s32 	%p260, %r1564, 1;
	@%p260 bra 	$L__BB1_303;

	and.b32  	%r1565, %r1717, 3;
	add.s32 	%r889, %r202, 1;
	add.s32 	%r1475, %r888, 10392;
	st.shared.u32 	[%r1475+4], %r889;
	add.s64 	%rd1628, %rd1626, 2;
	setp.eq.s32 	%p261, %r1565, 2;
	@%p261 bra 	$L__BB1_303;

	add.s32 	%r890, %r202, 2;
	add.s32 	%r1476, %r888, 10392;
	st.shared.u32 	[%r1476+8], %r890;
	add.s64 	%rd1628, %rd1626, 3;

$L__BB1_303:
	setp.ge.u64 	%p262, %rd1628, %rd229;
	@%p262 bra 	$L__BB1_333;

	mov.u32 	%r1721, 0;

$L__BB1_305:
	mov.u32 	%r204, %r1721;
	ld.local.u32 	%r892, [%rd1+4];
	mad.lo.s32 	%r893, %r892, 69069, 1;
	st.local.u32 	[%rd1+4], %r893;
	and.b32  	%r205, %r893, 8191;
	ld.u64 	%rd242, [%rd589+24];
	membar.gl;
	mov.u32 	%r1724, %r205;

$L__BB1_306:
	mul.wide.u32 	%rd912, %r1724, 8;
	add.s64 	%rd243, %rd242, %rd912;
	ld.u64 	%rd913, [%rd243];
	setp.eq.s64 	%p263, %rd913, -1;
	@%p263 bra 	$L__BB1_309;

	atom.exch.b64 	%rd1633, [%rd243], -1;
	setp.eq.s64 	%p264, %rd1633, -1;
	@%p264 bra 	$L__BB1_309;
	bra.uni 	$L__BB1_308;

$L__BB1_309:
	add.s32 	%r1724, %r1724, 1;
	setp.lt.u32 	%p265, %r1724, 8192;
	@%p265 bra 	$L__BB1_306;

	setp.eq.s32 	%p266, %r205, 0;
	mov.u64 	%rd1633, -1;
	mov.u32 	%r1724, -1;
	@%p266 bra 	$L__BB1_316;

	mov.u32 	%r1723, 0;

$L__BB1_312:
	mul.wide.u32 	%rd915, %r1723, 8;
	add.s64 	%rd246, %rd242, %rd915;
	ld.u64 	%rd916, [%rd246];
	setp.eq.s64 	%p267, %rd916, -1;
	@%p267 bra 	$L__BB1_315;

	atom.exch.b64 	%rd1633, [%rd246], -1;
	setp.eq.s64 	%p268, %rd1633, -1;
	@%p268 bra 	$L__BB1_315;
	bra.uni 	$L__BB1_314;

$L__BB1_315:
	mov.u64 	%rd1633, -1;
	mov.u32 	%r1724, -1;
	add.s32 	%r1723, %r1723, 1;
	setp.lt.u32 	%p269, %r1723, %r205;
	@%p269 bra 	$L__BB1_312;
	bra.uni 	$L__BB1_316;

$L__BB1_308:
	membar.gl;
	bra.uni 	$L__BB1_316;

$L__BB1_314:
	membar.gl;
	mov.u32 	%r1724, %r1723;

$L__BB1_316:
	cvt.s64.s32 	%rd918, %rd1628;
	setp.le.u64 	%p270, %rd229, %rd918;
	@%p270 bra 	$L__BB1_325;

	cvt.u32.u64 	%r1725, %rd1628;
	mov.u64 	%rd1632, %rd1633;

$L__BB1_318:
	setp.eq.s64 	%p271, %rd1632, -1;
	mov.u32 	%r1726, -1;
	mov.u64 	%rd1633, -1;
	@%p271 bra 	$L__BB1_323;

	shr.u64 	%rd920, %rd1632, 32;
	ld.u64 	%rd921, [%rd589+16];
	mul.lo.s64 	%rd922, %rd920, 1296;
	add.s64 	%rd923, %rd921, %rd922;
	ld.u32 	%r898, [%rd923+1280];
	cvt.u64.u32 	%rd924, %r898;
	shl.b64 	%rd253, %rd924, 32;
	setp.eq.s32 	%p272, %r898, -1;
	@%p272 bra 	$L__BB1_322;

	shr.u64 	%rd1503, %rd1632, 32;
	cvt.u32.u64 	%r1726, %rd1503;
	cvt.u32.u64 	%r899, %rd1632;
	setp.ne.s32 	%p273, %r899, %r1726;
	and.b64  	%rd925, %rd1632, 4294967295;
	or.b64  	%rd1633, %rd253, %rd925;
	@%p273 bra 	$L__BB1_323;

	shr.u64 	%rd1504, %rd1632, 32;
	cvt.u32.u64 	%r1726, %rd1504;
	mov.u64 	%rd1633, -1;
	bra.uni 	$L__BB1_323;

$L__BB1_322:
	shr.u64 	%rd1505, %rd1632, 32;
	cvt.u32.u64 	%r1726, %rd1505;
	or.b64  	%rd1633, %rd253, 4294967295;

$L__BB1_323:
	setp.eq.s32 	%p274, %r1726, -1;
	@%p274 bra 	$L__BB1_325;

	add.s64 	%rd927, %rd1628, %rd228;
	cvt.u32.u64 	%r900, %rd927;
	shl.b32 	%r901, %r900, 2;
	add.s32 	%r903, %r576, %r901;
	st.shared.u32 	[%r903+10392], %r1726;
	add.s64 	%rd1628, %rd1628, 1;
	add.s32 	%r1725, %r1725, 1;
	cvt.s64.s32 	%rd928, %r1725;
	setp.gt.u64 	%p275, %rd229, %rd928;
	mov.u64 	%rd1632, %rd1633;
	@%p275 bra 	$L__BB1_318;

$L__BB1_325:
	setp.eq.s64 	%p276, %rd1633, -1;
	@%p276 bra 	$L__BB1_332;

	ld.u64 	%rd929, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd930, %r1724, 8;
	add.s64 	%rd261, %rd929, %rd930;
	atom.exch.b64 	%rd1637, [%rd261], %rd1633;
	setp.eq.s64 	%p277, %rd1637, -1;
	@%p277 bra 	$L__BB1_332;

$L__BB1_327:
	cvt.u32.u64 	%r904, %rd1637;
	setp.eq.s32 	%p278, %r904, -1;
	setp.gt.u64 	%p279, %rd1637, -4294967297;
	or.pred  	%p280, %p279, %p278;
	@%p280 bra 	$L__BB1_331;

	atom.exch.b64 	%rd264, [%rd261], -1;
	setp.eq.s64 	%p281, %rd264, -1;
	@%p281 bra 	$L__BB1_330;

	shr.u64 	%rd931, %rd1637, 32;
	and.b64  	%rd932, %rd264, 4294967295;
	ld.u64 	%rd933, [%rd589+16];
	mul.lo.s64 	%rd934, %rd932, 1296;
	add.s64 	%rd935, %rd933, %rd934;
	st.u32 	[%rd935+1280], %rd931;
	and.b64  	%rd936, %rd1637, 4294967295;
	and.b64  	%rd937, %rd264, -4294967296;
	or.b64  	%rd1637, %rd937, %rd936;

$L__BB1_330:
	membar.gl;
	atom.exch.b64 	%rd1637, [%rd261], %rd1637;
	setp.eq.s64 	%p282, %rd1637, -1;
	@%p282 bra 	$L__BB1_332;
	bra.uni 	$L__BB1_327;

$L__BB1_331:
	atom.exch.b64 	%rd938, [%rd261], %rd1637;

$L__BB1_332:
	add.s32 	%r1721, %r204, 1;
	setp.lt.u64 	%p283, %rd1628, %rd229;
	setp.lt.u32 	%p284, %r204, 31;
	and.pred  	%p285, %p283, %p284;
	@%p285 bra 	$L__BB1_305;

$L__BB1_333:
	cvt.u16.u64 	%rs100, %rd1628;
	ld.shared.u8 	%rs101, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs102, %rs101, %rs100;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs102;

$L__BB1_334:
	bar.warp.sync 	%r860;
	setp.eq.s32 	%p286, %r190, 0;
	mov.u32 	%r1737, 0;
	mov.u64 	%rd1642, -1;
	@%p286 bra 	$L__BB1_353;

	mov.u64 	%rd1642, -1;
	mov.u32 	%r1728, 0;
	mov.u16 	%rs281, 1;
	mov.u32 	%r1733, %r1728;
	mov.u32 	%r1737, %r1728;

$L__BB1_336:
	and.b16  	%rs105, %rs281, 255;
	setp.eq.s16 	%p287, %rs105, 0;
	mov.u32 	%r1734, 8;
	mov.u16 	%rs282, 0;
	@%p287 bra 	$L__BB1_339;

	ld.shared.u8 	%r224, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s32 	%p288, %r224, 8;
	@%p288 bra 	$L__BB1_339;

	mad.lo.s32 	%r912, %r224, 1296, %r576;
	ld.shared.u32 	%r913, [%r912+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r913;
	mov.u16 	%rs282, %rs281;
	mov.u32 	%r1734, %r224;

$L__BB1_339:
	setp.gt.u32 	%p289, %r1733, 1;
	and.b16  	%rs107, %rs282, 255;
	setp.ne.s16 	%p290, %rs107, 0;
	or.pred  	%p291, %p290, %p289;
	@%p291 bra 	$L__BB1_344;

	mov.u32 	%r1732, %r1733;

$L__BB1_341:
	add.s32 	%r915, %r576, %r1732;
	ld.shared.u8 	%rs18, [%r915+16];
	setp.eq.s16 	%p292, %rs18, 8;
	@%p292 bra 	$L__BB1_343;
	bra.uni 	$L__BB1_342;

$L__BB1_343:
	add.s32 	%r918, %r1732, 1;
	mov.u32 	%r1732, 1;
	setp.lt.u32 	%p293, %r918, 2;
	mov.u32 	%r1733, 2;
	@%p293 bra 	$L__BB1_341;
	bra.uni 	$L__BB1_344;

$L__BB1_342:
	add.s32 	%r1733, %r1732, 1;
	cvt.u32.u16 	%r1734, %rs18;

$L__BB1_344:
	setp.eq.s32 	%p294, %r1734, 8;
	@%p294 bra 	$L__BB1_353;

	mad.lo.s32 	%r922, %r1734, 1296, %r576;
	ld.shared.u32 	%r923, [%r922+1312];
	add.s32 	%r1737, %r923, %r1737;
	// begin inline asm
	activemask.b32 %r919;
	// end inline asm
	ld.shared.u8 	%rs19, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p295, %rs19, 0;
	mov.u32 	%r920, -1;
	mov.u32 	%r1735, %r920;
	@%p295 bra 	$L__BB1_347;

	mul.wide.u16 	%r924, %rs19, 4;
	add.s32 	%r926, %r576, %r924;
	ld.shared.u32 	%r1735, [%r926+10388];
	add.s16 	%rs108, %rs19, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs108;

$L__BB1_347:
	mad.lo.s32 	%r1571, %r1734, 1296, %r576;
	cvt.u64.u32 	%rd270, %r1735;
	ld.u64 	%rd941, [%rd589+16];
	mov.u32 	%r1736, 0;
	add.s32 	%r1477, %r1571, 1312;
	st.shared.u32 	[%r1477+-8], %r920;

$L__BB1_348:
	mul.wide.u32 	%rd1507, %r1735, 1296;
	add.s64 	%rd1506, %rd941, %rd1507;
	mad.lo.s32 	%r1574, %r1734, 1296, %r576;
	add.s32 	%r1573, %r1574, 24;
	shl.b32 	%r931, %r1736, 3;
	add.s32 	%r932, %r1573, %r931;
	ld.shared.v2.u32 	{%r933, %r934}, [%r932];
	mul.wide.s32 	%rd943, %r1736, 8;
	add.s64 	%rd944, %rd1506, %rd943;
	st.v2.u32 	[%rd944], {%r933, %r934};
	add.s32 	%r1736, %r1736, 1;
	setp.lt.u32 	%p296, %r1736, 162;
	@%p296 bra 	$L__BB1_348;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1735;
	ld.shared.u8 	%rs109, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs110, %rs109, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs110;
	ld.u64 	%rd945, [%rd589+16];
	mul.lo.s64 	%rd946, %rd270, 1296;
	add.s64 	%rd947, %rd945, %rd946;
	mov.u32 	%r937, -1;
	st.u32 	[%rd947+1280], %r937;
	setp.eq.s64 	%p297, %rd1642, -1;
	@%p297 bra 	$L__BB1_351;

	and.b64  	%rd948, %rd1642, 4294967295;
	ld.u64 	%rd949, [%rd589+16];
	mul.lo.s64 	%rd950, %rd948, 1296;
	add.s64 	%rd951, %rd949, %rd950;
	st.u32 	[%rd951+1280], %r1735;
	and.b64  	%rd1641, %rd1642, -4294967296;
	bra.uni 	$L__BB1_352;

$L__BB1_351:
	shl.b64 	%rd1641, %rd270, 32;

$L__BB1_352:
	mad.lo.s32 	%r1572, %r1734, 1296, %r576;
	cvt.u32.u16 	%r1570, %rs15;
	add.s32 	%r1569, %r1570, -5;
	or.b64  	%rd1642, %rd1641, %rd270;
	ld.shared.u8 	%r938, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1478, %r1572, 1312;
	st.shared.u32 	[%r1478+-8], %r938;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1734;
	ld.shared.u8 	%rs111, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p298, %rs111, 5;
	add.s32 	%r1728, %r1728, 1;
	setp.lt.u32 	%p299, %r1728, %r1569;
	and.pred  	%p300, %p298, %p299;
	mov.u16 	%rs281, %rs282;
	@%p300 bra 	$L__BB1_336;

$L__BB1_353:
	ld.local.u32 	%r939, [%rd1+4];
	mad.lo.s32 	%r240, %r939, 69069, 1;
	st.local.u32 	[%rd1+4], %r240;
	setp.eq.s32 	%p301, %r1737, 0;
	setp.eq.s64 	%p302, %rd1642, -1;
	and.pred  	%p303, %p302, %p301;
	@%p303 bra 	$L__BB1_368;

	ld.u64 	%rd277, [%rd589+32];
	setp.gt.s32 	%p304, %r1737, -1;
	@%p304 bra 	$L__BB1_356;
	bra.uni 	$L__BB1_355;

$L__BB1_356:
	cvt.s64.s32 	%rd956, %r1737;
	add.s64 	%rd957, %rd277, 16;
	atom.add.u64 	%rd958, [%rd957], %rd956;
	cvt.u32.u64 	%r1738, %rd958;
	add.s32 	%r1739, %r1737, %r1738;
	bra.uni 	$L__BB1_357;

$L__BB1_355:
	neg.s32 	%r940, %r1737;
	cvt.s64.s32 	%rd952, %r940;
	neg.s64 	%rd953, %rd952;
	add.s64 	%rd954, %rd277, 16;
	atom.add.u64 	%rd955, [%rd954], %rd953;
	cvt.u32.u64 	%r1738, %rd955;
	sub.s32 	%r1739, %r1738, %r1737;

$L__BB1_357:
	ld.shared.u32 	%r941, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r942, %r941, %r1737;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r942;
	setp.ne.s32 	%p305, %r1739, 0;
	setp.eq.s32 	%p306, %r1738, 0;
	and.pred  	%p307, %p306, %p305;
	@%p307 bra 	$L__BB1_360;
	bra.uni 	$L__BB1_358;

$L__BB1_360:
	ld.u64 	%rd961, [%rd589+32];
	add.s64 	%rd962, %rd961, 8;
	red.add.u32 	[%rd962], 65536;
	bra.uni 	$L__BB1_361;

$L__BB1_358:
	or.pred  	%p310, %p306, %p305;
	@%p310 bra 	$L__BB1_361;

	ld.u64 	%rd959, [%rd589+32];
	add.s64 	%rd960, %rd959, 8;
	red.add.u32 	[%rd960], -65536;

$L__BB1_361:
	setp.eq.s64 	%p691, %rd1642, -1;
	@%p691 bra 	$L__BB1_368;

	mad.lo.s32 	%r1575, %r939, 69069, 1;
	membar.gl;
	shl.b32 	%r945, %r1575, 3;
	cvt.u64.u32 	%rd963, %r945;
	and.b64  	%rd964, %rd963, 65528;
	add.s64 	%rd965, %rd277, %rd964;
	add.s64 	%rd278, %rd965, 24;
	atom.exch.b64 	%rd1643, [%rd278], %rd1642;
	setp.eq.s64 	%p312, %rd1643, -1;
	@%p312 bra 	$L__BB1_368;

$L__BB1_363:
	cvt.u32.u64 	%r946, %rd1643;
	setp.eq.s32 	%p313, %r946, -1;
	setp.gt.u64 	%p314, %rd1643, -4294967297;
	or.pred  	%p315, %p314, %p313;
	@%p315 bra 	$L__BB1_367;

	atom.exch.b64 	%rd281, [%rd278], -1;
	setp.eq.s64 	%p316, %rd281, -1;
	@%p316 bra 	$L__BB1_366;

	shr.u64 	%rd966, %rd1643, 32;
	and.b64  	%rd967, %rd281, 4294967295;
	ld.u64 	%rd968, [%rd589+16];
	mul.lo.s64 	%rd969, %rd967, 1296;
	add.s64 	%rd970, %rd968, %rd969;
	st.u32 	[%rd970+1280], %rd966;
	and.b64  	%rd971, %rd1643, 4294967295;
	and.b64  	%rd972, %rd281, -4294967296;
	or.b64  	%rd1643, %rd972, %rd971;

$L__BB1_366:
	membar.gl;
	atom.exch.b64 	%rd1643, [%rd278], %rd1643;
	setp.eq.s64 	%p317, %rd1643, -1;
	@%p317 bra 	$L__BB1_368;
	bra.uni 	$L__BB1_363;

$L__BB1_367:
	atom.exch.b64 	%rd973, [%rd278], %rd1643;

$L__BB1_368:
	bar.warp.sync 	%r856;

$L__BB1_369:
	// begin inline asm
	activemask.b32 %r947;
	// end inline asm
	brev.b32 	%r948, %r947;
	bfind.shiftamt.u32 	%r949, %r948;
	setp.ne.s32 	%p318, %r949, %r3;
	@%p318 bra 	$L__BB1_386;

	setp.gt.u32 	%p319, %r807, 1;
	mov.u32 	%r950, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r950;
	@%p319 bra 	$L__BB1_372;
	bra.uni 	$L__BB1_371;

$L__BB1_372:
	ld.shared.u32 	%r253, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_373;

$L__BB1_371:
	min.u32 	%r1544, %r807, 2;
	add.s32 	%r1543, %r576, %r1544;
	add.s32 	%r1479, %r1543, 16;
	ld.shared.u8 	%r253, [%r1479];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r253;

$L__BB1_373:
	setp.eq.s32 	%p320, %r253, 8;
	@%p320 bra 	$L__BB1_375;
	bra.uni 	$L__BB1_374;

$L__BB1_375:
	ld.shared.u8 	%rs20, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r253, %rs20;
	setp.eq.s16 	%p321, %rs20, 8;
	mad.lo.s32 	%r954, %r253, 1296, %r576;
	@%p321 bra 	$L__BB1_377;

	add.s32 	%r1480, %r954, 1304;
	ld.shared.u32 	%r955, [%r1480];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r955;

$L__BB1_377:
	min.u32 	%r1550, %r807, 2;
	add.s32 	%r1549, %r576, %r1550;
	mov.u32 	%r1742, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r253;
	ld.shared.u8 	%rs112, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs113, %rs112, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs113;
	add.s32 	%r1481, %r954, 1304;
	st.shared.u32 	[%r1481+12], %r807;
	add.s32 	%r1482, %r1549, 16;
	st.shared.u8 	[%r1482], %rs20;
	bra.uni 	$L__BB1_378;

$L__BB1_374:
	mad.lo.s32 	%r952, %r253, 1296, %r576;
	ld.shared.u32 	%r1742, [%r952+1312];

$L__BB1_378:
	popc.b32 	%r957, %r814;
	add.s32 	%r255, %r1742, %r957;
	setp.gt.u32 	%p322, %r255, 32;
	mad.lo.s32 	%r959, %r253, 1296, %r576;
	@%p322 bra 	$L__BB1_382;
	bra.uni 	$L__BB1_379;

$L__BB1_382:
	ld.shared.u8 	%rs21, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r257, %rs21;
	setp.eq.s16 	%p324, %rs21, 8;
	mad.lo.s32 	%r963, %r257, 1296, %r576;
	@%p324 bra 	$L__BB1_384;

	add.s32 	%r1487, %r963, 1304;
	ld.shared.u32 	%r964, [%r1487];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r964;

$L__BB1_384:
	popc.b32 	%r1636, %r814;
	add.s32 	%r1635, %r1742, %r1636;
	min.u32 	%r1548, %r807, 2;
	add.s32 	%r1547, %r576, %r1548;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r257;
	ld.shared.v2.u8 	{%rs115, %rs116}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s32 	%r965, %r1635, -32;
	add.s32 	%r1488, %r963, 1304;
	st.shared.v2.u32 	[%r1488+8], {%r965, %r807};
	cvt.u32.u16 	%r966, %rs116;
	add.s32 	%r1489, %r959, 1304;
	st.shared.u32 	[%r1489], %r966;
	cvt.u16.u32 	%rs118, %r253;
	add.s16 	%rs119, %rs115, 1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs119, %rs118};
	add.s32 	%r1490, %r1547, 16;
	st.shared.u8 	[%r1490], %rs21;
	mov.u32 	%r967, 32;
	add.s32 	%r1491, %r959, 1304;
	st.shared.u32 	[%r1491+8], %r967;
	bra.uni 	$L__BB1_385;

$L__BB1_379:
	setp.eq.s32 	%p323, %r255, 32;
	@%p323 bra 	$L__BB1_381;
	bra.uni 	$L__BB1_380;

$L__BB1_381:
	min.u32 	%r1546, %r807, 2;
	add.s32 	%r1545, %r576, %r1546;
	mov.u16 	%rs114, 8;
	add.s32 	%r1484, %r1545, 16;
	st.shared.u8 	[%r1484], %rs114;
	ld.shared.u8 	%r960, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s32 	%r1485, %r959, 1304;
	st.shared.u32 	[%r1485], %r960;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r253;
	mov.u32 	%r961, 32;
	add.s32 	%r1486, %r959, 1304;
	st.shared.u32 	[%r1486+8], %r961;
	bra.uni 	$L__BB1_385;

$L__BB1_380:
	add.s32 	%r1483, %r959, 1304;
	st.shared.u32 	[%r1483+8], %r255;

$L__BB1_385:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1742;

$L__BB1_386:
	cvt.u64.u32 	%rd1493, %r1705;
	cvt.u64.u32 	%rd1492, %r149;
	bar.warp.sync 	%r812;
	ld.shared.u32 	%r968, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r969, %r813, %r4;
	popc.b32 	%r970, %r969;
	add.s32 	%r259, %r968, %r970;
	setp.gt.u32 	%p325, %r259, 31;
	mul.lo.s64 	%rd974, %rd1492, 1296;
	add.s64 	%rd975, %rd186, %rd974;
	mul.lo.s64 	%rd976, %rd1493, 40;
	add.s64 	%rd285, %rd975, %rd976;
	@%p325 bra 	$L__BB1_391;
	bra.uni 	$L__BB1_387;

$L__BB1_391:
	setp.eq.s32 	%p328, %r807, 0;
	ld.shared.u32 	%r975, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r977, %r975, 1296, %r576;
	add.s32 	%r978, %r977, 24;
	mad.lo.s32 	%r979, %r259, 40, %r978;
	@%p328 bra 	$L__BB1_394;

	setp.ne.s32 	%p329, %r807, 1;
	@%p329 bra 	$L__BB1_395;

	ld.u64 	%rd985, [%rd285];
	ld.u64 	%rd986, [%rd285+8];
	ld.u64 	%rd987, [%rd285+16];
	ld.u64 	%rd988, [%rd285+24];
	ld.v4.u16 	{%rs136, %rs137, %rs138, %rs139}, [%rd285+32];
	add.s32 	%r1492, %r979, -1280;
	st.shared.u64 	[%r1492], %rd985;
	add.s32 	%r1493, %r979, -1280;
	st.shared.u64 	[%r1493+8], %rd986;
	add.s32 	%r1494, %r979, -1280;
	st.shared.u64 	[%r1494+16], %rd987;
	add.s32 	%r1495, %r979, -1280;
	st.shared.u64 	[%r1495+24], %rd988;
	add.s32 	%r1496, %r979, -1280;
	st.shared.v4.u16 	[%r1496+32], {%rs136, %rs137, %rs138, %rs139};
	bra.uni 	$L__BB1_395;

$L__BB1_387:
	setp.eq.s32 	%p326, %r807, 0;
	ld.shared.u32 	%r971, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r973, %r971, 1296, %r576;
	add.s32 	%r974, %r973, 24;
	mad.lo.s32 	%r260, %r259, 40, %r974;
	@%p326 bra 	$L__BB1_390;

	setp.ne.s32 	%p327, %r807, 1;
	@%p327 bra 	$L__BB1_395;

	ld.u64 	%rd977, [%rd285];
	ld.u64 	%rd978, [%rd285+8];
	ld.u64 	%rd979, [%rd285+16];
	ld.u64 	%rd980, [%rd285+24];
	ld.v4.u16 	{%rs120, %rs121, %rs122, %rs123}, [%rd285+32];
	st.shared.u64 	[%r260], %rd977;
	st.shared.u64 	[%r260+8], %rd978;
	st.shared.u64 	[%r260+16], %rd979;
	st.shared.u64 	[%r260+24], %rd980;
	st.shared.v4.u16 	[%r260+32], {%rs120, %rs121, %rs122, %rs123};
	bra.uni 	$L__BB1_395;

$L__BB1_394:
	ld.u64 	%rd989, [%rd285];
	ld.u64 	%rd990, [%rd285+8];
	ld.u64 	%rd991, [%rd285+16];
	ld.u64 	%rd992, [%rd285+24];
	ld.v4.u16 	{%rs144, %rs145, %rs146, %rs147}, [%rd285+32];
	add.s32 	%r1497, %r979, -1280;
	st.shared.u64 	[%r1497], %rd989;
	add.s32 	%r1498, %r979, -1280;
	st.shared.u64 	[%r1498+8], %rd990;
	add.s32 	%r1499, %r979, -1280;
	st.shared.u64 	[%r1499+16], %rd991;
	add.s32 	%r1500, %r979, -1280;
	st.shared.u64 	[%r1500+24], %rd992;
	add.s32 	%r1501, %r979, -1280;
	st.shared.v4.u16 	[%r1501+32], {%rs144, %rs145, %rs146, %rs147};
	bra.uni 	$L__BB1_395;

$L__BB1_390:
	ld.u64 	%rd981, [%rd285];
	ld.u64 	%rd982, [%rd285+8];
	ld.u64 	%rd983, [%rd285+16];
	ld.u64 	%rd984, [%rd285+24];
	ld.v4.u16 	{%rs128, %rs129, %rs130, %rs131}, [%rd285+32];
	st.shared.u64 	[%r260], %rd981;
	st.shared.u64 	[%r260+8], %rd982;
	st.shared.u64 	[%r260+16], %rd983;
	st.shared.u64 	[%r260+24], %rd984;
	st.shared.v4.u16 	[%r260+32], {%rs128, %rs129, %rs130, %rs131};

$L__BB1_395:
	cvt.u64.u32 	%rd1494, %r1705;
	cvt.u32.u64 	%r980, %rd1494;
	bar.warp.sync 	%r812;
	add.s32 	%r1705, %r980, 1;
	setp.lt.u32 	%p330, %r1705, %r806;
	@%p330 bra 	$L__BB1_240;

$L__BB1_396:
	ld.shared.u8 	%rs152, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	mul.wide.u16 	%r982, %rs152, 4;
	add.s32 	%r983, %r576, %r982;
	st.shared.u32 	[%r983+10392], %r149;
	add.s16 	%rs153, %rs152, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs153;
	ld.shared.u32 	%r984, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1704, %r1704, 1;
	setp.lt.u32 	%p331, %r1704, %r984;
	@%p331 bra 	$L__BB1_238;

$L__BB1_397:
	bar.warp.sync 	%r722;
	membar.gl;
	ld.shared.u8 	%rs283, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];

$L__BB1_398:
	ld.shared.u8 	%rs154, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p332, %rs154, 0;
	setp.ne.s16 	%p333, %rs283, 8;
	or.pred  	%p334, %p332, %p333;
	@%p334 bra 	$L__BB1_402;

$L__BB1_399:
	st.local.u64 	[%rd4], %rd589;
	st.local.u64 	[%rd4+8], %rd597;
	st.local.u64 	[%rd4+16], %rd591;
	st.local.u64 	[%rd4+24], %rd592;
	st.local.u64 	[%rd4+32], %rd600;
	st.local.u64 	[%rd4+40], %rd601;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd605;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd604;
	.param .b32 retval0;
	call.uni (retval0), 
	_make_work, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r988, [retval0+0];
	} // callseq 4
	ld.local.u8 	%rs156, [%rd5];
	setp.ne.s16 	%p335, %rs156, 0;
	mov.u32 	%r989, -1;
	vote.sync.any.pred 	%p336, %p335, %r989;
	selp.u16 	%rs157, 1, 0, %p336;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10], %rs157;
	// begin inline asm
	activemask.b32 %r985;
	// end inline asm
	brev.b32 	%r991, %r985;
	bfind.shiftamt.u32 	%r992, %r991;
	setp.ne.s32 	%p337, %r992, %r3;
	ld.shared.u8 	%rs158, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p338, %rs158, 0;
	or.pred  	%p339, %p338, %p337;
	ld.shared.u8 	%rs159, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.eq.s16 	%p340, %rs159, 0;
	or.pred  	%p341, %p339, %p340;
	@%p341 bra 	$L__BB1_401;

	ld.u64 	%rd1000, [%rd589+32];
	add.s64 	%rd1001, %rd1000, 8;
	red.add.u32 	[%rd1001], 1;
	mov.u16 	%rs160, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs160;

$L__BB1_401:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs161, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.ne.s16 	%p342, %rs161, 0;
	ld.shared.u8 	%rs162, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p343, %rs162, 8;
	and.pred  	%p344, %p342, %p343;
	@%p344 bra 	$L__BB1_399;

$L__BB1_402:
	// begin inline asm
	activemask.b32 %r994;
	// end inline asm
	bar.warp.sync 	%r994;
	// begin inline asm
	activemask.b32 %r995;
	// end inline asm
	brev.b32 	%r996, %r995;
	bfind.shiftamt.u32 	%r997, %r996;
	setp.ne.s32 	%p345, %r997, %r3;
	@%p345 bra 	$L__BB1_411;

	ld.shared.u8 	%rs24, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p346, %rs24, 8;
	@%p346 bra 	$L__BB1_405;
	bra.uni 	$L__BB1_404;

$L__BB1_405:
	ld.shared.u8 	%rs25, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	mov.u32 	%r1745, 0;
	mov.u32 	%r1746, 2;
	setp.eq.s16 	%p347, %rs25, 8;
	mov.u32 	%r1747, 8;
	@%p347 bra 	$L__BB1_407;

	cvt.u32.u16 	%r1004, %rs25;
	mad.lo.s32 	%r1006, %r1004, 1296, %r576;
	ld.shared.u32 	%r1745, [%r1006+1312];
	setp.eq.s32 	%p348, %r1745, 0;
	selp.b32 	%r1746, 2, 0, %p348;
	selp.b32 	%r1747, 8, %r1004, %p348;

$L__BB1_407:
	ld.shared.u8 	%rs26, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	setp.eq.s16 	%p349, %rs26, 8;
	@%p349 bra 	$L__BB1_409;

	cvt.u32.u16 	%r1007, %rs26;
	mad.lo.s32 	%r1009, %r1007, 1296, %r576;
	ld.shared.u32 	%r1010, [%r1009+1312];
	setp.gt.u32 	%p350, %r1010, %r1745;
	selp.b32 	%r1746, 1, %r1746, %p350;
	selp.b32 	%r1747, %r1007, %r1747, %p350;

$L__BB1_409:
	setp.eq.s32 	%p351, %r1747, 8;
	setp.ne.s32 	%p352, %r1747, 8;
	selp.u16 	%rs167, 1, 0, %p352;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs167;
	@%p351 bra 	$L__BB1_411;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %r1747;
	add.s32 	%r1012, %r576, 14;
	add.s32 	%r1013, %r1012, %r1746;
	mov.u16 	%rs168, 8;
	st.shared.u8 	[%r1013+2], %rs168;
	ld.shared.u8 	%rs169, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs170, %rs169, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs170;
	bra.uni 	$L__BB1_411;

$L__BB1_404:
	cvt.u32.u16 	%r998, %rs24;
	mad.lo.s32 	%r1000, %r998, 1296, %r576;
	ld.shared.u8 	%rs163, [%r1000+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs24;
	ld.shared.u8 	%rs164, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs165, %rs164, -1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs165, %rs163};
	mov.u16 	%rs166, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs166;

$L__BB1_411:
	bar.warp.sync 	%r994;
	ld.shared.u8 	%rs171, [_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result];
	setp.ne.s16 	%p353, %rs171, 0;
	@%p353 bra 	$L__BB1_684;

	// begin inline asm
	activemask.b32 %r1014;
	// end inline asm
	bar.warp.sync 	%r1014;
	// begin inline asm
	activemask.b32 %r1015;
	// end inline asm
	brev.b32 	%r1016, %r1015;
	bfind.shiftamt.u32 	%r1017, %r1016;
	setp.ne.s32 	%p354, %r1017, %r3;
	@%p354 bra 	$L__BB1_512;

	mov.u32 	%r1018, 6;
	ld.shared.u8 	%r1019, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u32 	%p355, %r1019, 6;
	sub.s32 	%r1020, %r1018, %r1019;
	selp.b32 	%r276, 0, %r1020, %p355;
	ld.shared.u8 	%rs172, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r1021, %rs172;
	and.b32  	%r277, %r1021, 255;
	cvt.u64.u16 	%rd1002, %rs172;
	and.b64  	%rd1003, %rd1002, 255;
	mov.u64 	%rd1004, 8;
	sub.s64 	%rd1005, %rd1004, %rd1003;
	cvt.u64.u32 	%rd1006, %r276;
	setp.ge.u64 	%p356, %rd1005, %rd1006;
	@%p356 bra 	$L__BB1_464;

	mov.u32 	%r1022, 8;
	sub.s32 	%r278, %r1022, %r276;
	setp.ge.u32 	%p357, %r278, %r277;
	@%p357 bra 	$L__BB1_464;

	add.s32 	%r1023, %r276, %r277;
	add.s32 	%r279, %r1023, -8;
	add.s32 	%r1024, %r1023, -9;
	and.b32  	%r280, %r279, 3;
	setp.lt.u32 	%p358, %r1024, 3;
	mov.u64 	%rd1655, -1;
	@%p358 bra 	$L__BB1_438;

	sub.s32 	%r1748, %r279, %r280;
	mov.u64 	%rd1655, -1;

$L__BB1_417:
	ld.shared.u8 	%rs27, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p359, %rs27, 0;
	mov.u32 	%r1025, -1;
	mov.u32 	%r1749, %r1025;
	@%p359 bra 	$L__BB1_419;

	mul.wide.u16 	%r1026, %rs27, 4;
	add.s32 	%r1028, %r576, %r1026;
	ld.shared.u32 	%r1749, [%r1028+10388];
	add.s16 	%rs173, %rs27, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs173;

$L__BB1_419:
	cvt.u64.u32 	%rd287, %r1749;
	ld.u64 	%rd1010, [%rd589+16];
	mul.wide.u32 	%rd1011, %r1749, 1296;
	add.s64 	%rd1012, %rd1010, %rd1011;
	st.u32 	[%rd1012+1280], %r1025;
	setp.eq.s64 	%p360, %rd1655, -1;
	@%p360 bra 	$L__BB1_421;

	and.b64  	%rd1013, %rd1655, 4294967295;
	ld.u64 	%rd1014, [%rd589+16];
	mul.lo.s64 	%rd1015, %rd1013, 1296;
	add.s64 	%rd1016, %rd1014, %rd1015;
	st.u32 	[%rd1016+1280], %r1749;
	and.b64  	%rd1647, %rd1655, -4294967296;
	bra.uni 	$L__BB1_422;

$L__BB1_421:
	shl.b64 	%rd1647, %rd287, 32;

$L__BB1_422:
	ld.shared.u8 	%rs28, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p361, %rs28, 0;
	mov.u32 	%r1030, -1;
	mov.u32 	%r1750, %r1030;
	@%p361 bra 	$L__BB1_424;

	mul.wide.u16 	%r1031, %rs28, 4;
	add.s32 	%r1033, %r576, %r1031;
	ld.shared.u32 	%r1750, [%r1033+10388];
	add.s16 	%rs174, %rs28, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs174;

$L__BB1_424:
	ld.u64 	%rd1017, [%rd589+16];
	mul.wide.u32 	%rd1018, %r1750, 1296;
	add.s64 	%rd1019, %rd1017, %rd1018;
	st.u32 	[%rd1019+1280], %r1030;
	or.b64  	%rd1020, %rd1647, %rd287;
	setp.eq.s64 	%p362, %rd1020, -1;
	@%p362 bra 	$L__BB1_426;

	ld.u64 	%rd1021, [%rd589+16];
	mul.lo.s64 	%rd1022, %rd287, 1296;
	add.s64 	%rd1023, %rd1021, %rd1022;
	st.u32 	[%rd1023+1280], %r1750;
	bra.uni 	$L__BB1_427;

$L__BB1_426:
	cvt.u64.u32 	%rd1547, %r1750;
	shl.b64 	%rd1647, %rd1547, 32;

$L__BB1_427:
	cvt.u64.u32 	%rd1546, %r1750;
	or.b64  	%rd294, %rd1647, %rd1546;
	ld.shared.u8 	%rs29, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p363, %rs29, 0;
	mov.u32 	%r1035, -1;
	mov.u32 	%r1751, %r1035;
	@%p363 bra 	$L__BB1_429;

	mul.wide.u16 	%r1036, %rs29, 4;
	add.s32 	%r1038, %r576, %r1036;
	ld.shared.u32 	%r1751, [%r1038+10388];
	add.s16 	%rs175, %rs29, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs175;

$L__BB1_429:
	cvt.u64.u32 	%rd295, %r1751;
	ld.u64 	%rd1024, [%rd589+16];
	mul.wide.u32 	%rd1025, %r1751, 1296;
	add.s64 	%rd1026, %rd1024, %rd1025;
	st.u32 	[%rd1026+1280], %r1035;
	setp.eq.s64 	%p364, %rd294, -1;
	@%p364 bra 	$L__BB1_431;

	and.b64  	%rd1027, %rd294, 4294967295;
	ld.u64 	%rd1028, [%rd589+16];
	mul.lo.s64 	%rd1029, %rd1027, 1296;
	add.s64 	%rd1030, %rd1028, %rd1029;
	st.u32 	[%rd1030+1280], %r1751;
	and.b64  	%rd1649, %rd1647, -4294967296;
	bra.uni 	$L__BB1_432;

$L__BB1_431:
	shl.b64 	%rd1649, %rd295, 32;

$L__BB1_432:
	ld.shared.u8 	%rs30, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p365, %rs30, 0;
	mov.u32 	%r1040, -1;
	mov.u32 	%r1752, %r1040;
	@%p365 bra 	$L__BB1_434;

	mul.wide.u16 	%r1041, %rs30, 4;
	add.s32 	%r1043, %r576, %r1041;
	ld.shared.u32 	%r1752, [%r1043+10388];
	add.s16 	%rs176, %rs30, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs176;

$L__BB1_434:
	ld.u64 	%rd1031, [%rd589+16];
	mul.wide.u32 	%rd1032, %r1752, 1296;
	add.s64 	%rd1033, %rd1031, %rd1032;
	st.u32 	[%rd1033+1280], %r1040;
	or.b64  	%rd1034, %rd1649, %rd295;
	setp.eq.s64 	%p366, %rd1034, -1;
	@%p366 bra 	$L__BB1_436;

	ld.u64 	%rd1035, [%rd589+16];
	mul.lo.s64 	%rd1036, %rd295, 1296;
	add.s64 	%rd1037, %rd1035, %rd1036;
	st.u32 	[%rd1037+1280], %r1752;
	bra.uni 	$L__BB1_437;

$L__BB1_436:
	cvt.u64.u32 	%rd1549, %r1752;
	shl.b64 	%rd1649, %rd1549, 32;

$L__BB1_437:
	cvt.u64.u32 	%rd1548, %r1752;
	or.b64  	%rd1655, %rd1649, %rd1548;
	add.s32 	%r1748, %r1748, -4;
	setp.ne.s32 	%p367, %r1748, 0;
	@%p367 bra 	$L__BB1_417;

$L__BB1_438:
	setp.eq.s32 	%p368, %r280, 0;
	@%p368 bra 	$L__BB1_457;

	ld.shared.u8 	%rs31, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p369, %rs31, 0;
	mov.u32 	%r1045, -1;
	mov.u32 	%r1753, %r1045;
	@%p369 bra 	$L__BB1_441;

	mul.wide.u16 	%r1046, %rs31, 4;
	add.s32 	%r1048, %r576, %r1046;
	ld.shared.u32 	%r1753, [%r1048+10388];
	add.s16 	%rs177, %rs31, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs177;

$L__BB1_441:
	cvt.u64.u32 	%rd305, %r1753;
	ld.u64 	%rd1038, [%rd589+16];
	mul.wide.u32 	%rd1039, %r1753, 1296;
	add.s64 	%rd1040, %rd1038, %rd1039;
	st.u32 	[%rd1040+1280], %r1045;
	setp.eq.s64 	%p370, %rd1655, -1;
	@%p370 bra 	$L__BB1_443;

	and.b64  	%rd1041, %rd1655, 4294967295;
	ld.u64 	%rd1042, [%rd589+16];
	mul.lo.s64 	%rd1043, %rd1041, 1296;
	add.s64 	%rd1044, %rd1042, %rd1043;
	st.u32 	[%rd1044+1280], %r1753;
	and.b64  	%rd1653, %rd1655, -4294967296;
	bra.uni 	$L__BB1_444;

$L__BB1_443:
	shl.b64 	%rd1653, %rd305, 32;

$L__BB1_444:
	or.b64  	%rd1655, %rd1653, %rd305;
	setp.eq.s32 	%p371, %r280, 1;
	@%p371 bra 	$L__BB1_457;

	ld.shared.u8 	%rs32, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p372, %rs32, 0;
	mov.u32 	%r1050, -1;
	mov.u32 	%r1754, %r1050;
	@%p372 bra 	$L__BB1_447;

	mul.wide.u16 	%r1051, %rs32, 4;
	add.s32 	%r1053, %r576, %r1051;
	ld.shared.u32 	%r1754, [%r1053+10388];
	add.s16 	%rs178, %rs32, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs178;

$L__BB1_447:
	cvt.u64.u32 	%rd310, %r1754;
	ld.u64 	%rd1045, [%rd589+16];
	mul.wide.u32 	%rd1046, %r1754, 1296;
	add.s64 	%rd1047, %rd1045, %rd1046;
	st.u32 	[%rd1047+1280], %r1050;
	setp.eq.s64 	%p373, %rd1655, -1;
	@%p373 bra 	$L__BB1_449;

	ld.u64 	%rd1048, [%rd589+16];
	mul.lo.s64 	%rd1049, %rd305, 1296;
	add.s64 	%rd1050, %rd1048, %rd1049;
	st.u32 	[%rd1050+1280], %r1754;
	bra.uni 	$L__BB1_450;

$L__BB1_449:
	shl.b64 	%rd1653, %rd310, 32;

$L__BB1_450:
	or.b64  	%rd1655, %rd1653, %rd310;
	setp.eq.s32 	%p374, %r280, 2;
	@%p374 bra 	$L__BB1_457;

	ld.shared.u8 	%rs33, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p375, %rs33, 0;
	mov.u32 	%r1055, -1;
	mov.u32 	%r1755, %r1055;
	@%p375 bra 	$L__BB1_453;

	mul.wide.u16 	%r1056, %rs33, 4;
	add.s32 	%r1058, %r576, %r1056;
	ld.shared.u32 	%r1755, [%r1058+10388];
	add.s16 	%rs179, %rs33, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs179;

$L__BB1_453:
	cvt.u64.u32 	%rd314, %r1755;
	ld.u64 	%rd1051, [%rd589+16];
	mul.wide.u32 	%rd1052, %r1755, 1296;
	add.s64 	%rd1053, %rd1051, %rd1052;
	st.u32 	[%rd1053+1280], %r1055;
	setp.eq.s64 	%p376, %rd1655, -1;
	@%p376 bra 	$L__BB1_455;

	and.b64  	%rd1054, %rd1655, 4294967295;
	ld.u64 	%rd1055, [%rd589+16];
	mul.lo.s64 	%rd1056, %rd1054, 1296;
	add.s64 	%rd1057, %rd1055, %rd1056;
	st.u32 	[%rd1057+1280], %r1755;
	and.b64  	%rd1654, %rd1653, -4294967296;
	bra.uni 	$L__BB1_456;

$L__BB1_455:
	shl.b64 	%rd1654, %rd314, 32;

$L__BB1_456:
	or.b64  	%rd1655, %rd1654, %rd314;

$L__BB1_457:
	mov.u32 	%r1638, 8;
	sub.s32 	%r1637, %r1638, %r276;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %r1637;
	ld.local.u32 	%r1060, [%rd1+4];
	mad.lo.s32 	%r298, %r1060, 69069, 1;
	st.local.u32 	[%rd1+4], %r298;
	setp.eq.s64 	%p377, %rd1655, -1;
	@%p377 bra 	$L__BB1_464;

	ld.u64 	%rd1058, [%rd589+24];
	membar.gl;
	shl.b32 	%r1061, %r298, 3;
	cvt.u64.u32 	%rd1059, %r1061;
	and.b64  	%rd1060, %rd1059, 65528;
	add.s64 	%rd320, %rd1058, %rd1060;
	atom.exch.b64 	%rd1656, [%rd320], %rd1655;
	setp.eq.s64 	%p378, %rd1656, -1;
	@%p378 bra 	$L__BB1_464;

$L__BB1_459:
	cvt.u32.u64 	%r1062, %rd1656;
	setp.eq.s32 	%p379, %r1062, -1;
	setp.gt.u64 	%p380, %rd1656, -4294967297;
	or.pred  	%p381, %p380, %p379;
	@%p381 bra 	$L__BB1_463;

	atom.exch.b64 	%rd323, [%rd320], -1;
	setp.eq.s64 	%p382, %rd323, -1;
	@%p382 bra 	$L__BB1_462;

	shr.u64 	%rd1061, %rd1656, 32;
	and.b64  	%rd1062, %rd323, 4294967295;
	ld.u64 	%rd1063, [%rd589+16];
	mul.lo.s64 	%rd1064, %rd1062, 1296;
	add.s64 	%rd1065, %rd1063, %rd1064;
	st.u32 	[%rd1065+1280], %rd1061;
	and.b64  	%rd1066, %rd1656, 4294967295;
	and.b64  	%rd1067, %rd323, -4294967296;
	or.b64  	%rd1656, %rd1067, %rd1066;

$L__BB1_462:
	membar.gl;
	atom.exch.b64 	%rd1656, [%rd320], %rd1656;
	setp.eq.s64 	%p383, %rd1656, -1;
	@%p383 bra 	$L__BB1_464;
	bra.uni 	$L__BB1_459;

$L__BB1_463:
	atom.exch.b64 	%rd1068, [%rd320], %rd1656;

$L__BB1_464:
	mov.pred 	%p695, -1;
	mov.u32 	%r1770, 0;

$L__BB1_465:
	mov.u32 	%r1769, 0;
	not.pred 	%p385, %p695;
	@%p385 bra 	$L__BB1_509;

	ld.u64 	%rd327, [%rd589+32];
	ld.u32 	%r1066, [%rd327+8];
	setp.eq.s32 	%p386, %r1066, 0;
	@%p386 bra 	$L__BB1_508;

	ld.u32 	%r1067, [%rd327+4];
	setp.ne.s32 	%p387, %r1067, 0;
	@%p387 bra 	$L__BB1_508;

	ld.shared.u32 	%rd328, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	mul.lo.s64 	%rd1070, %rd328, 65544;
	add.s64 	%rd1071, %rd327, %rd1070;
	ld.u64 	%rd1072, [%rd1071+16];
	setp.eq.s64 	%p388, %rd1072, 0;
	mov.u64 	%rd1663, -1;
	@%p388 bra 	$L__BB1_481;

	ld.local.u32 	%r1068, [%rd1+4];
	mad.lo.s32 	%r1069, %r1068, 69069, 1;
	st.local.u32 	[%rd1+4], %r1069;
	and.b32  	%r301, %r1069, 8191;
	membar.gl;
	ld.u64 	%rd329, [%rd589+32];
	membar.gl;
	mov.u32 	%r1758, %r301;

$L__BB1_470:
	mul.lo.s64 	%rd1550, %rd328, 65544;
	add.s64 	%rd1074, %rd329, %rd1550;
	mul.wide.u32 	%rd1075, %r1758, 8;
	add.s64 	%rd1076, %rd1074, %rd1075;
	add.s64 	%rd330, %rd1076, 24;
	ld.u64 	%rd1077, [%rd1076+24];
	setp.eq.s64 	%p389, %rd1077, -1;
	@%p389 bra 	$L__BB1_473;

	atom.exch.b64 	%rd1663, [%rd330], -1;
	setp.eq.s64 	%p390, %rd1663, -1;
	@%p390 bra 	$L__BB1_473;
	bra.uni 	$L__BB1_472;

$L__BB1_473:
	add.s32 	%r1758, %r1758, 1;
	setp.lt.u32 	%p391, %r1758, 8192;
	@%p391 bra 	$L__BB1_470;

	setp.eq.s32 	%p392, %r301, 0;
	mov.u64 	%rd1663, -1;
	@%p392 bra 	$L__BB1_480;

	mov.u32 	%r1759, 0;

$L__BB1_476:
	mul.lo.s64 	%rd1552, %rd328, 65544;
	add.s64 	%rd1551, %rd329, %rd1550;
	mul.wide.u32 	%rd1081, %r1759, 8;
	add.s64 	%rd1082, %rd1551, %rd1081;
	add.s64 	%rd333, %rd1082, 24;
	ld.u64 	%rd1083, [%rd1082+24];
	setp.eq.s64 	%p393, %rd1083, -1;
	@%p393 bra 	$L__BB1_479;

	atom.exch.b64 	%rd1663, [%rd333], -1;
	setp.eq.s64 	%p394, %rd1663, -1;
	@%p394 bra 	$L__BB1_479;
	bra.uni 	$L__BB1_478;

$L__BB1_479:
	mov.u64 	%rd1663, -1;
	add.s32 	%r1759, %r1759, 1;
	setp.lt.u32 	%p395, %r1759, %r301;
	@%p395 bra 	$L__BB1_476;
	bra.uni 	$L__BB1_480;

$L__BB1_472:
	membar.gl;
	mov.u32 	%r1760, %r1758;
	bra.uni 	$L__BB1_480;

$L__BB1_478:
	membar.gl;
	mov.u32 	%r1760, %r1759;

$L__BB1_480:
	membar.gl;

$L__BB1_481:
	setp.lt.u32 	%p696, %r1770, %r276;
	setp.ge.u32 	%p396, %r1770, %r276;
	setp.eq.s64 	%p397, %rd1663, -1;
	mov.u32 	%r1769, 0;
	or.pred  	%p398, %p397, %p396;
	@%p398 bra 	$L__BB1_490;

	mov.u32 	%r1769, 0;

$L__BB1_483:
	ld.shared.u8 	%rs180, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p400, %rs180, 7;
	mov.pred 	%p696, -1;
	@%p400 bra 	$L__BB1_490;

	shr.u64 	%rd1085, %rd1663, 32;
	cvt.u32.u64 	%r1764, %rd1085;
	ld.u64 	%rd1086, [%rd589+16];
	mul.lo.s64 	%rd1087, %rd1085, 1296;
	add.s64 	%rd1088, %rd1086, %rd1087;
	ld.u32 	%r1073, [%rd1088+1280];
	cvt.u64.u32 	%rd1089, %r1073;
	shl.b64 	%rd340, %rd1089, 32;
	setp.eq.s32 	%p401, %r1073, -1;
	@%p401 bra 	$L__BB1_487;

	cvt.u32.u64 	%r1074, %rd1663;
	setp.ne.s32 	%p402, %r1074, %r1764;
	and.b64  	%rd1090, %rd1663, 4294967295;
	or.b64  	%rd1663, %rd340, %rd1090;
	@%p402 bra 	$L__BB1_488;

	mov.u64 	%rd1663, -1;
	bra.uni 	$L__BB1_488;

$L__BB1_487:
	or.b64  	%rd1663, %rd340, 4294967295;

$L__BB1_488:
	setp.eq.s32 	%p404, %r1764, -1;
	@%p404 bra 	$L__BB1_490;

	shl.b32 	%r1075, %r1770, 2;
	mov.u32 	%r1076, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r1077, %r1076, %r1075;
	st.shared.u32 	[%r1077], %r1764;
	ld.u64 	%rd1092, [%rd589+16];
	mul.wide.u32 	%rd1093, %r1764, 1296;
	add.s64 	%rd1094, %rd1092, %rd1093;
	ld.u32 	%r1078, [%rd1094+1288];
	add.s32 	%r1769, %r1078, %r1769;
	add.s32 	%r1770, %r1770, 1;
	setp.lt.u32 	%p696, %r1770, %r276;
	setp.ne.s64 	%p405, %rd1663, -1;
	and.pred  	%p406, %p405, %p696;
	@%p406 bra 	$L__BB1_483;

$L__BB1_490:
	setp.eq.s32 	%p407, %r1769, 0;
	@%p407 bra 	$L__BB1_507;
	bra.uni 	$L__BB1_491;

$L__BB1_507:
	mov.u32 	%r1769, 0;
	mov.pred 	%p695, 0;
	@%p696 bra 	$L__BB1_465;
	bra.uni 	$L__BB1_509;

$L__BB1_508:
	mov.u32 	%r1769, 0;
	mov.u16 	%rs183, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs183;

$L__BB1_509:
	ld.shared.u8 	%rs184, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p424, %rs184, 0;
	ld.shared.u8 	%rs185, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p425, %rs185, 0;
	or.pred  	%p426, %p425, %p424;
	setp.ne.s32 	%p427, %r1769, 0;
	or.pred  	%p428, %p427, %p426;
	@%p428 bra 	$L__BB1_511;

	ld.u64 	%rd1120, [%rd589+32];
	add.s64 	%rd1121, %rd1120, 8;
	red.add.u32 	[%rd1121], -1;
	mov.u16 	%rs186, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs186;

$L__BB1_511:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1770;

$L__BB1_512:
	bar.warp.sync 	%r1014;
	membar.gl;
	// begin inline asm
	activemask.b32 %r1088;
	// end inline asm
	brev.b32 	%r1089, %r1088;
	bfind.shiftamt.u32 	%r1090, %r1089;
	setp.ne.s32 	%p429, %r1090, %r3;
	ld.shared.u32 	%r1091, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p430, %r1091, 0;
	or.pred  	%p431, %p429, %p430;
	@%p431 bra 	$L__BB1_673;

	mov.u32 	%r1771, 0;

$L__BB1_514:
	shl.b32 	%r1095, %r1771, 2;
	mov.u32 	%r1096, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r1097, %r1096, %r1095;
	ld.shared.u32 	%r329, [%r1097];
	// begin inline asm
	activemask.b32 %r1093;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1094;
	// end inline asm
	ld.u64 	%rd1122, [%rd589+16];
	mul.wide.u32 	%rd1123, %r329, 1296;
	add.s64 	%rd1124, %rd1122, %rd1123;
	ld.v2.u32 	{%r1098, %r1099}, [%rd1124+1288];
	setp.eq.s32 	%p432, %r1098, 0;
	@%p432 bra 	$L__BB1_672;

	mov.u32 	%r1772, 0;

$L__BB1_516:
	ld.u64 	%rd358, [%rd589+16];
	// begin inline asm
	activemask.b32 %r1104;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1105;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1106;
	// end inline asm
	ld.shared.u8 	%rs187, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p433, %rs187, 6;
	@%p433 bra 	$L__BB1_645;

	ld.shared.u8 	%rs188, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p434, %rs188, 1;
	@%p434 bra 	$L__BB1_564;

	// begin inline asm
	activemask.b32 %r1107;
	// end inline asm
	bar.warp.sync 	%r1107;
	// begin inline asm
	activemask.b32 %r1108;
	// end inline asm
	brev.b32 	%r1109, %r1108;
	bfind.shiftamt.u32 	%r1110, %r1109;
	setp.ne.s32 	%p435, %r1110, %r3;
	@%p435 bra 	$L__BB1_563;

	ld.shared.u8 	%rd359, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p436, %rd359, 2;
	mov.u64 	%rd1126, 2;
	sub.s64 	%rd1127, %rd1126, %rd359;
	and.b64  	%rd1128, %rd1127, 4294967295;
	selp.b64 	%rd360, 0, %rd1128, %p436;
	mov.u64 	%rd1669, 0;
	setp.eq.s64 	%p437, %rd360, 0;
	@%p437 bra 	$L__BB1_532;

	mov.u64 	%rd1669, 0;
	ld.u64 	%rd361, [%rd589];
	ld.u32 	%rd1130, [%rd361];
	ld.u64 	%rd1131, [%rd589+8];
	setp.le.u64 	%p438, %rd1131, %rd1130;
	@%p438 bra 	$L__BB1_532;

	cvt.u32.u64 	%r1773, %rd360;
	atom.add.u32 	%r1111, [%rd361], %r1773;
	cvt.u64.u32 	%rd362, %r1111;
	ld.u64 	%rd363, [%rd589+8];
	sub.s64 	%rd1132, %rd363, %rd360;
	setp.ge.u64 	%p439, %rd1132, %rd362;
	@%p439 bra 	$L__BB1_524;

	setp.le.u64 	%p440, %rd363, %rd362;
	mov.u32 	%r1773, 0;
	@%p440 bra 	$L__BB1_524;

	cvt.u32.u64 	%r1113, %rd362;
	cvt.u32.u64 	%r1114, %rd363;
	sub.s32 	%r1773, %r1114, %r1113;

$L__BB1_524:
	mov.u64 	%rd1669, 0;
	setp.eq.s32 	%p441, %r1773, 0;
	@%p441 bra 	$L__BB1_532;

	add.s32 	%r1116, %r1773, -1;
	setp.lt.u32 	%p442, %r1116, 3;
	mov.u64 	%rd1667, 0;
	mov.u32 	%r1776, 0;
	@%p442 bra 	$L__BB1_528;

	and.b32  	%r1641, %r1773, 3;
	sub.s32 	%r1775, %r1773, %r1641;
	mov.u64 	%rd1667, 0;
	mov.u32 	%r1776, 0;

$L__BB1_527:
	cvt.u32.u64 	%r1118, %rd362;
	add.s32 	%r1119, %r1776, %r1118;
	add.s64 	%rd1137, %rd1667, %rd359;
	cvt.u32.u64 	%r1120, %rd1137;
	shl.b32 	%r1121, %r1120, 2;
	add.s32 	%r1123, %r576, %r1121;
	st.shared.u32 	[%r1123+10392], %r1119;
	add.s32 	%r1124, %r1119, 1;
	st.shared.u32 	[%r1123+10396], %r1124;
	add.s32 	%r1125, %r1119, 2;
	st.shared.u32 	[%r1123+10400], %r1125;
	add.s32 	%r1126, %r1119, 3;
	st.shared.u32 	[%r1123+10404], %r1126;
	add.s64 	%rd1667, %rd1667, 4;
	add.s32 	%r1776, %r1776, 4;
	add.s32 	%r1775, %r1775, -4;
	setp.ne.s32 	%p443, %r1775, 0;
	@%p443 bra 	$L__BB1_527;

$L__BB1_528:
	and.b32  	%r1642, %r1773, 3;
	setp.eq.s32 	%p444, %r1642, 0;
	mov.u64 	%rd1669, %rd1667;
	@%p444 bra 	$L__BB1_532;

	and.b32  	%r1643, %r1773, 3;
	cvt.u32.u64 	%r1127, %rd362;
	add.s32 	%r350, %r1776, %r1127;
	add.s64 	%rd1138, %rd1667, %rd359;
	cvt.u32.u64 	%r1128, %rd1138;
	shl.b32 	%r1129, %r1128, 2;
	add.s32 	%r1131, %r576, %r1129;
	st.shared.u32 	[%r1131+10392], %r350;
	add.s64 	%rd1669, %rd1667, 1;
	setp.eq.s32 	%p445, %r1643, 1;
	@%p445 bra 	$L__BB1_532;

	and.b32  	%r1587, %r1773, 3;
	add.s64 	%rd1513, %rd1667, %rd359;
	cvt.u32.u64 	%r1586, %rd1513;
	shl.b32 	%r1585, %r1586, 2;
	add.s32 	%r1584, %r576, %r1585;
	add.s32 	%r1132, %r350, 1;
	add.s32 	%r1502, %r1584, 10392;
	st.shared.u32 	[%r1502+4], %r1132;
	add.s64 	%rd1669, %rd1667, 2;
	setp.eq.s32 	%p446, %r1587, 2;
	@%p446 bra 	$L__BB1_532;

	add.s64 	%rd1514, %rd1667, %rd359;
	cvt.u32.u64 	%r1590, %rd1514;
	shl.b32 	%r1589, %r1590, 2;
	add.s32 	%r1588, %r576, %r1589;
	add.s32 	%r1133, %r350, 2;
	add.s32 	%r1503, %r1588, 10392;
	st.shared.u32 	[%r1503+8], %r1133;
	add.s64 	%rd1669, %rd1667, 3;

$L__BB1_532:
	setp.ge.u64 	%p447, %rd1669, %rd360;
	@%p447 bra 	$L__BB1_562;

	mov.u32 	%r1777, 0;

$L__BB1_534:
	mov.u32 	%r352, %r1777;
	ld.local.u32 	%r1135, [%rd1+4];
	mad.lo.s32 	%r1136, %r1135, 69069, 1;
	st.local.u32 	[%rd1+4], %r1136;
	and.b32  	%r353, %r1136, 8191;
	ld.u64 	%rd373, [%rd589+24];
	membar.gl;
	mov.u32 	%r1780, %r353;

$L__BB1_535:
	mul.wide.u32 	%rd1139, %r1780, 8;
	add.s64 	%rd374, %rd373, %rd1139;
	ld.u64 	%rd1140, [%rd374];
	setp.eq.s64 	%p448, %rd1140, -1;
	@%p448 bra 	$L__BB1_538;

	atom.exch.b64 	%rd1674, [%rd374], -1;
	setp.eq.s64 	%p449, %rd1674, -1;
	@%p449 bra 	$L__BB1_538;
	bra.uni 	$L__BB1_537;

$L__BB1_538:
	add.s32 	%r1780, %r1780, 1;
	setp.lt.u32 	%p450, %r1780, 8192;
	@%p450 bra 	$L__BB1_535;

	setp.eq.s32 	%p451, %r353, 0;
	mov.u64 	%rd1674, -1;
	mov.u32 	%r1780, -1;
	@%p451 bra 	$L__BB1_545;

	mov.u32 	%r1779, 0;

$L__BB1_541:
	mul.wide.u32 	%rd1142, %r1779, 8;
	add.s64 	%rd377, %rd373, %rd1142;
	ld.u64 	%rd1143, [%rd377];
	setp.eq.s64 	%p452, %rd1143, -1;
	@%p452 bra 	$L__BB1_544;

	atom.exch.b64 	%rd1674, [%rd377], -1;
	setp.eq.s64 	%p453, %rd1674, -1;
	@%p453 bra 	$L__BB1_544;
	bra.uni 	$L__BB1_543;

$L__BB1_544:
	mov.u64 	%rd1674, -1;
	mov.u32 	%r1780, -1;
	add.s32 	%r1779, %r1779, 1;
	setp.lt.u32 	%p454, %r1779, %r353;
	@%p454 bra 	$L__BB1_541;
	bra.uni 	$L__BB1_545;

$L__BB1_537:
	membar.gl;
	bra.uni 	$L__BB1_545;

$L__BB1_543:
	membar.gl;
	mov.u32 	%r1780, %r1779;

$L__BB1_545:
	cvt.s64.s32 	%rd1145, %rd1669;
	setp.le.u64 	%p455, %rd360, %rd1145;
	@%p455 bra 	$L__BB1_554;

	cvt.u32.u64 	%r1781, %rd1669;
	mov.u64 	%rd1673, %rd1674;

$L__BB1_547:
	setp.eq.s64 	%p456, %rd1673, -1;
	mov.u32 	%r1782, -1;
	mov.u64 	%rd1674, -1;
	@%p456 bra 	$L__BB1_552;

	shr.u64 	%rd1147, %rd1673, 32;
	ld.u64 	%rd1148, [%rd589+16];
	mul.lo.s64 	%rd1149, %rd1147, 1296;
	add.s64 	%rd1150, %rd1148, %rd1149;
	ld.u32 	%r1141, [%rd1150+1280];
	cvt.u64.u32 	%rd1151, %r1141;
	shl.b64 	%rd384, %rd1151, 32;
	setp.eq.s32 	%p457, %r1141, -1;
	@%p457 bra 	$L__BB1_551;

	shr.u64 	%rd1516, %rd1673, 32;
	cvt.u32.u64 	%r1782, %rd1516;
	cvt.u32.u64 	%r1142, %rd1673;
	setp.ne.s32 	%p458, %r1142, %r1782;
	and.b64  	%rd1152, %rd1673, 4294967295;
	or.b64  	%rd1674, %rd384, %rd1152;
	@%p458 bra 	$L__BB1_552;

	shr.u64 	%rd1517, %rd1673, 32;
	cvt.u32.u64 	%r1782, %rd1517;
	mov.u64 	%rd1674, -1;
	bra.uni 	$L__BB1_552;

$L__BB1_551:
	shr.u64 	%rd1518, %rd1673, 32;
	cvt.u32.u64 	%r1782, %rd1518;
	or.b64  	%rd1674, %rd384, 4294967295;

$L__BB1_552:
	setp.eq.s32 	%p459, %r1782, -1;
	@%p459 bra 	$L__BB1_554;

	add.s64 	%rd1154, %rd1669, %rd359;
	cvt.u32.u64 	%r1143, %rd1154;
	shl.b32 	%r1144, %r1143, 2;
	add.s32 	%r1146, %r576, %r1144;
	st.shared.u32 	[%r1146+10392], %r1782;
	add.s64 	%rd1669, %rd1669, 1;
	add.s32 	%r1781, %r1781, 1;
	cvt.s64.s32 	%rd1155, %r1781;
	setp.gt.u64 	%p460, %rd360, %rd1155;
	mov.u64 	%rd1673, %rd1674;
	@%p460 bra 	$L__BB1_547;

$L__BB1_554:
	setp.eq.s64 	%p461, %rd1674, -1;
	@%p461 bra 	$L__BB1_561;

	ld.u64 	%rd1156, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd1157, %r1780, 8;
	add.s64 	%rd392, %rd1156, %rd1157;
	atom.exch.b64 	%rd1678, [%rd392], %rd1674;
	setp.eq.s64 	%p462, %rd1678, -1;
	@%p462 bra 	$L__BB1_561;

$L__BB1_556:
	cvt.u32.u64 	%r1147, %rd1678;
	setp.eq.s32 	%p463, %r1147, -1;
	setp.gt.u64 	%p464, %rd1678, -4294967297;
	or.pred  	%p465, %p464, %p463;
	@%p465 bra 	$L__BB1_560;

	atom.exch.b64 	%rd395, [%rd392], -1;
	setp.eq.s64 	%p466, %rd395, -1;
	@%p466 bra 	$L__BB1_559;

	shr.u64 	%rd1158, %rd1678, 32;
	and.b64  	%rd1159, %rd395, 4294967295;
	ld.u64 	%rd1160, [%rd589+16];
	mul.lo.s64 	%rd1161, %rd1159, 1296;
	add.s64 	%rd1162, %rd1160, %rd1161;
	st.u32 	[%rd1162+1280], %rd1158;
	and.b64  	%rd1163, %rd1678, 4294967295;
	and.b64  	%rd1164, %rd395, -4294967296;
	or.b64  	%rd1678, %rd1164, %rd1163;

$L__BB1_559:
	membar.gl;
	atom.exch.b64 	%rd1678, [%rd392], %rd1678;
	setp.eq.s64 	%p467, %rd1678, -1;
	@%p467 bra 	$L__BB1_561;
	bra.uni 	$L__BB1_556;

$L__BB1_560:
	atom.exch.b64 	%rd1165, [%rd392], %rd1678;

$L__BB1_561:
	add.s32 	%r1777, %r352, 1;
	setp.lt.u64 	%p468, %rd1669, %rd360;
	setp.lt.u32 	%p469, %r352, 31;
	and.pred  	%p470, %p468, %p469;
	@%p470 bra 	$L__BB1_534;

$L__BB1_562:
	cvt.u16.u64 	%rs189, %rd1669;
	ld.shared.u8 	%rs190, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs191, %rs190, %rs189;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs191;

$L__BB1_563:
	bar.warp.sync 	%r1107;

$L__BB1_564:
	// begin inline asm
	activemask.b32 %r1148;
	// end inline asm
	bar.warp.sync 	%r1148;
	// begin inline asm
	activemask.b32 %r1149;
	// end inline asm
	brev.b32 	%r1150, %r1149;
	bfind.shiftamt.u32 	%r1151, %r1150;
	setp.ne.s32 	%p471, %r1151, %r3;
	ld.shared.u8 	%rs34, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p472, %rs34, 6;
	or.pred  	%p473, %p471, %p472;
	@%p473 bra 	$L__BB1_644;

	cvt.u32.u16 	%r1154, %rs34;
	add.s32 	%r370, %r1154, -5;
	// begin inline asm
	activemask.b32 %r1152;
	// end inline asm
	bar.warp.sync 	%r1152;
	// begin inline asm
	activemask.b32 %r1153;
	// end inline asm
	brev.b32 	%r1155, %r1153;
	bfind.shiftamt.u32 	%r1156, %r1155;
	setp.ne.s32 	%p474, %r1156, %r3;
	@%p474 bra 	$L__BB1_610;

	ld.shared.u8 	%rs192, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd1167, %rs192;
	and.b64  	%rd400, %rd1167, 255;
	cvt.u32.u16 	%r1157, %rs192;
	and.b32  	%r1158, %r1157, 255;
	setp.lt.u32 	%p475, %r370, %r1158;
	mov.u64 	%rd1168, 8;
	sub.s64 	%rd1169, %rd1168, %rd400;
	sub.s32 	%r1159, %r370, %r1158;
	cvt.u64.u32 	%rd1170, %r1159;
	setp.gt.u32 	%p476, %r370, 7;
	selp.b64 	%rd1171, %rd1169, %rd1170, %p476;
	selp.b64 	%rd401, 0, %rd1171, %p475;
	mov.u64 	%rd1684, 0;
	setp.eq.s64 	%p477, %rd401, 0;
	@%p477 bra 	$L__BB1_579;

	mov.u64 	%rd1684, 0;
	ld.u64 	%rd402, [%rd589];
	ld.u32 	%rd1173, [%rd402];
	ld.u64 	%rd1174, [%rd589+8];
	setp.le.u64 	%p478, %rd1174, %rd1173;
	@%p478 bra 	$L__BB1_579;

	cvt.u32.u64 	%r1784, %rd401;
	atom.add.u32 	%r1160, [%rd402], %r1784;
	cvt.u64.u32 	%rd403, %r1160;
	ld.u64 	%rd404, [%rd589+8];
	sub.s64 	%rd1175, %rd404, %rd401;
	setp.ge.u64 	%p479, %rd1175, %rd403;
	@%p479 bra 	$L__BB1_571;

	setp.le.u64 	%p480, %rd404, %rd403;
	mov.u32 	%r1784, 0;
	@%p480 bra 	$L__BB1_571;

	cvt.u32.u64 	%r1162, %rd403;
	cvt.u32.u64 	%r1163, %rd404;
	sub.s32 	%r1784, %r1163, %r1162;

$L__BB1_571:
	mov.u64 	%rd1684, 0;
	setp.eq.s32 	%p481, %r1784, 0;
	@%p481 bra 	$L__BB1_579;

	add.s32 	%r1165, %r1784, -1;
	setp.lt.u32 	%p482, %r1165, 3;
	mov.u64 	%rd1682, 0;
	mov.u32 	%r1787, 0;
	@%p482 bra 	$L__BB1_575;

	and.b32  	%r1595, %r1784, 3;
	sub.s32 	%r1786, %r1784, %r1595;
	mov.u64 	%rd1682, 0;
	mov.u32 	%r1787, 0;

$L__BB1_574:
	cvt.u32.u64 	%r1167, %rd403;
	add.s32 	%r1168, %r1787, %r1167;
	add.s64 	%rd1180, %rd1682, %rd400;
	cvt.u32.u64 	%r1169, %rd1180;
	shl.b32 	%r1170, %r1169, 2;
	add.s32 	%r1172, %r576, %r1170;
	st.shared.u32 	[%r1172+10392], %r1168;
	add.s32 	%r1173, %r1168, 1;
	st.shared.u32 	[%r1172+10396], %r1173;
	add.s32 	%r1174, %r1168, 2;
	st.shared.u32 	[%r1172+10400], %r1174;
	add.s32 	%r1175, %r1168, 3;
	st.shared.u32 	[%r1172+10404], %r1175;
	add.s64 	%rd1682, %rd1682, 4;
	add.s32 	%r1787, %r1787, 4;
	add.s32 	%r1786, %r1786, -4;
	setp.ne.s32 	%p483, %r1786, 0;
	@%p483 bra 	$L__BB1_574;

$L__BB1_575:
	and.b32  	%r1596, %r1784, 3;
	setp.eq.s32 	%p484, %r1596, 0;
	mov.u64 	%rd1684, %rd1682;
	@%p484 bra 	$L__BB1_579;

	and.b32  	%r1597, %r1784, 3;
	cvt.u32.u64 	%r1176, %rd403;
	add.s32 	%r382, %r1787, %r1176;
	add.s64 	%rd1181, %rd1682, %rd400;
	cvt.u32.u64 	%r1177, %rd1181;
	shl.b32 	%r1178, %r1177, 2;
	add.s32 	%r1180, %r576, %r1178;
	st.shared.u32 	[%r1180+10392], %r382;
	add.s64 	%rd1684, %rd1682, 1;
	setp.eq.s32 	%p485, %r1597, 1;
	@%p485 bra 	$L__BB1_579;

	and.b32  	%r1598, %r1784, 3;
	add.s32 	%r1181, %r382, 1;
	add.s32 	%r1504, %r1180, 10392;
	st.shared.u32 	[%r1504+4], %r1181;
	add.s64 	%rd1684, %rd1682, 2;
	setp.eq.s32 	%p486, %r1598, 2;
	@%p486 bra 	$L__BB1_579;

	add.s32 	%r1182, %r382, 2;
	add.s32 	%r1505, %r1180, 10392;
	st.shared.u32 	[%r1505+8], %r1182;
	add.s64 	%rd1684, %rd1682, 3;

$L__BB1_579:
	setp.ge.u64 	%p487, %rd1684, %rd401;
	@%p487 bra 	$L__BB1_609;

	mov.u32 	%r1788, 0;

$L__BB1_581:
	mov.u32 	%r384, %r1788;
	ld.local.u32 	%r1184, [%rd1+4];
	mad.lo.s32 	%r1185, %r1184, 69069, 1;
	st.local.u32 	[%rd1+4], %r1185;
	and.b32  	%r385, %r1185, 8191;
	ld.u64 	%rd414, [%rd589+24];
	membar.gl;
	mov.u32 	%r1791, %r385;

$L__BB1_582:
	mul.wide.u32 	%rd1182, %r1791, 8;
	add.s64 	%rd415, %rd414, %rd1182;
	ld.u64 	%rd1183, [%rd415];
	setp.eq.s64 	%p488, %rd1183, -1;
	@%p488 bra 	$L__BB1_585;

	atom.exch.b64 	%rd1689, [%rd415], -1;
	setp.eq.s64 	%p489, %rd1689, -1;
	@%p489 bra 	$L__BB1_585;
	bra.uni 	$L__BB1_584;

$L__BB1_585:
	add.s32 	%r1791, %r1791, 1;
	setp.lt.u32 	%p490, %r1791, 8192;
	@%p490 bra 	$L__BB1_582;

	setp.eq.s32 	%p491, %r385, 0;
	mov.u64 	%rd1689, -1;
	mov.u32 	%r1791, -1;
	@%p491 bra 	$L__BB1_592;

	mov.u32 	%r1790, 0;

$L__BB1_588:
	mul.wide.u32 	%rd1185, %r1790, 8;
	add.s64 	%rd418, %rd414, %rd1185;
	ld.u64 	%rd1186, [%rd418];
	setp.eq.s64 	%p492, %rd1186, -1;
	@%p492 bra 	$L__BB1_591;

	atom.exch.b64 	%rd1689, [%rd418], -1;
	setp.eq.s64 	%p493, %rd1689, -1;
	@%p493 bra 	$L__BB1_591;
	bra.uni 	$L__BB1_590;

$L__BB1_591:
	mov.u64 	%rd1689, -1;
	mov.u32 	%r1791, -1;
	add.s32 	%r1790, %r1790, 1;
	setp.lt.u32 	%p494, %r1790, %r385;
	@%p494 bra 	$L__BB1_588;
	bra.uni 	$L__BB1_592;

$L__BB1_584:
	membar.gl;
	bra.uni 	$L__BB1_592;

$L__BB1_590:
	membar.gl;
	mov.u32 	%r1791, %r1790;

$L__BB1_592:
	cvt.s64.s32 	%rd1188, %rd1684;
	setp.le.u64 	%p495, %rd401, %rd1188;
	@%p495 bra 	$L__BB1_601;

	cvt.u32.u64 	%r1792, %rd1684;
	mov.u64 	%rd1688, %rd1689;

$L__BB1_594:
	setp.eq.s64 	%p496, %rd1688, -1;
	mov.u32 	%r1793, -1;
	mov.u64 	%rd1689, -1;
	@%p496 bra 	$L__BB1_599;

	shr.u64 	%rd1190, %rd1688, 32;
	ld.u64 	%rd1191, [%rd589+16];
	mul.lo.s64 	%rd1192, %rd1190, 1296;
	add.s64 	%rd1193, %rd1191, %rd1192;
	ld.u32 	%r1190, [%rd1193+1280];
	cvt.u64.u32 	%rd1194, %r1190;
	shl.b64 	%rd425, %rd1194, 32;
	setp.eq.s32 	%p497, %r1190, -1;
	@%p497 bra 	$L__BB1_598;

	shr.u64 	%rd1521, %rd1688, 32;
	cvt.u32.u64 	%r1793, %rd1521;
	cvt.u32.u64 	%r1191, %rd1688;
	setp.ne.s32 	%p498, %r1191, %r1793;
	and.b64  	%rd1195, %rd1688, 4294967295;
	or.b64  	%rd1689, %rd425, %rd1195;
	@%p498 bra 	$L__BB1_599;

	shr.u64 	%rd1522, %rd1688, 32;
	cvt.u32.u64 	%r1793, %rd1522;
	mov.u64 	%rd1689, -1;
	bra.uni 	$L__BB1_599;

$L__BB1_598:
	shr.u64 	%rd1523, %rd1688, 32;
	cvt.u32.u64 	%r1793, %rd1523;
	or.b64  	%rd1689, %rd425, 4294967295;

$L__BB1_599:
	setp.eq.s32 	%p499, %r1793, -1;
	@%p499 bra 	$L__BB1_601;

	add.s64 	%rd1197, %rd1684, %rd400;
	cvt.u32.u64 	%r1192, %rd1197;
	shl.b32 	%r1193, %r1192, 2;
	add.s32 	%r1195, %r576, %r1193;
	st.shared.u32 	[%r1195+10392], %r1793;
	add.s64 	%rd1684, %rd1684, 1;
	add.s32 	%r1792, %r1792, 1;
	cvt.s64.s32 	%rd1198, %r1792;
	setp.gt.u64 	%p500, %rd401, %rd1198;
	mov.u64 	%rd1688, %rd1689;
	@%p500 bra 	$L__BB1_594;

$L__BB1_601:
	setp.eq.s64 	%p501, %rd1689, -1;
	@%p501 bra 	$L__BB1_608;

	ld.u64 	%rd1199, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd1200, %r1791, 8;
	add.s64 	%rd433, %rd1199, %rd1200;
	atom.exch.b64 	%rd1693, [%rd433], %rd1689;
	setp.eq.s64 	%p502, %rd1693, -1;
	@%p502 bra 	$L__BB1_608;

$L__BB1_603:
	cvt.u32.u64 	%r1196, %rd1693;
	setp.eq.s32 	%p503, %r1196, -1;
	setp.gt.u64 	%p504, %rd1693, -4294967297;
	or.pred  	%p505, %p504, %p503;
	@%p505 bra 	$L__BB1_607;

	atom.exch.b64 	%rd436, [%rd433], -1;
	setp.eq.s64 	%p506, %rd436, -1;
	@%p506 bra 	$L__BB1_606;

	shr.u64 	%rd1201, %rd1693, 32;
	and.b64  	%rd1202, %rd436, 4294967295;
	ld.u64 	%rd1203, [%rd589+16];
	mul.lo.s64 	%rd1204, %rd1202, 1296;
	add.s64 	%rd1205, %rd1203, %rd1204;
	st.u32 	[%rd1205+1280], %rd1201;
	and.b64  	%rd1206, %rd1693, 4294967295;
	and.b64  	%rd1207, %rd436, -4294967296;
	or.b64  	%rd1693, %rd1207, %rd1206;

$L__BB1_606:
	membar.gl;
	atom.exch.b64 	%rd1693, [%rd433], %rd1693;
	setp.eq.s64 	%p507, %rd1693, -1;
	@%p507 bra 	$L__BB1_608;
	bra.uni 	$L__BB1_603;

$L__BB1_607:
	atom.exch.b64 	%rd1208, [%rd433], %rd1693;

$L__BB1_608:
	add.s32 	%r1788, %r384, 1;
	setp.lt.u64 	%p508, %rd1684, %rd401;
	setp.lt.u32 	%p509, %r384, 31;
	and.pred  	%p510, %p508, %p509;
	@%p510 bra 	$L__BB1_581;

$L__BB1_609:
	cvt.u16.u64 	%rs193, %rd1684;
	ld.shared.u8 	%rs194, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs195, %rs194, %rs193;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs195;

$L__BB1_610:
	bar.warp.sync 	%r1152;
	setp.eq.s32 	%p511, %r370, 0;
	mov.u32 	%r1804, 0;
	mov.u64 	%rd1698, -1;
	@%p511 bra 	$L__BB1_629;

	mov.u64 	%rd1698, -1;
	mov.u32 	%r1795, 0;
	mov.u16 	%rs284, 1;
	mov.u32 	%r1800, %r1795;
	mov.u32 	%r1804, %r1795;

$L__BB1_612:
	and.b16  	%rs198, %rs284, 255;
	setp.eq.s16 	%p512, %rs198, 0;
	mov.u32 	%r1801, 8;
	mov.u16 	%rs285, 0;
	@%p512 bra 	$L__BB1_615;

	ld.shared.u8 	%r404, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s32 	%p513, %r404, 8;
	@%p513 bra 	$L__BB1_615;

	mad.lo.s32 	%r1204, %r404, 1296, %r576;
	ld.shared.u32 	%r1205, [%r1204+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r1205;
	mov.u16 	%rs285, %rs284;
	mov.u32 	%r1801, %r404;

$L__BB1_615:
	setp.gt.u32 	%p514, %r1800, 1;
	and.b16  	%rs200, %rs285, 255;
	setp.ne.s16 	%p515, %rs200, 0;
	or.pred  	%p516, %p515, %p514;
	@%p516 bra 	$L__BB1_620;

	mov.u32 	%r1799, %r1800;

$L__BB1_617:
	add.s32 	%r1207, %r576, %r1799;
	ld.shared.u8 	%rs37, [%r1207+16];
	setp.eq.s16 	%p517, %rs37, 8;
	@%p517 bra 	$L__BB1_619;
	bra.uni 	$L__BB1_618;

$L__BB1_619:
	add.s32 	%r1210, %r1799, 1;
	mov.u32 	%r1799, 1;
	setp.lt.u32 	%p518, %r1210, 2;
	mov.u32 	%r1800, 2;
	@%p518 bra 	$L__BB1_617;
	bra.uni 	$L__BB1_620;

$L__BB1_618:
	add.s32 	%r1800, %r1799, 1;
	cvt.u32.u16 	%r1801, %rs37;

$L__BB1_620:
	setp.eq.s32 	%p519, %r1801, 8;
	@%p519 bra 	$L__BB1_629;

	mad.lo.s32 	%r1214, %r1801, 1296, %r576;
	ld.shared.u32 	%r1215, [%r1214+1312];
	add.s32 	%r1804, %r1215, %r1804;
	// begin inline asm
	activemask.b32 %r1211;
	// end inline asm
	ld.shared.u8 	%rs38, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p520, %rs38, 0;
	mov.u32 	%r1212, -1;
	mov.u32 	%r1802, %r1212;
	@%p520 bra 	$L__BB1_623;

	mul.wide.u16 	%r1216, %rs38, 4;
	add.s32 	%r1218, %r576, %r1216;
	ld.shared.u32 	%r1802, [%r1218+10388];
	add.s16 	%rs201, %rs38, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs201;

$L__BB1_623:
	mad.lo.s32 	%r1604, %r1801, 1296, %r576;
	cvt.u64.u32 	%rd442, %r1802;
	ld.u64 	%rd1211, [%rd589+16];
	mov.u32 	%r1803, 0;
	add.s32 	%r1506, %r1604, 1312;
	st.shared.u32 	[%r1506+-8], %r1212;

$L__BB1_624:
	mul.wide.u32 	%rd1525, %r1802, 1296;
	add.s64 	%rd1524, %rd1211, %rd1525;
	mad.lo.s32 	%r1607, %r1801, 1296, %r576;
	add.s32 	%r1606, %r1607, 24;
	shl.b32 	%r1223, %r1803, 3;
	add.s32 	%r1224, %r1606, %r1223;
	ld.shared.v2.u32 	{%r1225, %r1226}, [%r1224];
	mul.wide.s32 	%rd1213, %r1803, 8;
	add.s64 	%rd1214, %rd1524, %rd1213;
	st.v2.u32 	[%rd1214], {%r1225, %r1226};
	add.s32 	%r1803, %r1803, 1;
	setp.lt.u32 	%p521, %r1803, 162;
	@%p521 bra 	$L__BB1_624;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1802;
	ld.shared.u8 	%rs202, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs203, %rs202, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs203;
	ld.u64 	%rd1215, [%rd589+16];
	mul.lo.s64 	%rd1216, %rd442, 1296;
	add.s64 	%rd1217, %rd1215, %rd1216;
	mov.u32 	%r1229, -1;
	st.u32 	[%rd1217+1280], %r1229;
	setp.eq.s64 	%p522, %rd1698, -1;
	@%p522 bra 	$L__BB1_627;

	and.b64  	%rd1218, %rd1698, 4294967295;
	ld.u64 	%rd1219, [%rd589+16];
	mul.lo.s64 	%rd1220, %rd1218, 1296;
	add.s64 	%rd1221, %rd1219, %rd1220;
	st.u32 	[%rd1221+1280], %r1802;
	and.b64  	%rd1697, %rd1698, -4294967296;
	bra.uni 	$L__BB1_628;

$L__BB1_627:
	shl.b64 	%rd1697, %rd442, 32;

$L__BB1_628:
	mad.lo.s32 	%r1605, %r1801, 1296, %r576;
	cvt.u32.u16 	%r1603, %rs34;
	add.s32 	%r1602, %r1603, -5;
	or.b64  	%rd1698, %rd1697, %rd442;
	ld.shared.u8 	%r1230, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1507, %r1605, 1312;
	st.shared.u32 	[%r1507+-8], %r1230;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1801;
	ld.shared.u8 	%rs204, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p523, %rs204, 5;
	add.s32 	%r1795, %r1795, 1;
	setp.lt.u32 	%p524, %r1795, %r1602;
	and.pred  	%p525, %p523, %p524;
	mov.u16 	%rs284, %rs285;
	@%p525 bra 	$L__BB1_612;

$L__BB1_629:
	ld.local.u32 	%r1231, [%rd1+4];
	mad.lo.s32 	%r420, %r1231, 69069, 1;
	st.local.u32 	[%rd1+4], %r420;
	setp.eq.s32 	%p526, %r1804, 0;
	setp.eq.s64 	%p527, %rd1698, -1;
	and.pred  	%p528, %p527, %p526;
	@%p528 bra 	$L__BB1_644;

	ld.u64 	%rd449, [%rd589+32];
	setp.gt.s32 	%p529, %r1804, -1;
	@%p529 bra 	$L__BB1_632;
	bra.uni 	$L__BB1_631;

$L__BB1_632:
	cvt.s64.s32 	%rd1226, %r1804;
	add.s64 	%rd1227, %rd449, 16;
	atom.add.u64 	%rd1228, [%rd1227], %rd1226;
	cvt.u32.u64 	%r1805, %rd1228;
	add.s32 	%r1806, %r1804, %r1805;
	bra.uni 	$L__BB1_633;

$L__BB1_631:
	neg.s32 	%r1232, %r1804;
	cvt.s64.s32 	%rd1222, %r1232;
	neg.s64 	%rd1223, %rd1222;
	add.s64 	%rd1224, %rd449, 16;
	atom.add.u64 	%rd1225, [%rd1224], %rd1223;
	cvt.u32.u64 	%r1805, %rd1225;
	sub.s32 	%r1806, %r1805, %r1804;

$L__BB1_633:
	ld.shared.u32 	%r1233, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1234, %r1233, %r1804;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1234;
	setp.ne.s32 	%p530, %r1806, 0;
	setp.eq.s32 	%p531, %r1805, 0;
	and.pred  	%p532, %p531, %p530;
	@%p532 bra 	$L__BB1_636;
	bra.uni 	$L__BB1_634;

$L__BB1_636:
	ld.u64 	%rd1231, [%rd589+32];
	add.s64 	%rd1232, %rd1231, 8;
	red.add.u32 	[%rd1232], 65536;
	bra.uni 	$L__BB1_637;

$L__BB1_634:
	or.pred  	%p535, %p531, %p530;
	@%p535 bra 	$L__BB1_637;

	ld.u64 	%rd1229, [%rd589+32];
	add.s64 	%rd1230, %rd1229, 8;
	red.add.u32 	[%rd1230], -65536;

$L__BB1_637:
	setp.eq.s64 	%p692, %rd1698, -1;
	@%p692 bra 	$L__BB1_644;

	mad.lo.s32 	%r1608, %r1231, 69069, 1;
	membar.gl;
	shl.b32 	%r1237, %r1608, 3;
	cvt.u64.u32 	%rd1233, %r1237;
	and.b64  	%rd1234, %rd1233, 65528;
	add.s64 	%rd1235, %rd449, %rd1234;
	add.s64 	%rd450, %rd1235, 24;
	atom.exch.b64 	%rd1699, [%rd450], %rd1698;
	setp.eq.s64 	%p537, %rd1699, -1;
	@%p537 bra 	$L__BB1_644;

$L__BB1_639:
	cvt.u32.u64 	%r1238, %rd1699;
	setp.eq.s32 	%p538, %r1238, -1;
	setp.gt.u64 	%p539, %rd1699, -4294967297;
	or.pred  	%p540, %p539, %p538;
	@%p540 bra 	$L__BB1_643;

	atom.exch.b64 	%rd453, [%rd450], -1;
	setp.eq.s64 	%p541, %rd453, -1;
	@%p541 bra 	$L__BB1_642;

	shr.u64 	%rd1236, %rd1699, 32;
	and.b64  	%rd1237, %rd453, 4294967295;
	ld.u64 	%rd1238, [%rd589+16];
	mul.lo.s64 	%rd1239, %rd1237, 1296;
	add.s64 	%rd1240, %rd1238, %rd1239;
	st.u32 	[%rd1240+1280], %rd1236;
	and.b64  	%rd1241, %rd1699, 4294967295;
	and.b64  	%rd1242, %rd453, -4294967296;
	or.b64  	%rd1699, %rd1242, %rd1241;

$L__BB1_642:
	membar.gl;
	atom.exch.b64 	%rd1699, [%rd450], %rd1699;
	setp.eq.s64 	%p542, %rd1699, -1;
	@%p542 bra 	$L__BB1_644;
	bra.uni 	$L__BB1_639;

$L__BB1_643:
	atom.exch.b64 	%rd1243, [%rd450], %rd1699;

$L__BB1_644:
	bar.warp.sync 	%r1148;

$L__BB1_645:
	// begin inline asm
	activemask.b32 %r1239;
	// end inline asm
	brev.b32 	%r1240, %r1239;
	bfind.shiftamt.u32 	%r1241, %r1240;
	setp.ne.s32 	%p543, %r1241, %r3;
	@%p543 bra 	$L__BB1_662;

	setp.gt.u32 	%p544, %r1099, 1;
	mov.u32 	%r1242, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r1242;
	@%p544 bra 	$L__BB1_648;
	bra.uni 	$L__BB1_647;

$L__BB1_648:
	ld.shared.u32 	%r433, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_649;

$L__BB1_647:
	min.u32 	%r1577, %r1099, 2;
	add.s32 	%r1576, %r576, %r1577;
	add.s32 	%r1508, %r1576, 16;
	ld.shared.u8 	%r433, [%r1508];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r433;

$L__BB1_649:
	setp.eq.s32 	%p545, %r433, 8;
	@%p545 bra 	$L__BB1_651;
	bra.uni 	$L__BB1_650;

$L__BB1_651:
	ld.shared.u8 	%rs39, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r433, %rs39;
	setp.eq.s16 	%p546, %rs39, 8;
	mad.lo.s32 	%r1246, %r433, 1296, %r576;
	@%p546 bra 	$L__BB1_653;

	add.s32 	%r1509, %r1246, 1304;
	ld.shared.u32 	%r1247, [%r1509];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1247;

$L__BB1_653:
	min.u32 	%r1583, %r1099, 2;
	add.s32 	%r1582, %r576, %r1583;
	mov.u32 	%r1809, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r433;
	ld.shared.u8 	%rs205, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs206, %rs205, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs206;
	add.s32 	%r1510, %r1246, 1304;
	st.shared.u32 	[%r1510+12], %r1099;
	add.s32 	%r1511, %r1582, 16;
	st.shared.u8 	[%r1511], %rs39;
	bra.uni 	$L__BB1_654;

$L__BB1_650:
	mad.lo.s32 	%r1244, %r433, 1296, %r576;
	ld.shared.u32 	%r1809, [%r1244+1312];

$L__BB1_654:
	popc.b32 	%r1249, %r1106;
	add.s32 	%r435, %r1809, %r1249;
	setp.gt.u32 	%p547, %r435, 32;
	mad.lo.s32 	%r1251, %r433, 1296, %r576;
	@%p547 bra 	$L__BB1_658;
	bra.uni 	$L__BB1_655;

$L__BB1_658:
	ld.shared.u8 	%rs40, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r437, %rs40;
	setp.eq.s16 	%p549, %rs40, 8;
	mad.lo.s32 	%r1255, %r437, 1296, %r576;
	@%p549 bra 	$L__BB1_660;

	add.s32 	%r1516, %r1255, 1304;
	ld.shared.u32 	%r1256, [%r1516];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1256;

$L__BB1_660:
	popc.b32 	%r1645, %r1106;
	add.s32 	%r1644, %r1809, %r1645;
	min.u32 	%r1581, %r1099, 2;
	add.s32 	%r1580, %r576, %r1581;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r437;
	ld.shared.v2.u8 	{%rs208, %rs209}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s32 	%r1257, %r1644, -32;
	add.s32 	%r1517, %r1255, 1304;
	st.shared.v2.u32 	[%r1517+8], {%r1257, %r1099};
	cvt.u32.u16 	%r1258, %rs209;
	add.s32 	%r1518, %r1251, 1304;
	st.shared.u32 	[%r1518], %r1258;
	cvt.u16.u32 	%rs211, %r433;
	add.s16 	%rs212, %rs208, 1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs212, %rs211};
	add.s32 	%r1519, %r1580, 16;
	st.shared.u8 	[%r1519], %rs40;
	mov.u32 	%r1259, 32;
	add.s32 	%r1520, %r1251, 1304;
	st.shared.u32 	[%r1520+8], %r1259;
	bra.uni 	$L__BB1_661;

$L__BB1_655:
	setp.eq.s32 	%p548, %r435, 32;
	@%p548 bra 	$L__BB1_657;
	bra.uni 	$L__BB1_656;

$L__BB1_657:
	min.u32 	%r1579, %r1099, 2;
	add.s32 	%r1578, %r576, %r1579;
	mov.u16 	%rs207, 8;
	add.s32 	%r1513, %r1578, 16;
	st.shared.u8 	[%r1513], %rs207;
	ld.shared.u8 	%r1252, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s32 	%r1514, %r1251, 1304;
	st.shared.u32 	[%r1514], %r1252;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r433;
	mov.u32 	%r1253, 32;
	add.s32 	%r1515, %r1251, 1304;
	st.shared.u32 	[%r1515+8], %r1253;
	bra.uni 	$L__BB1_661;

$L__BB1_656:
	add.s32 	%r1512, %r1251, 1304;
	st.shared.u32 	[%r1512+8], %r435;

$L__BB1_661:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1809;

$L__BB1_662:
	cvt.u64.u32 	%rd1511, %r1772;
	cvt.u64.u32 	%rd1510, %r329;
	bar.warp.sync 	%r1104;
	ld.shared.u32 	%r1260, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r1261, %r1105, %r4;
	popc.b32 	%r1262, %r1261;
	add.s32 	%r439, %r1260, %r1262;
	setp.gt.u32 	%p550, %r439, 31;
	mul.lo.s64 	%rd1244, %rd1510, 1296;
	add.s64 	%rd1245, %rd358, %rd1244;
	mul.lo.s64 	%rd1246, %rd1511, 40;
	add.s64 	%rd457, %rd1245, %rd1246;
	@%p550 bra 	$L__BB1_667;
	bra.uni 	$L__BB1_663;

$L__BB1_667:
	setp.eq.s32 	%p553, %r1099, 0;
	ld.shared.u32 	%r1267, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r1269, %r1267, 1296, %r576;
	add.s32 	%r1270, %r1269, 24;
	mad.lo.s32 	%r1271, %r439, 40, %r1270;
	@%p553 bra 	$L__BB1_670;

	setp.ne.s32 	%p554, %r1099, 1;
	@%p554 bra 	$L__BB1_671;

	ld.u64 	%rd1255, [%rd457];
	ld.u64 	%rd1256, [%rd457+8];
	ld.u64 	%rd1257, [%rd457+16];
	ld.u64 	%rd1258, [%rd457+24];
	ld.v4.u16 	{%rs229, %rs230, %rs231, %rs232}, [%rd457+32];
	add.s32 	%r1521, %r1271, -1280;
	st.shared.u64 	[%r1521], %rd1255;
	add.s32 	%r1522, %r1271, -1280;
	st.shared.u64 	[%r1522+8], %rd1256;
	add.s32 	%r1523, %r1271, -1280;
	st.shared.u64 	[%r1523+16], %rd1257;
	add.s32 	%r1524, %r1271, -1280;
	st.shared.u64 	[%r1524+24], %rd1258;
	add.s32 	%r1525, %r1271, -1280;
	st.shared.v4.u16 	[%r1525+32], {%rs229, %rs230, %rs231, %rs232};
	bra.uni 	$L__BB1_671;

$L__BB1_663:
	setp.eq.s32 	%p551, %r1099, 0;
	ld.shared.u32 	%r1263, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r1265, %r1263, 1296, %r576;
	add.s32 	%r1266, %r1265, 24;
	mad.lo.s32 	%r440, %r439, 40, %r1266;
	@%p551 bra 	$L__BB1_666;

	setp.ne.s32 	%p552, %r1099, 1;
	@%p552 bra 	$L__BB1_671;

	ld.u64 	%rd1247, [%rd457];
	ld.u64 	%rd1248, [%rd457+8];
	ld.u64 	%rd1249, [%rd457+16];
	ld.u64 	%rd1250, [%rd457+24];
	ld.v4.u16 	{%rs213, %rs214, %rs215, %rs216}, [%rd457+32];
	st.shared.u64 	[%r440], %rd1247;
	st.shared.u64 	[%r440+8], %rd1248;
	st.shared.u64 	[%r440+16], %rd1249;
	st.shared.u64 	[%r440+24], %rd1250;
	st.shared.v4.u16 	[%r440+32], {%rs213, %rs214, %rs215, %rs216};
	bra.uni 	$L__BB1_671;

$L__BB1_670:
	ld.u64 	%rd1259, [%rd457];
	ld.u64 	%rd1260, [%rd457+8];
	ld.u64 	%rd1261, [%rd457+16];
	ld.u64 	%rd1262, [%rd457+24];
	ld.v4.u16 	{%rs237, %rs238, %rs239, %rs240}, [%rd457+32];
	add.s32 	%r1526, %r1271, -1280;
	st.shared.u64 	[%r1526], %rd1259;
	add.s32 	%r1527, %r1271, -1280;
	st.shared.u64 	[%r1527+8], %rd1260;
	add.s32 	%r1528, %r1271, -1280;
	st.shared.u64 	[%r1528+16], %rd1261;
	add.s32 	%r1529, %r1271, -1280;
	st.shared.u64 	[%r1529+24], %rd1262;
	add.s32 	%r1530, %r1271, -1280;
	st.shared.v4.u16 	[%r1530+32], {%rs237, %rs238, %rs239, %rs240};
	bra.uni 	$L__BB1_671;

$L__BB1_666:
	ld.u64 	%rd1251, [%rd457];
	ld.u64 	%rd1252, [%rd457+8];
	ld.u64 	%rd1253, [%rd457+16];
	ld.u64 	%rd1254, [%rd457+24];
	ld.v4.u16 	{%rs221, %rs222, %rs223, %rs224}, [%rd457+32];
	st.shared.u64 	[%r440], %rd1251;
	st.shared.u64 	[%r440+8], %rd1252;
	st.shared.u64 	[%r440+16], %rd1253;
	st.shared.u64 	[%r440+24], %rd1254;
	st.shared.v4.u16 	[%r440+32], {%rs221, %rs222, %rs223, %rs224};

$L__BB1_671:
	cvt.u64.u32 	%rd1512, %r1772;
	cvt.u32.u64 	%r1272, %rd1512;
	bar.warp.sync 	%r1104;
	add.s32 	%r1772, %r1272, 1;
	setp.lt.u32 	%p555, %r1772, %r1098;
	@%p555 bra 	$L__BB1_516;

$L__BB1_672:
	ld.shared.u8 	%rs245, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	mul.wide.u16 	%r1274, %rs245, 4;
	add.s32 	%r1275, %r576, %r1274;
	st.shared.u32 	[%r1275+10392], %r329;
	add.s16 	%rs246, %rs245, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs246;
	ld.shared.u32 	%r1276, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1771, %r1771, 1;
	setp.lt.u32 	%p556, %r1771, %r1276;
	@%p556 bra 	$L__BB1_514;

$L__BB1_673:
	bar.warp.sync 	%r1014;
	membar.gl;
	ld.shared.u8 	%rs247, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.eq.s16 	%p557, %rs247, 0;
	@%p557 bra 	$L__BB1_684;

	// begin inline asm
	activemask.b32 %r1277;
	// end inline asm
	bar.warp.sync 	%r1277;
	// begin inline asm
	activemask.b32 %r1278;
	// end inline asm
	brev.b32 	%r1279, %r1278;
	bfind.shiftamt.u32 	%r1280, %r1279;
	setp.ne.s32 	%p558, %r1280, %r3;
	@%p558 bra 	$L__BB1_683;

	ld.shared.u8 	%rs41, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p559, %rs41, 8;
	@%p559 bra 	$L__BB1_677;
	bra.uni 	$L__BB1_676;

$L__BB1_677:
	ld.shared.u8 	%rs42, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	mov.u32 	%r1812, 0;
	mov.u32 	%r1813, 2;
	setp.eq.s16 	%p560, %rs42, 8;
	mov.u32 	%r1814, 8;
	@%p560 bra 	$L__BB1_679;

	cvt.u32.u16 	%r1287, %rs42;
	mad.lo.s32 	%r1289, %r1287, 1296, %r576;
	ld.shared.u32 	%r1812, [%r1289+1312];
	setp.eq.s32 	%p561, %r1812, 0;
	selp.b32 	%r1813, 2, 0, %p561;
	selp.b32 	%r1814, 8, %r1287, %p561;

$L__BB1_679:
	ld.shared.u8 	%rs43, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	setp.eq.s16 	%p562, %rs43, 8;
	@%p562 bra 	$L__BB1_681;

	cvt.u32.u16 	%r1290, %rs43;
	mad.lo.s32 	%r1292, %r1290, 1296, %r576;
	ld.shared.u32 	%r1293, [%r1292+1312];
	setp.gt.u32 	%p563, %r1293, %r1812;
	selp.b32 	%r1813, 1, %r1813, %p563;
	selp.b32 	%r1814, %r1290, %r1814, %p563;

$L__BB1_681:
	setp.eq.s32 	%p564, %r1814, 8;
	setp.ne.s32 	%p565, %r1814, 8;
	selp.u16 	%rs252, 1, 0, %p565;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs252;
	@%p564 bra 	$L__BB1_683;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %r1814;
	add.s32 	%r1295, %r576, 14;
	add.s32 	%r1296, %r1295, %r1813;
	mov.u16 	%rs253, 8;
	st.shared.u8 	[%r1296+2], %rs253;
	ld.shared.u8 	%rs254, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs255, %rs254, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs255;
	bra.uni 	$L__BB1_683;

$L__BB1_676:
	cvt.u32.u16 	%r1281, %rs41;
	mad.lo.s32 	%r1283, %r1281, 1296, %r576;
	ld.shared.u8 	%rs248, [%r1283+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs41;
	ld.shared.u8 	%rs249, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs250, %rs249, -1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs250, %rs248};
	mov.u16 	%rs251, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs251;

$L__BB1_683:
	bar.warp.sync 	%r1277;

$L__BB1_684:
	// begin inline asm
	activemask.b32 %r1297;
	// end inline asm
	bar.warp.sync 	%r1297;
	ld.shared.u8 	%rs44, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p566, %rs44, 8;
	@%p566 bra 	$L__BB1_690;

	cvt.u32.u16 	%r1299, %rs44;
	mad.lo.s32 	%r1301, %r1299, 1296, %r576;
	ld.shared.v2.u32 	{%r1302, %r1303}, [%r1301+1312];
	// begin inline asm
	activemask.b32 %r1298;
	// end inline asm
	setp.ge.u32 	%p567, %r3, %r1302;
	@%p567 bra 	$L__BB1_690;

	ld.shared.u8 	%r1306, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	mad.lo.s32 	%r1307, %r1306, 1296, %r576;
	add.s32 	%r1308, %r1307, 24;
	mad.lo.s32 	%r1309, %r3, 40, %r1308;
	setp.eq.s32 	%p568, %r1303, 0;
	@%p568 bra 	$L__BB1_689;

	setp.ne.s32 	%p569, %r1303, 1;
	@%p569 bra 	$L__BB1_690;

	add.s32 	%r1531, %r1309, 8;
	ld.shared.u64 	%rd1263, [%r1531];
	mov.u32 	%r1310, 0;
	add.s32 	%r1532, %r1309, 8;
	ld.shared.u64 	%rd1264, [%r1532+8];
	add.s32 	%r1533, %r1309, 8;
	ld.shared.u64 	%rd1265, [%r1533+16];
	st.local.u64 	[%rd4], %rd589;
	st.local.u64 	[%rd4+8], %rd597;
	st.local.u64 	[%rd4+16], %rd591;
	st.local.u64 	[%rd4+24], %rd592;
	st.local.u64 	[%rd4+32], %rd600;
	st.local.u64 	[%rd4+40], %rd601;
	st.local.u64 	[%rd5], %rd1263;
	st.local.u64 	[%rd5+8], %rd1264;
	st.local.u64 	[%rd5+16], %rd1265;
	st.local.u32 	[%rd6], %r1310;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd604;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd605;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r1313, [retval0+0];
	} // callseq 5
	bra.uni 	$L__BB1_690;

$L__BB1_689:
	add.s32 	%r1534, %r1309, 8;
	ld.shared.u64 	%rd1274, [%r1534];
	mov.u32 	%r1314, 0;
	add.s32 	%r1535, %r1309, 8;
	ld.shared.u64 	%rd1275, [%r1535+8];
	add.s32 	%r1536, %r1309, 8;
	ld.shared.u64 	%rd1276, [%r1536+16];
	st.local.u64 	[%rd4], %rd589;
	st.local.u64 	[%rd4+8], %rd597;
	st.local.u64 	[%rd4+16], %rd591;
	st.local.u64 	[%rd4+24], %rd592;
	st.local.u64 	[%rd4+32], %rd600;
	st.local.u64 	[%rd4+40], %rd601;
	st.local.u64 	[%rd5], %rd1274;
	st.local.u64 	[%rd5+8], %rd1275;
	st.local.u64 	[%rd5+16], %rd1276;
	st.local.u32 	[%rd6], %r1314;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd604;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd605;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r1317, [retval0+0];
	} // callseq 6

$L__BB1_690:
	ld.param.u32 	%r1541, [exec_program_param_3];
	bar.warp.sync 	%r1297;
	ld.shared.u8 	%rs256, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.ne.s16 	%p570, %rs256, 0;
	add.s32 	%r1646, %r1646, 1;
	setp.lt.u32 	%p571, %r1646, %r1541;
	and.pred  	%p572, %p570, %p571;
	@%p572 bra 	$L__BB1_4;

$L__BB1_691:
	add.u64 	%rd1487, %SPL, 0;
	add.u64 	%rd1485, %SP, 0;
	add.u64 	%rd1484, %SP, 48;
	add.u64 	%rd1483, %SP, 48;
	add.u64 	%rd1482, %SPL, 48;
	mov.u32 	%r1539, 0;
	st.local.u64 	[%rd1487], %rd589;
	st.local.u64 	[%rd1487+8], %rd597;
	st.local.u64 	[%rd1487+16], %rd591;
	st.local.u64 	[%rd1487+24], %rd592;
	st.local.u64 	[%rd1487+32], %rd600;
	st.local.u64 	[%rd1487+40], %rd601;
	st.local.u32 	[%rd1482], %r1539;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1483;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1485;
	.param .b32 retval0;
	call.uni (retval0), 
	_finalize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r1321, [retval0+0];
	} // callseq 7
	bar.warp.sync 	-1;
	ld.local.u32 	%r460, [%rd1+8];
	setp.eq.s32 	%p573, %r460, 0;
	@%p573 bra 	$L__BB1_719;

	add.s32 	%r1323, %r460, -1;
	and.b32  	%r1819, %r460, 3;
	setp.lt.u32 	%p574, %r1323, 3;
	mov.u64 	%rd1710, -1;
	mov.u32 	%r1817, 0;
	@%p574 bra 	$L__BB1_707;

	sub.s32 	%r1816, %r460, %r1819;
	mov.u64 	%rd1710, -1;
	mov.u32 	%r1817, 0;

$L__BB1_694:
	mul.wide.u32 	%rd1297, %r1817, 4;
	add.s64 	%rd1298, %rd1, %rd1297;
	add.s64 	%rd459, %rd1298, 12;
	ld.local.u32 	%r465, [%rd1298+12];
	cvt.u64.u32 	%rd461, %r465;
	ld.u64 	%rd1299, [%rd589+16];
	mul.wide.u32 	%rd1300, %r465, 1296;
	add.s64 	%rd1301, %rd1299, %rd1300;
	mov.u32 	%r1325, -1;
	st.u32 	[%rd1301+1280], %r1325;
	setp.eq.s64 	%p575, %rd1710, -1;
	@%p575 bra 	$L__BB1_696;

	and.b64  	%rd1302, %rd1710, 4294967295;
	ld.u64 	%rd1303, [%rd589+16];
	mul.lo.s64 	%rd1304, %rd1302, 1296;
	add.s64 	%rd1305, %rd1303, %rd1304;
	st.u32 	[%rd1305+1280], %r465;
	and.b64  	%rd1703, %rd1710, -4294967296;
	bra.uni 	$L__BB1_697;

$L__BB1_696:
	shl.b64 	%rd1703, %rd461, 32;

$L__BB1_697:
	ld.local.u32 	%r466, [%rd459+4];
	cvt.u64.u32 	%rd465, %r466;
	ld.u64 	%rd1306, [%rd589+16];
	mul.wide.u32 	%rd1307, %r466, 1296;
	add.s64 	%rd1308, %rd1306, %rd1307;
	mov.u32 	%r1326, -1;
	st.u32 	[%rd1308+1280], %r1326;
	or.b64  	%rd1309, %rd1703, %rd461;
	setp.eq.s64 	%p576, %rd1309, -1;
	@%p576 bra 	$L__BB1_699;

	ld.u64 	%rd1310, [%rd589+16];
	mul.lo.s64 	%rd1311, %rd461, 1296;
	add.s64 	%rd1312, %rd1310, %rd1311;
	st.u32 	[%rd1312+1280], %r466;
	bra.uni 	$L__BB1_700;

$L__BB1_699:
	shl.b64 	%rd1703, %rd465, 32;

$L__BB1_700:
	ld.local.u32 	%r467, [%rd459+8];
	cvt.u64.u32 	%rd468, %r467;
	ld.u64 	%rd1313, [%rd589+16];
	mul.wide.u32 	%rd1314, %r467, 1296;
	add.s64 	%rd1315, %rd1313, %rd1314;
	mov.u32 	%r1327, -1;
	st.u32 	[%rd1315+1280], %r1327;
	or.b64  	%rd469, %rd1703, %rd465;
	setp.eq.s64 	%p577, %rd469, -1;
	@%p577 bra 	$L__BB1_702;

	and.b64  	%rd1316, %rd469, 4294967295;
	ld.u64 	%rd1317, [%rd589+16];
	mul.lo.s64 	%rd1318, %rd1316, 1296;
	add.s64 	%rd1319, %rd1317, %rd1318;
	st.u32 	[%rd1319+1280], %r467;
	and.b64  	%rd1705, %rd1703, -4294967296;
	bra.uni 	$L__BB1_703;

$L__BB1_702:
	shl.b64 	%rd1705, %rd468, 32;

$L__BB1_703:
	ld.local.u32 	%r468, [%rd459+12];
	cvt.u64.u32 	%rd473, %r468;
	ld.u64 	%rd1320, [%rd589+16];
	mul.wide.u32 	%rd1321, %r468, 1296;
	add.s64 	%rd1322, %rd1320, %rd1321;
	mov.u32 	%r1328, -1;
	st.u32 	[%rd1322+1280], %r1328;
	or.b64  	%rd1323, %rd1705, %rd468;
	setp.eq.s64 	%p578, %rd1323, -1;
	@%p578 bra 	$L__BB1_705;

	ld.u64 	%rd1324, [%rd589+16];
	mul.lo.s64 	%rd1325, %rd468, 1296;
	add.s64 	%rd1326, %rd1324, %rd1325;
	st.u32 	[%rd1326+1280], %r468;
	bra.uni 	$L__BB1_706;

$L__BB1_705:
	shl.b64 	%rd1705, %rd473, 32;

$L__BB1_706:
	or.b64  	%rd1710, %rd1705, %rd473;
	add.s32 	%r1817, %r1817, 4;
	add.s32 	%r1816, %r1816, -4;
	setp.ne.s32 	%p579, %r1816, 0;
	@%p579 bra 	$L__BB1_694;

$L__BB1_707:
	setp.eq.s32 	%p580, %r1819, 0;
	@%p580 bra 	$L__BB1_712;

$L__BB1_708:
	.pragma "nounroll";
	mul.wide.u32 	%rd1327, %r1817, 4;
	add.s64 	%rd1328, %rd1, %rd1327;
	ld.local.u32 	%r474, [%rd1328+12];
	cvt.u64.u32 	%rd481, %r474;
	ld.u64 	%rd1329, [%rd589+16];
	mul.wide.u32 	%rd1330, %r474, 1296;
	add.s64 	%rd1331, %rd1329, %rd1330;
	mov.u32 	%r1329, -1;
	st.u32 	[%rd1331+1280], %r1329;
	setp.eq.s64 	%p581, %rd1710, -1;
	@%p581 bra 	$L__BB1_710;

	and.b64  	%rd1332, %rd1710, 4294967295;
	ld.u64 	%rd1333, [%rd589+16];
	mul.lo.s64 	%rd1334, %rd1332, 1296;
	add.s64 	%rd1335, %rd1333, %rd1334;
	st.u32 	[%rd1335+1280], %r474;
	and.b64  	%rd1709, %rd1710, -4294967296;
	bra.uni 	$L__BB1_711;

$L__BB1_710:
	shl.b64 	%rd1709, %rd481, 32;

$L__BB1_711:
	or.b64  	%rd1710, %rd1709, %rd481;
	add.s32 	%r1817, %r1817, 1;
	add.s32 	%r1819, %r1819, -1;
	setp.ne.s32 	%p582, %r1819, 0;
	@%p582 bra 	$L__BB1_708;

$L__BB1_712:
	ld.local.u32 	%r1330, [%rd1+4];
	mad.lo.s32 	%r477, %r1330, 69069, 1;
	st.local.u32 	[%rd1+4], %r477;
	setp.eq.s64 	%p583, %rd1710, -1;
	@%p583 bra 	$L__BB1_719;

	ld.u64 	%rd1336, [%rd589+24];
	membar.gl;
	shl.b32 	%r1331, %r477, 3;
	cvt.u64.u32 	%rd1337, %r1331;
	and.b64  	%rd1338, %rd1337, 65528;
	add.s64 	%rd487, %rd1336, %rd1338;
	atom.exch.b64 	%rd1711, [%rd487], %rd1710;
	setp.eq.s64 	%p584, %rd1711, -1;
	@%p584 bra 	$L__BB1_719;

$L__BB1_714:
	cvt.u32.u64 	%r1332, %rd1711;
	setp.eq.s32 	%p585, %r1332, -1;
	setp.gt.u64 	%p586, %rd1711, -4294967297;
	or.pred  	%p587, %p586, %p585;
	@%p587 bra 	$L__BB1_718;

	atom.exch.b64 	%rd490, [%rd487], -1;
	setp.eq.s64 	%p588, %rd490, -1;
	@%p588 bra 	$L__BB1_717;

	shr.u64 	%rd1339, %rd1711, 32;
	and.b64  	%rd1340, %rd490, 4294967295;
	ld.u64 	%rd1341, [%rd589+16];
	mul.lo.s64 	%rd1342, %rd1340, 1296;
	add.s64 	%rd1343, %rd1341, %rd1342;
	st.u32 	[%rd1343+1280], %rd1339;
	and.b64  	%rd1344, %rd1711, 4294967295;
	and.b64  	%rd1345, %rd490, -4294967296;
	or.b64  	%rd1711, %rd1345, %rd1344;

$L__BB1_717:
	membar.gl;
	atom.exch.b64 	%rd1711, [%rd487], %rd1711;
	setp.eq.s64 	%p589, %rd1711, -1;
	@%p589 bra 	$L__BB1_719;
	bra.uni 	$L__BB1_714;

$L__BB1_718:
	atom.exch.b64 	%rd1346, [%rd487], %rd1711;

$L__BB1_719:
	setp.ne.s32 	%p590, %r3, 0;
	@%p590 bra 	$L__BB1_842;

	// begin inline asm
	activemask.b32 %r1333;
	// end inline asm
	brev.b32 	%r1334, %r1333;
	bfind.shiftamt.u32 	%r1335, %r1334;
	setp.ne.s32 	%p591, %r1335, 0;
	ld.shared.u8 	%rs45, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p592, %rs45, 8;
	or.pred  	%p593, %p591, %p592;
	@%p593 bra 	$L__BB1_722;

	ld.shared.u8 	%r1336, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r1338, %rs45;
	mad.lo.s32 	%r1339, %r1338, 1296, %r576;
	st.shared.u32 	[%r1339+1304], %r1336;
	mov.u16 	%rs257, 8;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], {%rs257, %rs45};

$L__BB1_722:
	bar.warp.sync 	-1;
	// begin inline asm
	activemask.b32 %r1340;
	// end inline asm
	bar.warp.sync 	%r1340;
	// begin inline asm
	activemask.b32 %r1341;
	// end inline asm
	brev.b32 	%r1342, %r1341;
	bfind.shiftamt.u32 	%r1343, %r1342;
	setp.ne.s32 	%p594, %r1343, 0;
	ld.shared.u8 	%rs46, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r479, %rs46;
	setp.eq.s16 	%p595, %rs46, 0;
	or.pred  	%p596, %p594, %p595;
	@%p596 bra 	$L__BB1_800;

	// begin inline asm
	activemask.b32 %r1344;
	// end inline asm
	bar.warp.sync 	%r1344;
	// begin inline asm
	activemask.b32 %r1345;
	// end inline asm
	brev.b32 	%r1346, %r1345;
	bfind.shiftamt.u32 	%r1347, %r1346;
	setp.ne.s32 	%p597, %r1347, 0;
	@%p597 bra 	$L__BB1_767;

	ld.shared.u8 	%rs258, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd494, %rs258;
	setp.gt.u16 	%p598, %rs258, %rs46;
	mov.u64 	%rd1348, 8;
	sub.s64 	%rd1349, %rd1348, %rd494;
	cvt.u32.u16 	%r1348, %rs258;
	sub.s32 	%r1349, %r479, %r1348;
	cvt.u64.u32 	%rd1350, %r1349;
	setp.gt.u16 	%p599, %rs46, 7;
	selp.b64 	%rd1351, %rd1349, %rd1350, %p599;
	selp.b64 	%rd495, 0, %rd1351, %p598;
	mov.u64 	%rd1717, 0;
	setp.eq.s64 	%p600, %rd495, 0;
	@%p600 bra 	$L__BB1_736;

	ld.u64 	%rd496, [%rd589];
	ld.u32 	%rd1353, [%rd496];
	ld.u64 	%rd1354, [%rd589+8];
	setp.le.u64 	%p601, %rd1354, %rd1353;
	@%p601 bra 	$L__BB1_736;

	cvt.u32.u64 	%r1820, %rd495;
	atom.add.u32 	%r1350, [%rd496], %r1820;
	cvt.u64.u32 	%rd497, %r1350;
	ld.u64 	%rd498, [%rd589+8];
	sub.s64 	%rd1355, %rd498, %rd495;
	setp.ge.u64 	%p602, %rd1355, %rd497;
	@%p602 bra 	$L__BB1_729;

	setp.le.u64 	%p603, %rd498, %rd497;
	mov.u32 	%r1820, 0;
	@%p603 bra 	$L__BB1_729;

	cvt.u32.u64 	%r1352, %rd497;
	cvt.u32.u64 	%r1353, %rd498;
	sub.s32 	%r1820, %r1353, %r1352;

$L__BB1_729:
	setp.eq.s32 	%p604, %r1820, 0;
	@%p604 bra 	$L__BB1_736;

	add.s32 	%r1355, %r1820, -1;
	and.b32  	%r1825, %r1820, 3;
	setp.lt.u32 	%p605, %r1355, 3;
	mov.u64 	%rd1717, 0;
	mov.u32 	%r1823, 0;
	@%p605 bra 	$L__BB1_733;

	sub.s32 	%r1822, %r1820, %r1825;
	mov.u64 	%rd1717, 0;
	mov.u32 	%r1823, 0;

$L__BB1_732:
	cvt.u32.u64 	%r1357, %rd497;
	add.s32 	%r1358, %r1823, %r1357;
	add.s64 	%rd1360, %rd1717, %rd494;
	cvt.u32.u64 	%r1359, %rd1360;
	shl.b32 	%r1360, %r1359, 2;
	add.s32 	%r1362, %r576, %r1360;
	st.shared.u32 	[%r1362+10392], %r1358;
	add.s32 	%r1363, %r1358, 1;
	st.shared.u32 	[%r1362+10396], %r1363;
	add.s32 	%r1364, %r1358, 2;
	st.shared.u32 	[%r1362+10400], %r1364;
	add.s32 	%r1365, %r1358, 3;
	st.shared.u32 	[%r1362+10404], %r1365;
	add.s64 	%rd1717, %rd1717, 4;
	add.s32 	%r1823, %r1823, 4;
	add.s32 	%r1822, %r1822, -4;
	setp.ne.s32 	%p606, %r1822, 0;
	@%p606 bra 	$L__BB1_732;

$L__BB1_733:
	setp.eq.s32 	%p607, %r1825, 0;
	@%p607 bra 	$L__BB1_736;

	cvt.u32.u64 	%r1366, %rd497;

$L__BB1_735:
	.pragma "nounroll";
	add.s32 	%r1367, %r1823, %r1366;
	add.s64 	%rd1361, %rd1717, %rd494;
	cvt.u32.u64 	%r1368, %rd1361;
	shl.b32 	%r1369, %r1368, 2;
	add.s32 	%r1371, %r576, %r1369;
	st.shared.u32 	[%r1371+10392], %r1367;
	add.s64 	%rd1717, %rd1717, 1;
	add.s32 	%r1823, %r1823, 1;
	add.s32 	%r1825, %r1825, -1;
	setp.ne.s32 	%p608, %r1825, 0;
	@%p608 bra 	$L__BB1_735;

$L__BB1_736:
	setp.ge.u64 	%p609, %rd1717, %rd495;
	@%p609 bra 	$L__BB1_766;

	mov.u32 	%r1826, 0;

$L__BB1_738:
	mov.u32 	%r495, %r1826;
	ld.local.u32 	%r1373, [%rd1+4];
	mad.lo.s32 	%r1374, %r1373, 69069, 1;
	st.local.u32 	[%rd1+4], %r1374;
	and.b32  	%r496, %r1374, 8191;
	ld.u64 	%rd508, [%rd589+24];
	membar.gl;
	mov.u32 	%r1829, %r496;

$L__BB1_739:
	mul.wide.u32 	%rd1362, %r1829, 8;
	add.s64 	%rd509, %rd508, %rd1362;
	ld.u64 	%rd1363, [%rd509];
	setp.eq.s64 	%p610, %rd1363, -1;
	@%p610 bra 	$L__BB1_742;

	atom.exch.b64 	%rd1722, [%rd509], -1;
	setp.eq.s64 	%p611, %rd1722, -1;
	@%p611 bra 	$L__BB1_742;
	bra.uni 	$L__BB1_741;

$L__BB1_742:
	add.s32 	%r1829, %r1829, 1;
	setp.lt.u32 	%p612, %r1829, 8192;
	@%p612 bra 	$L__BB1_739;

	setp.eq.s32 	%p613, %r496, 0;
	mov.u64 	%rd1722, -1;
	mov.u32 	%r1829, -1;
	@%p613 bra 	$L__BB1_749;

	mov.u32 	%r1828, 0;

$L__BB1_745:
	mul.wide.u32 	%rd1365, %r1828, 8;
	add.s64 	%rd512, %rd508, %rd1365;
	ld.u64 	%rd1366, [%rd512];
	setp.eq.s64 	%p614, %rd1366, -1;
	@%p614 bra 	$L__BB1_748;

	atom.exch.b64 	%rd513, [%rd512], -1;
	setp.eq.s64 	%p615, %rd513, -1;
	@%p615 bra 	$L__BB1_748;
	bra.uni 	$L__BB1_747;

$L__BB1_748:
	add.s32 	%r1828, %r1828, 1;
	setp.lt.u32 	%p616, %r1828, %r496;
	@%p616 bra 	$L__BB1_745;
	bra.uni 	$L__BB1_749;

$L__BB1_741:
	membar.gl;
	bra.uni 	$L__BB1_749;

$L__BB1_747:
	membar.gl;
	mov.u32 	%r1829, %r1828;
	mov.u64 	%rd1722, %rd513;

$L__BB1_749:
	cvt.s64.s32 	%rd1368, %rd1717;
	setp.le.u64 	%p617, %rd495, %rd1368;
	@%p617 bra 	$L__BB1_758;

	cvt.u32.u64 	%r1830, %rd1717;
	mov.u64 	%rd1721, %rd1722;

$L__BB1_751:
	setp.eq.s64 	%p618, %rd1721, -1;
	mov.u32 	%r1831, -1;
	mov.u64 	%rd1722, -1;
	@%p618 bra 	$L__BB1_756;

	shr.u64 	%rd1370, %rd1721, 32;
	cvt.u32.u64 	%r1831, %rd1370;
	ld.u64 	%rd1371, [%rd589+16];
	mul.lo.s64 	%rd1372, %rd1370, 1296;
	add.s64 	%rd1373, %rd1371, %rd1372;
	ld.u32 	%r1379, [%rd1373+1280];
	cvt.u64.u32 	%rd1374, %r1379;
	shl.b64 	%rd519, %rd1374, 32;
	setp.eq.s32 	%p619, %r1379, -1;
	@%p619 bra 	$L__BB1_755;

	cvt.u32.u64 	%r1380, %rd1721;
	setp.ne.s32 	%p620, %r1380, %r1831;
	and.b64  	%rd1375, %rd1721, 4294967295;
	or.b64  	%rd1722, %rd519, %rd1375;
	@%p620 bra 	$L__BB1_756;

	mov.u64 	%rd1722, -1;
	bra.uni 	$L__BB1_756;

$L__BB1_755:
	or.b64  	%rd1722, %rd519, 4294967295;

$L__BB1_756:
	setp.eq.s32 	%p621, %r1831, -1;
	@%p621 bra 	$L__BB1_758;

	add.s64 	%rd1377, %rd1717, %rd494;
	cvt.u32.u64 	%r1381, %rd1377;
	shl.b32 	%r1382, %r1381, 2;
	add.s32 	%r1384, %r576, %r1382;
	st.shared.u32 	[%r1384+10392], %r1831;
	add.s64 	%rd1717, %rd1717, 1;
	add.s32 	%r1830, %r1830, 1;
	cvt.s64.s32 	%rd1378, %r1830;
	setp.gt.u64 	%p622, %rd495, %rd1378;
	mov.u64 	%rd1721, %rd1722;
	@%p622 bra 	$L__BB1_751;

$L__BB1_758:
	setp.eq.s64 	%p623, %rd1722, -1;
	@%p623 bra 	$L__BB1_765;

	ld.u64 	%rd1379, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd1380, %r1829, 8;
	add.s64 	%rd527, %rd1379, %rd1380;
	atom.exch.b64 	%rd1726, [%rd527], %rd1722;
	setp.eq.s64 	%p624, %rd1726, -1;
	@%p624 bra 	$L__BB1_765;

$L__BB1_760:
	cvt.u32.u64 	%r1385, %rd1726;
	setp.eq.s32 	%p625, %r1385, -1;
	setp.gt.u64 	%p626, %rd1726, -4294967297;
	or.pred  	%p627, %p626, %p625;
	@%p627 bra 	$L__BB1_764;

	atom.exch.b64 	%rd530, [%rd527], -1;
	setp.eq.s64 	%p628, %rd530, -1;
	@%p628 bra 	$L__BB1_763;

	shr.u64 	%rd1381, %rd1726, 32;
	and.b64  	%rd1382, %rd530, 4294967295;
	ld.u64 	%rd1383, [%rd589+16];
	mul.lo.s64 	%rd1384, %rd1382, 1296;
	add.s64 	%rd1385, %rd1383, %rd1384;
	st.u32 	[%rd1385+1280], %rd1381;
	and.b64  	%rd1386, %rd1726, 4294967295;
	and.b64  	%rd1387, %rd530, -4294967296;
	or.b64  	%rd1726, %rd1387, %rd1386;

$L__BB1_763:
	membar.gl;
	atom.exch.b64 	%rd1726, [%rd527], %rd1726;
	setp.eq.s64 	%p629, %rd1726, -1;
	@%p629 bra 	$L__BB1_765;
	bra.uni 	$L__BB1_760;

$L__BB1_764:
	atom.exch.b64 	%rd1388, [%rd527], %rd1726;

$L__BB1_765:
	add.s32 	%r1826, %r495, 1;
	setp.lt.u64 	%p630, %rd1717, %rd495;
	setp.lt.u32 	%p631, %r495, 31;
	and.pred  	%p632, %p630, %p631;
	@%p632 bra 	$L__BB1_738;

$L__BB1_766:
	cvt.u16.u64 	%rs259, %rd1717;
	ld.shared.u8 	%rs260, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs261, %rs260, %rs259;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs261;

$L__BB1_767:
	bar.warp.sync 	%r1344;
	mov.u64 	%rd1732, -1;
	mov.u32 	%r1833, 0;
	mov.u16 	%rs286, 1;
	mov.u32 	%r1838, %r1833;
	mov.u32 	%r1843, %r1833;

$L__BB1_768:
	and.b16  	%rs264, %rs286, 255;
	setp.eq.s16 	%p633, %rs264, 0;
	mov.u32 	%r1839, 8;
	mov.u16 	%rs287, 0;
	@%p633 bra 	$L__BB1_771;

	ld.shared.u8 	%r515, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s32 	%p634, %r515, 8;
	@%p634 bra 	$L__BB1_771;

	mad.lo.s32 	%r1392, %r515, 1296, %r576;
	ld.shared.u32 	%r1393, [%r1392+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r1393;
	mov.u16 	%rs287, %rs286;
	mov.u32 	%r1839, %r515;

$L__BB1_771:
	setp.gt.u32 	%p635, %r1838, 1;
	and.b16  	%rs266, %rs287, 255;
	setp.ne.s16 	%p636, %rs266, 0;
	or.pred  	%p637, %p636, %p635;
	@%p637 bra 	$L__BB1_776;

	mov.u32 	%r1837, %r1838;

$L__BB1_773:
	add.s32 	%r1395, %r576, %r1837;
	ld.shared.u8 	%rs49, [%r1395+16];
	setp.eq.s16 	%p638, %rs49, 8;
	@%p638 bra 	$L__BB1_775;
	bra.uni 	$L__BB1_774;

$L__BB1_775:
	add.s32 	%r1398, %r1837, 1;
	mov.u32 	%r1837, 1;
	setp.lt.u32 	%p639, %r1398, 2;
	mov.u32 	%r1838, 2;
	@%p639 bra 	$L__BB1_773;
	bra.uni 	$L__BB1_776;

$L__BB1_774:
	add.s32 	%r1838, %r1837, 1;
	cvt.u32.u16 	%r1839, %rs49;

$L__BB1_776:
	setp.eq.s32 	%p640, %r1839, 8;
	@%p640 bra 	$L__BB1_785;

	mad.lo.s32 	%r1402, %r1839, 1296, %r576;
	ld.shared.u32 	%r1403, [%r1402+1312];
	add.s32 	%r1843, %r1403, %r1843;
	// begin inline asm
	activemask.b32 %r1399;
	// end inline asm
	ld.shared.u8 	%rs50, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p641, %rs50, 0;
	mov.u32 	%r1400, -1;
	mov.u32 	%r1840, %r1400;
	@%p641 bra 	$L__BB1_779;

	mul.wide.u16 	%r1404, %rs50, 4;
	add.s32 	%r1406, %r576, %r1404;
	ld.shared.u32 	%r1840, [%r1406+10388];
	add.s16 	%rs267, %rs50, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs267;

$L__BB1_779:
	cvt.u64.u32 	%rd537, %r1840;
	ld.u64 	%rd1390, [%rd589+16];
	mul.wide.u32 	%rd1391, %r1840, 1296;
	add.s64 	%rd1730, %rd1390, %rd1391;
	mov.u32 	%r1842, 0;
	add.s32 	%r1537, %r1402, 1312;
	st.shared.u32 	[%r1537+-8], %r1400;
	add.s32 	%r1841, %r1402, 24;

$L__BB1_780:
	ld.shared.v2.u32 	{%r1411, %r1412}, [%r1841];
	st.v2.u32 	[%rd1730], {%r1411, %r1412};
	add.s32 	%r1841, %r1841, 8;
	add.s64 	%rd1730, %rd1730, 8;
	add.s32 	%r1842, %r1842, 1;
	setp.lt.u32 	%p642, %r1842, 162;
	@%p642 bra 	$L__BB1_780;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1840;
	ld.shared.u8 	%rs268, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs269, %rs268, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs269;
	ld.u64 	%rd1392, [%rd589+16];
	mul.lo.s64 	%rd1393, %rd537, 1296;
	add.s64 	%rd1394, %rd1392, %rd1393;
	mov.u32 	%r1415, -1;
	st.u32 	[%rd1394+1280], %r1415;
	setp.eq.s64 	%p643, %rd1732, -1;
	@%p643 bra 	$L__BB1_783;

	and.b64  	%rd1395, %rd1732, 4294967295;
	ld.u64 	%rd1396, [%rd589+16];
	mul.lo.s64 	%rd1397, %rd1395, 1296;
	add.s64 	%rd1398, %rd1396, %rd1397;
	st.u32 	[%rd1398+1280], %r1840;
	and.b64  	%rd1731, %rd1732, -4294967296;
	bra.uni 	$L__BB1_784;

$L__BB1_783:
	shl.b64 	%rd1731, %rd537, 32;

$L__BB1_784:
	or.b64  	%rd1732, %rd1731, %rd537;
	ld.shared.u8 	%r1416, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1538, %r1402, 1312;
	st.shared.u32 	[%r1538+-8], %r1416;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1839;
	ld.shared.u8 	%rs270, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p644, %rs270, 0;
	add.s32 	%r1833, %r1833, 1;
	setp.lt.u32 	%p645, %r1833, %r479;
	and.pred  	%p646, %p644, %p645;
	mov.u16 	%rs286, %rs287;
	@%p646 bra 	$L__BB1_768;

$L__BB1_785:
	ld.local.u32 	%r1417, [%rd1+4];
	mad.lo.s32 	%r533, %r1417, 69069, 1;
	st.local.u32 	[%rd1+4], %r533;
	setp.eq.s32 	%p647, %r1843, 0;
	setp.eq.s64 	%p648, %rd1732, -1;
	and.pred  	%p649, %p648, %p647;
	@%p649 bra 	$L__BB1_800;

	ld.u64 	%rd546, [%rd589+32];
	setp.gt.s32 	%p650, %r1843, -1;
	@%p650 bra 	$L__BB1_788;
	bra.uni 	$L__BB1_787;

$L__BB1_788:
	cvt.s64.s32 	%rd1403, %r1843;
	add.s64 	%rd1404, %rd546, 16;
	atom.add.u64 	%rd1405, [%rd1404], %rd1403;
	cvt.u32.u64 	%r1844, %rd1405;
	add.s32 	%r1845, %r1843, %r1844;
	bra.uni 	$L__BB1_789;

$L__BB1_787:
	neg.s32 	%r1418, %r1843;
	cvt.s64.s32 	%rd1399, %r1418;
	neg.s64 	%rd1400, %rd1399;
	add.s64 	%rd1401, %rd546, 16;
	atom.add.u64 	%rd1402, [%rd1401], %rd1400;
	cvt.u32.u64 	%r1844, %rd1402;
	sub.s32 	%r1845, %r1844, %r1843;

$L__BB1_789:
	ld.shared.u32 	%r1419, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1420, %r1419, %r1843;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1420;
	setp.ne.s32 	%p651, %r1845, 0;
	setp.eq.s32 	%p652, %r1844, 0;
	and.pred  	%p653, %p652, %p651;
	@%p653 bra 	$L__BB1_792;
	bra.uni 	$L__BB1_790;

$L__BB1_792:
	ld.u64 	%rd1408, [%rd589+32];
	add.s64 	%rd1409, %rd1408, 8;
	red.add.u32 	[%rd1409], 65536;
	bra.uni 	$L__BB1_793;

$L__BB1_790:
	or.pred  	%p656, %p652, %p651;
	@%p656 bra 	$L__BB1_793;

	ld.u64 	%rd1406, [%rd589+32];
	add.s64 	%rd1407, %rd1406, 8;
	red.add.u32 	[%rd1407], -65536;

$L__BB1_793:
	@%p648 bra 	$L__BB1_800;

	membar.gl;
	shl.b32 	%r1423, %r533, 3;
	cvt.u64.u32 	%rd1410, %r1423;
	and.b64  	%rd1411, %rd1410, 65528;
	add.s64 	%rd1412, %rd546, %rd1411;
	add.s64 	%rd547, %rd1412, 24;
	atom.exch.b64 	%rd1733, [%rd547], %rd1732;
	setp.eq.s64 	%p658, %rd1733, -1;
	@%p658 bra 	$L__BB1_800;

$L__BB1_795:
	cvt.u32.u64 	%r1424, %rd1733;
	setp.eq.s32 	%p659, %r1424, -1;
	setp.gt.u64 	%p660, %rd1733, -4294967297;
	or.pred  	%p661, %p660, %p659;
	@%p661 bra 	$L__BB1_799;

	atom.exch.b64 	%rd550, [%rd547], -1;
	setp.eq.s64 	%p662, %rd550, -1;
	@%p662 bra 	$L__BB1_798;

	shr.u64 	%rd1413, %rd1733, 32;
	and.b64  	%rd1414, %rd550, 4294967295;
	ld.u64 	%rd1415, [%rd589+16];
	mul.lo.s64 	%rd1416, %rd1414, 1296;
	add.s64 	%rd1417, %rd1415, %rd1416;
	st.u32 	[%rd1417+1280], %rd1413;
	and.b64  	%rd1418, %rd1733, 4294967295;
	and.b64  	%rd1419, %rd550, -4294967296;
	or.b64  	%rd1733, %rd1419, %rd1418;

$L__BB1_798:
	membar.gl;
	atom.exch.b64 	%rd1733, [%rd547], %rd1733;
	setp.eq.s64 	%p663, %rd1733, -1;
	@%p663 bra 	$L__BB1_800;
	bra.uni 	$L__BB1_795;

$L__BB1_799:
	atom.exch.b64 	%rd1420, [%rd547], %rd1733;

$L__BB1_800:
	bar.warp.sync 	%r1340;
	ld.shared.u8 	%r540, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s32 	%p664, %r540, 0;
	@%p664 bra 	$L__BB1_838;

	add.s32 	%r1425, %r540, -1;
	and.b32  	%r1851, %r540, 3;
	setp.lt.u32 	%p665, %r1425, 3;
	mov.u64 	%rd1744, -1;
	@%p665 bra 	$L__BB1_824;

	sub.s32 	%r1846, %r540, %r1851;
	mov.u64 	%rd1744, -1;

$L__BB1_803:
	ld.shared.u8 	%rs51, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p666, %rs51, 0;
	mov.u32 	%r1426, -1;
	mov.u32 	%r1847, %r1426;
	@%p666 bra 	$L__BB1_805;

	mul.wide.u16 	%r1427, %rs51, 4;
	add.s32 	%r1429, %r576, %r1427;
	ld.shared.u32 	%r1847, [%r1429+10388];
	add.s16 	%rs271, %rs51, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs271;

$L__BB1_805:
	cvt.u64.u32 	%rd556, %r1847;
	ld.u64 	%rd1424, [%rd589+16];
	mul.wide.u32 	%rd1425, %r1847, 1296;
	add.s64 	%rd1426, %rd1424, %rd1425;
	st.u32 	[%rd1426+1280], %r1426;
	setp.eq.s64 	%p667, %rd1744, -1;
	@%p667 bra 	$L__BB1_807;

	and.b64  	%rd1427, %rd1744, 4294967295;
	ld.u64 	%rd1428, [%rd589+16];
	mul.lo.s64 	%rd1429, %rd1427, 1296;
	add.s64 	%rd1430, %rd1428, %rd1429;
	st.u32 	[%rd1430+1280], %r1847;
	and.b64  	%rd1737, %rd1744, -4294967296;
	bra.uni 	$L__BB1_808;

$L__BB1_807:
	shl.b64 	%rd1737, %rd556, 32;

$L__BB1_808:
	ld.shared.u8 	%rs52, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p668, %rs52, 0;
	mov.u32 	%r1431, -1;
	mov.u32 	%r1848, %r1431;
	@%p668 bra 	$L__BB1_810;

	mul.wide.u16 	%r1432, %rs52, 4;
	add.s32 	%r1434, %r576, %r1432;
	ld.shared.u32 	%r1848, [%r1434+10388];
	add.s16 	%rs272, %rs52, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs272;

$L__BB1_810:
	cvt.u64.u32 	%rd560, %r1848;
	ld.u64 	%rd1431, [%rd589+16];
	mul.wide.u32 	%rd1432, %r1848, 1296;
	add.s64 	%rd1433, %rd1431, %rd1432;
	st.u32 	[%rd1433+1280], %r1431;
	or.b64  	%rd1434, %rd1737, %rd556;
	setp.eq.s64 	%p669, %rd1434, -1;
	@%p669 bra 	$L__BB1_812;

	ld.u64 	%rd1435, [%rd589+16];
	mul.lo.s64 	%rd1436, %rd556, 1296;
	add.s64 	%rd1437, %rd1435, %rd1436;
	st.u32 	[%rd1437+1280], %r1848;
	bra.uni 	$L__BB1_813;

$L__BB1_812:
	shl.b64 	%rd1737, %rd560, 32;

$L__BB1_813:
	or.b64  	%rd563, %rd1737, %rd560;
	ld.shared.u8 	%rs53, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p670, %rs53, 0;
	mov.u32 	%r1436, -1;
	mov.u32 	%r1849, %r1436;
	@%p670 bra 	$L__BB1_815;

	mul.wide.u16 	%r1437, %rs53, 4;
	add.s32 	%r1439, %r576, %r1437;
	ld.shared.u32 	%r1849, [%r1439+10388];
	add.s16 	%rs273, %rs53, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs273;

$L__BB1_815:
	cvt.u64.u32 	%rd564, %r1849;
	ld.u64 	%rd1438, [%rd589+16];
	mul.wide.u32 	%rd1439, %r1849, 1296;
	add.s64 	%rd1440, %rd1438, %rd1439;
	st.u32 	[%rd1440+1280], %r1436;
	setp.eq.s64 	%p671, %rd563, -1;
	@%p671 bra 	$L__BB1_817;

	and.b64  	%rd1441, %rd563, 4294967295;
	ld.u64 	%rd1442, [%rd589+16];
	mul.lo.s64 	%rd1443, %rd1441, 1296;
	add.s64 	%rd1444, %rd1442, %rd1443;
	st.u32 	[%rd1444+1280], %r1849;
	and.b64  	%rd1739, %rd1737, -4294967296;
	bra.uni 	$L__BB1_818;

$L__BB1_817:
	shl.b64 	%rd1739, %rd564, 32;

$L__BB1_818:
	ld.shared.u8 	%rs54, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p672, %rs54, 0;
	mov.u32 	%r1441, -1;
	mov.u32 	%r1850, %r1441;
	@%p672 bra 	$L__BB1_820;

	mul.wide.u16 	%r1442, %rs54, 4;
	add.s32 	%r1444, %r576, %r1442;
	ld.shared.u32 	%r1850, [%r1444+10388];
	add.s16 	%rs274, %rs54, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs274;

$L__BB1_820:
	cvt.u64.u32 	%rd568, %r1850;
	ld.u64 	%rd1445, [%rd589+16];
	mul.wide.u32 	%rd1446, %r1850, 1296;
	add.s64 	%rd1447, %rd1445, %rd1446;
	st.u32 	[%rd1447+1280], %r1441;
	or.b64  	%rd1448, %rd1739, %rd564;
	setp.eq.s64 	%p673, %rd1448, -1;
	@%p673 bra 	$L__BB1_822;

	ld.u64 	%rd1449, [%rd589+16];
	mul.lo.s64 	%rd1450, %rd564, 1296;
	add.s64 	%rd1451, %rd1449, %rd1450;
	st.u32 	[%rd1451+1280], %r1850;
	bra.uni 	$L__BB1_823;

$L__BB1_822:
	shl.b64 	%rd1739, %rd568, 32;

$L__BB1_823:
	or.b64  	%rd1744, %rd1739, %rd568;
	add.s32 	%r1846, %r1846, -4;
	setp.ne.s32 	%p674, %r1846, 0;
	@%p674 bra 	$L__BB1_803;

$L__BB1_824:
	setp.eq.s32 	%p675, %r1851, 0;
	@%p675 bra 	$L__BB1_831;

$L__BB1_825:
	.pragma "nounroll";
	ld.shared.u8 	%rs55, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p676, %rs55, 0;
	mov.u32 	%r1446, -1;
	mov.u32 	%r1852, %r1446;
	@%p676 bra 	$L__BB1_827;

	mul.wide.u16 	%r1447, %rs55, 4;
	add.s32 	%r1449, %r576, %r1447;
	ld.shared.u32 	%r1852, [%r1449+10388];
	add.s16 	%rs275, %rs55, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs275;

$L__BB1_827:
	cvt.u64.u32 	%rd576, %r1852;
	ld.u64 	%rd1452, [%rd589+16];
	mul.wide.u32 	%rd1453, %r1852, 1296;
	add.s64 	%rd1454, %rd1452, %rd1453;
	st.u32 	[%rd1454+1280], %r1446;
	setp.eq.s64 	%p677, %rd1744, -1;
	@%p677 bra 	$L__BB1_829;

	and.b64  	%rd1455, %rd1744, 4294967295;
	ld.u64 	%rd1456, [%rd589+16];
	mul.lo.s64 	%rd1457, %rd1455, 1296;
	add.s64 	%rd1458, %rd1456, %rd1457;
	st.u32 	[%rd1458+1280], %r1852;
	and.b64  	%rd1743, %rd1744, -4294967296;
	bra.uni 	$L__BB1_830;

$L__BB1_829:
	shl.b64 	%rd1743, %rd576, 32;

$L__BB1_830:
	or.b64  	%rd1744, %rd1743, %rd576;
	add.s32 	%r1851, %r1851, -1;
	setp.ne.s32 	%p678, %r1851, 0;
	@%p678 bra 	$L__BB1_825;

$L__BB1_831:
	mov.u16 	%rs276, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs276;
	ld.local.u32 	%r1451, [%rd1+4];
	mad.lo.s32 	%r557, %r1451, 69069, 1;
	st.local.u32 	[%rd1+4], %r557;
	setp.eq.s64 	%p679, %rd1744, -1;
	@%p679 bra 	$L__BB1_838;

	ld.u64 	%rd1459, [%rd589+24];
	membar.gl;
	shl.b32 	%r1452, %r557, 3;
	cvt.u64.u32 	%rd1460, %r1452;
	and.b64  	%rd1461, %rd1460, 65528;
	add.s64 	%rd582, %rd1459, %rd1461;
	atom.exch.b64 	%rd1745, [%rd582], %rd1744;
	setp.eq.s64 	%p680, %rd1745, -1;
	@%p680 bra 	$L__BB1_838;

$L__BB1_833:
	cvt.u32.u64 	%r1453, %rd1745;
	setp.eq.s32 	%p681, %r1453, -1;
	setp.gt.u64 	%p682, %rd1745, -4294967297;
	or.pred  	%p683, %p682, %p681;
	@%p683 bra 	$L__BB1_837;

	atom.exch.b64 	%rd585, [%rd582], -1;
	setp.eq.s64 	%p684, %rd585, -1;
	@%p684 bra 	$L__BB1_836;

	shr.u64 	%rd1462, %rd1745, 32;
	and.b64  	%rd1463, %rd585, 4294967295;
	ld.u64 	%rd1464, [%rd589+16];
	mul.lo.s64 	%rd1465, %rd1463, 1296;
	add.s64 	%rd1466, %rd1464, %rd1465;
	st.u32 	[%rd1466+1280], %rd1462;
	and.b64  	%rd1467, %rd1745, 4294967295;
	and.b64  	%rd1468, %rd585, -4294967296;
	or.b64  	%rd1745, %rd1468, %rd1467;

$L__BB1_836:
	membar.gl;
	atom.exch.b64 	%rd1745, [%rd582], %rd1745;
	setp.eq.s64 	%p685, %rd1745, -1;
	@%p685 bra 	$L__BB1_838;
	bra.uni 	$L__BB1_833;

$L__BB1_837:
	atom.exch.b64 	%rd1469, [%rd582], %rd1745;

$L__BB1_838:
	ld.shared.u8 	%rs277, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p686, %rs277, 0;
	@%p686 bra 	$L__BB1_840;

	ld.u64 	%rd1470, [%rd589+32];
	add.s64 	%rd1471, %rd1470, 4;
	red.or.b32 	[%rd1471], 1073741824;

$L__BB1_840:
	ld.shared.u8 	%rs278, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p687, %rs278, 0;
	@%p687 bra 	$L__BB1_842;

	ld.u64 	%rd1472, [%rd589+32];
	add.s64 	%rd1473, %rd1472, 8;
	red.add.u32 	[%rd1473], -1;

$L__BB1_842:
	bar.warp.sync 	-1;
	membar.gl;
	bar.warp.sync 	-1;
	@%p590 bra 	$L__BB1_846;

	ld.u64 	%rd1474, [%rd589+32];
	atom.add.u32 	%r1456, [%rd1474], 1;
	membar.gl;
	mov.u32 	%r1457, %nctaid.x;
	add.s32 	%r1458, %r1457, -1;
	setp.ne.s32 	%p689, %r1456, %r1458;
	@%p689 bra 	$L__BB1_846;

	ld.u64 	%rd1475, [%rd589+32];
	atom.exch.b32 	%r1459, [%rd1475], 0;
	ld.u64 	%rd1476, [%rd589+32];
	add.s64 	%rd1477, %rd1476, 4;
	atom.and.b32 	%r1460, [%rd1477], -1073741825;
	ld.u64 	%rd1478, [%rd589+32];
	add.s64 	%rd1479, %rd1478, 8;
	atom.add.u32 	%r1461, [%rd1479], 0;
	and.b32  	%r1462, %r1461, -65536;
	or.b32  	%r1463, %r1462, %r1460;
	setp.ne.s32 	%p690, %r1463, 0;
	@%p690 bra 	$L__BB1_846;

	ld.u64 	%rd1480, [%rd589+32];
	add.s64 	%rd1481, %rd1480, 4;
	red.or.b32 	[%rd1481], -2147483648;

$L__BB1_846:
	// begin inline asm
	activemask.b32 %r1465;
	// end inline asm
	mov.u32 	%r1466, 0;
	st.param.b32 	[func_retval0+0], %r1466;
	ret;

}
	// .globl	dispatch_odd_async
.visible .func  (.param .b32 func_retval0) dispatch_odd_async(
	.param .b64 dispatch_odd_async_param_0,
	.param .b64 dispatch_odd_async_param_1,
	.param .b64 dispatch_odd_async_param_2
)
{
	.reg .pred 	%p<115>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<270>;
	.reg .b64 	%rd<388>;


	ld.param.u64 	%rd4, [dispatch_odd_async_param_1];
	ld.param.u64 	%rd130, [dispatch_odd_async_param_2];
	ld.u64 	%rd1, [%rd130];
	ld.u64 	%rd2, [%rd130+8];
	ld.u64 	%rd3, [%rd130+16];
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	// begin inline asm
	activemask.b32 %r104;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r105;
	// end inline asm
	ld.u64 	%rd385, [%rd4+8];
	add.s64 	%rd6, %rd385, 14;
	ld.u8 	%rs10, [%rd385+14];
	setp.lt.u16 	%p1, %rs10, 6;
	@%p1 bra 	$L__BB2_128;

	ld.u8 	%rs11, [%rd6+4];
	setp.gt.u16 	%p2, %rs11, 1;
	@%p2 bra 	$L__BB2_47;

	// begin inline asm
	activemask.b32 %r106;
	// end inline asm
	bar.warp.sync 	%r106;
	// begin inline asm
	activemask.b32 %r107;
	// end inline asm
	brev.b32 	%r108, %r107;
	bfind.shiftamt.u32 	%r109, %r108;
	setp.ne.s32 	%p3, %r109, %r3;
	@%p3 bra 	$L__BB2_46;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd349, 0;
	ld.u8 	%rd8, [%rd7+18];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd132, 2;
	sub.s64 	%rd133, %rd132, %rd8;
	and.b64  	%rd134, %rd133, 4294967295;
	selp.b64 	%rd9, 0, %rd134, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB2_15;

	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd10, [%rd136];
	ld.u32 	%rd137, [%rd10];
	ld.u64 	%rd138, [%rd136+8];
	setp.le.u64 	%p6, %rd138, %rd137;
	@%p6 bra 	$L__BB2_15;

	cvt.u32.u64 	%r230, %rd9;
	atom.add.u32 	%r110, [%rd10], %r230;
	cvt.u64.u32 	%rd11, %r110;
	ld.u64 	%rd139, [%rd4];
	ld.u64 	%rd12, [%rd139+8];
	sub.s64 	%rd140, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd140, %rd11;
	@%p7 bra 	$L__BB2_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r230, 0;
	@%p8 bra 	$L__BB2_8;

	cvt.u32.u64 	%r112, %rd11;
	cvt.u32.u64 	%r113, %rd12;
	sub.s32 	%r230, %r113, %r112;

$L__BB2_8:
	setp.eq.s32 	%p9, %r230, 0;
	@%p9 bra 	$L__BB2_15;

	add.s32 	%r115, %r230, -1;
	and.b32  	%r235, %r230, 3;
	setp.lt.u32 	%p10, %r115, 3;
	mov.u64 	%rd349, 0;
	mov.u32 	%r233, 0;
	@%p10 bra 	$L__BB2_12;

	sub.s32 	%r232, %r230, %r235;
	mov.u64 	%rd349, 0;
	mov.u32 	%r233, 0;

$L__BB2_11:
	cvt.u32.u64 	%r117, %rd11;
	add.s32 	%r118, %r233, %r117;
	add.s64 	%rd145, %rd349, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r118;
	add.s32 	%r119, %r118, 1;
	st.u32 	[%rd147+10396], %r119;
	add.s32 	%r120, %r118, 2;
	st.u32 	[%rd147+10400], %r120;
	add.s32 	%r121, %r118, 3;
	st.u32 	[%rd147+10404], %r121;
	add.s64 	%rd349, %rd349, 4;
	add.s32 	%r233, %r233, 4;
	add.s32 	%r232, %r232, -4;
	setp.ne.s32 	%p11, %r232, 0;
	@%p11 bra 	$L__BB2_11;

$L__BB2_12:
	setp.eq.s32 	%p12, %r235, 0;
	@%p12 bra 	$L__BB2_15;

	cvt.u32.u64 	%r122, %rd11;

$L__BB2_14:
	.pragma "nounroll";
	add.s32 	%r123, %r233, %r122;
	add.s64 	%rd148, %rd349, %rd8;
	shl.b64 	%rd149, %rd148, 2;
	add.s64 	%rd150, %rd7, %rd149;
	st.u32 	[%rd150+10392], %r123;
	add.s64 	%rd349, %rd349, 1;
	add.s32 	%r233, %r233, 1;
	add.s32 	%r235, %r235, -1;
	setp.ne.s32 	%p13, %r235, 0;
	@%p13 bra 	$L__BB2_14;

$L__BB2_15:
	setp.ge.u64 	%p14, %rd349, %rd9;
	@%p14 bra 	$L__BB2_45;

	mov.u32 	%r236, 0;

$L__BB2_17:
	mov.u32 	%r20, %r236;
	ld.u64 	%rd151, [%rd4+16];
	ld.u32 	%r125, [%rd151+4];
	mad.lo.s32 	%r126, %r125, 69069, 1;
	st.u32 	[%rd151+4], %r126;
	and.b32  	%r21, %r126, 8191;
	ld.u64 	%rd152, [%rd4];
	ld.u64 	%rd21, [%rd152+24];
	membar.gl;
	mov.u32 	%r239, %r21;

$L__BB2_18:
	mul.wide.u32 	%rd153, %r239, 8;
	add.s64 	%rd22, %rd21, %rd153;
	ld.u64 	%rd154, [%rd22];
	setp.eq.s64 	%p15, %rd154, -1;
	@%p15 bra 	$L__BB2_21;

	atom.exch.b64 	%rd354, [%rd22], -1;
	setp.eq.s64 	%p16, %rd354, -1;
	@%p16 bra 	$L__BB2_21;
	bra.uni 	$L__BB2_20;

$L__BB2_21:
	add.s32 	%r239, %r239, 1;
	setp.lt.u32 	%p17, %r239, 8192;
	@%p17 bra 	$L__BB2_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd354, -1;
	mov.u32 	%r239, -1;
	@%p18 bra 	$L__BB2_28;

	mov.u32 	%r238, 0;

$L__BB2_24:
	mul.wide.u32 	%rd156, %r238, 8;
	add.s64 	%rd25, %rd21, %rd156;
	ld.u64 	%rd157, [%rd25];
	setp.eq.s64 	%p19, %rd157, -1;
	@%p19 bra 	$L__BB2_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB2_27;
	bra.uni 	$L__BB2_26;

$L__BB2_27:
	add.s32 	%r238, %r238, 1;
	setp.lt.u32 	%p21, %r238, %r21;
	@%p21 bra 	$L__BB2_24;
	bra.uni 	$L__BB2_28;

$L__BB2_20:
	membar.gl;
	bra.uni 	$L__BB2_28;

$L__BB2_26:
	membar.gl;
	mov.u32 	%r239, %r238;
	mov.u64 	%rd354, %rd26;

$L__BB2_28:
	cvt.s64.s32 	%rd159, %rd349;
	setp.le.u64 	%p22, %rd9, %rd159;
	@%p22 bra 	$L__BB2_37;

	cvt.u32.u64 	%r240, %rd349;
	mov.u64 	%rd353, %rd354;

$L__BB2_30:
	setp.eq.s64 	%p23, %rd353, -1;
	mov.u32 	%r241, -1;
	mov.u64 	%rd354, -1;
	@%p23 bra 	$L__BB2_35;

	shr.u64 	%rd161, %rd353, 32;
	cvt.u32.u64 	%r241, %rd161;
	ld.u64 	%rd162, [%rd4];
	ld.u64 	%rd163, [%rd162+16];
	mul.lo.s64 	%rd164, %rd161, 1296;
	add.s64 	%rd165, %rd163, %rd164;
	ld.u32 	%r131, [%rd165+1280];
	cvt.u64.u32 	%rd166, %r131;
	shl.b64 	%rd32, %rd166, 32;
	setp.eq.s32 	%p24, %r131, -1;
	@%p24 bra 	$L__BB2_34;

	cvt.u32.u64 	%r132, %rd353;
	setp.ne.s32 	%p25, %r132, %r241;
	and.b64  	%rd167, %rd353, 4294967295;
	or.b64  	%rd354, %rd32, %rd167;
	@%p25 bra 	$L__BB2_35;

	mov.u64 	%rd354, -1;
	bra.uni 	$L__BB2_35;

$L__BB2_34:
	or.b64  	%rd354, %rd32, 4294967295;

$L__BB2_35:
	setp.eq.s32 	%p26, %r241, -1;
	@%p26 bra 	$L__BB2_37;

	add.s64 	%rd169, %rd349, %rd8;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd171, %rd7, %rd170;
	st.u32 	[%rd171+10392], %r241;
	add.s64 	%rd349, %rd349, 1;
	add.s32 	%r240, %r240, 1;
	cvt.s64.s32 	%rd172, %r240;
	setp.gt.u64 	%p27, %rd9, %rd172;
	mov.u64 	%rd353, %rd354;
	@%p27 bra 	$L__BB2_30;

$L__BB2_37:
	setp.eq.s64 	%p28, %rd354, -1;
	@%p28 bra 	$L__BB2_44;

	ld.u64 	%rd173, [%rd4];
	ld.u64 	%rd174, [%rd173+24];
	membar.gl;
	mul.wide.u32 	%rd175, %r239, 8;
	add.s64 	%rd40, %rd174, %rd175;
	atom.exch.b64 	%rd358, [%rd40], %rd354;
	setp.eq.s64 	%p29, %rd358, -1;
	@%p29 bra 	$L__BB2_44;

$L__BB2_39:
	cvt.u32.u64 	%r133, %rd358;
	setp.eq.s32 	%p30, %r133, -1;
	setp.gt.u64 	%p31, %rd358, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB2_43;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB2_42;

	shr.u64 	%rd176, %rd358, 32;
	ld.u64 	%rd177, [%rd4];
	and.b64  	%rd178, %rd43, 4294967295;
	ld.u64 	%rd179, [%rd177+16];
	mul.lo.s64 	%rd180, %rd178, 1296;
	add.s64 	%rd181, %rd179, %rd180;
	st.u32 	[%rd181+1280], %rd176;
	and.b64  	%rd182, %rd358, 4294967295;
	and.b64  	%rd183, %rd43, -4294967296;
	or.b64  	%rd358, %rd183, %rd182;

$L__BB2_42:
	membar.gl;
	atom.exch.b64 	%rd358, [%rd40], %rd358;
	setp.eq.s64 	%p34, %rd358, -1;
	@%p34 bra 	$L__BB2_44;
	bra.uni 	$L__BB2_39;

$L__BB2_43:
	atom.exch.b64 	%rd184, [%rd40], %rd358;

$L__BB2_44:
	add.s32 	%r236, %r20, 1;
	setp.lt.u64 	%p35, %rd349, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB2_17;

$L__BB2_45:
	ld.u64 	%rd185, [%rd4+8];
	cvt.u16.u64 	%rs12, %rd349;
	ld.u8 	%rs13, [%rd185+18];
	add.s16 	%rs14, %rs13, %rs12;
	st.u8 	[%rd185+18], %rs14;

$L__BB2_46:
	bar.warp.sync 	%r106;

$L__BB2_47:
	// begin inline asm
	activemask.b32 %r134;
	// end inline asm
	bar.warp.sync 	%r134;
	// begin inline asm
	activemask.b32 %r135;
	// end inline asm
	brev.b32 	%r136, %r135;
	bfind.shiftamt.u32 	%r137, %r136;
	setp.ne.s32 	%p38, %r137, %r3;
	@%p38 bra 	$L__BB2_127;

	ld.u64 	%rd186, [%rd4+8];
	ld.u8 	%rs1, [%rd186+14];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB2_127;

	cvt.u32.u16 	%r140, %rs1;
	add.s32 	%r38, %r140, -5;
	// begin inline asm
	activemask.b32 %r138;
	// end inline asm
	bar.warp.sync 	%r138;
	// begin inline asm
	activemask.b32 %r139;
	// end inline asm
	brev.b32 	%r141, %r139;
	bfind.shiftamt.u32 	%r142, %r141;
	setp.ne.s32 	%p40, %r142, %r3;
	@%p40 bra 	$L__BB2_93;

	mov.u64 	%rd188, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd365, 0;
	ld.u8 	%rs15, [%rd48+18];
	cvt.u64.u16 	%rd189, %rs15;
	and.b64  	%rd49, %rd189, 255;
	cvt.u32.u16 	%r143, %rs15;
	and.b32  	%r144, %r143, 255;
	setp.lt.u32 	%p41, %r38, %r144;
	sub.s64 	%rd190, %rd188, %rd49;
	sub.s32 	%r145, %r38, %r144;
	cvt.u64.u32 	%rd191, %r145;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd192, %rd190, %rd191, %p42;
	selp.b64 	%rd50, 0, %rd192, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB2_62;

	ld.u64 	%rd194, [%rd4];
	ld.u64 	%rd51, [%rd194];
	ld.u32 	%rd195, [%rd51];
	ld.u64 	%rd196, [%rd194+8];
	setp.le.u64 	%p44, %rd196, %rd195;
	@%p44 bra 	$L__BB2_62;

	cvt.u32.u64 	%r243, %rd50;
	atom.add.u32 	%r146, [%rd51], %r243;
	cvt.u64.u32 	%rd52, %r146;
	ld.u64 	%rd197, [%rd4];
	ld.u64 	%rd53, [%rd197+8];
	sub.s64 	%rd198, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd198, %rd52;
	@%p45 bra 	$L__BB2_55;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r243, 0;
	@%p46 bra 	$L__BB2_55;

	cvt.u32.u64 	%r148, %rd52;
	cvt.u32.u64 	%r149, %rd53;
	sub.s32 	%r243, %r149, %r148;

$L__BB2_55:
	setp.eq.s32 	%p47, %r243, 0;
	@%p47 bra 	$L__BB2_62;

	add.s32 	%r151, %r243, -1;
	and.b32  	%r248, %r243, 3;
	setp.lt.u32 	%p48, %r151, 3;
	mov.u64 	%rd365, 0;
	mov.u32 	%r246, 0;
	@%p48 bra 	$L__BB2_59;

	sub.s32 	%r245, %r243, %r248;
	mov.u64 	%rd365, 0;
	mov.u32 	%r246, 0;

$L__BB2_58:
	cvt.u32.u64 	%r153, %rd52;
	add.s32 	%r154, %r246, %r153;
	add.s64 	%rd203, %rd365, %rd49;
	shl.b64 	%rd204, %rd203, 2;
	add.s64 	%rd205, %rd48, %rd204;
	st.u32 	[%rd205+10392], %r154;
	add.s32 	%r155, %r154, 1;
	st.u32 	[%rd205+10396], %r155;
	add.s32 	%r156, %r154, 2;
	st.u32 	[%rd205+10400], %r156;
	add.s32 	%r157, %r154, 3;
	st.u32 	[%rd205+10404], %r157;
	add.s64 	%rd365, %rd365, 4;
	add.s32 	%r246, %r246, 4;
	add.s32 	%r245, %r245, -4;
	setp.ne.s32 	%p49, %r245, 0;
	@%p49 bra 	$L__BB2_58;

$L__BB2_59:
	setp.eq.s32 	%p50, %r248, 0;
	@%p50 bra 	$L__BB2_62;

	cvt.u32.u64 	%r158, %rd52;

$L__BB2_61:
	.pragma "nounroll";
	add.s32 	%r159, %r246, %r158;
	add.s64 	%rd206, %rd365, %rd49;
	shl.b64 	%rd207, %rd206, 2;
	add.s64 	%rd208, %rd48, %rd207;
	st.u32 	[%rd208+10392], %r159;
	add.s64 	%rd365, %rd365, 1;
	add.s32 	%r246, %r246, 1;
	add.s32 	%r248, %r248, -1;
	setp.ne.s32 	%p51, %r248, 0;
	@%p51 bra 	$L__BB2_61;

$L__BB2_62:
	setp.ge.u64 	%p52, %rd365, %rd50;
	@%p52 bra 	$L__BB2_92;

	mov.u32 	%r249, 0;

$L__BB2_64:
	mov.u32 	%r54, %r249;
	ld.u64 	%rd209, [%rd4+16];
	ld.u32 	%r161, [%rd209+4];
	mad.lo.s32 	%r162, %r161, 69069, 1;
	st.u32 	[%rd209+4], %r162;
	and.b32  	%r55, %r162, 8191;
	ld.u64 	%rd210, [%rd4];
	ld.u64 	%rd62, [%rd210+24];
	membar.gl;
	mov.u32 	%r252, %r55;

$L__BB2_65:
	mul.wide.u32 	%rd211, %r252, 8;
	add.s64 	%rd63, %rd62, %rd211;
	ld.u64 	%rd212, [%rd63];
	setp.eq.s64 	%p53, %rd212, -1;
	@%p53 bra 	$L__BB2_68;

	atom.exch.b64 	%rd370, [%rd63], -1;
	setp.eq.s64 	%p54, %rd370, -1;
	@%p54 bra 	$L__BB2_68;
	bra.uni 	$L__BB2_67;

$L__BB2_68:
	add.s32 	%r252, %r252, 1;
	setp.lt.u32 	%p55, %r252, 8192;
	@%p55 bra 	$L__BB2_65;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd370, -1;
	mov.u32 	%r252, -1;
	@%p56 bra 	$L__BB2_75;

	mov.u32 	%r251, 0;

$L__BB2_71:
	mul.wide.u32 	%rd214, %r251, 8;
	add.s64 	%rd66, %rd62, %rd214;
	ld.u64 	%rd215, [%rd66];
	setp.eq.s64 	%p57, %rd215, -1;
	@%p57 bra 	$L__BB2_74;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB2_74;
	bra.uni 	$L__BB2_73;

$L__BB2_74:
	add.s32 	%r251, %r251, 1;
	setp.lt.u32 	%p59, %r251, %r55;
	@%p59 bra 	$L__BB2_71;
	bra.uni 	$L__BB2_75;

$L__BB2_67:
	membar.gl;
	bra.uni 	$L__BB2_75;

$L__BB2_73:
	membar.gl;
	mov.u32 	%r252, %r251;
	mov.u64 	%rd370, %rd67;

$L__BB2_75:
	cvt.s64.s32 	%rd217, %rd365;
	setp.le.u64 	%p60, %rd50, %rd217;
	@%p60 bra 	$L__BB2_84;

	cvt.u32.u64 	%r253, %rd365;
	mov.u64 	%rd369, %rd370;

$L__BB2_77:
	setp.eq.s64 	%p61, %rd369, -1;
	mov.u32 	%r254, -1;
	mov.u64 	%rd370, -1;
	@%p61 bra 	$L__BB2_82;

	shr.u64 	%rd219, %rd369, 32;
	cvt.u32.u64 	%r254, %rd219;
	ld.u64 	%rd220, [%rd4];
	ld.u64 	%rd221, [%rd220+16];
	mul.lo.s64 	%rd222, %rd219, 1296;
	add.s64 	%rd223, %rd221, %rd222;
	ld.u32 	%r167, [%rd223+1280];
	cvt.u64.u32 	%rd224, %r167;
	shl.b64 	%rd73, %rd224, 32;
	setp.eq.s32 	%p62, %r167, -1;
	@%p62 bra 	$L__BB2_81;

	cvt.u32.u64 	%r168, %rd369;
	setp.ne.s32 	%p63, %r168, %r254;
	and.b64  	%rd225, %rd369, 4294967295;
	or.b64  	%rd370, %rd73, %rd225;
	@%p63 bra 	$L__BB2_82;

	mov.u64 	%rd370, -1;
	bra.uni 	$L__BB2_82;

$L__BB2_81:
	or.b64  	%rd370, %rd73, 4294967295;

$L__BB2_82:
	setp.eq.s32 	%p64, %r254, -1;
	@%p64 bra 	$L__BB2_84;

	add.s64 	%rd227, %rd365, %rd49;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd48, %rd228;
	st.u32 	[%rd229+10392], %r254;
	add.s64 	%rd365, %rd365, 1;
	add.s32 	%r253, %r253, 1;
	cvt.s64.s32 	%rd230, %r253;
	setp.gt.u64 	%p65, %rd50, %rd230;
	mov.u64 	%rd369, %rd370;
	@%p65 bra 	$L__BB2_77;

$L__BB2_84:
	setp.eq.s64 	%p66, %rd370, -1;
	@%p66 bra 	$L__BB2_91;

	ld.u64 	%rd231, [%rd4];
	ld.u64 	%rd232, [%rd231+24];
	membar.gl;
	mul.wide.u32 	%rd233, %r252, 8;
	add.s64 	%rd81, %rd232, %rd233;
	atom.exch.b64 	%rd374, [%rd81], %rd370;
	setp.eq.s64 	%p67, %rd374, -1;
	@%p67 bra 	$L__BB2_91;

$L__BB2_86:
	cvt.u32.u64 	%r169, %rd374;
	setp.eq.s32 	%p68, %r169, -1;
	setp.gt.u64 	%p69, %rd374, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB2_90;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB2_89;

	shr.u64 	%rd234, %rd374, 32;
	ld.u64 	%rd235, [%rd4];
	and.b64  	%rd236, %rd84, 4294967295;
	ld.u64 	%rd237, [%rd235+16];
	mul.lo.s64 	%rd238, %rd236, 1296;
	add.s64 	%rd239, %rd237, %rd238;
	st.u32 	[%rd239+1280], %rd234;
	and.b64  	%rd240, %rd374, 4294967295;
	and.b64  	%rd241, %rd84, -4294967296;
	or.b64  	%rd374, %rd241, %rd240;

$L__BB2_89:
	membar.gl;
	atom.exch.b64 	%rd374, [%rd81], %rd374;
	setp.eq.s64 	%p72, %rd374, -1;
	@%p72 bra 	$L__BB2_91;
	bra.uni 	$L__BB2_86;

$L__BB2_90:
	atom.exch.b64 	%rd242, [%rd81], %rd374;

$L__BB2_91:
	add.s32 	%r249, %r54, 1;
	setp.lt.u64 	%p73, %rd365, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB2_64;

$L__BB2_92:
	ld.u64 	%rd243, [%rd4+8];
	cvt.u16.u64 	%rs16, %rd365;
	ld.u8 	%rs17, [%rd243+18];
	add.s16 	%rs18, %rs17, %rs16;
	st.u8 	[%rd243+18], %rs18;

$L__BB2_93:
	bar.warp.sync 	%r138;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r265, 0;
	mov.u64 	%rd382, -1;
	@%p76 bra 	$L__BB2_112;

	mov.u64 	%rd382, -1;
	mov.u32 	%r256, 0;
	mov.u16 	%rs33, 1;
	mov.u32 	%r261, %r256;
	mov.u32 	%r265, %r256;

$L__BB2_95:
	and.b16  	%rs21, %rs33, 255;
	setp.eq.s16 	%p77, %rs21, 0;
	mov.u32 	%r262, 8;
	mov.u16 	%rs34, 0;
	@%p77 bra 	$L__BB2_98;
	bra.uni 	$L__BB2_96;

$L__BB2_98:
	setp.gt.u32 	%p79, %r261, 1;
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p80, %rs23, 0;
	or.pred  	%p81, %p80, %p79;
	@%p81 bra 	$L__BB2_103;

	ld.u64 	%rd91, [%rd4+8];
	mov.u32 	%r260, %r261;

$L__BB2_100:
	cvt.u64.u32 	%rd248, %r260;
	add.s64 	%rd249, %rd91, %rd248;
	ld.u8 	%rs5, [%rd249+16];
	setp.eq.s16 	%p82, %rs5, 8;
	@%p82 bra 	$L__BB2_102;
	bra.uni 	$L__BB2_101;

$L__BB2_102:
	add.s32 	%r179, %r260, 1;
	mov.u32 	%r260, 1;
	setp.lt.u32 	%p83, %r179, 2;
	mov.u32 	%r261, 2;
	@%p83 bra 	$L__BB2_100;
	bra.uni 	$L__BB2_103;

$L__BB2_96:
	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+15];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB2_98;

	cvt.u32.u16 	%r262, %rs3;
	mul.wide.u32 	%rd246, %r262, 1296;
	add.s64 	%rd247, %rd90, %rd246;
	ld.u32 	%r176, [%rd247+1304];
	st.u8 	[%rd90+15], %r176;
	mov.u16 	%rs34, %rs33;
	bra.uni 	$L__BB2_98;

$L__BB2_101:
	add.s32 	%r261, %r260, 1;
	cvt.u32.u16 	%r262, %rs5;

$L__BB2_103:
	setp.eq.s32 	%p84, %r262, 8;
	@%p84 bra 	$L__BB2_112;

	cvt.u64.u32 	%rd92, %r262;
	ld.u64 	%rd250, [%rd4+8];
	mul.wide.u32 	%rd251, %r262, 1296;
	add.s64 	%rd252, %rd250, %rd251;
	ld.u32 	%r182, [%rd252+1312];
	add.s32 	%r265, %r182, %r265;
	// begin inline asm
	activemask.b32 %r180;
	// end inline asm
	ld.u64 	%rd378, [%rd4+8];
	ld.u8 	%rs6, [%rd378+18];
	setp.eq.s16 	%p85, %rs6, 0;
	mov.u32 	%r181, -1;
	mov.u32 	%r263, %r181;
	@%p85 bra 	$L__BB2_106;

	cvt.u32.u16 	%r183, %rs6;
	mul.wide.u32 	%rd253, %r183, 4;
	add.s64 	%rd254, %rd253, -4;
	and.b64  	%rd255, %rd254, 17179869180;
	add.s64 	%rd256, %rd378, %rd255;
	ld.u32 	%r263, [%rd256+10392];
	add.s16 	%rs24, %rs6, -1;
	st.u8 	[%rd378+18], %rs24;
	ld.u64 	%rd378, [%rd4+8];

$L__BB2_106:
	ld.u64 	%rd257, [%rd4];
	cvt.u64.u32 	%rd96, %r263;
	ld.u64 	%rd258, [%rd257+16];
	mul.wide.u32 	%rd259, %r263, 1296;
	add.s64 	%rd380, %rd258, %rd259;
	mul.lo.s64 	%rd260, %rd92, 1296;
	add.s64 	%rd261, %rd378, %rd260;
	st.u32 	[%rd261+1304], %r181;
	ld.u64 	%rd262, [%rd4+8];
	add.s64 	%rd263, %rd262, %rd260;
	add.s64 	%rd379, %rd263, 24;
	mov.u32 	%r264, 0;

$L__BB2_107:
	ld.v2.u32 	{%r186, %r187}, [%rd379];
	st.v2.u32 	[%rd380], {%r186, %r187};
	add.s64 	%rd380, %rd380, 8;
	add.s64 	%rd379, %rd379, 8;
	add.s32 	%r264, %r264, 1;
	setp.lt.u32 	%p86, %r264, 162;
	@%p86 bra 	$L__BB2_107;

	ld.u64 	%rd264, [%rd4+8];
	ld.u8 	%rs25, [%rd264+14];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r263;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd264+14], %rs26;
	ld.u64 	%rd265, [%rd4];
	ld.u64 	%rd266, [%rd265+16];
	mul.lo.s64 	%rd267, %rd96, 1296;
	add.s64 	%rd268, %rd266, %rd267;
	mov.u32 	%r190, -1;
	st.u32 	[%rd268+1280], %r190;
	setp.eq.s64 	%p87, %rd382, -1;
	@%p87 bra 	$L__BB2_110;

	ld.u64 	%rd269, [%rd4];
	and.b64  	%rd270, %rd382, 4294967295;
	ld.u64 	%rd271, [%rd269+16];
	mul.lo.s64 	%rd272, %rd270, 1296;
	add.s64 	%rd273, %rd271, %rd272;
	st.u32 	[%rd273+1280], %r263;
	and.b64  	%rd381, %rd382, -4294967296;
	bra.uni 	$L__BB2_111;

$L__BB2_110:
	shl.b64 	%rd381, %rd96, 32;

$L__BB2_111:
	or.b64  	%rd382, %rd381, %rd96;
	ld.u64 	%rd274, [%rd4+8];
	ld.u8 	%r191, [%rd274+13];
	add.s64 	%rd276, %rd274, %rd260;
	st.u32 	[%rd276+1304], %r191;
	ld.u64 	%rd277, [%rd4+8];
	st.u8 	[%rd277+13], %r262;
	ld.u64 	%rd278, [%rd4+8];
	ld.u8 	%rs27, [%rd278+14];
	setp.gt.u16 	%p88, %rs27, 5;
	add.s32 	%r256, %r256, 1;
	setp.lt.u32 	%p89, %r256, %r38;
	and.pred  	%p90, %p88, %p89;
	mov.u16 	%rs33, %rs34;
	@%p90 bra 	$L__BB2_95;

$L__BB2_112:
	ld.u64 	%rd279, [%rd4+16];
	ld.u32 	%r192, [%rd279+4];
	mad.lo.s32 	%r88, %r192, 69069, 1;
	st.u32 	[%rd279+4], %r88;
	setp.eq.s32 	%p91, %r265, 0;
	setp.eq.s64 	%p92, %rd382, -1;
	and.pred  	%p93, %p92, %p91;
	@%p93 bra 	$L__BB2_127;

	ld.u64 	%rd280, [%rd4];
	ld.u64 	%rd108, [%rd280+32];
	setp.gt.s32 	%p94, %r265, -1;
	@%p94 bra 	$L__BB2_115;
	bra.uni 	$L__BB2_114;

$L__BB2_115:
	cvt.s64.s32 	%rd285, %r265;
	add.s64 	%rd286, %rd108, 16;
	atom.add.u64 	%rd287, [%rd286], %rd285;
	cvt.u32.u64 	%r266, %rd287;
	add.s32 	%r267, %r265, %r266;
	bra.uni 	$L__BB2_116;

$L__BB2_114:
	neg.s32 	%r193, %r265;
	cvt.s64.s32 	%rd281, %r193;
	neg.s64 	%rd282, %rd281;
	add.s64 	%rd283, %rd108, 16;
	atom.add.u64 	%rd284, [%rd283], %rd282;
	cvt.u32.u64 	%r266, %rd284;
	sub.s32 	%r267, %r266, %r265;

$L__BB2_116:
	ld.u64 	%rd288, [%rd4+8];
	ld.u32 	%r194, [%rd288+10424];
	add.s32 	%r195, %r194, %r265;
	st.u32 	[%rd288+10424], %r195;
	setp.ne.s32 	%p95, %r267, 0;
	setp.eq.s32 	%p96, %r266, 0;
	and.pred  	%p97, %p96, %p95;
	@%p97 bra 	$L__BB2_119;
	bra.uni 	$L__BB2_117;

$L__BB2_119:
	ld.u64 	%rd292, [%rd4];
	ld.u64 	%rd293, [%rd292+32];
	add.s64 	%rd294, %rd293, 8;
	red.add.u32 	[%rd294], 65536;
	bra.uni 	$L__BB2_120;

$L__BB2_117:
	or.pred  	%p100, %p96, %p95;
	@%p100 bra 	$L__BB2_120;

	ld.u64 	%rd289, [%rd4];
	ld.u64 	%rd290, [%rd289+32];
	add.s64 	%rd291, %rd290, 8;
	red.add.u32 	[%rd291], -65536;

$L__BB2_120:
	@%p92 bra 	$L__BB2_127;

	membar.gl;
	shl.b32 	%r198, %r88, 3;
	cvt.u64.u32 	%rd295, %r198;
	and.b64  	%rd296, %rd295, 65528;
	add.s64 	%rd297, %rd108, %rd296;
	add.s64 	%rd109, %rd297, 24;
	atom.exch.b64 	%rd383, [%rd109], %rd382;
	setp.eq.s64 	%p102, %rd383, -1;
	@%p102 bra 	$L__BB2_127;

$L__BB2_122:
	cvt.u32.u64 	%r199, %rd383;
	setp.eq.s32 	%p103, %r199, -1;
	setp.gt.u64 	%p104, %rd383, -4294967297;
	or.pred  	%p105, %p104, %p103;
	@%p105 bra 	$L__BB2_126;

	atom.exch.b64 	%rd112, [%rd109], -1;
	setp.eq.s64 	%p106, %rd112, -1;
	@%p106 bra 	$L__BB2_125;

	shr.u64 	%rd298, %rd383, 32;
	ld.u64 	%rd299, [%rd4];
	and.b64  	%rd300, %rd112, 4294967295;
	ld.u64 	%rd301, [%rd299+16];
	mul.lo.s64 	%rd302, %rd300, 1296;
	add.s64 	%rd303, %rd301, %rd302;
	st.u32 	[%rd303+1280], %rd298;
	and.b64  	%rd304, %rd383, 4294967295;
	and.b64  	%rd305, %rd112, -4294967296;
	or.b64  	%rd383, %rd305, %rd304;

$L__BB2_125:
	membar.gl;
	atom.exch.b64 	%rd383, [%rd109], %rd383;
	setp.eq.s64 	%p107, %rd383, -1;
	@%p107 bra 	$L__BB2_127;
	bra.uni 	$L__BB2_122;

$L__BB2_126:
	atom.exch.b64 	%rd306, [%rd109], %rd383;

$L__BB2_127:
	bar.warp.sync 	%r134;
	ld.u64 	%rd385, [%rd4+8];

$L__BB2_128:
	// begin inline asm
	activemask.b32 %r200;
	// end inline asm
	brev.b32 	%r201, %r200;
	bfind.shiftamt.u32 	%r202, %r201;
	setp.ne.s32 	%p108, %r202, %r3;
	mov.u32 	%r203, -1;
	shl.b32 	%r204, %r203, %r3;
	not.b32 	%r205, %r204;
	and.b32  	%r95, %r104, %r205;
	@%p108 bra 	$L__BB2_144;

	mov.u32 	%r206, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r206;
	add.s64 	%rd118, %rd385, 16;
	ld.u8 	%rs7, [%rd385+16];
	cvt.u32.u16 	%r268, %rs7;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r268;
	setp.eq.s16 	%p109, %rs7, 8;
	ld.u64 	%rd119, [%rd4+8];
	@%p109 bra 	$L__BB2_131;
	bra.uni 	$L__BB2_130;

$L__BB2_131:
	add.s64 	%rd120, %rd119, 13;
	ld.u8 	%rs8, [%rd119+13];
	cvt.u64.u16 	%rd386, %rs8;
	setp.eq.s16 	%p110, %rs8, 8;
	@%p110 bra 	$L__BB2_133;
	bra.uni 	$L__BB2_132;

$L__BB2_133:
	mov.u64 	%rd386, 8;
	bra.uni 	$L__BB2_134;

$L__BB2_130:
	cvt.u32.u16 	%r207, %rs7;
	mul.wide.u32 	%rd307, %r207, 1296;
	add.s64 	%rd308, %rd119, %rd307;
	ld.u32 	%r269, [%rd308+1312];
	bra.uni 	$L__BB2_135;

$L__BB2_132:
	mul.lo.s64 	%rd309, %rd386, 1296;
	add.s64 	%rd310, %rd119, %rd309;
	ld.u32 	%r208, [%rd310+1304];
	st.u8 	[%rd120], %r208;

$L__BB2_134:
	cvt.u32.u16 	%r210, %rs8;
	mov.u32 	%r269, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r210;
	ld.u8 	%rs28, [%rd118+-2];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd118+-2], %rs29;
	ld.u64 	%rd311, [%rd4+8];
	mul.lo.s64 	%rd312, %rd386, 1296;
	add.s64 	%rd313, %rd311, %rd312;
	st.u32 	[%rd313+1316], %r269;
	ld.shared.u32 	%r268, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd118], %r268;

$L__BB2_135:
	popc.b32 	%r211, %r105;
	add.s32 	%r101, %r269, %r211;
	setp.gt.u32 	%p111, %r101, 32;
	@%p111 bra 	$L__BB2_139;
	bra.uni 	$L__BB2_136;

$L__BB2_139:
	ld.u64 	%rd124, [%rd4+8];
	add.s64 	%rd125, %rd124, 13;
	ld.u8 	%rs9, [%rd124+13];
	cvt.u64.u16 	%rd387, %rs9;
	setp.eq.s16 	%p113, %rs9, 8;
	@%p113 bra 	$L__BB2_141;
	bra.uni 	$L__BB2_140;

$L__BB2_141:
	mov.u64 	%rd387, 8;
	bra.uni 	$L__BB2_142;

$L__BB2_136:
	setp.eq.s32 	%p112, %r101, 32;
	@%p112 bra 	$L__BB2_138;
	bra.uni 	$L__BB2_137;

$L__BB2_138:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd118], %rs30;
	ld.u8 	%r212, [%rd118+-1];
	ld.u64 	%rd317, [%rd4+8];
	mul.wide.u32 	%rd318, %r268, 1296;
	add.s64 	%rd319, %rd317, %rd318;
	st.u32 	[%rd319+1304], %r212;
	st.u8 	[%rd118+-1], %r268;
	ld.shared.u32 	%r213, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd320, [%rd4+8];
	mul.wide.u32 	%rd321, %r213, 1296;
	add.s64 	%rd322, %rd320, %rd321;
	mov.u32 	%r214, 32;
	st.u32 	[%rd322+1312], %r214;
	bra.uni 	$L__BB2_143;

$L__BB2_140:
	mul.lo.s64 	%rd323, %rd387, 1296;
	add.s64 	%rd324, %rd124, %rd323;
	ld.u32 	%r215, [%rd324+1304];
	st.u8 	[%rd125], %r215;

$L__BB2_142:
	cvt.u32.u16 	%r216, %rs9;
	mov.u32 	%r217, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r216;
	ld.u8 	%rs31, [%rd118+-2];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd118+-2], %rs32;
	ld.u64 	%rd325, [%rd4+8];
	mul.lo.s64 	%rd326, %rd387, 1296;
	add.s64 	%rd327, %rd325, %rd326;
	add.s32 	%r218, %r101, -32;
	st.u32 	[%rd327+1312], %r218;
	ld.shared.u32 	%r219, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd328, [%rd4+8];
	mul.wide.u32 	%rd329, %r219, 1296;
	add.s64 	%rd330, %rd328, %rd329;
	st.u32 	[%rd330+1316], %r217;
	ld.u8 	%r220, [%rd118+-1];
	ld.shared.u32 	%r221, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd331, [%rd4+8];
	mul.wide.u32 	%rd332, %r221, 1296;
	add.s64 	%rd333, %rd331, %rd332;
	st.u32 	[%rd333+1304], %r220;
	st.u8 	[%rd118+-1], %r221;
	ld.shared.u32 	%r222, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd118], %r222;
	ld.shared.u32 	%r223, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd334, [%rd4+8];
	mul.wide.u32 	%rd335, %r223, 1296;
	add.s64 	%rd336, %rd334, %rd335;
	mov.u32 	%r224, 32;
	st.u32 	[%rd336+1312], %r224;
	bra.uni 	$L__BB2_143;

$L__BB2_137:
	ld.u64 	%rd314, [%rd4+8];
	mul.wide.u32 	%rd315, %r268, 1296;
	add.s64 	%rd316, %rd314, %rd315;
	st.u32 	[%rd316+1312], %r101;

$L__BB2_143:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start], %r269;

$L__BB2_144:
	bar.warp.sync 	%r103;
	ld.shared.u32 	%r225, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r226, %r95;
	add.s32 	%r102, %r225, %r226;
	setp.gt.u32 	%p114, %r102, 31;
	ld.u64 	%rd129, [%rd4+8];
	@%p114 bra 	$L__BB2_146;
	bra.uni 	$L__BB2_145;

$L__BB2_146:
	ld.shared.u32 	%r228, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd341, %r228, 1296;
	add.s64 	%rd342, %rd129, %rd341;
	mul.wide.u32 	%rd343, %r102, 40;
	add.s64 	%rd344, %rd342, %rd343;
	st.u64 	[%rd344+-1248], %rd1;
	st.u64 	[%rd344+-1240], %rd2;
	st.u64 	[%rd344+-1232], %rd3;
	bra.uni 	$L__BB2_147;

$L__BB2_145:
	ld.shared.u32 	%r227, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd337, %r227, 1296;
	add.s64 	%rd338, %rd129, %rd337;
	mul.wide.u32 	%rd339, %r102, 40;
	add.s64 	%rd340, %rd338, %rd339;
	st.u64 	[%rd340+32], %rd1;
	st.u64 	[%rd340+40], %rd2;
	st.u64 	[%rd340+48], %rd3;

$L__BB2_147:
	bar.warp.sync 	%r103;
	mov.u32 	%r229, 0;
	st.param.b32 	[func_retval0+0], %r229;
	ret;

}
	// .globl	dispatch_odd_sync
.visible .func  (.param .b32 func_retval0) dispatch_odd_sync(
	.param .b64 dispatch_odd_sync_param_0,
	.param .b64 dispatch_odd_sync_param_1,
	.param .b64 dispatch_odd_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot3[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_odd_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_odd_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 8
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	dispatch_even_async
.visible .func  (.param .b32 func_retval0) dispatch_even_async(
	.param .b64 dispatch_even_async_param_0,
	.param .b64 dispatch_even_async_param_1,
	.param .b64 dispatch_even_async_param_2
)
{
	.reg .pred 	%p<115>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<271>;
	.reg .b64 	%rd<388>;


	ld.param.u64 	%rd4, [dispatch_even_async_param_1];
	ld.param.u64 	%rd130, [dispatch_even_async_param_2];
	ld.u64 	%rd1, [%rd130];
	ld.u64 	%rd2, [%rd130+8];
	ld.u64 	%rd3, [%rd130+16];
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	// begin inline asm
	activemask.b32 %r104;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r105;
	// end inline asm
	ld.u64 	%rd385, [%rd4+8];
	add.s64 	%rd6, %rd385, 14;
	ld.u8 	%rs10, [%rd385+14];
	setp.lt.u16 	%p1, %rs10, 6;
	@%p1 bra 	$L__BB4_128;

	ld.u8 	%rs11, [%rd6+4];
	setp.gt.u16 	%p2, %rs11, 1;
	@%p2 bra 	$L__BB4_47;

	// begin inline asm
	activemask.b32 %r106;
	// end inline asm
	bar.warp.sync 	%r106;
	// begin inline asm
	activemask.b32 %r107;
	// end inline asm
	brev.b32 	%r108, %r107;
	bfind.shiftamt.u32 	%r109, %r108;
	setp.ne.s32 	%p3, %r109, %r3;
	@%p3 bra 	$L__BB4_46;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd349, 0;
	ld.u8 	%rd8, [%rd7+18];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd132, 2;
	sub.s64 	%rd133, %rd132, %rd8;
	and.b64  	%rd134, %rd133, 4294967295;
	selp.b64 	%rd9, 0, %rd134, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB4_15;

	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd10, [%rd136];
	ld.u32 	%rd137, [%rd10];
	ld.u64 	%rd138, [%rd136+8];
	setp.le.u64 	%p6, %rd138, %rd137;
	@%p6 bra 	$L__BB4_15;

	cvt.u32.u64 	%r231, %rd9;
	atom.add.u32 	%r110, [%rd10], %r231;
	cvt.u64.u32 	%rd11, %r110;
	ld.u64 	%rd139, [%rd4];
	ld.u64 	%rd12, [%rd139+8];
	sub.s64 	%rd140, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd140, %rd11;
	@%p7 bra 	$L__BB4_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r231, 0;
	@%p8 bra 	$L__BB4_8;

	cvt.u32.u64 	%r112, %rd11;
	cvt.u32.u64 	%r113, %rd12;
	sub.s32 	%r231, %r113, %r112;

$L__BB4_8:
	setp.eq.s32 	%p9, %r231, 0;
	@%p9 bra 	$L__BB4_15;

	add.s32 	%r115, %r231, -1;
	and.b32  	%r236, %r231, 3;
	setp.lt.u32 	%p10, %r115, 3;
	mov.u64 	%rd349, 0;
	mov.u32 	%r234, 0;
	@%p10 bra 	$L__BB4_12;

	sub.s32 	%r233, %r231, %r236;
	mov.u64 	%rd349, 0;
	mov.u32 	%r234, 0;

$L__BB4_11:
	cvt.u32.u64 	%r117, %rd11;
	add.s32 	%r118, %r234, %r117;
	add.s64 	%rd145, %rd349, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r118;
	add.s32 	%r119, %r118, 1;
	st.u32 	[%rd147+10396], %r119;
	add.s32 	%r120, %r118, 2;
	st.u32 	[%rd147+10400], %r120;
	add.s32 	%r121, %r118, 3;
	st.u32 	[%rd147+10404], %r121;
	add.s64 	%rd349, %rd349, 4;
	add.s32 	%r234, %r234, 4;
	add.s32 	%r233, %r233, -4;
	setp.ne.s32 	%p11, %r233, 0;
	@%p11 bra 	$L__BB4_11;

$L__BB4_12:
	setp.eq.s32 	%p12, %r236, 0;
	@%p12 bra 	$L__BB4_15;

	cvt.u32.u64 	%r122, %rd11;

$L__BB4_14:
	.pragma "nounroll";
	add.s32 	%r123, %r234, %r122;
	add.s64 	%rd148, %rd349, %rd8;
	shl.b64 	%rd149, %rd148, 2;
	add.s64 	%rd150, %rd7, %rd149;
	st.u32 	[%rd150+10392], %r123;
	add.s64 	%rd349, %rd349, 1;
	add.s32 	%r234, %r234, 1;
	add.s32 	%r236, %r236, -1;
	setp.ne.s32 	%p13, %r236, 0;
	@%p13 bra 	$L__BB4_14;

$L__BB4_15:
	setp.ge.u64 	%p14, %rd349, %rd9;
	@%p14 bra 	$L__BB4_45;

	mov.u32 	%r237, 0;

$L__BB4_17:
	mov.u32 	%r20, %r237;
	ld.u64 	%rd151, [%rd4+16];
	ld.u32 	%r125, [%rd151+4];
	mad.lo.s32 	%r126, %r125, 69069, 1;
	st.u32 	[%rd151+4], %r126;
	and.b32  	%r21, %r126, 8191;
	ld.u64 	%rd152, [%rd4];
	ld.u64 	%rd21, [%rd152+24];
	membar.gl;
	mov.u32 	%r240, %r21;

$L__BB4_18:
	mul.wide.u32 	%rd153, %r240, 8;
	add.s64 	%rd22, %rd21, %rd153;
	ld.u64 	%rd154, [%rd22];
	setp.eq.s64 	%p15, %rd154, -1;
	@%p15 bra 	$L__BB4_21;

	atom.exch.b64 	%rd354, [%rd22], -1;
	setp.eq.s64 	%p16, %rd354, -1;
	@%p16 bra 	$L__BB4_21;
	bra.uni 	$L__BB4_20;

$L__BB4_21:
	add.s32 	%r240, %r240, 1;
	setp.lt.u32 	%p17, %r240, 8192;
	@%p17 bra 	$L__BB4_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd354, -1;
	mov.u32 	%r240, -1;
	@%p18 bra 	$L__BB4_28;

	mov.u32 	%r239, 0;

$L__BB4_24:
	mul.wide.u32 	%rd156, %r239, 8;
	add.s64 	%rd25, %rd21, %rd156;
	ld.u64 	%rd157, [%rd25];
	setp.eq.s64 	%p19, %rd157, -1;
	@%p19 bra 	$L__BB4_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB4_27;
	bra.uni 	$L__BB4_26;

$L__BB4_27:
	add.s32 	%r239, %r239, 1;
	setp.lt.u32 	%p21, %r239, %r21;
	@%p21 bra 	$L__BB4_24;
	bra.uni 	$L__BB4_28;

$L__BB4_20:
	membar.gl;
	bra.uni 	$L__BB4_28;

$L__BB4_26:
	membar.gl;
	mov.u32 	%r240, %r239;
	mov.u64 	%rd354, %rd26;

$L__BB4_28:
	cvt.s64.s32 	%rd159, %rd349;
	setp.le.u64 	%p22, %rd9, %rd159;
	@%p22 bra 	$L__BB4_37;

	cvt.u32.u64 	%r241, %rd349;
	mov.u64 	%rd353, %rd354;

$L__BB4_30:
	setp.eq.s64 	%p23, %rd353, -1;
	mov.u32 	%r242, -1;
	mov.u64 	%rd354, -1;
	@%p23 bra 	$L__BB4_35;

	shr.u64 	%rd161, %rd353, 32;
	cvt.u32.u64 	%r242, %rd161;
	ld.u64 	%rd162, [%rd4];
	ld.u64 	%rd163, [%rd162+16];
	mul.lo.s64 	%rd164, %rd161, 1296;
	add.s64 	%rd165, %rd163, %rd164;
	ld.u32 	%r131, [%rd165+1280];
	cvt.u64.u32 	%rd166, %r131;
	shl.b64 	%rd32, %rd166, 32;
	setp.eq.s32 	%p24, %r131, -1;
	@%p24 bra 	$L__BB4_34;

	cvt.u32.u64 	%r132, %rd353;
	setp.ne.s32 	%p25, %r132, %r242;
	and.b64  	%rd167, %rd353, 4294967295;
	or.b64  	%rd354, %rd32, %rd167;
	@%p25 bra 	$L__BB4_35;

	mov.u64 	%rd354, -1;
	bra.uni 	$L__BB4_35;

$L__BB4_34:
	or.b64  	%rd354, %rd32, 4294967295;

$L__BB4_35:
	setp.eq.s32 	%p26, %r242, -1;
	@%p26 bra 	$L__BB4_37;

	add.s64 	%rd169, %rd349, %rd8;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd171, %rd7, %rd170;
	st.u32 	[%rd171+10392], %r242;
	add.s64 	%rd349, %rd349, 1;
	add.s32 	%r241, %r241, 1;
	cvt.s64.s32 	%rd172, %r241;
	setp.gt.u64 	%p27, %rd9, %rd172;
	mov.u64 	%rd353, %rd354;
	@%p27 bra 	$L__BB4_30;

$L__BB4_37:
	setp.eq.s64 	%p28, %rd354, -1;
	@%p28 bra 	$L__BB4_44;

	ld.u64 	%rd173, [%rd4];
	ld.u64 	%rd174, [%rd173+24];
	membar.gl;
	mul.wide.u32 	%rd175, %r240, 8;
	add.s64 	%rd40, %rd174, %rd175;
	atom.exch.b64 	%rd358, [%rd40], %rd354;
	setp.eq.s64 	%p29, %rd358, -1;
	@%p29 bra 	$L__BB4_44;

$L__BB4_39:
	cvt.u32.u64 	%r133, %rd358;
	setp.eq.s32 	%p30, %r133, -1;
	setp.gt.u64 	%p31, %rd358, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB4_43;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB4_42;

	shr.u64 	%rd176, %rd358, 32;
	ld.u64 	%rd177, [%rd4];
	and.b64  	%rd178, %rd43, 4294967295;
	ld.u64 	%rd179, [%rd177+16];
	mul.lo.s64 	%rd180, %rd178, 1296;
	add.s64 	%rd181, %rd179, %rd180;
	st.u32 	[%rd181+1280], %rd176;
	and.b64  	%rd182, %rd358, 4294967295;
	and.b64  	%rd183, %rd43, -4294967296;
	or.b64  	%rd358, %rd183, %rd182;

$L__BB4_42:
	membar.gl;
	atom.exch.b64 	%rd358, [%rd40], %rd358;
	setp.eq.s64 	%p34, %rd358, -1;
	@%p34 bra 	$L__BB4_44;
	bra.uni 	$L__BB4_39;

$L__BB4_43:
	atom.exch.b64 	%rd184, [%rd40], %rd358;

$L__BB4_44:
	add.s32 	%r237, %r20, 1;
	setp.lt.u64 	%p35, %rd349, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB4_17;

$L__BB4_45:
	ld.u64 	%rd185, [%rd4+8];
	cvt.u16.u64 	%rs12, %rd349;
	ld.u8 	%rs13, [%rd185+18];
	add.s16 	%rs14, %rs13, %rs12;
	st.u8 	[%rd185+18], %rs14;

$L__BB4_46:
	bar.warp.sync 	%r106;

$L__BB4_47:
	// begin inline asm
	activemask.b32 %r134;
	// end inline asm
	bar.warp.sync 	%r134;
	// begin inline asm
	activemask.b32 %r135;
	// end inline asm
	brev.b32 	%r136, %r135;
	bfind.shiftamt.u32 	%r137, %r136;
	setp.ne.s32 	%p38, %r137, %r3;
	@%p38 bra 	$L__BB4_127;

	ld.u64 	%rd186, [%rd4+8];
	ld.u8 	%rs1, [%rd186+14];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB4_127;

	cvt.u32.u16 	%r140, %rs1;
	add.s32 	%r38, %r140, -5;
	// begin inline asm
	activemask.b32 %r138;
	// end inline asm
	bar.warp.sync 	%r138;
	// begin inline asm
	activemask.b32 %r139;
	// end inline asm
	brev.b32 	%r141, %r139;
	bfind.shiftamt.u32 	%r142, %r141;
	setp.ne.s32 	%p40, %r142, %r3;
	@%p40 bra 	$L__BB4_93;

	mov.u64 	%rd188, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd365, 0;
	ld.u8 	%rs15, [%rd48+18];
	cvt.u64.u16 	%rd189, %rs15;
	and.b64  	%rd49, %rd189, 255;
	cvt.u32.u16 	%r143, %rs15;
	and.b32  	%r144, %r143, 255;
	setp.lt.u32 	%p41, %r38, %r144;
	sub.s64 	%rd190, %rd188, %rd49;
	sub.s32 	%r145, %r38, %r144;
	cvt.u64.u32 	%rd191, %r145;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd192, %rd190, %rd191, %p42;
	selp.b64 	%rd50, 0, %rd192, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB4_62;

	ld.u64 	%rd194, [%rd4];
	ld.u64 	%rd51, [%rd194];
	ld.u32 	%rd195, [%rd51];
	ld.u64 	%rd196, [%rd194+8];
	setp.le.u64 	%p44, %rd196, %rd195;
	@%p44 bra 	$L__BB4_62;

	cvt.u32.u64 	%r244, %rd50;
	atom.add.u32 	%r146, [%rd51], %r244;
	cvt.u64.u32 	%rd52, %r146;
	ld.u64 	%rd197, [%rd4];
	ld.u64 	%rd53, [%rd197+8];
	sub.s64 	%rd198, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd198, %rd52;
	@%p45 bra 	$L__BB4_55;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r244, 0;
	@%p46 bra 	$L__BB4_55;

	cvt.u32.u64 	%r148, %rd52;
	cvt.u32.u64 	%r149, %rd53;
	sub.s32 	%r244, %r149, %r148;

$L__BB4_55:
	setp.eq.s32 	%p47, %r244, 0;
	@%p47 bra 	$L__BB4_62;

	add.s32 	%r151, %r244, -1;
	and.b32  	%r249, %r244, 3;
	setp.lt.u32 	%p48, %r151, 3;
	mov.u64 	%rd365, 0;
	mov.u32 	%r247, 0;
	@%p48 bra 	$L__BB4_59;

	sub.s32 	%r246, %r244, %r249;
	mov.u64 	%rd365, 0;
	mov.u32 	%r247, 0;

$L__BB4_58:
	cvt.u32.u64 	%r153, %rd52;
	add.s32 	%r154, %r247, %r153;
	add.s64 	%rd203, %rd365, %rd49;
	shl.b64 	%rd204, %rd203, 2;
	add.s64 	%rd205, %rd48, %rd204;
	st.u32 	[%rd205+10392], %r154;
	add.s32 	%r155, %r154, 1;
	st.u32 	[%rd205+10396], %r155;
	add.s32 	%r156, %r154, 2;
	st.u32 	[%rd205+10400], %r156;
	add.s32 	%r157, %r154, 3;
	st.u32 	[%rd205+10404], %r157;
	add.s64 	%rd365, %rd365, 4;
	add.s32 	%r247, %r247, 4;
	add.s32 	%r246, %r246, -4;
	setp.ne.s32 	%p49, %r246, 0;
	@%p49 bra 	$L__BB4_58;

$L__BB4_59:
	setp.eq.s32 	%p50, %r249, 0;
	@%p50 bra 	$L__BB4_62;

	cvt.u32.u64 	%r158, %rd52;

$L__BB4_61:
	.pragma "nounroll";
	add.s32 	%r159, %r247, %r158;
	add.s64 	%rd206, %rd365, %rd49;
	shl.b64 	%rd207, %rd206, 2;
	add.s64 	%rd208, %rd48, %rd207;
	st.u32 	[%rd208+10392], %r159;
	add.s64 	%rd365, %rd365, 1;
	add.s32 	%r247, %r247, 1;
	add.s32 	%r249, %r249, -1;
	setp.ne.s32 	%p51, %r249, 0;
	@%p51 bra 	$L__BB4_61;

$L__BB4_62:
	setp.ge.u64 	%p52, %rd365, %rd50;
	@%p52 bra 	$L__BB4_92;

	mov.u32 	%r250, 0;

$L__BB4_64:
	mov.u32 	%r54, %r250;
	ld.u64 	%rd209, [%rd4+16];
	ld.u32 	%r161, [%rd209+4];
	mad.lo.s32 	%r162, %r161, 69069, 1;
	st.u32 	[%rd209+4], %r162;
	and.b32  	%r55, %r162, 8191;
	ld.u64 	%rd210, [%rd4];
	ld.u64 	%rd62, [%rd210+24];
	membar.gl;
	mov.u32 	%r253, %r55;

$L__BB4_65:
	mul.wide.u32 	%rd211, %r253, 8;
	add.s64 	%rd63, %rd62, %rd211;
	ld.u64 	%rd212, [%rd63];
	setp.eq.s64 	%p53, %rd212, -1;
	@%p53 bra 	$L__BB4_68;

	atom.exch.b64 	%rd370, [%rd63], -1;
	setp.eq.s64 	%p54, %rd370, -1;
	@%p54 bra 	$L__BB4_68;
	bra.uni 	$L__BB4_67;

$L__BB4_68:
	add.s32 	%r253, %r253, 1;
	setp.lt.u32 	%p55, %r253, 8192;
	@%p55 bra 	$L__BB4_65;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd370, -1;
	mov.u32 	%r253, -1;
	@%p56 bra 	$L__BB4_75;

	mov.u32 	%r252, 0;

$L__BB4_71:
	mul.wide.u32 	%rd214, %r252, 8;
	add.s64 	%rd66, %rd62, %rd214;
	ld.u64 	%rd215, [%rd66];
	setp.eq.s64 	%p57, %rd215, -1;
	@%p57 bra 	$L__BB4_74;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB4_74;
	bra.uni 	$L__BB4_73;

$L__BB4_74:
	add.s32 	%r252, %r252, 1;
	setp.lt.u32 	%p59, %r252, %r55;
	@%p59 bra 	$L__BB4_71;
	bra.uni 	$L__BB4_75;

$L__BB4_67:
	membar.gl;
	bra.uni 	$L__BB4_75;

$L__BB4_73:
	membar.gl;
	mov.u32 	%r253, %r252;
	mov.u64 	%rd370, %rd67;

$L__BB4_75:
	cvt.s64.s32 	%rd217, %rd365;
	setp.le.u64 	%p60, %rd50, %rd217;
	@%p60 bra 	$L__BB4_84;

	cvt.u32.u64 	%r254, %rd365;
	mov.u64 	%rd369, %rd370;

$L__BB4_77:
	setp.eq.s64 	%p61, %rd369, -1;
	mov.u32 	%r255, -1;
	mov.u64 	%rd370, -1;
	@%p61 bra 	$L__BB4_82;

	shr.u64 	%rd219, %rd369, 32;
	cvt.u32.u64 	%r255, %rd219;
	ld.u64 	%rd220, [%rd4];
	ld.u64 	%rd221, [%rd220+16];
	mul.lo.s64 	%rd222, %rd219, 1296;
	add.s64 	%rd223, %rd221, %rd222;
	ld.u32 	%r167, [%rd223+1280];
	cvt.u64.u32 	%rd224, %r167;
	shl.b64 	%rd73, %rd224, 32;
	setp.eq.s32 	%p62, %r167, -1;
	@%p62 bra 	$L__BB4_81;

	cvt.u32.u64 	%r168, %rd369;
	setp.ne.s32 	%p63, %r168, %r255;
	and.b64  	%rd225, %rd369, 4294967295;
	or.b64  	%rd370, %rd73, %rd225;
	@%p63 bra 	$L__BB4_82;

	mov.u64 	%rd370, -1;
	bra.uni 	$L__BB4_82;

$L__BB4_81:
	or.b64  	%rd370, %rd73, 4294967295;

$L__BB4_82:
	setp.eq.s32 	%p64, %r255, -1;
	@%p64 bra 	$L__BB4_84;

	add.s64 	%rd227, %rd365, %rd49;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd48, %rd228;
	st.u32 	[%rd229+10392], %r255;
	add.s64 	%rd365, %rd365, 1;
	add.s32 	%r254, %r254, 1;
	cvt.s64.s32 	%rd230, %r254;
	setp.gt.u64 	%p65, %rd50, %rd230;
	mov.u64 	%rd369, %rd370;
	@%p65 bra 	$L__BB4_77;

$L__BB4_84:
	setp.eq.s64 	%p66, %rd370, -1;
	@%p66 bra 	$L__BB4_91;

	ld.u64 	%rd231, [%rd4];
	ld.u64 	%rd232, [%rd231+24];
	membar.gl;
	mul.wide.u32 	%rd233, %r253, 8;
	add.s64 	%rd81, %rd232, %rd233;
	atom.exch.b64 	%rd374, [%rd81], %rd370;
	setp.eq.s64 	%p67, %rd374, -1;
	@%p67 bra 	$L__BB4_91;

$L__BB4_86:
	cvt.u32.u64 	%r169, %rd374;
	setp.eq.s32 	%p68, %r169, -1;
	setp.gt.u64 	%p69, %rd374, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB4_90;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB4_89;

	shr.u64 	%rd234, %rd374, 32;
	ld.u64 	%rd235, [%rd4];
	and.b64  	%rd236, %rd84, 4294967295;
	ld.u64 	%rd237, [%rd235+16];
	mul.lo.s64 	%rd238, %rd236, 1296;
	add.s64 	%rd239, %rd237, %rd238;
	st.u32 	[%rd239+1280], %rd234;
	and.b64  	%rd240, %rd374, 4294967295;
	and.b64  	%rd241, %rd84, -4294967296;
	or.b64  	%rd374, %rd241, %rd240;

$L__BB4_89:
	membar.gl;
	atom.exch.b64 	%rd374, [%rd81], %rd374;
	setp.eq.s64 	%p72, %rd374, -1;
	@%p72 bra 	$L__BB4_91;
	bra.uni 	$L__BB4_86;

$L__BB4_90:
	atom.exch.b64 	%rd242, [%rd81], %rd374;

$L__BB4_91:
	add.s32 	%r250, %r54, 1;
	setp.lt.u64 	%p73, %rd365, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB4_64;

$L__BB4_92:
	ld.u64 	%rd243, [%rd4+8];
	cvt.u16.u64 	%rs16, %rd365;
	ld.u8 	%rs17, [%rd243+18];
	add.s16 	%rs18, %rs17, %rs16;
	st.u8 	[%rd243+18], %rs18;

$L__BB4_93:
	bar.warp.sync 	%r138;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r266, 0;
	mov.u64 	%rd382, -1;
	@%p76 bra 	$L__BB4_112;

	mov.u64 	%rd382, -1;
	mov.u32 	%r257, 0;
	mov.u16 	%rs33, 1;
	mov.u32 	%r262, %r257;
	mov.u32 	%r266, %r257;

$L__BB4_95:
	and.b16  	%rs21, %rs33, 255;
	setp.eq.s16 	%p77, %rs21, 0;
	mov.u32 	%r263, 8;
	mov.u16 	%rs34, 0;
	@%p77 bra 	$L__BB4_98;
	bra.uni 	$L__BB4_96;

$L__BB4_98:
	setp.gt.u32 	%p79, %r262, 1;
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p80, %rs23, 0;
	or.pred  	%p81, %p80, %p79;
	@%p81 bra 	$L__BB4_103;

	ld.u64 	%rd91, [%rd4+8];
	mov.u32 	%r261, %r262;

$L__BB4_100:
	cvt.u64.u32 	%rd248, %r261;
	add.s64 	%rd249, %rd91, %rd248;
	ld.u8 	%rs5, [%rd249+16];
	setp.eq.s16 	%p82, %rs5, 8;
	@%p82 bra 	$L__BB4_102;
	bra.uni 	$L__BB4_101;

$L__BB4_102:
	add.s32 	%r179, %r261, 1;
	mov.u32 	%r261, 1;
	setp.lt.u32 	%p83, %r179, 2;
	mov.u32 	%r262, 2;
	@%p83 bra 	$L__BB4_100;
	bra.uni 	$L__BB4_103;

$L__BB4_96:
	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+15];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB4_98;

	cvt.u32.u16 	%r263, %rs3;
	mul.wide.u32 	%rd246, %r263, 1296;
	add.s64 	%rd247, %rd90, %rd246;
	ld.u32 	%r176, [%rd247+1304];
	st.u8 	[%rd90+15], %r176;
	mov.u16 	%rs34, %rs33;
	bra.uni 	$L__BB4_98;

$L__BB4_101:
	add.s32 	%r262, %r261, 1;
	cvt.u32.u16 	%r263, %rs5;

$L__BB4_103:
	setp.eq.s32 	%p84, %r263, 8;
	@%p84 bra 	$L__BB4_112;

	cvt.u64.u32 	%rd92, %r263;
	ld.u64 	%rd250, [%rd4+8];
	mul.wide.u32 	%rd251, %r263, 1296;
	add.s64 	%rd252, %rd250, %rd251;
	ld.u32 	%r182, [%rd252+1312];
	add.s32 	%r266, %r182, %r266;
	// begin inline asm
	activemask.b32 %r180;
	// end inline asm
	ld.u64 	%rd378, [%rd4+8];
	ld.u8 	%rs6, [%rd378+18];
	setp.eq.s16 	%p85, %rs6, 0;
	mov.u32 	%r181, -1;
	mov.u32 	%r264, %r181;
	@%p85 bra 	$L__BB4_106;

	cvt.u32.u16 	%r183, %rs6;
	mul.wide.u32 	%rd253, %r183, 4;
	add.s64 	%rd254, %rd253, -4;
	and.b64  	%rd255, %rd254, 17179869180;
	add.s64 	%rd256, %rd378, %rd255;
	ld.u32 	%r264, [%rd256+10392];
	add.s16 	%rs24, %rs6, -1;
	st.u8 	[%rd378+18], %rs24;
	ld.u64 	%rd378, [%rd4+8];

$L__BB4_106:
	ld.u64 	%rd257, [%rd4];
	cvt.u64.u32 	%rd96, %r264;
	ld.u64 	%rd258, [%rd257+16];
	mul.wide.u32 	%rd259, %r264, 1296;
	add.s64 	%rd380, %rd258, %rd259;
	mul.lo.s64 	%rd260, %rd92, 1296;
	add.s64 	%rd261, %rd378, %rd260;
	st.u32 	[%rd261+1304], %r181;
	ld.u64 	%rd262, [%rd4+8];
	add.s64 	%rd263, %rd262, %rd260;
	add.s64 	%rd379, %rd263, 24;
	mov.u32 	%r265, 0;

$L__BB4_107:
	ld.v2.u32 	{%r186, %r187}, [%rd379];
	st.v2.u32 	[%rd380], {%r186, %r187};
	add.s64 	%rd380, %rd380, 8;
	add.s64 	%rd379, %rd379, 8;
	add.s32 	%r265, %r265, 1;
	setp.lt.u32 	%p86, %r265, 162;
	@%p86 bra 	$L__BB4_107;

	ld.u64 	%rd264, [%rd4+8];
	ld.u8 	%rs25, [%rd264+14];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r264;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd264+14], %rs26;
	ld.u64 	%rd265, [%rd4];
	ld.u64 	%rd266, [%rd265+16];
	mul.lo.s64 	%rd267, %rd96, 1296;
	add.s64 	%rd268, %rd266, %rd267;
	mov.u32 	%r190, -1;
	st.u32 	[%rd268+1280], %r190;
	setp.eq.s64 	%p87, %rd382, -1;
	@%p87 bra 	$L__BB4_110;

	ld.u64 	%rd269, [%rd4];
	and.b64  	%rd270, %rd382, 4294967295;
	ld.u64 	%rd271, [%rd269+16];
	mul.lo.s64 	%rd272, %rd270, 1296;
	add.s64 	%rd273, %rd271, %rd272;
	st.u32 	[%rd273+1280], %r264;
	and.b64  	%rd381, %rd382, -4294967296;
	bra.uni 	$L__BB4_111;

$L__BB4_110:
	shl.b64 	%rd381, %rd96, 32;

$L__BB4_111:
	or.b64  	%rd382, %rd381, %rd96;
	ld.u64 	%rd274, [%rd4+8];
	ld.u8 	%r191, [%rd274+13];
	add.s64 	%rd276, %rd274, %rd260;
	st.u32 	[%rd276+1304], %r191;
	ld.u64 	%rd277, [%rd4+8];
	st.u8 	[%rd277+13], %r263;
	ld.u64 	%rd278, [%rd4+8];
	ld.u8 	%rs27, [%rd278+14];
	setp.gt.u16 	%p88, %rs27, 5;
	add.s32 	%r257, %r257, 1;
	setp.lt.u32 	%p89, %r257, %r38;
	and.pred  	%p90, %p88, %p89;
	mov.u16 	%rs33, %rs34;
	@%p90 bra 	$L__BB4_95;

$L__BB4_112:
	ld.u64 	%rd279, [%rd4+16];
	ld.u32 	%r192, [%rd279+4];
	mad.lo.s32 	%r88, %r192, 69069, 1;
	st.u32 	[%rd279+4], %r88;
	setp.eq.s32 	%p91, %r266, 0;
	setp.eq.s64 	%p92, %rd382, -1;
	and.pred  	%p93, %p92, %p91;
	@%p93 bra 	$L__BB4_127;

	ld.u64 	%rd280, [%rd4];
	ld.u64 	%rd108, [%rd280+32];
	setp.gt.s32 	%p94, %r266, -1;
	@%p94 bra 	$L__BB4_115;
	bra.uni 	$L__BB4_114;

$L__BB4_115:
	cvt.s64.s32 	%rd285, %r266;
	add.s64 	%rd286, %rd108, 16;
	atom.add.u64 	%rd287, [%rd286], %rd285;
	cvt.u32.u64 	%r267, %rd287;
	add.s32 	%r268, %r266, %r267;
	bra.uni 	$L__BB4_116;

$L__BB4_114:
	neg.s32 	%r193, %r266;
	cvt.s64.s32 	%rd281, %r193;
	neg.s64 	%rd282, %rd281;
	add.s64 	%rd283, %rd108, 16;
	atom.add.u64 	%rd284, [%rd283], %rd282;
	cvt.u32.u64 	%r267, %rd284;
	sub.s32 	%r268, %r267, %r266;

$L__BB4_116:
	ld.u64 	%rd288, [%rd4+8];
	ld.u32 	%r194, [%rd288+10424];
	add.s32 	%r195, %r194, %r266;
	st.u32 	[%rd288+10424], %r195;
	setp.ne.s32 	%p95, %r268, 0;
	setp.eq.s32 	%p96, %r267, 0;
	and.pred  	%p97, %p96, %p95;
	@%p97 bra 	$L__BB4_119;
	bra.uni 	$L__BB4_117;

$L__BB4_119:
	ld.u64 	%rd292, [%rd4];
	ld.u64 	%rd293, [%rd292+32];
	add.s64 	%rd294, %rd293, 8;
	red.add.u32 	[%rd294], 65536;
	bra.uni 	$L__BB4_120;

$L__BB4_117:
	or.pred  	%p100, %p96, %p95;
	@%p100 bra 	$L__BB4_120;

	ld.u64 	%rd289, [%rd4];
	ld.u64 	%rd290, [%rd289+32];
	add.s64 	%rd291, %rd290, 8;
	red.add.u32 	[%rd291], -65536;

$L__BB4_120:
	@%p92 bra 	$L__BB4_127;

	membar.gl;
	shl.b32 	%r198, %r88, 3;
	cvt.u64.u32 	%rd295, %r198;
	and.b64  	%rd296, %rd295, 65528;
	add.s64 	%rd297, %rd108, %rd296;
	add.s64 	%rd109, %rd297, 24;
	atom.exch.b64 	%rd383, [%rd109], %rd382;
	setp.eq.s64 	%p102, %rd383, -1;
	@%p102 bra 	$L__BB4_127;

$L__BB4_122:
	cvt.u32.u64 	%r199, %rd383;
	setp.eq.s32 	%p103, %r199, -1;
	setp.gt.u64 	%p104, %rd383, -4294967297;
	or.pred  	%p105, %p104, %p103;
	@%p105 bra 	$L__BB4_126;

	atom.exch.b64 	%rd112, [%rd109], -1;
	setp.eq.s64 	%p106, %rd112, -1;
	@%p106 bra 	$L__BB4_125;

	shr.u64 	%rd298, %rd383, 32;
	ld.u64 	%rd299, [%rd4];
	and.b64  	%rd300, %rd112, 4294967295;
	ld.u64 	%rd301, [%rd299+16];
	mul.lo.s64 	%rd302, %rd300, 1296;
	add.s64 	%rd303, %rd301, %rd302;
	st.u32 	[%rd303+1280], %rd298;
	and.b64  	%rd304, %rd383, 4294967295;
	and.b64  	%rd305, %rd112, -4294967296;
	or.b64  	%rd383, %rd305, %rd304;

$L__BB4_125:
	membar.gl;
	atom.exch.b64 	%rd383, [%rd109], %rd383;
	setp.eq.s64 	%p107, %rd383, -1;
	@%p107 bra 	$L__BB4_127;
	bra.uni 	$L__BB4_122;

$L__BB4_126:
	atom.exch.b64 	%rd306, [%rd109], %rd383;

$L__BB4_127:
	bar.warp.sync 	%r134;
	ld.u64 	%rd385, [%rd4+8];

$L__BB4_128:
	// begin inline asm
	activemask.b32 %r200;
	// end inline asm
	brev.b32 	%r201, %r200;
	bfind.shiftamt.u32 	%r202, %r201;
	setp.ne.s32 	%p108, %r202, %r3;
	mov.u32 	%r203, -1;
	shl.b32 	%r204, %r203, %r3;
	not.b32 	%r205, %r204;
	and.b32  	%r95, %r104, %r205;
	@%p108 bra 	$L__BB4_144;

	mov.u32 	%r206, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r206;
	add.s64 	%rd118, %rd385, 17;
	ld.u8 	%rs7, [%rd385+17];
	cvt.u32.u16 	%r269, %rs7;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r269;
	setp.eq.s16 	%p109, %rs7, 8;
	ld.u64 	%rd119, [%rd4+8];
	@%p109 bra 	$L__BB4_131;
	bra.uni 	$L__BB4_130;

$L__BB4_131:
	add.s64 	%rd120, %rd119, 13;
	ld.u8 	%rs8, [%rd119+13];
	cvt.u64.u16 	%rd386, %rs8;
	setp.eq.s16 	%p110, %rs8, 8;
	@%p110 bra 	$L__BB4_133;
	bra.uni 	$L__BB4_132;

$L__BB4_133:
	mov.u64 	%rd386, 8;
	bra.uni 	$L__BB4_134;

$L__BB4_130:
	cvt.u32.u16 	%r207, %rs7;
	mul.wide.u32 	%rd307, %r207, 1296;
	add.s64 	%rd308, %rd119, %rd307;
	ld.u32 	%r270, [%rd308+1312];
	bra.uni 	$L__BB4_135;

$L__BB4_132:
	mul.lo.s64 	%rd309, %rd386, 1296;
	add.s64 	%rd310, %rd119, %rd309;
	ld.u32 	%r208, [%rd310+1304];
	st.u8 	[%rd120], %r208;

$L__BB4_134:
	cvt.u32.u16 	%r210, %rs8;
	mov.u32 	%r270, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r210;
	ld.u8 	%rs28, [%rd118+-3];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd118+-3], %rs29;
	ld.u64 	%rd311, [%rd4+8];
	mul.lo.s64 	%rd312, %rd386, 1296;
	add.s64 	%rd313, %rd311, %rd312;
	mov.u32 	%r211, 1;
	st.u32 	[%rd313+1316], %r211;
	ld.shared.u32 	%r269, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd118], %r269;

$L__BB4_135:
	popc.b32 	%r212, %r105;
	add.s32 	%r101, %r270, %r212;
	setp.gt.u32 	%p111, %r101, 32;
	@%p111 bra 	$L__BB4_139;
	bra.uni 	$L__BB4_136;

$L__BB4_139:
	ld.u64 	%rd124, [%rd4+8];
	add.s64 	%rd125, %rd124, 13;
	ld.u8 	%rs9, [%rd124+13];
	cvt.u64.u16 	%rd387, %rs9;
	setp.eq.s16 	%p113, %rs9, 8;
	@%p113 bra 	$L__BB4_141;
	bra.uni 	$L__BB4_140;

$L__BB4_141:
	mov.u64 	%rd387, 8;
	bra.uni 	$L__BB4_142;

$L__BB4_136:
	setp.eq.s32 	%p112, %r101, 32;
	@%p112 bra 	$L__BB4_138;
	bra.uni 	$L__BB4_137;

$L__BB4_138:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd118], %rs30;
	ld.u8 	%r213, [%rd118+-2];
	ld.u64 	%rd317, [%rd4+8];
	mul.wide.u32 	%rd318, %r269, 1296;
	add.s64 	%rd319, %rd317, %rd318;
	st.u32 	[%rd319+1304], %r213;
	st.u8 	[%rd118+-2], %r269;
	ld.shared.u32 	%r214, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd320, [%rd4+8];
	mul.wide.u32 	%rd321, %r214, 1296;
	add.s64 	%rd322, %rd320, %rd321;
	mov.u32 	%r215, 32;
	st.u32 	[%rd322+1312], %r215;
	bra.uni 	$L__BB4_143;

$L__BB4_140:
	mul.lo.s64 	%rd323, %rd387, 1296;
	add.s64 	%rd324, %rd124, %rd323;
	ld.u32 	%r216, [%rd324+1304];
	st.u8 	[%rd125], %r216;

$L__BB4_142:
	cvt.u32.u16 	%r217, %rs9;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r217;
	ld.u8 	%rs31, [%rd118+-3];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd118+-3], %rs32;
	ld.u64 	%rd325, [%rd4+8];
	mul.lo.s64 	%rd326, %rd387, 1296;
	add.s64 	%rd327, %rd325, %rd326;
	add.s32 	%r218, %r101, -32;
	st.u32 	[%rd327+1312], %r218;
	ld.shared.u32 	%r219, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd328, [%rd4+8];
	mul.wide.u32 	%rd329, %r219, 1296;
	add.s64 	%rd330, %rd328, %rd329;
	mov.u32 	%r220, 1;
	st.u32 	[%rd330+1316], %r220;
	ld.u8 	%r221, [%rd118+-2];
	ld.shared.u32 	%r222, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd331, [%rd4+8];
	mul.wide.u32 	%rd332, %r222, 1296;
	add.s64 	%rd333, %rd331, %rd332;
	st.u32 	[%rd333+1304], %r221;
	st.u8 	[%rd118+-2], %r222;
	ld.shared.u32 	%r223, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd118], %r223;
	ld.shared.u32 	%r224, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd334, [%rd4+8];
	mul.wide.u32 	%rd335, %r224, 1296;
	add.s64 	%rd336, %rd334, %rd335;
	mov.u32 	%r225, 32;
	st.u32 	[%rd336+1312], %r225;
	bra.uni 	$L__BB4_143;

$L__BB4_137:
	ld.u64 	%rd314, [%rd4+8];
	mul.wide.u32 	%rd315, %r269, 1296;
	add.s64 	%rd316, %rd314, %rd315;
	st.u32 	[%rd316+1312], %r101;

$L__BB4_143:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start], %r270;

$L__BB4_144:
	bar.warp.sync 	%r103;
	ld.shared.u32 	%r226, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r227, %r95;
	add.s32 	%r102, %r226, %r227;
	setp.gt.u32 	%p114, %r102, 31;
	ld.u64 	%rd129, [%rd4+8];
	@%p114 bra 	$L__BB4_146;
	bra.uni 	$L__BB4_145;

$L__BB4_146:
	ld.shared.u32 	%r229, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd341, %r229, 1296;
	add.s64 	%rd342, %rd129, %rd341;
	mul.wide.u32 	%rd343, %r102, 40;
	add.s64 	%rd344, %rd342, %rd343;
	st.u64 	[%rd344+-1248], %rd1;
	st.u64 	[%rd344+-1240], %rd2;
	st.u64 	[%rd344+-1232], %rd3;
	bra.uni 	$L__BB4_147;

$L__BB4_145:
	ld.shared.u32 	%r228, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd337, %r228, 1296;
	add.s64 	%rd338, %rd129, %rd337;
	mul.wide.u32 	%rd339, %r102, 40;
	add.s64 	%rd340, %rd338, %rd339;
	st.u64 	[%rd340+32], %rd1;
	st.u64 	[%rd340+40], %rd2;
	st.u64 	[%rd340+48], %rd3;

$L__BB4_147:
	bar.warp.sync 	%r103;
	mov.u32 	%r230, 0;
	st.param.b32 	[func_retval0+0], %r230;
	ret;

}
	// .globl	dispatch_even_sync
.visible .func  (.param .b32 func_retval0) dispatch_even_sync(
	.param .b64 dispatch_even_sync_param_0,
	.param .b64 dispatch_even_sync_param_1,
	.param .b64 dispatch_even_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot5[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_even_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_even_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 9
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_device
.visible .func  (.param .b32 func_retval0) access_device(
	.param .b64 access_device_param_0,
	.param .b64 access_device_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_device_param_0];
	ld.param.u64 	%rd2, [access_device_param_1];
	ld.u64 	%rd3, [%rd2+24];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_group
.visible .func  (.param .b32 func_retval0) access_group(
	.param .b64 access_group_param_0,
	.param .b64 access_group_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_group_param_0];
	ld.param.u64 	%rd2, [access_group_param_1];
	ld.u64 	%rd3, [%rd2+32];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_thread
.visible .func  (.param .b32 func_retval0) access_thread(
	.param .b64 access_thread_param_0,
	.param .b64 access_thread_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_thread_param_0];
	ld.param.u64 	%rd2, [access_thread_param_1];
	ld.u64 	%rd3, [%rd2+40];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	_ZN4util14current_leaderEv
.visible .func  (.param .b32 func_retval0) _ZN4util14current_leaderEv()
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	brev.b32 	%r2, %r1;
	bfind.shiftamt.u32 	%r3, %r2;
	mov.u32 	%r4, %tid.x;
	setp.eq.s32 	%p1, %r3, %r4;
	selp.u32 	%r5, 1, 0, %p1;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	_ZN4util11random_uintERj
.visible .func  (.param .b32 func_retval0) _ZN4util11random_uintERj(
	.param .b64 _ZN4util11random_uintERj_param_0
)
{
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERj_param_0];
	ld.u32 	%r1, [%rd1];
	mad.lo.s32 	%r2, %r1, 69069, 1;
	st.u32 	[%rd1], %r2;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13warp_inc_scanEv
.visible .func  (.param .b32 func_retval0) _ZN4util13warp_inc_scanEv()
{
	.reg .b32 	%r<8>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, -1;
	shl.b32 	%r4, %r3, %r2;
	not.b32 	%r5, %r4;
	and.b32  	%r6, %r1, %r5;
	popc.b32 	%r7, %r6;
	st.param.b32 	[func_retval0+0], %r7;
	ret;

}
	// .globl	_ZN4util12active_countEv
.visible .func  (.param .b32 func_retval0) _ZN4util12active_countEv()
{
	.reg .b32 	%r<3>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEj
.visible .func  (.param .b32 func_retval0) _ZN4util9pop_countEj(
	.param .b32 _ZN4util9pop_countEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util9pop_countEj_param_0];
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEy
.visible .func  (.param .b64 func_retval0) _ZN4util9pop_countEy(
	.param .b64 _ZN4util9pop_countEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util9pop_countEy_param_0];
	popc.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEj
.visible .func  (.param .b32 func_retval0) _ZN4util13leading_zerosEj(
	.param .b32 _ZN4util13leading_zerosEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util13leading_zerosEj_param_0];
	clz.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEy
.visible .func  (.param .b64 func_retval0) _ZN4util13leading_zerosEy(
	.param .b64 _ZN4util13leading_zerosEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util13leading_zerosEy_param_0];
	clz.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util11random_uintERy
.visible .func  (.param .b64 func_retval0) _ZN4util11random_uintERy(
	.param .b64 _ZN4util11random_uintERy_param_0
)
{
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERy_param_0];
	ld.u64 	%rd2, [%rd1];
	mul.lo.s64 	%rd3, %rd2, 2971215073;
	add.s64 	%rd4, %rd3, 12345;
	st.u64 	[%rd1], %rd4;
	st.param.b64 	[func_retval0+0], %rd4;
	ret;

}

