`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 22:18:02 KST (Dec  7 2020 13:18:02 UTC)

module st_feature_addr_gen_Equal_17Sx17S_1U_4(in2, in1, out1);
  input [16:0] in2, in1;
  output out1;
  wire [16:0] in2, in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21;
  AND2XL g202(.A (n_14), .B (n_21), .Y (out1));
  NOR4X1 g203(.A (n_19), .B (n_20), .C (n_17), .D (n_18), .Y (n_21));
  NAND4XL g205(.A (n_11), .B (n_8), .C (n_1), .D (n_7), .Y (n_20));
  NAND4XL g204(.A (n_10), .B (n_2), .C (n_16), .D (n_4), .Y (n_19));
  NAND4XL g206(.A (n_12), .B (n_15), .C (n_9), .D (n_6), .Y (n_18));
  NAND4XL g207(.A (n_3), .B (n_13), .C (n_0), .D (n_5), .Y (n_17));
  XNOR2X1 g217(.A (in2[13]), .B (in1[13]), .Y (n_16));
  XNOR2X1 g215(.A (in2[2]), .B (in1[2]), .Y (n_15));
  XNOR2X1 g208(.A (in2[16]), .B (in1[16]), .Y (n_14));
  XNOR2X1 g216(.A (in2[6]), .B (in1[6]), .Y (n_13));
  XNOR2X1 g214(.A (in2[3]), .B (in1[3]), .Y (n_12));
  XNOR2X1 g209(.A (in2[11]), .B (in1[11]), .Y (n_11));
  XNOR2X1 g218(.A (in2[15]), .B (in1[15]), .Y (n_10));
  XNOR2X1 g219(.A (in2[1]), .B (in1[1]), .Y (n_9));
  XNOR2X1 g213(.A (in2[10]), .B (in1[10]), .Y (n_8));
  XNOR2X1 g220(.A (in2[8]), .B (in1[8]), .Y (n_7));
  XNOR2X1 g221(.A (in2[0]), .B (in1[0]), .Y (n_6));
  XNOR2X1 g211(.A (in2[4]), .B (in1[4]), .Y (n_5));
  XNOR2X1 g222(.A (in2[12]), .B (in1[12]), .Y (n_4));
  XNOR2X1 g223(.A (in2[7]), .B (in1[7]), .Y (n_3));
  XNOR2X1 g212(.A (in2[14]), .B (in1[14]), .Y (n_2));
  XNOR2X1 g224(.A (in2[9]), .B (in1[9]), .Y (n_1));
  XNOR2X1 g210(.A (in2[5]), .B (in1[5]), .Y (n_0));
endmodule


