#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 29 10:40:34 2025
# Process ID: 21492
# Current directory: D:/FPGA/Memory5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11220 D:\FPGA\Memory5\Memory.xpr
# Log file: D:/FPGA/Memory5/vivado.log
# Journal file: D:/FPGA/Memory5\vivado.jou
# Running On: DESKTOP-1C6V4N9, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16361 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Memory5/Memory.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
source tb_top.tcl
open_run synth_1 -name synth_1
open_project D:/FPGA/register_new/register_new.xpr
update_compile_order -fileset sources_1
launch_simulation
source ALU_RegisterFile_Test.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_project D:/FPGA/ALU_new/ALU_new.xpr
launch_simulation
source ALU_Test.tcl
update_compile_order -fileset sources_1
open_project D:/FPGA/CPU_RIUSJ/CPU_RIUSJ.xpr
update_compile_order -fileset sources_1
launch_simulation
source CPU_RIUSJB_Test.tcl
current_project register_new
current_sim simulation_2
close_sim
launch_simulation
current_project Memory
close_sim
close_project
current_project register_new
launch_simulation
current_project CPU_RIUSJ
current_sim simulation_4
close_sim
close_project
close_sim
close_project
launch_simulation
source ALU_RegisterFile_Test.tcl
close_sim
