#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct  3 14:12:47 2020
# Process ID: 9108
# Current directory: D:/VLSI/RV32IM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15708 D:\VLSI\RV32IM\RV32IM.xpr
# Log file: D:/VLSI/RV32IM/vivado.log
# Journal file: D:/VLSI/RV32IM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VLSI/RV32IM/RV32IM.xpr
INFO: [Project 1-313] Project file moved from 'F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
close [ open D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v w ]
add_files D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v w ]
add_files -fileset sim_1 D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v
export_ip_user_files -of_objects  [get_files D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v] -no_script -reset -force -quiet
remove_files  D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v
close [ open D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_ControlUnit.v w ]
add_files D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_ControlUnit.v
export_ip_user_files -of_objects  [get_files D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_ControlUnit.v] -no_script -reset -force -quiet
remove_files  D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_ControlUnit.v
close [ open D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v w ]
add_files D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v:]
set_property top ALU_control [current_fileset]
set_property top ALU_control_unit_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_control_unit_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_control_unit_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 301024b189554e7993e55fcad0741d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_control_unit_testbench_behav xil_defaultlib.ALU_control_unit_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_control_unit_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_control_unit_testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/xsim.dir/ALU_control_unit_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct  3 14:25:00 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.824 ; gain = 0.102
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_control_unit_testbench_behav -key {Behavioral:sim_1:Functional:ALU_control_unit_testbench} -tclbatch {ALU_control_unit_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_control_unit_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 855.703 ; gain = 14.859
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_control_unit_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 855.742 ; gain = 15.414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_control_unit_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_control_unit_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 301024b189554e7993e55fcad0741d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_control_unit_testbench_behav xil_defaultlib.ALU_control_unit_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_control_unit_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_control_unit_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_control_unit_testbench_behav -key {Behavioral:sim_1:Functional:ALU_control_unit_testbench} -tclbatch {ALU_control_unit_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_control_unit_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 866.086 ; gain = 2.098
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_control_unit_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 866.086 ; gain = 2.098
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 14:36:13 2020...
