# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/DataMem.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/InstructionMem.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/RegisterMem.v"
verilog xil_defaultlib  "../../../Lab3.srcs/sources_1/new/Entire_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
