{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770066134710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770066134710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  2 14:02:14 2026 " "Processing started: Mon Feb  2 14:02:14 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770066134710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066134710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066134711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770066135307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770066135307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/mul_shift_flag_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2-tbs/mul_shift_flag_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_shift_flag_FSM " "Found entity 1: mul_shift_flag_FSM" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140228 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_shift_flag_FSM_TOP " "Found entity 2: mul_shift_flag_FSM_TOP" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140228 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_mul_shift_flag_FSM " "Found entity 3: tb_mul_shift_flag_FSM" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/fibonacci_fsm_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2-tbs/fibonacci_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_fsm_top " "Found entity 1: fibonacci_fsm_top" {  } { { "LAB2-tbs/fibonacci_fsm_top.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140231 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "LAB2-tbs/fibonacci_fsm_top.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm_top.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fibonacci_fsm.v(3) " "Verilog HDL Declaration information at fibonacci_fsm.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "LAB2-tbs/fibonacci_fsm.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770066140234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/fibonacci_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2-tbs/fibonacci_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_fsm " "Found entity 1: fibonacci_fsm" {  } { { "LAB2-tbs/fibonacci_fsm.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(116) " "Verilog HDL warning at arithmetic_comp_FSM.v(116): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(117) " "Verilog HDL warning at arithmetic_comp_FSM.v(117): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(119) " "Verilog HDL warning at arithmetic_comp_FSM.v(119): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(120) " "Verilog HDL warning at arithmetic_comp_FSM.v(120): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(121) " "Verilog HDL warning at arithmetic_comp_FSM.v(121): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/arithmetic_comp_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2-tbs/arithmetic_comp_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_comp_FSM " "Found entity 1: arithmetic_comp_FSM" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140239 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_comp_FSM_TOP " "Found entity 2: arithmetic_comp_FSM_TOP" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140239 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_arithmetic_comp " "Found entity 3: tb_arithmetic_comp" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "C:/Users/mmess/3710-Group-5/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140242 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "C:/Users/mmess/3710-Group-5/regfile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 2 2 " "Found 2 design units, including 2 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/3710-Group-5/MUXs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140244 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/3710-Group-5/MUXs.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/mmess/3710-Group-5/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mmess/3710-Group-5/alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 2 2 " "Found 2 design units, including 2 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140253 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3-tbs/bram_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_FSM_TOP " "Found entity 1: bram_FSM_TOP" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file lab3-tbs/bram_fsm_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3-tbs/bram_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_FSM " "Found entity 1: bram_FSM" {  } { { "LAB3-tbs/bram_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bram_FSM_TOP " "Elaborating entity \"bram_FSM_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770066140312 ""}
{ "Error" "EVRFX_VERI_PARAM_NOT_EXPECTED" "bram_FSM bram_FSM_TOP.v(27) " "Verilog HDL Module Instantiation error at bram_FSM_TOP.v(27): cannot override parameters -- module \"bram_FSM\" does not expect any parameters" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 27 0 0 } }  } 0 10111 "Verilog HDL Module Instantiation error at %2!s!: cannot override parameters -- module \"%1!s!\" does not expect any parameters" 0 0 "Analysis & Synthesis" 0 -1 1770066140316 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770066140316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmess/3710-Group-5/output_files/3710-Group-5-Project.map.smsg " "Generated suppressed messages file C:/Users/mmess/3710-Group-5/output_files/3710-Group-5-Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770066140378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb  2 14:02:20 2026 " "Processing ended: Mon Feb  2 14:02:20 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770066140378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770066140378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770066140378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140378 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066141016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770066134710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770066134710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  2 14:02:14 2026 " "Processing started: Mon Feb  2 14:02:14 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770066134710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066134710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066134711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770066135307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770066135307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/mul_shift_flag_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2-tbs/mul_shift_flag_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_shift_flag_FSM " "Found entity 1: mul_shift_flag_FSM" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140228 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_shift_flag_FSM_TOP " "Found entity 2: mul_shift_flag_FSM_TOP" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140228 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_mul_shift_flag_FSM " "Found entity 3: tb_mul_shift_flag_FSM" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/fibonacci_fsm_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2-tbs/fibonacci_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_fsm_top " "Found entity 1: fibonacci_fsm_top" {  } { { "LAB2-tbs/fibonacci_fsm_top.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140231 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "LAB2-tbs/fibonacci_fsm_top.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm_top.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fibonacci_fsm.v(3) " "Verilog HDL Declaration information at fibonacci_fsm.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "LAB2-tbs/fibonacci_fsm.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770066140234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/fibonacci_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2-tbs/fibonacci_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_fsm " "Found entity 1: fibonacci_fsm" {  } { { "LAB2-tbs/fibonacci_fsm.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(116) " "Verilog HDL warning at arithmetic_comp_FSM.v(116): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(117) " "Verilog HDL warning at arithmetic_comp_FSM.v(117): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(119) " "Verilog HDL warning at arithmetic_comp_FSM.v(119): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(120) " "Verilog HDL warning at arithmetic_comp_FSM.v(120): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(121) " "Verilog HDL warning at arithmetic_comp_FSM.v(121): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066140238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/arithmetic_comp_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2-tbs/arithmetic_comp_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_comp_FSM " "Found entity 1: arithmetic_comp_FSM" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140239 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_comp_FSM_TOP " "Found entity 2: arithmetic_comp_FSM_TOP" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140239 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_arithmetic_comp " "Found entity 3: tb_arithmetic_comp" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "C:/Users/mmess/3710-Group-5/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140242 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "C:/Users/mmess/3710-Group-5/regfile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 2 2 " "Found 2 design units, including 2 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/3710-Group-5/MUXs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140244 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/3710-Group-5/MUXs.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/mmess/3710-Group-5/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mmess/3710-Group-5/alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 2 2 " "Found 2 design units, including 2 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140253 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3-tbs/bram_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_FSM_TOP " "Found entity 1: bram_FSM_TOP" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file lab3-tbs/bram_fsm_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3-tbs/bram_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_FSM " "Found entity 1: bram_FSM" {  } { { "LAB3-tbs/bram_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066140262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bram_FSM_TOP " "Elaborating entity \"bram_FSM_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770066140312 ""}
{ "Error" "EVRFX_VERI_PARAM_NOT_EXPECTED" "bram_FSM bram_FSM_TOP.v(27) " "Verilog HDL Module Instantiation error at bram_FSM_TOP.v(27): cannot override parameters -- module \"bram_FSM\" does not expect any parameters" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 27 0 0 } }  } 0 10111 "Verilog HDL Module Instantiation error at %2!s!: cannot override parameters -- module \"%1!s!\" does not expect any parameters" 0 0 "Analysis & Synthesis" 0 -1 1770066140316 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770066140316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmess/3710-Group-5/output_files/3710-Group-5-Project.map.smsg " "Generated suppressed messages file C:/Users/mmess/3710-Group-5/output_files/3710-Group-5-Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770066140378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb  2 14:02:20 2026 " "Processing ended: Mon Feb  2 14:02:20 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770066140378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770066140378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770066140378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066140378 ""}
