<stg><name>xferode<128, 128, 1, 0, 1, 0, 129, 3, 3></name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="14" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="15" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="32">
<![CDATA[
:0 %row_ind_V_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="32">
<![CDATA[
:1 %row_ind_V_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="32">
<![CDATA[
:2 %row_ind_V_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %p_read67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read67"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="16">
<![CDATA[
:14 %empty = trunc i16 %img_width_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_417, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
:17 %buf_0_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:18 %buf_1_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:19 %buf_2_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
:20 %specmemcore_ln255 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln255"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln263 = br void %bb1150

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb1150:0 %row_ind_V_1 = phi i2, void, i2 %init_row_ind, void %bb1150.split59

]]></Node>
<StgValue><ssdm name="row_ind_V_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13">
<![CDATA[
bb1150:1 %row_ind_V_0_0_load = load i13 %row_ind_V_0_0

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13">
<![CDATA[
bb1150:2 %row_ind_V_1_0_load = load i13 %row_ind_V_1_0

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13">
<![CDATA[
bb1150:3 %row_ind_V_2_0_load = load i13 %row_ind_V_2_0

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1150:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str7

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb1150:5 %icmp_ln263 = icmp_eq  i2 %row_ind_V_1, i2

]]></Node>
<StgValue><ssdm name="icmp_ln263"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1150:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb1150:7 %init_row_ind = add i2 %row_ind_V_1, i2

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1150:8 %br_ln263 = br i1 %icmp_ln263, void %bb1150.split, void %bb1149.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1150.split:0 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="2">
<![CDATA[
bb1150.split:1 %zext_ln304 = zext i2 %row_ind_V_1

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb1150.split:2 %switch_ln324 = switch i2 %row_ind_V_1, void %branch2, i2, void %bb1150.split.bb1150.split59_crit_edge, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="row_ind_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="row_ind_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln324 = br void %bb1150.split59

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="row_ind_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
bb1150.split.bb1150.split59_crit_edge:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="row_ind_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
bb1150.split.bb1150.split59_crit_edge:1 %br_ln324 = br void %bb1150.split59

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="row_ind_V_1" val="!0"/>
<literal name="row_ind_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
<literal name="row_ind_V_1" val="!0"/>
<literal name="row_ind_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln324 = br void %bb1150.split59

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
bb1150.split59:0 %br_ln0 = br void %bb1150

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
bb1149.0.preheader:0 %br_ln882 = br void %bb1149.0

]]></Node>
<StgValue><ssdm name="br_ln882"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb1149.0:0 %empty_36 = phi i13 %add_ln695, void %bb1149.split.0, i13, void %bb1149.0.preheader

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="13">
<![CDATA[
bb1149.0:1 %zext_ln882 = zext i13 %empty_36

]]></Node>
<StgValue><ssdm name="zext_ln882"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1149.0:2 %icmp_ln882 = icmp_ult  i16 %zext_ln882, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1149.0:3 %add_ln695 = add i13 %empty_36, i13

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1149.0:4 %br_ln278 = br i1 %icmp_ln882, void %bb1148.0.preheader, void %bb1149.split.0

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1149.split.0:0 %specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln453"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1149.split.0:1 %speclooptripcount_ln453 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln453"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1149.split.0:2 %specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln453"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1149.split.0:3 %imgInput_417_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgInput_417

]]></Node>
<StgValue><ssdm name="imgInput_417_read"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="13">
<![CDATA[
bb1149.split.0:4 %zext_ln538 = zext i13 %empty_36

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1149.split.0:5 %buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
bb1149.split.0:6 %store_ln324 = store i8 %imgInput_417_read, i7 %buf_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
bb1149.split.0:7 %br_ln0 = br void %bb1149.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
bb1148.0.preheader:0 %br_ln0 = br void %bb1148.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb1148.0:0 %empty_37 = phi i13 %add_ln695_1, void %bb1148.split.0, i13, void %bb1148.0.preheader

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1148.0:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str8

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="13">
<![CDATA[
bb1148.0:2 %zext_ln882_1 = zext i13 %empty_37

]]></Node>
<StgValue><ssdm name="zext_ln882_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1148.0:3 %icmp_ln882_1 = icmp_ult  i16 %zext_ln882_1, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln882_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1148.0:4 %add_ln695_1 = add i13 %empty_37, i13

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1148.0:5 %br_ln295 = br i1 %icmp_ln882_1, void %._crit_edge936, void %bb1148.split.0

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1148.split.0:0 %speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln304"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1148.split.0:1 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
bb1148.split.0:2 %zext_ln538_1 = zext i13 %empty_37

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1148.split.0:3 %buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
bb1148.split.0:4 %store_ln324 = store i8, i7 %buf_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
bb1148.split.0:5 %br_ln0 = br void %bb1148.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge936:0 %img_height_cast = zext i16 %img_height_read

]]></Node>
<StgValue><ssdm name="img_height_cast"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge936:1 %op2_assign = add i17 %img_height_cast, i17

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge936:2 %add_ln1620 = add i14 %empty, i14

]]></Node>
<StgValue><ssdm name="add_ln1620"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge936:3 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %op2_assign, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge936:4 %icmp_ln882_2 = icmp_eq  i16 %tmp_1, i16

]]></Node>
<StgValue><ssdm name="icmp_ln882_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge936:5 %br_ln306 = br i1 %icmp_ln882_2, void %.lr.ph, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:0 %tobool_i_i = icmp_eq  i8 %p_read67, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:1 %tobool_i_i_1983 = icmp_eq  i8 %p_read_8, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_1983"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:2 %tobool_i_i_21010 = icmp_eq  i8 %p_read_7, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_21010"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:3 %tobool_i_i_1 = icmp_eq  i8 %p_read_6, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:4 %tobool_i_i_1_1 = icmp_eq  i8 %p_read_5, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_1_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:5 %tobool_i_i_1_2 = icmp_eq  i8 %p_read_4, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_1_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:6 %tobool_i_i_2 = icmp_eq  i8 %p_read_3, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_2"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:7 %tobool_i_i_2_1 = icmp_eq  i8 %p_read_2, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_2_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:8 %tobool_i_i_2_2 = icmp_eq  i8 %p_read_1, i8

]]></Node>
<StgValue><ssdm name="tobool_i_i_2_2"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:9 %br_ln306 = br void %bb1147

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb1147:0 %row_ind_V_2 = phi i13 %row_ind_V_2_0_load, void %.lr.ph, i13 %row_ind_V_0, void

]]></Node>
<StgValue><ssdm name="row_ind_V_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb1147:1 %row_ind_V_1_1 = phi i13 %row_ind_V_1_0_load, void %.lr.ph, i13 %row_ind_V_2, void

]]></Node>
<StgValue><ssdm name="row_ind_V_1_1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb1147:2 %row_ind_V_0 = phi i13 %row_ind_V_0_0_load, void %.lr.ph, i13 %row_ind_V_1_1, void

]]></Node>
<StgValue><ssdm name="row_ind_V_0"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb1147:3 %empty_38 = phi i13, void %.lr.ph, i13 %add_ln695_2, void

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="13">
<![CDATA[
bb1147:4 %zext_ln882_2 = zext i13 %empty_38

]]></Node>
<StgValue><ssdm name="zext_ln882_2"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="13">
<![CDATA[
bb1147:5 %zext_ln882_3 = zext i13 %empty_38

]]></Node>
<StgValue><ssdm name="zext_ln882_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1147:6 %icmp_ln882_3 = icmp_ult  i17 %zext_ln882_3, i17 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln882_3"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1147:7 %br_ln306 = br i1 %icmp_ln882_3, void %._crit_edge.loopexit, void %bb1147.split

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1147.split:0 %speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln304"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1147.split:1 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1147.split:2 %cmp_i_i138_i = icmp_ult  i16 %zext_ln882_2, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="cmp_i_i138_i"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="13">
<![CDATA[
bb1147.split:3 %trunc_ln324 = trunc i13 %row_ind_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="13">
<![CDATA[
bb1147.split:4 %trunc_ln324_1 = trunc i13 %row_ind_V_0

]]></Node>
<StgValue><ssdm name="trunc_ln324_1"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="13">
<![CDATA[
bb1147.split:5 %trunc_ln324_2 = trunc i13 %row_ind_V_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln324_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
bb1147.split:6 %br_ln113 = br void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="0"/>
<literal name="icmp_ln882_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln326 = ret

]]></Node>
<StgValue><ssdm name="ret_ln326"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:6 %empty_39 = phi i13, void %bb1147.split, i13 %add_ln695_3, void %bb.split.0

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="13">
<![CDATA[
:7 %zext_ln882_4 = zext i13 %empty_39

]]></Node>
<StgValue><ssdm name="zext_ln882_4"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="13">
<![CDATA[
:8 %zext_ln882_5 = zext i13 %empty_39

]]></Node>
<StgValue><ssdm name="zext_ln882_5"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %icmp_ln882_4 = icmp_ult  i14 %zext_ln882_5, i14 %add_ln1620

]]></Node>
<StgValue><ssdm name="icmp_ln882_4"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10 %add_ln695_3 = add i13 %empty_39, i13

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln113 = br i1 %icmp_ln882_4, void, void %.split6

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:0 %specpipeline_ln1620 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln1620"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:1 %speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1620"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:2 %specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1620"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:3 %icmp_ln882_5 = icmp_ult  i16 %zext_ln882_4, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln882_5"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:4 %br_ln122 = br i1 %icmp_ln882_5, void %bb1138_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln123 = br i1 %cmp_i_i138_i, void %bb1146, void %bb1145

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb1146:4 %switch_ln682 = switch i2 %trunc_ln324, void %branch5, i2, void %branch3, i2, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln682"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
bb1146115:0 %br_ln0 = br void %bb1139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb1145:5 %switch_ln324 = switch i2 %trunc_ln324, void %branch8, i2, void %branch6, i2, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
bb.split.0:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="13">
<![CDATA[
bb1146:0 %zext_ln538_3 = zext i13 %empty_39

]]></Node>
<StgValue><ssdm name="zext_ln538_3"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1146:1 %buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1146:2 %buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1146:3 %buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0 %store_ln682 = store i8, i7 %buf_1_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln682"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln682 = br void %bb1146115

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0 %store_ln682 = store i8, i7 %buf_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln682"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln682 = br void %bb1146115

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0 %store_ln682 = store i8, i7 %buf_2_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln682"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="0"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln682 = br void %bb1146115

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1145:0 %tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgInput_417

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="13">
<![CDATA[
bb1145:1 %zext_ln538_2 = zext i13 %empty_39

]]></Node>
<StgValue><ssdm name="zext_ln538_2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1145:2 %buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1145:3 %buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1145:4 %buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0 %store_ln324 = store i8 %tmp_V, i7 %buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln324 = br void %bb1145120

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0 %store_ln324 = store i8 %tmp_V, i7 %buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln324 = br void %bb1145120

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch8:0 %store_ln324 = store i8 %tmp_V, i7 %buf_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln324 = br void %bb1145120

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
<literal name="cmp_i_i138_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
bb1145120:0 %br_ln126 = br void %bb1139

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="13">
<![CDATA[
bb1139:1 %zext_ln1620 = zext i13 %empty_39

]]></Node>
<StgValue><ssdm name="zext_ln1620"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1139:2 %buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln1620

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1139:3 %buf_0_V_load = load i7 %buf_0_V_addr_3, void %store_ln682, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1139:4 %buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln1620

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1139:5 %buf_1_V_load = load i7 %buf_1_V_addr_3, void %store_ln682, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1139:6 %buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln1620

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1139:7 %buf_2_V_load = load i7 %buf_2_V_addr_2, void %store_ln682, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1138_ifconv:31 %icmp_ln886 = icmp_eq  i13 %empty_39, i13

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1138_ifconv:32 %br_ln206 = br i1 %icmp_ln886, void, void %bb.split.0

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %p_Val2_2 = phi i8, void %bb1147.split, i8 %src_buf_V_2_0, void %bb.split.0

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %src_buf_V_1_0 = phi i8, void %bb1147.split, i8 %src_buf_V_1_1, void %bb.split.0

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %p_Val2_1 = phi i8, void %bb1147.split, i8 %src_buf_V_1_0, void %bb.split.0

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %src_buf_V_0_0 = phi i8, void %bb1147.split, i8 %src_buf_V_0_1, void %bb.split.0

]]></Node>
<StgValue><ssdm name="src_buf_V_0_0"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %p_Val2_s = phi i8, void %bb1147.split, i8 %src_buf_V_0_0, void %bb.split.0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5 %src_buf_V_2_0 = phi i8, void %bb1147.split, i8 %src_buf_V_2_1, void %bb.split.0

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1139:0 %empty_40 = phi i8 %tmp_V, void %bb1145120, i8, void %bb1146115

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1139:3 %buf_0_V_load = load i7 %buf_0_V_addr_3, void %store_ln682, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1139:5 %buf_1_V_load = load i7 %buf_1_V_addr_3, void %store_ln682, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1139:7 %buf_2_V_load = load i7 %buf_2_V_addr_2, void %store_ln682, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
bb1139:8 %buf_cop_V_0 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_1

]]></Node>
<StgValue><ssdm name="buf_cop_V_0"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
bb1139:9 %tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="icmp_ln882_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
bb1139:10 %br_ln138 = br void %bb1138_ifconv

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1138_ifconv:0 %buf_cop_V_0_0 = phi i8 %buf_cop_V_0, void %bb1139, i8, void %.split6

]]></Node>
<StgValue><ssdm name="buf_cop_V_0_0"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1138_ifconv:1 %buf_cop_V_1 = phi i8 %tmp, void %bb1139, i8, void %.split6

]]></Node>
<StgValue><ssdm name="buf_cop_V_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1138_ifconv:2 %buf_cop_V_2 = phi i8 %empty_40, void %bb1139, i8, void %.split6

]]></Node>
<StgValue><ssdm name="buf_cop_V_2"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:3 %src_buf_V_0_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_0_0

]]></Node>
<StgValue><ssdm name="src_buf_V_0_1"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:4 %src_buf_V_1_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:5 %src_buf_V_2_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_2

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:6 %p_Result_1 = select i1 %tobool_i_i, i8, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1983" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:7 %icmp_ln882_6 = icmp_ult  i8 %src_buf_V_0_0, i8 %p_Result_1

]]></Node>
<StgValue><ssdm name="icmp_ln882_6"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1983" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:8 %select_ln56 = select i1 %icmp_ln882_6, i8 %src_buf_V_0_0, i8 %p_Result_1

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:9 %empty_41 = select i1 %tobool_i_i_1983, i8 %p_Result_1, i8 %select_ln56

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_21010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:10 %icmp_ln882_7 = icmp_ult  i8 %src_buf_V_0_1, i8 %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln882_7"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_21010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:11 %select_ln56_1 = select i1 %icmp_ln882_7, i8 %src_buf_V_0_1, i8 %empty_41

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:12 %empty_42 = select i1 %tobool_i_i_21010, i8 %empty_41, i8 %select_ln56_1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:13 %icmp_ln882_8 = icmp_ult  i8 %p_Val2_1, i8 %empty_42

]]></Node>
<StgValue><ssdm name="icmp_ln882_8"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:14 %select_ln56_2 = select i1 %icmp_ln882_8, i8 %p_Val2_1, i8 %empty_42

]]></Node>
<StgValue><ssdm name="select_ln56_2"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:15 %empty_43 = select i1 %tobool_i_i_1, i8 %empty_42, i8 %select_ln56_2

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:16 %icmp_ln882_9 = icmp_ult  i8 %src_buf_V_1_0, i8 %empty_43

]]></Node>
<StgValue><ssdm name="icmp_ln882_9"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:17 %select_ln56_3 = select i1 %icmp_ln882_9, i8 %src_buf_V_1_0, i8 %empty_43

]]></Node>
<StgValue><ssdm name="select_ln56_3"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:18 %empty_44 = select i1 %tobool_i_i_1_1, i8 %empty_43, i8 %select_ln56_3

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:19 %icmp_ln882_10 = icmp_ult  i8 %src_buf_V_1_1, i8 %empty_44

]]></Node>
<StgValue><ssdm name="icmp_ln882_10"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:20 %select_ln56_4 = select i1 %icmp_ln882_10, i8 %src_buf_V_1_1, i8 %empty_44

]]></Node>
<StgValue><ssdm name="select_ln56_4"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:21 %empty_45 = select i1 %tobool_i_i_1_2, i8 %empty_44, i8 %select_ln56_4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:22 %icmp_ln882_11 = icmp_ult  i8 %p_Val2_2, i8 %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln882_11"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:23 %select_ln56_5 = select i1 %icmp_ln882_11, i8 %p_Val2_2, i8 %empty_45

]]></Node>
<StgValue><ssdm name="select_ln56_5"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:24 %empty_46 = select i1 %tobool_i_i_2, i8 %empty_45, i8 %select_ln56_5

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:25 %icmp_ln882_12 = icmp_ult  i8 %src_buf_V_2_0, i8 %empty_46

]]></Node>
<StgValue><ssdm name="icmp_ln882_12"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:26 %select_ln56_6 = select i1 %icmp_ln882_12, i8 %src_buf_V_2_0, i8 %empty_46

]]></Node>
<StgValue><ssdm name="select_ln56_6"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:27 %empty_47 = select i1 %tobool_i_i_2_1, i8 %empty_46, i8 %select_ln56_6

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1138_ifconv:28 %icmp_ln882_13 = icmp_ult  i8 %src_buf_V_2_1, i8 %empty_47

]]></Node>
<StgValue><ssdm name="icmp_ln882_13"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
<literal name="tobool_i_i_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:29 %select_ln56_7 = select i1 %icmp_ln882_13, i8 %src_buf_V_2_1, i8 %empty_47

]]></Node>
<StgValue><ssdm name="select_ln56_7"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1138_ifconv:30 %OutputValues_V = select i1 %tobool_i_i_2_2, i8 %empty_47, i8 %select_ln56_7

]]></Node>
<StgValue><ssdm name="OutputValues_V"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %imgOutput_418, i8 %OutputValues_V

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln209 = br void %bb.split.0

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="210" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0 %add_ln695_2 = add i13 %empty_38, i13

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %bb1147

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
