// Seed: 2398331091
module module_0;
  always begin
    id_1 <= 1'b0;
  end
  wire id_2;
  wire id_3;
  tri1 id_4;
  assign #1 id_2 = id_3;
  uwire id_5, id_6, id_7;
  assign id_4 = 1;
  always_latch #1 id_5 = id_7;
  assign id_5 = 1'b0;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  assign id_3 = id_10;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1
    , id_8,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    output tri0 id_5
    , id_9,
    input tri0 id_6
);
  module_0();
  assign id_8 = 1;
endmodule
