\hypertarget{structLPC__I2S__T}{}\section{L\+P\+C\+\_\+\+I2\+S\+\_\+T Struct Reference}
\label{structLPC__I2S__T}\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}


I2S register block structure.  




{\ttfamily \#include $<$i2s\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+I2\+S\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_ab94e2f49e7d70f8b19c3d74f2e67878e}{D\+AI}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_ad574a0e2f1cdec634e05ee8176c0450e}{D\+AO}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a2259283a5ad23aa09617861948df25d7}{D\+MA} \mbox{[}\hyperlink{group__I2S__17XX__40XX_ggac04c1583101ddd661886d9677683421bab9921186ab93fee889b2074d508b88ce}{I2\+S\+\_\+\+D\+M\+A\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a0ed73323cb1c577293f1416c6c55c47f}{I\+RQ}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a3f0c2587313eb723ac48ad06af157df9}{R\+X\+B\+I\+T\+R\+A\+TE}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__I2S__T_aac5c44248c1354eb4320eb5fa5b18baa}{R\+X\+F\+I\+FO}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a257e2de4bfa371adba9eeb4c2e95fe09}{R\+X\+M\+O\+DE}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a03d51065fa11a182809e189b919b034a}{R\+X\+R\+A\+TE}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a35299409c86d4860e936a7ff3e5603bf}{S\+T\+A\+TE}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a16c60f11507aee3e4aef26c365a02ce2}{T\+X\+B\+I\+T\+R\+A\+TE}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__I2S__T_aa3a381d218c4342917885fa3a51e82d8}{T\+X\+F\+I\+FO}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_a30384953ab71a349e60ed555b4ec4552}{T\+X\+M\+O\+DE}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__I2S__T_ab62a8a48830412bcf4cec1b1ed5a5b21}{T\+X\+R\+A\+TE}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2S register block structure. 

Definition at line 56 of file i2s\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!D\+AI@{D\+AI}}
\index{D\+AI@{D\+AI}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+AI}{DAI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+D\+AI}\hypertarget{structLPC__I2S__T_ab94e2f49e7d70f8b19c3d74f2e67878e}{}\label{structLPC__I2S__T_ab94e2f49e7d70f8b19c3d74f2e67878e}
I2S Digital Audio Input Register. Contains control bits for the I2S receive channel 

Definition at line 58 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!D\+AO@{D\+AO}}
\index{D\+AO@{D\+AO}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+AO}{DAO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+D\+AO}\hypertarget{structLPC__I2S__T_ad574a0e2f1cdec634e05ee8176c0450e}{}\label{structLPC__I2S__T_ad574a0e2f1cdec634e05ee8176c0450e}
$<$ I2S Structure I2S Digital Audio Output Register. Contains control bits for the I2S transmit channel 

Definition at line 57 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+MA}{DMA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+D\+MA\mbox{[}{\bf I2\+S\+\_\+\+D\+M\+A\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}}\hypertarget{structLPC__I2S__T_a2259283a5ad23aa09617861948df25d7}{}\label{structLPC__I2S__T_a2259283a5ad23aa09617861948df25d7}
I2S D\+MA Configuration Registers. Contains control information for D\+MA request channels 

Definition at line 62 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!I\+RQ@{I\+RQ}}
\index{I\+RQ@{I\+RQ}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+RQ}{IRQ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+I\+RQ}\hypertarget{structLPC__I2S__T_a0ed73323cb1c577293f1416c6c55c47f}{}\label{structLPC__I2S__T_a0ed73323cb1c577293f1416c6c55c47f}
I2S Interrupt Request Control Register. Contains bits that control how the I2S interrupt request is generated 

Definition at line 63 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+B\+I\+T\+R\+A\+TE@{R\+X\+B\+I\+T\+R\+A\+TE}}
\index{R\+X\+B\+I\+T\+R\+A\+TE@{R\+X\+B\+I\+T\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+B\+I\+T\+R\+A\+TE}{RXBITRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+R\+X\+B\+I\+T\+R\+A\+TE}\hypertarget{structLPC__I2S__T_a3f0c2587313eb723ac48ad06af157df9}{}\label{structLPC__I2S__T_a3f0c2587313eb723ac48ad06af157df9}
I2S Receive bit rate divider. This register determines the I2S receive bit rate by specifying the value to divide R\+X\+\_\+\+M\+C\+LK by in order to produce the receive bit clock 

Definition at line 67 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+F\+I\+FO@{R\+X\+F\+I\+FO}}
\index{R\+X\+F\+I\+FO@{R\+X\+F\+I\+FO}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+F\+I\+FO}{RXFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+R\+X\+F\+I\+FO}\hypertarget{structLPC__I2S__T_aac5c44248c1354eb4320eb5fa5b18baa}{}\label{structLPC__I2S__T_aac5c44248c1354eb4320eb5fa5b18baa}
I2S Receive F\+I\+FO. Access register for the 8 x 32-\/bit receiver F\+I\+FO 

Definition at line 60 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+M\+O\+DE@{R\+X\+M\+O\+DE}}
\index{R\+X\+M\+O\+DE@{R\+X\+M\+O\+DE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+M\+O\+DE}{RXMODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+R\+X\+M\+O\+DE}\hypertarget{structLPC__I2S__T_a257e2de4bfa371adba9eeb4c2e95fe09}{}\label{structLPC__I2S__T_a257e2de4bfa371adba9eeb4c2e95fe09}
I2S Receive mode control 

Definition at line 69 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+R\+A\+TE@{R\+X\+R\+A\+TE}}
\index{R\+X\+R\+A\+TE@{R\+X\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+R\+A\+TE}{RXRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+R\+X\+R\+A\+TE}\hypertarget{structLPC__I2S__T_a03d51065fa11a182809e189b919b034a}{}\label{structLPC__I2S__T_a03d51065fa11a182809e189b919b034a}
I2S Receive M\+C\+LK divider. This register determines the I2S RX M\+C\+LK rate by specifying the value to divide P\+C\+LK by in order to produce M\+C\+LK 

Definition at line 65 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!S\+T\+A\+TE@{S\+T\+A\+TE}}
\index{S\+T\+A\+TE@{S\+T\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+TE}{STATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+S\+T\+A\+TE}\hypertarget{structLPC__I2S__T_a35299409c86d4860e936a7ff3e5603bf}{}\label{structLPC__I2S__T_a35299409c86d4860e936a7ff3e5603bf}
I2S Status Feedback Register. Contains status information about the I2S interface 

Definition at line 61 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+B\+I\+T\+R\+A\+TE@{T\+X\+B\+I\+T\+R\+A\+TE}}
\index{T\+X\+B\+I\+T\+R\+A\+TE@{T\+X\+B\+I\+T\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+B\+I\+T\+R\+A\+TE}{TXBITRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+T\+X\+B\+I\+T\+R\+A\+TE}\hypertarget{structLPC__I2S__T_a16c60f11507aee3e4aef26c365a02ce2}{}\label{structLPC__I2S__T_a16c60f11507aee3e4aef26c365a02ce2}
I2S Transmit bit rate divider. This register determines the I2S transmit bit rate by specifying the value to divide T\+X\+\_\+\+M\+C\+LK by in order to produce the transmit bit clock 

Definition at line 66 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+F\+I\+FO@{T\+X\+F\+I\+FO}}
\index{T\+X\+F\+I\+FO@{T\+X\+F\+I\+FO}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+F\+I\+FO}{TXFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+T\+X\+F\+I\+FO}\hypertarget{structLPC__I2S__T_aa3a381d218c4342917885fa3a51e82d8}{}\label{structLPC__I2S__T_aa3a381d218c4342917885fa3a51e82d8}
I2S Transmit F\+I\+FO. Access register for the 8 x 32-\/bit transmitter F\+I\+FO 

Definition at line 59 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+M\+O\+DE@{T\+X\+M\+O\+DE}}
\index{T\+X\+M\+O\+DE@{T\+X\+M\+O\+DE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+M\+O\+DE}{TXMODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+T\+X\+M\+O\+DE}\hypertarget{structLPC__I2S__T_a30384953ab71a349e60ed555b4ec4552}{}\label{structLPC__I2S__T_a30384953ab71a349e60ed555b4ec4552}
I2S Transmit mode control 

Definition at line 68 of file i2s\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+R\+A\+TE@{T\+X\+R\+A\+TE}}
\index{T\+X\+R\+A\+TE@{T\+X\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+R\+A\+TE}{TXRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+S\+\_\+\+T\+::\+T\+X\+R\+A\+TE}\hypertarget{structLPC__I2S__T_ab62a8a48830412bcf4cec1b1ed5a5b21}{}\label{structLPC__I2S__T_ab62a8a48830412bcf4cec1b1ed5a5b21}
I2S Transmit M\+C\+LK divider. This register determines the I2S TX M\+C\+LK rate by specifying the value to divide P\+C\+LK by in order to produce M\+C\+LK 

Definition at line 64 of file i2s\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{i2s__17xx__40xx_8h}{i2s\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
