<stg><name>compute_connectivity_mask</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32">
<![CDATA[
codeRepl:2 %call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18, i32 %connectivity_mask_19, i32 %connectivity_mask_20, i32 %connectivity_mask_21, i32 %connectivity_mask_22, i32 %connectivity_mask_23, i32 %connectivity_mask_24, i32 %connectivity_mask_25, i32 %connectivity_mask_26, i32 %connectivity_mask_27, i32 %connectivity_mask_28, i32 %connectivity_mask_29, i32 %connectivity_mask_30, i32 %connectivity_mask_31, i32 %connectivity_mask_32, i32 %connectivity_mask_33, i32 %connectivity_mask_34, i32 %connectivity_mask_35, i32 %connectivity_mask_36, i32 %connectivity_mask_37, i32 %connectivity_mask_38, i32 %connectivity_mask_39, i32 %connectivity_mask_40, i32 %connectivity_mask_41, i32 %connectivity_mask_42, i32 %connectivity_mask_43, i32 %connectivity_mask_44, i32 %connectivity_mask_45, i32 %connectivity_mask_46, i32 %connectivity_mask_47, i32 %connectivity_mask_48, i32 %connectivity_mask_49, i32 %connectivity_mask_50, i32 %connectivity_mask_51, i32 %connectivity_mask_52, i32 %connectivity_mask_53, i32 %connectivity_mask_54, i32 %connectivity_mask_55, i32 %connectivity_mask_56, i32 %connectivity_mask_57, i32 %connectivity_mask_58, i32 %connectivity_mask_59, i32 %connectivity_mask_60, i32 %connectivity_mask_61, i32 %connectivity_mask_62, i32 %connectivity_mask_63, i32 %connectivity_mask_64, i32 %connectivity_mask_65, i32 %connectivity_mask_66, i32 %connectivity_mask_67, i32 %connectivity_mask_68, i32 %connectivity_mask_69, i32 %connectivity_mask_70, i32 %connectivity_mask_71, i32 %connectivity_mask_72, i32 %connectivity_mask_73, i32 %connectivity_mask_74, i32 %connectivity_mask_75, i32 %connectivity_mask_76, i32 %connectivity_mask_77, i32 %connectivity_mask_78, i32 %connectivity_mask_79, i32 %connectivity_mask_80, i32 %connectivity_mask_81, i32 %connectivity_mask_82, i32 %connectivity_mask_83, i32 %connectivity_mask_84, i32 %connectivity_mask_85, i32 %connectivity_mask_86, i32 %connectivity_mask_87, i32 %connectivity_mask_88, i32 %connectivity_mask_89, i32 %connectivity_mask_90, i32 %connectivity_mask_91, i32 %connectivity_mask_92, i32 %connectivity_mask_93, i32 %connectivity_mask_94, i32 %connectivity_mask_95, i32 %connectivity_mask_96, i32 %connectivity_mask_97, i32 %connectivity_mask_98, i32 %connectivity_mask_99

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32">
<![CDATA[
codeRepl:2 %call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18, i32 %connectivity_mask_19, i32 %connectivity_mask_20, i32 %connectivity_mask_21, i32 %connectivity_mask_22, i32 %connectivity_mask_23, i32 %connectivity_mask_24, i32 %connectivity_mask_25, i32 %connectivity_mask_26, i32 %connectivity_mask_27, i32 %connectivity_mask_28, i32 %connectivity_mask_29, i32 %connectivity_mask_30, i32 %connectivity_mask_31, i32 %connectivity_mask_32, i32 %connectivity_mask_33, i32 %connectivity_mask_34, i32 %connectivity_mask_35, i32 %connectivity_mask_36, i32 %connectivity_mask_37, i32 %connectivity_mask_38, i32 %connectivity_mask_39, i32 %connectivity_mask_40, i32 %connectivity_mask_41, i32 %connectivity_mask_42, i32 %connectivity_mask_43, i32 %connectivity_mask_44, i32 %connectivity_mask_45, i32 %connectivity_mask_46, i32 %connectivity_mask_47, i32 %connectivity_mask_48, i32 %connectivity_mask_49, i32 %connectivity_mask_50, i32 %connectivity_mask_51, i32 %connectivity_mask_52, i32 %connectivity_mask_53, i32 %connectivity_mask_54, i32 %connectivity_mask_55, i32 %connectivity_mask_56, i32 %connectivity_mask_57, i32 %connectivity_mask_58, i32 %connectivity_mask_59, i32 %connectivity_mask_60, i32 %connectivity_mask_61, i32 %connectivity_mask_62, i32 %connectivity_mask_63, i32 %connectivity_mask_64, i32 %connectivity_mask_65, i32 %connectivity_mask_66, i32 %connectivity_mask_67, i32 %connectivity_mask_68, i32 %connectivity_mask_69, i32 %connectivity_mask_70, i32 %connectivity_mask_71, i32 %connectivity_mask_72, i32 %connectivity_mask_73, i32 %connectivity_mask_74, i32 %connectivity_mask_75, i32 %connectivity_mask_76, i32 %connectivity_mask_77, i32 %connectivity_mask_78, i32 %connectivity_mask_79, i32 %connectivity_mask_80, i32 %connectivity_mask_81, i32 %connectivity_mask_82, i32 %connectivity_mask_83, i32 %connectivity_mask_84, i32 %connectivity_mask_85, i32 %connectivity_mask_86, i32 %connectivity_mask_87, i32 %connectivity_mask_88, i32 %connectivity_mask_89, i32 %connectivity_mask_90, i32 %connectivity_mask_91, i32 %connectivity_mask_92, i32 %connectivity_mask_93, i32 %connectivity_mask_94, i32 %connectivity_mask_95, i32 %connectivity_mask_96, i32 %connectivity_mask_97, i32 %connectivity_mask_98, i32 %connectivity_mask_99

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="0" op_103_bw="0">
<![CDATA[
codeRepl:3 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_385_1, i32 %connectivity_mask_0, i32 %edge_list, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18, i32 %connectivity_mask_19, i32 %connectivity_mask_20, i32 %connectivity_mask_21, i32 %connectivity_mask_22, i32 %connectivity_mask_23, i32 %connectivity_mask_24, i32 %connectivity_mask_25, i32 %connectivity_mask_26, i32 %connectivity_mask_27, i32 %connectivity_mask_28, i32 %connectivity_mask_29, i32 %connectivity_mask_30, i32 %connectivity_mask_31, i32 %connectivity_mask_32, i32 %connectivity_mask_33, i32 %connectivity_mask_34, i32 %connectivity_mask_35, i32 %connectivity_mask_36, i32 %connectivity_mask_37, i32 %connectivity_mask_38, i32 %connectivity_mask_39, i32 %connectivity_mask_40, i32 %connectivity_mask_41, i32 %connectivity_mask_42, i32 %connectivity_mask_43, i32 %connectivity_mask_44, i32 %connectivity_mask_45, i32 %connectivity_mask_46, i32 %connectivity_mask_47, i32 %connectivity_mask_48, i32 %connectivity_mask_49, i32 %connectivity_mask_50, i32 %connectivity_mask_51, i32 %connectivity_mask_52, i32 %connectivity_mask_53, i32 %connectivity_mask_54, i32 %connectivity_mask_55, i32 %connectivity_mask_56, i32 %connectivity_mask_57, i32 %connectivity_mask_58, i32 %connectivity_mask_59, i32 %connectivity_mask_60, i32 %connectivity_mask_61, i32 %connectivity_mask_62, i32 %connectivity_mask_63, i32 %connectivity_mask_64, i32 %connectivity_mask_65, i32 %connectivity_mask_66, i32 %connectivity_mask_67, i32 %connectivity_mask_68, i32 %connectivity_mask_69, i32 %connectivity_mask_70, i32 %connectivity_mask_71, i32 %connectivity_mask_72, i32 %connectivity_mask_73, i32 %connectivity_mask_74, i32 %connectivity_mask_75, i32 %connectivity_mask_76, i32 %connectivity_mask_77, i32 %connectivity_mask_78, i32 %connectivity_mask_79, i32 %connectivity_mask_80, i32 %connectivity_mask_81, i32 %connectivity_mask_82, i32 %connectivity_mask_83, i32 %connectivity_mask_84, i32 %connectivity_mask_85, i32 %connectivity_mask_86, i32 %connectivity_mask_87, i32 %connectivity_mask_88, i32 %connectivity_mask_89, i32 %connectivity_mask_90, i32 %connectivity_mask_91, i32 %connectivity_mask_92, i32 %connectivity_mask_93, i32 %connectivity_mask_94, i32 %connectivity_mask_95, i32 %connectivity_mask_96, i32 %connectivity_mask_97, i32 %connectivity_mask_98, i32 %connectivity_mask_99

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="0" op_103_bw="0">
<![CDATA[
codeRepl:3 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_385_1, i32 %connectivity_mask_0, i32 %edge_list, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18, i32 %connectivity_mask_19, i32 %connectivity_mask_20, i32 %connectivity_mask_21, i32 %connectivity_mask_22, i32 %connectivity_mask_23, i32 %connectivity_mask_24, i32 %connectivity_mask_25, i32 %connectivity_mask_26, i32 %connectivity_mask_27, i32 %connectivity_mask_28, i32 %connectivity_mask_29, i32 %connectivity_mask_30, i32 %connectivity_mask_31, i32 %connectivity_mask_32, i32 %connectivity_mask_33, i32 %connectivity_mask_34, i32 %connectivity_mask_35, i32 %connectivity_mask_36, i32 %connectivity_mask_37, i32 %connectivity_mask_38, i32 %connectivity_mask_39, i32 %connectivity_mask_40, i32 %connectivity_mask_41, i32 %connectivity_mask_42, i32 %connectivity_mask_43, i32 %connectivity_mask_44, i32 %connectivity_mask_45, i32 %connectivity_mask_46, i32 %connectivity_mask_47, i32 %connectivity_mask_48, i32 %connectivity_mask_49, i32 %connectivity_mask_50, i32 %connectivity_mask_51, i32 %connectivity_mask_52, i32 %connectivity_mask_53, i32 %connectivity_mask_54, i32 %connectivity_mask_55, i32 %connectivity_mask_56, i32 %connectivity_mask_57, i32 %connectivity_mask_58, i32 %connectivity_mask_59, i32 %connectivity_mask_60, i32 %connectivity_mask_61, i32 %connectivity_mask_62, i32 %connectivity_mask_63, i32 %connectivity_mask_64, i32 %connectivity_mask_65, i32 %connectivity_mask_66, i32 %connectivity_mask_67, i32 %connectivity_mask_68, i32 %connectivity_mask_69, i32 %connectivity_mask_70, i32 %connectivity_mask_71, i32 %connectivity_mask_72, i32 %connectivity_mask_73, i32 %connectivity_mask_74, i32 %connectivity_mask_75, i32 %connectivity_mask_76, i32 %connectivity_mask_77, i32 %connectivity_mask_78, i32 %connectivity_mask_79, i32 %connectivity_mask_80, i32 %connectivity_mask_81, i32 %connectivity_mask_82, i32 %connectivity_mask_83, i32 %connectivity_mask_84, i32 %connectivity_mask_85, i32 %connectivity_mask_86, i32 %connectivity_mask_87, i32 %connectivity_mask_88, i32 %connectivity_mask_89, i32 %connectivity_mask_90, i32 %connectivity_mask_91, i32 %connectivity_mask_92, i32 %connectivity_mask_93, i32 %connectivity_mask_94, i32 %connectivity_mask_95, i32 %connectivity_mask_96, i32 %connectivity_mask_97, i32 %connectivity_mask_98, i32 %connectivity_mask_99

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="15" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
codeRepl:5 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="16" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
codeRepl:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18, i32 %connectivity_mask_19, i32 %connectivity_mask_20, i32 %connectivity_mask_21, i32 %connectivity_mask_22, i32 %connectivity_mask_23, i32 %connectivity_mask_24, i32 %connectivity_mask_25, i32 %connectivity_mask_26, i32 %connectivity_mask_27, i32 %connectivity_mask_28, i32 %connectivity_mask_29, i32 %connectivity_mask_30, i32 %connectivity_mask_31, i32 %connectivity_mask_32, i32 %connectivity_mask_33, i32 %connectivity_mask_34, i32 %connectivity_mask_35, i32 %connectivity_mask_36, i32 %connectivity_mask_37, i32 %connectivity_mask_38, i32 %connectivity_mask_39, i32 %connectivity_mask_40, i32 %connectivity_mask_41, i32 %connectivity_mask_42, i32 %connectivity_mask_43, i32 %connectivity_mask_44, i32 %connectivity_mask_45, i32 %connectivity_mask_46, i32 %connectivity_mask_47, i32 %connectivity_mask_48, i32 %connectivity_mask_49, i32 %connectivity_mask_50, i32 %connectivity_mask_51, i32 %connectivity_mask_52, i32 %connectivity_mask_53, i32 %connectivity_mask_54, i32 %connectivity_mask_55, i32 %connectivity_mask_56, i32 %connectivity_mask_57, i32 %connectivity_mask_58, i32 %connectivity_mask_59, i32 %connectivity_mask_60, i32 %connectivity_mask_61, i32 %connectivity_mask_62, i32 %connectivity_mask_63, i32 %connectivity_mask_64, i32 %connectivity_mask_65, i32 %connectivity_mask_66, i32 %connectivity_mask_67, i32 %connectivity_mask_68, i32 %connectivity_mask_69, i32 %connectivity_mask_70, i32 %connectivity_mask_71, i32 %connectivity_mask_72, i32 %connectivity_mask_73, i32 %connectivity_mask_74, i32 %connectivity_mask_75, i32 %connectivity_mask_76, i32 %connectivity_mask_77, i32 %connectivity_mask_78, i32 %connectivity_mask_79, i32 %connectivity_mask_80, i32 %connectivity_mask_81, i32 %connectivity_mask_82, i32 %connectivity_mask_83, i32 %connectivity_mask_84, i32 %connectivity_mask_85, i32 %connectivity_mask_86, i32 %connectivity_mask_87, i32 %connectivity_mask_88, i32 %connectivity_mask_89, i32 %connectivity_mask_90, i32 %connectivity_mask_91, i32 %connectivity_mask_92, i32 %connectivity_mask_93, i32 %connectivity_mask_94, i32 %connectivity_mask_95, i32 %connectivity_mask_96, i32 %connectivity_mask_97, i32 %connectivity_mask_98, i32 %connectivity_mask_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
codeRepl:5 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="19" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
codeRepl:6 %ret_ln405 = ret

]]></Node>
<StgValue><ssdm name="ret_ln405"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
