Classic Timing Analyzer report for counter
Wed Jan 24 14:44:53 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                          ; To                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 14.900 ns                        ; count_up                                                                      ; rs_flipflop:main_rs|q1                                                 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.600 ns                        ; my8bitdisplay:digitdisp|result[3]                                             ; segm_o1[3]                                                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -8.900 ns                        ; count_down                                                                    ; rs_flipflop:main_rs|q1                                                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 33.22 MHz ( period = 30.100 ns ) ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                               ;                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K70RC240-4    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                          ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 26.100 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 26.100 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 26.100 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 26.100 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 25.800 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 25.800 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 25.800 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 25.800 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 23.300 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 23.300 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 23.300 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 23.300 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 23.000 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 23.000 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 23.000 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 23.000 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 22.400 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 22.300 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 22.000 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 21.900 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                               ;                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+------------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                     ; To Clock ;
+-------+--------------+------------+------------+------------------------+----------+
; N/A   ; None         ; 14.900 ns  ; count_up   ; rs_flipflop:main_rs|q  ; clk      ;
; N/A   ; None         ; 14.900 ns  ; count_up   ; rs_flipflop:main_rs|q1 ; clk      ;
; N/A   ; None         ; 14.600 ns  ; count_down ; rs_flipflop:main_rs|q  ; clk      ;
; N/A   ; None         ; 14.600 ns  ; count_down ; rs_flipflop:main_rs|q1 ; clk      ;
+-------+--------------+------------+------------+------------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+-----------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------+------------+------------+
; N/A   ; None         ; 17.600 ns  ; my8bitdisplay:digitdisp|result[7] ; segm_o1[7] ; clk        ;
; N/A   ; None         ; 17.600 ns  ; my8bitdisplay:digitdisp|result[4] ; segm_o1[4] ; clk        ;
; N/A   ; None         ; 17.600 ns  ; my8bitdisplay:digitdisp|result[3] ; segm_o1[3] ; clk        ;
; N/A   ; None         ; 17.400 ns  ; my8bitdisplay:unitdisp|result[7]  ; segm_o2[7] ; clk        ;
; N/A   ; None         ; 17.400 ns  ; my8bitdisplay:unitdisp|result[6]  ; segm_o2[6] ; clk        ;
; N/A   ; None         ; 15.900 ns  ; my8bitdisplay:unitdisp|result[5]  ; segm_o2[5] ; clk        ;
; N/A   ; None         ; 15.900 ns  ; my8bitdisplay:unitdisp|result[4]  ; segm_o2[4] ; clk        ;
; N/A   ; None         ; 15.900 ns  ; my8bitdisplay:unitdisp|result[3]  ; segm_o2[3] ; clk        ;
; N/A   ; None         ; 15.900 ns  ; my8bitdisplay:unitdisp|result[2]  ; segm_o2[2] ; clk        ;
; N/A   ; None         ; 15.900 ns  ; my8bitdisplay:unitdisp|result[1]  ; segm_o2[1] ; clk        ;
; N/A   ; None         ; 15.900 ns  ; my8bitdisplay:digitdisp|result[2] ; segm_o1[2] ; clk        ;
+-------+--------------+------------+-----------------------------------+------------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+------------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                     ; To Clock ;
+---------------+-------------+-----------+------------+------------------------+----------+
; N/A           ; None        ; -8.900 ns ; count_down ; rs_flipflop:main_rs|q  ; clk      ;
; N/A           ; None        ; -8.900 ns ; count_down ; rs_flipflop:main_rs|q1 ; clk      ;
; N/A           ; None        ; -9.200 ns ; count_up   ; rs_flipflop:main_rs|q  ; clk      ;
; N/A           ; None        ; -9.200 ns ; count_up   ; rs_flipflop:main_rs|q1 ; clk      ;
+---------------+-------------+-----------+------------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 24 14:44:52 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 33.22 MHz between source register "lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]" and destination register "lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]" (period= 30.1 ns)
    Info: + Longest register to register delay is 26.100 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C47; Fanout = 5; REG Node = 'lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]'
        Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC5_C46; Fanout = 3; COMB Node = 'LessThan0~0'
        Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 7.600 ns; Loc. = LC1_C46; Fanout = 1; COMB Node = 'LessThan0~35'
        Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 9.600 ns; Loc. = LC2_C46; Fanout = 1; COMB Node = 'LessThan0~23'
        Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 14.700 ns; Loc. = LC6_C47; Fanout = 1; COMB Node = 'LessThan0~4'
        Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC8_C47; Fanout = 27; COMB Node = 'LessThan0~7'
        Info: 7: + IC(3.000 ns) + CELL(2.700 ns) = 23.600 ns; Loc. = LC7_C48; Fanout = 11; COMB Node = 'count~13'
        Info: 8: + IC(0.500 ns) + CELL(2.000 ns) = 26.100 ns; Loc. = LC2_C48; Fanout = 7; REG Node = 'lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]'
        Info: Total cell delay = 16.200 ns ( 62.07 % )
        Info: Total interconnect delay = 9.900 ns ( 37.93 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C48; Fanout = 7; REG Node = 'lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
        Info: - Longest clock path from clock "clk" to source register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C47; Fanout = 5; REG Node = 'lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Micro setup delay of destination is 2.600 ns
Info: tsu for register "rs_flipflop:main_rs|q" (data pin = "count_up", clock pin = "clk") is 14.900 ns
    Info: + Longest pin to register delay is 19.300 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 2; PIN Node = 'count_up'
        Info: 2: + IC(7.000 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs|q'
        Info: Total cell delay = 12.300 ns ( 63.73 % )
        Info: Total interconnect delay = 7.000 ns ( 36.27 % )
    Info: + Micro setup delay of destination is 2.600 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs|q'
        Info: Total cell delay = 2.900 ns ( 41.43 % )
        Info: Total interconnect delay = 4.100 ns ( 58.57 % )
Info: tco from clock "clk" to destination pin "segm_o1[7]" through register "my8bitdisplay:digitdisp|result[7]" is 17.600 ns
    Info: + Longest clock path from clock "clk" to source register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_C36; Fanout = 1; REG Node = 'my8bitdisplay:digitdisp|result[7]'
        Info: Total cell delay = 2.900 ns ( 41.43 % )
        Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Longest register to pin delay is 9.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C36; Fanout = 1; REG Node = 'my8bitdisplay:digitdisp|result[7]'
        Info: 2: + IC(4.200 ns) + CELL(5.000 ns) = 9.200 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'segm_o1[7]'
        Info: Total cell delay = 5.000 ns ( 54.35 % )
        Info: Total interconnect delay = 4.200 ns ( 45.65 % )
Info: th for register "rs_flipflop:main_rs|q" (data pin = "count_down", clock pin = "clk") is -8.900 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs|q'
        Info: Total cell delay = 2.900 ns ( 41.43 % )
        Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro hold delay of destination is 3.100 ns
    Info: - Shortest pin to register delay is 19.000 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 2; PIN Node = 'count_down'
        Info: 2: + IC(7.000 ns) + CELL(1.700 ns) = 19.000 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs|q'
        Info: Total cell delay = 12.000 ns ( 63.16 % )
        Info: Total interconnect delay = 7.000 ns ( 36.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Wed Jan 24 14:44:53 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


