[2025-09-18 02:01:23] START suite=qualcomm_srv trace=srv272_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv272_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502636 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 35 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000003 cycles: 4935307 heartbeat IPC: 4.111 cumulative IPC: 4.052 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4935307 cumulative IPC: 4.052 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4935307 cumulative IPC: 4.052 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11673039 heartbeat IPC: 1.484 cumulative IPC: 1.484 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18358794 heartbeat IPC: 1.496 cumulative IPC: 1.49 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 25035605 heartbeat IPC: 1.498 cumulative IPC: 1.493 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 31693480 heartbeat IPC: 1.502 cumulative IPC: 1.495 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 38337784 heartbeat IPC: 1.505 cumulative IPC: 1.497 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 44979452 heartbeat IPC: 1.506 cumulative IPC: 1.498 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 51587873 heartbeat IPC: 1.513 cumulative IPC: 1.5 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 58243849 heartbeat IPC: 1.502 cumulative IPC: 1.501 (Simulation time: 00 hr 08 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv272_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 64856133 heartbeat IPC: 1.512 cumulative IPC: 1.502 (Simulation time: 00 hr 09 min 51 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 66557732 cumulative IPC: 1.502 (Simulation time: 00 hr 10 min 45 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 66557732 cumulative IPC: 1.502 (Simulation time: 00 hr 10 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv272_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.502 instructions: 100000003 cycles: 66557732
CPU 0 Branch Prediction Accuracy: 93.85% MPKI: 11.46 Average ROB Occupancy at Mispredict: 31.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00532
BRANCH_INDIRECT: 0.4236
BRANCH_CONDITIONAL: 10.82
BRANCH_DIRECT_CALL: 0.00207
BRANCH_INDIRECT_CALL: 0.2111
BRANCH_RETURN: 0.00768


====Backend Stall Breakdown====
ROB_STALL: 140088
LQ_STALL: 0
SQ_STALL: 2


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 333.07693
REPLAY_LOAD: 69.652176
NON_REPLAY_LOAD: 20.738869

== Total ==
ADDR_TRANS: 12990
REPLAY_LOAD: 3204
NON_REPLAY_LOAD: 123894

== Counts ==
ADDR_TRANS: 39
REPLAY_LOAD: 46
NON_REPLAY_LOAD: 5974

cpu0->cpu0_STLB TOTAL        ACCESS:    1753101 HIT:    1751220 MISS:       1881 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1753101 HIT:    1751220 MISS:       1881 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 76.44 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7988386 HIT:    7855170 MISS:     133216 MSHR_MERGE:       1229
cpu0->cpu0_L2C LOAD         ACCESS:    7324460 HIT:    7218524 MISS:     105936 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:     175221 HIT:     157541 MISS:      17680 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      19181 HIT:      15061 MISS:       4120 MSHR_MERGE:       1225
cpu0->cpu0_L2C WRITE        ACCESS:     467443 HIT:     462576 MISS:       4867 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2081 HIT:       1468 MISS:        613 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       9620 ISSUED:       9620 USEFUL:       1142 USELESS:        240
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15695721 HIT:    7151188 MISS:    8544533 MSHR_MERGE:    2238437
cpu0->cpu0_L1I LOAD         ACCESS:   15695721 HIT:    7151188 MISS:    8544533 MSHR_MERGE:    2238437
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27456793 HIT:   25644980 MISS:    1811813 MSHR_MERGE:     606577
cpu0->cpu0_L1D LOAD         ACCESS:   15038910 HIT:   13668659 MISS:    1370251 MSHR_MERGE:     351883
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      31249 HIT:      20717 MISS:      10532 MSHR_MERGE:        971
cpu0->cpu0_L1D WRITE        ACCESS:   12382866 HIT:   11953917 MISS:     428949 MSHR_MERGE:     253723
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3768 HIT:       1687 MISS:       2081 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:      33384 ISSUED:      31249 USEFUL:       4783 USELESS:       4776
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13055510 HIT:   11078639 MISS:    1976871 MSHR_MERGE:    1018610
cpu0->cpu0_ITLB LOAD         ACCESS:   13055510 HIT:   11078639 MISS:    1976871 MSHR_MERGE:    1018610
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.037 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25824883 HIT:   24677121 MISS:    1147762 MSHR_MERGE:     352922
cpu0->cpu0_DTLB LOAD         ACCESS:   25824883 HIT:   24677121 MISS:    1147762 MSHR_MERGE:     352922
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.146 cycles
cpu0->LLC TOTAL        ACCESS:     181656 HIT:     176356 MISS:       5300 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     105932 HIT:     104575 MISS:       1357 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      17680 HIT:      14619 MISS:       3061 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       2895 HIT:       2316 MISS:        579 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      54536 HIT:      54528 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        613 HIT:        318 MISS:        295 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 80.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        323
  ROW_BUFFER_MISS:       4969
  AVG DBUS CONGESTED CYCLE: 3.238
Channel 0 WQ ROW_BUFFER_HIT:          4
  ROW_BUFFER_MISS:        112
  FULL:          0
Channel 0 REFRESHES ISSUED:       5546

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       596963       357219        19849          306
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16          673           71           37
  STLB miss resolved @ L2C                0          681          610           64           18
  STLB miss resolved @ LLC                0           88           98           60           23
  STLB miss resolved @ MEM                0            0           23           71          236

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             148509        47988      1477686        14559           71
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          133          767          139            2
  STLB miss resolved @ L2C                0          904          636          136            0
  STLB miss resolved @ LLC                0          135          134            9            2
  STLB miss resolved @ MEM                0            0            3            9           13
[2025-09-18 02:12:08] END   suite=qualcomm_srv trace=srv272_ap (rc=0)
