// Seed: 1810288141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always #1 $display;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  if (1) wire id_4, id_5 = id_2 / id_4;
  else logic [7:0] id_6, id_7;
  module_0(
      id_4, id_2, id_5, id_4, id_4, id_4, id_2, id_2, id_4, id_5, id_4, id_5, id_5
  );
  wire id_8, id_9;
  assign id_6[1'd0] = "";
  wire id_10;
endmodule
