{
  "module_name": "tpc0_qm_masks.h",
  "hash_id": "1249f497e8e14ab70dc9b4378473eccaef06168de5ce7acef1ce8c1eff212ca6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc0_qm_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC0_QM_MASKS_H_\n#define ASIC_REG_TPC0_QM_MASKS_H_\n\n \n\n \n#define TPC0_QM_GLBL_CFG0_PQF_EN_SHIFT                               0\n#define TPC0_QM_GLBL_CFG0_PQF_EN_MASK                                0x1\n#define TPC0_QM_GLBL_CFG0_CQF_EN_SHIFT                               1\n#define TPC0_QM_GLBL_CFG0_CQF_EN_MASK                                0x2\n#define TPC0_QM_GLBL_CFG0_CP_EN_SHIFT                                2\n#define TPC0_QM_GLBL_CFG0_CP_EN_MASK                                 0x4\n#define TPC0_QM_GLBL_CFG0_DMA_EN_SHIFT                               3\n#define TPC0_QM_GLBL_CFG0_DMA_EN_MASK                                0x8\n\n \n#define TPC0_QM_GLBL_CFG1_PQF_STOP_SHIFT                             0\n#define TPC0_QM_GLBL_CFG1_PQF_STOP_MASK                              0x1\n#define TPC0_QM_GLBL_CFG1_CQF_STOP_SHIFT                             1\n#define TPC0_QM_GLBL_CFG1_CQF_STOP_MASK                              0x2\n#define TPC0_QM_GLBL_CFG1_CP_STOP_SHIFT                              2\n#define TPC0_QM_GLBL_CFG1_CP_STOP_MASK                               0x4\n#define TPC0_QM_GLBL_CFG1_DMA_STOP_SHIFT                             3\n#define TPC0_QM_GLBL_CFG1_DMA_STOP_MASK                              0x8\n#define TPC0_QM_GLBL_CFG1_PQF_FLUSH_SHIFT                            8\n#define TPC0_QM_GLBL_CFG1_PQF_FLUSH_MASK                             0x100\n#define TPC0_QM_GLBL_CFG1_CQF_FLUSH_SHIFT                            9\n#define TPC0_QM_GLBL_CFG1_CQF_FLUSH_MASK                             0x200\n#define TPC0_QM_GLBL_CFG1_CP_FLUSH_SHIFT                             10\n#define TPC0_QM_GLBL_CFG1_CP_FLUSH_MASK                              0x400\n#define TPC0_QM_GLBL_CFG1_DMA_FLUSH_SHIFT                            11\n#define TPC0_QM_GLBL_CFG1_DMA_FLUSH_MASK                             0x800\n\n \n#define TPC0_QM_GLBL_PROT_PQF_PROT_SHIFT                             0\n#define TPC0_QM_GLBL_PROT_PQF_PROT_MASK                              0x1\n#define TPC0_QM_GLBL_PROT_CQF_PROT_SHIFT                             1\n#define TPC0_QM_GLBL_PROT_CQF_PROT_MASK                              0x2\n#define TPC0_QM_GLBL_PROT_CP_PROT_SHIFT                              2\n#define TPC0_QM_GLBL_PROT_CP_PROT_MASK                               0x4\n#define TPC0_QM_GLBL_PROT_DMA_PROT_SHIFT                             3\n#define TPC0_QM_GLBL_PROT_DMA_PROT_MASK                              0x8\n#define TPC0_QM_GLBL_PROT_PQF_ERR_PROT_SHIFT                         4\n#define TPC0_QM_GLBL_PROT_PQF_ERR_PROT_MASK                          0x10\n#define TPC0_QM_GLBL_PROT_CQF_ERR_PROT_SHIFT                         5\n#define TPC0_QM_GLBL_PROT_CQF_ERR_PROT_MASK                          0x20\n#define TPC0_QM_GLBL_PROT_CP_ERR_PROT_SHIFT                          6\n#define TPC0_QM_GLBL_PROT_CP_ERR_PROT_MASK                           0x40\n#define TPC0_QM_GLBL_PROT_DMA_ERR_PROT_SHIFT                         7\n#define TPC0_QM_GLBL_PROT_DMA_ERR_PROT_MASK                          0x80\n\n \n#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_INT_EN_SHIFT                    0\n#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_INT_EN_MASK                     0x1\n#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT                    1\n#define TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK                     0x2\n#define TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT                   2\n#define TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK                    0x4\n#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_INT_EN_SHIFT                    3\n#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_INT_EN_MASK                     0x8\n#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT                    4\n#define TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK                     0x10\n#define TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT                   5\n#define TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK                    0x20\n#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_INT_EN_SHIFT                     6\n#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_INT_EN_MASK                      0x40\n#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT                     7\n#define TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK                      0x80\n#define TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT                    8\n#define TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK                     0x100\n#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_INT_EN_SHIFT                    9\n#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_INT_EN_MASK                     0x200\n#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT                    10\n#define TPC0_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_MASK                     0x400\n#define TPC0_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT                   11\n#define TPC0_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_MASK                    0x800\n\n \n#define TPC0_QM_GLBL_ERR_ADDR_LO_VAL_SHIFT                           0\n#define TPC0_QM_GLBL_ERR_ADDR_LO_VAL_MASK                            0xFFFFFFFF\n\n \n#define TPC0_QM_GLBL_ERR_ADDR_HI_VAL_SHIFT                           0\n#define TPC0_QM_GLBL_ERR_ADDR_HI_VAL_MASK                            0xFFFFFFFF\n\n \n#define TPC0_QM_GLBL_ERR_WDATA_VAL_SHIFT                             0\n#define TPC0_QM_GLBL_ERR_WDATA_VAL_MASK                              0xFFFFFFFF\n\n \n#define TPC0_QM_GLBL_SECURE_PROPS_ASID_SHIFT                         0\n#define TPC0_QM_GLBL_SECURE_PROPS_ASID_MASK                          0x3FF\n#define TPC0_QM_GLBL_SECURE_PROPS_MMBP_SHIFT                         10\n#define TPC0_QM_GLBL_SECURE_PROPS_MMBP_MASK                          0x400\n\n \n#define TPC0_QM_GLBL_NON_SECURE_PROPS_ASID_SHIFT                     0\n#define TPC0_QM_GLBL_NON_SECURE_PROPS_ASID_MASK                      0x3FF\n#define TPC0_QM_GLBL_NON_SECURE_PROPS_MMBP_SHIFT                     10\n#define TPC0_QM_GLBL_NON_SECURE_PROPS_MMBP_MASK                      0x400\n\n \n#define TPC0_QM_GLBL_STS0_PQF_IDLE_SHIFT                             0\n#define TPC0_QM_GLBL_STS0_PQF_IDLE_MASK                              0x1\n#define TPC0_QM_GLBL_STS0_CQF_IDLE_SHIFT                             1\n#define TPC0_QM_GLBL_STS0_CQF_IDLE_MASK                              0x2\n#define TPC0_QM_GLBL_STS0_CP_IDLE_SHIFT                              2\n#define TPC0_QM_GLBL_STS0_CP_IDLE_MASK                               0x4\n#define TPC0_QM_GLBL_STS0_DMA_IDLE_SHIFT                             3\n#define TPC0_QM_GLBL_STS0_DMA_IDLE_MASK                              0x8\n#define TPC0_QM_GLBL_STS0_PQF_IS_STOP_SHIFT                          4\n#define TPC0_QM_GLBL_STS0_PQF_IS_STOP_MASK                           0x10\n#define TPC0_QM_GLBL_STS0_CQF_IS_STOP_SHIFT                          5\n#define TPC0_QM_GLBL_STS0_CQF_IS_STOP_MASK                           0x20\n#define TPC0_QM_GLBL_STS0_CP_IS_STOP_SHIFT                           6\n#define TPC0_QM_GLBL_STS0_CP_IS_STOP_MASK                            0x40\n#define TPC0_QM_GLBL_STS0_DMA_IS_STOP_SHIFT                          7\n#define TPC0_QM_GLBL_STS0_DMA_IS_STOP_MASK                           0x80\n\n \n#define TPC0_QM_GLBL_STS1_PQF_RD_ERR_SHIFT                           0\n#define TPC0_QM_GLBL_STS1_PQF_RD_ERR_MASK                            0x1\n#define TPC0_QM_GLBL_STS1_CQF_RD_ERR_SHIFT                           1\n#define TPC0_QM_GLBL_STS1_CQF_RD_ERR_MASK                            0x2\n#define TPC0_QM_GLBL_STS1_CP_RD_ERR_SHIFT                            2\n#define TPC0_QM_GLBL_STS1_CP_RD_ERR_MASK                             0x4\n#define TPC0_QM_GLBL_STS1_CP_UNDEF_CMD_ERR_SHIFT                     3\n#define TPC0_QM_GLBL_STS1_CP_UNDEF_CMD_ERR_MASK                      0x8\n#define TPC0_QM_GLBL_STS1_CP_STOP_OP_SHIFT                           4\n#define TPC0_QM_GLBL_STS1_CP_STOP_OP_MASK                            0x10\n#define TPC0_QM_GLBL_STS1_CP_MSG_WR_ERR_SHIFT                        5\n#define TPC0_QM_GLBL_STS1_CP_MSG_WR_ERR_MASK                         0x20\n#define TPC0_QM_GLBL_STS1_DMA_RD_ERR_SHIFT                           8\n#define TPC0_QM_GLBL_STS1_DMA_RD_ERR_MASK                            0x100\n#define TPC0_QM_GLBL_STS1_DMA_WR_ERR_SHIFT                           9\n#define TPC0_QM_GLBL_STS1_DMA_WR_ERR_MASK                            0x200\n#define TPC0_QM_GLBL_STS1_DMA_RD_MSG_ERR_SHIFT                       10\n#define TPC0_QM_GLBL_STS1_DMA_RD_MSG_ERR_MASK                        0x400\n#define TPC0_QM_GLBL_STS1_DMA_WR_MSG_ERR_SHIFT                       11\n#define TPC0_QM_GLBL_STS1_DMA_WR_MSG_ERR_MASK                        0x800\n\n \n#define TPC0_QM_PQ_BASE_LO_VAL_SHIFT                                 0\n#define TPC0_QM_PQ_BASE_LO_VAL_MASK                                  0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_BASE_HI_VAL_SHIFT                                 0\n#define TPC0_QM_PQ_BASE_HI_VAL_MASK                                  0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_SIZE_VAL_SHIFT                                    0\n#define TPC0_QM_PQ_SIZE_VAL_MASK                                     0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_PI_VAL_SHIFT                                      0\n#define TPC0_QM_PQ_PI_VAL_MASK                                       0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_CI_VAL_SHIFT                                      0\n#define TPC0_QM_PQ_CI_VAL_MASK                                       0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_CFG0_RESERVED_SHIFT                               0\n#define TPC0_QM_PQ_CFG0_RESERVED_MASK                                0x1\n\n \n#define TPC0_QM_PQ_CFG1_CREDIT_LIM_SHIFT                             0\n#define TPC0_QM_PQ_CFG1_CREDIT_LIM_MASK                              0xFFFF\n#define TPC0_QM_PQ_CFG1_MAX_INFLIGHT_SHIFT                           16\n#define TPC0_QM_PQ_CFG1_MAX_INFLIGHT_MASK                            0xFFFF0000\n\n \n#define TPC0_QM_PQ_ARUSER_NOSNOOP_SHIFT                              0\n#define TPC0_QM_PQ_ARUSER_NOSNOOP_MASK                               0x1\n#define TPC0_QM_PQ_ARUSER_WORD_SHIFT                                 1\n#define TPC0_QM_PQ_ARUSER_WORD_MASK                                  0x2\n\n \n#define TPC0_QM_PQ_PUSH0_PTR_LO_SHIFT                                0\n#define TPC0_QM_PQ_PUSH0_PTR_LO_MASK                                 0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_PUSH1_PTR_HI_SHIFT                                0\n#define TPC0_QM_PQ_PUSH1_PTR_HI_MASK                                 0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_PUSH2_TSIZE_SHIFT                                 0\n#define TPC0_QM_PQ_PUSH2_TSIZE_MASK                                  0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_PUSH3_RPT_SHIFT                                   0\n#define TPC0_QM_PQ_PUSH3_RPT_MASK                                    0xFFFF\n#define TPC0_QM_PQ_PUSH3_CTL_SHIFT                                   16\n#define TPC0_QM_PQ_PUSH3_CTL_MASK                                    0xFFFF0000\n\n \n#define TPC0_QM_PQ_STS0_PQ_CREDIT_CNT_SHIFT                          0\n#define TPC0_QM_PQ_STS0_PQ_CREDIT_CNT_MASK                           0xFFFF\n#define TPC0_QM_PQ_STS0_PQ_FREE_CNT_SHIFT                            16\n#define TPC0_QM_PQ_STS0_PQ_FREE_CNT_MASK                             0xFFFF0000\n\n \n#define TPC0_QM_PQ_STS1_PQ_INFLIGHT_CNT_SHIFT                        0\n#define TPC0_QM_PQ_STS1_PQ_INFLIGHT_CNT_MASK                         0xFFFF\n#define TPC0_QM_PQ_STS1_PQ_BUF_EMPTY_SHIFT                           30\n#define TPC0_QM_PQ_STS1_PQ_BUF_EMPTY_MASK                            0x40000000\n#define TPC0_QM_PQ_STS1_PQ_BUSY_SHIFT                                31\n#define TPC0_QM_PQ_STS1_PQ_BUSY_MASK                                 0x80000000\n\n \n#define TPC0_QM_PQ_RD_RATE_LIM_EN_VAL_SHIFT                          0\n#define TPC0_QM_PQ_RD_RATE_LIM_EN_VAL_MASK                           0x1\n\n \n#define TPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN_VAL_SHIFT                   0\n#define TPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN_VAL_MASK                    0xFFFF\n\n \n#define TPC0_QM_PQ_RD_RATE_LIM_SAT_VAL_SHIFT                         0\n#define TPC0_QM_PQ_RD_RATE_LIM_SAT_VAL_MASK                          0xFFFF\n\n \n#define TPC0_QM_PQ_RD_RATE_LIM_TOUT_VAL_SHIFT                        0\n#define TPC0_QM_PQ_RD_RATE_LIM_TOUT_VAL_MASK                         0x7FFFFFFF\n\n \n#define TPC0_QM_CQ_CFG0_RESERVED_SHIFT                               0\n#define TPC0_QM_CQ_CFG0_RESERVED_MASK                                0x1\n\n \n#define TPC0_QM_CQ_CFG1_CREDIT_LIM_SHIFT                             0\n#define TPC0_QM_CQ_CFG1_CREDIT_LIM_MASK                              0xFFFF\n#define TPC0_QM_CQ_CFG1_MAX_INFLIGHT_SHIFT                           16\n#define TPC0_QM_CQ_CFG1_MAX_INFLIGHT_MASK                            0xFFFF0000\n\n \n#define TPC0_QM_CQ_ARUSER_NOSNOOP_SHIFT                              0\n#define TPC0_QM_CQ_ARUSER_NOSNOOP_MASK                               0x1\n#define TPC0_QM_CQ_ARUSER_WORD_SHIFT                                 1\n#define TPC0_QM_CQ_ARUSER_WORD_MASK                                  0x2\n\n \n#define TPC0_QM_CQ_PTR_LO_VAL_SHIFT                                  0\n#define TPC0_QM_CQ_PTR_LO_VAL_MASK                                   0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_PTR_HI_VAL_SHIFT                                  0\n#define TPC0_QM_CQ_PTR_HI_VAL_MASK                                   0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_TSIZE_VAL_SHIFT                                   0\n#define TPC0_QM_CQ_TSIZE_VAL_MASK                                    0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_CTL_RPT_SHIFT                                     0\n#define TPC0_QM_CQ_CTL_RPT_MASK                                      0xFFFF\n#define TPC0_QM_CQ_CTL_CTL_SHIFT                                     16\n#define TPC0_QM_CQ_CTL_CTL_MASK                                      0xFFFF0000\n\n \n#define TPC0_QM_CQ_PTR_LO_STS_VAL_SHIFT                              0\n#define TPC0_QM_CQ_PTR_LO_STS_VAL_MASK                               0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_PTR_HI_STS_VAL_SHIFT                              0\n#define TPC0_QM_CQ_PTR_HI_STS_VAL_MASK                               0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_TSIZE_STS_VAL_SHIFT                               0\n#define TPC0_QM_CQ_TSIZE_STS_VAL_MASK                                0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_CTL_STS_RPT_SHIFT                                 0\n#define TPC0_QM_CQ_CTL_STS_RPT_MASK                                  0xFFFF\n#define TPC0_QM_CQ_CTL_STS_CTL_SHIFT                                 16\n#define TPC0_QM_CQ_CTL_STS_CTL_MASK                                  0xFFFF0000\n\n \n#define TPC0_QM_CQ_STS0_CQ_CREDIT_CNT_SHIFT                          0\n#define TPC0_QM_CQ_STS0_CQ_CREDIT_CNT_MASK                           0xFFFF\n#define TPC0_QM_CQ_STS0_CQ_FREE_CNT_SHIFT                            16\n#define TPC0_QM_CQ_STS0_CQ_FREE_CNT_MASK                             0xFFFF0000\n\n \n#define TPC0_QM_CQ_STS1_CQ_INFLIGHT_CNT_SHIFT                        0\n#define TPC0_QM_CQ_STS1_CQ_INFLIGHT_CNT_MASK                         0xFFFF\n#define TPC0_QM_CQ_STS1_CQ_BUF_EMPTY_SHIFT                           30\n#define TPC0_QM_CQ_STS1_CQ_BUF_EMPTY_MASK                            0x40000000\n#define TPC0_QM_CQ_STS1_CQ_BUSY_SHIFT                                31\n#define TPC0_QM_CQ_STS1_CQ_BUSY_MASK                                 0x80000000\n\n \n#define TPC0_QM_CQ_RD_RATE_LIM_EN_VAL_SHIFT                          0\n#define TPC0_QM_CQ_RD_RATE_LIM_EN_VAL_MASK                           0x1\n\n \n#define TPC0_QM_CQ_RD_RATE_LIM_RST_TOKEN_VAL_SHIFT                   0\n#define TPC0_QM_CQ_RD_RATE_LIM_RST_TOKEN_VAL_MASK                    0xFFFF\n\n \n#define TPC0_QM_CQ_RD_RATE_LIM_SAT_VAL_SHIFT                         0\n#define TPC0_QM_CQ_RD_RATE_LIM_SAT_VAL_MASK                          0xFFFF\n\n \n#define TPC0_QM_CQ_RD_RATE_LIM_TOUT_VAL_SHIFT                        0\n#define TPC0_QM_CQ_RD_RATE_LIM_TOUT_VAL_MASK                         0x7FFFFFFF\n\n \n#define TPC0_QM_CQ_IFIFO_CNT_VAL_SHIFT                               0\n#define TPC0_QM_CQ_IFIFO_CNT_VAL_MASK                                0x3\n\n \n#define TPC0_QM_CP_MSG_BASE0_ADDR_LO_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE0_ADDR_LO_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE0_ADDR_HI_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE0_ADDR_HI_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE1_ADDR_LO_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE1_ADDR_LO_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE1_ADDR_HI_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE1_ADDR_HI_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE2_ADDR_LO_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE2_ADDR_LO_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE2_ADDR_HI_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE2_ADDR_HI_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE3_ADDR_LO_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE3_ADDR_LO_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_MSG_BASE3_ADDR_HI_VAL_SHIFT                       0\n#define TPC0_QM_CP_MSG_BASE3_ADDR_HI_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_LDMA_TSIZE_OFFSET_VAL_SHIFT                       0\n#define TPC0_QM_CP_LDMA_TSIZE_OFFSET_VAL_MASK                        0xFFFFFFFF\n\n \n#define TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_VAL_SHIFT                 0\n#define TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_VAL_MASK                  0xFFFFFFFF\n\n \n#define TPC0_QM_CP_LDMA_SRC_BASE_HI_OFFSET_VAL_SHIFT                 0\n#define TPC0_QM_CP_LDMA_SRC_BASE_HI_OFFSET_VAL_MASK                  0xFFFFFFFF\n\n \n#define TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_VAL_SHIFT                 0\n#define TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_VAL_MASK                  0xFFFFFFFF\n\n \n#define TPC0_QM_CP_LDMA_DST_BASE_HI_OFFSET_VAL_SHIFT                 0\n#define TPC0_QM_CP_LDMA_DST_BASE_HI_OFFSET_VAL_MASK                  0xFFFFFFFF\n\n \n#define TPC0_QM_CP_LDMA_COMMIT_OFFSET_VAL_SHIFT                      0\n#define TPC0_QM_CP_LDMA_COMMIT_OFFSET_VAL_MASK                       0xFFFFFFFF\n\n \n#define TPC0_QM_CP_FENCE0_RDATA_INC_VAL_SHIFT                        0\n#define TPC0_QM_CP_FENCE0_RDATA_INC_VAL_MASK                         0xF\n\n \n#define TPC0_QM_CP_FENCE1_RDATA_INC_VAL_SHIFT                        0\n#define TPC0_QM_CP_FENCE1_RDATA_INC_VAL_MASK                         0xF\n\n \n#define TPC0_QM_CP_FENCE2_RDATA_INC_VAL_SHIFT                        0\n#define TPC0_QM_CP_FENCE2_RDATA_INC_VAL_MASK                         0xF\n\n \n#define TPC0_QM_CP_FENCE3_RDATA_INC_VAL_SHIFT                        0\n#define TPC0_QM_CP_FENCE3_RDATA_INC_VAL_MASK                         0xF\n\n \n#define TPC0_QM_CP_FENCE0_CNT_VAL_SHIFT                              0\n#define TPC0_QM_CP_FENCE0_CNT_VAL_MASK                               0xFF\n\n \n#define TPC0_QM_CP_FENCE1_CNT_VAL_SHIFT                              0\n#define TPC0_QM_CP_FENCE1_CNT_VAL_MASK                               0xFF\n\n \n#define TPC0_QM_CP_FENCE2_CNT_VAL_SHIFT                              0\n#define TPC0_QM_CP_FENCE2_CNT_VAL_MASK                               0xFF\n\n \n#define TPC0_QM_CP_FENCE3_CNT_VAL_SHIFT                              0\n#define TPC0_QM_CP_FENCE3_CNT_VAL_MASK                               0xFF\n\n \n#define TPC0_QM_CP_STS_MSG_INFLIGHT_CNT_SHIFT                        0\n#define TPC0_QM_CP_STS_MSG_INFLIGHT_CNT_MASK                         0xFFFF\n#define TPC0_QM_CP_STS_ERDY_SHIFT                                    16\n#define TPC0_QM_CP_STS_ERDY_MASK                                     0x10000\n#define TPC0_QM_CP_STS_RRDY_SHIFT                                    17\n#define TPC0_QM_CP_STS_RRDY_MASK                                     0x20000\n#define TPC0_QM_CP_STS_MRDY_SHIFT                                    18\n#define TPC0_QM_CP_STS_MRDY_MASK                                     0x40000\n#define TPC0_QM_CP_STS_SW_STOP_SHIFT                                 19\n#define TPC0_QM_CP_STS_SW_STOP_MASK                                  0x80000\n#define TPC0_QM_CP_STS_FENCE_ID_SHIFT                                20\n#define TPC0_QM_CP_STS_FENCE_ID_MASK                                 0x300000\n#define TPC0_QM_CP_STS_FENCE_IN_PROGRESS_SHIFT                       22\n#define TPC0_QM_CP_STS_FENCE_IN_PROGRESS_MASK                        0x400000\n\n \n#define TPC0_QM_CP_CURRENT_INST_LO_VAL_SHIFT                         0\n#define TPC0_QM_CP_CURRENT_INST_LO_VAL_MASK                          0xFFFFFFFF\n\n \n#define TPC0_QM_CP_CURRENT_INST_HI_VAL_SHIFT                         0\n#define TPC0_QM_CP_CURRENT_INST_HI_VAL_MASK                          0xFFFFFFFF\n\n \n#define TPC0_QM_CP_BARRIER_CFG_EBGUARD_SHIFT                         0\n#define TPC0_QM_CP_BARRIER_CFG_EBGUARD_MASK                          0xFFF\n\n \n#define TPC0_QM_CP_DBG_0_VAL_SHIFT                                   0\n#define TPC0_QM_CP_DBG_0_VAL_MASK                                    0xFF\n\n \n#define TPC0_QM_PQ_BUF_ADDR_VAL_SHIFT                                0\n#define TPC0_QM_PQ_BUF_ADDR_VAL_MASK                                 0xFFFFFFFF\n\n \n#define TPC0_QM_PQ_BUF_RDATA_VAL_SHIFT                               0\n#define TPC0_QM_PQ_BUF_RDATA_VAL_MASK                                0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_BUF_ADDR_VAL_SHIFT                                0\n#define TPC0_QM_CQ_BUF_ADDR_VAL_MASK                                 0xFFFFFFFF\n\n \n#define TPC0_QM_CQ_BUF_RDATA_VAL_SHIFT                               0\n#define TPC0_QM_CQ_BUF_RDATA_VAL_MASK                                0xFFFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}