{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770363850491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770363850491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 13:14:10 2026 " "Processing started: Fri Feb 06 13:14:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770363850491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363850491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_Interface -c Uart_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_Interface -c Uart_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363850491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770363851631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770363851631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Receiver " "Found entity 1: Uart_Receiver" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770363863206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363863206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Transmitter " "Found entity 1: Uart_Transmitter" {  } { { "Uart_Transmitter.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770363863232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363863232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_if " "Found entity 1: uart_if" {  } { { "uart_if.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/uart_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770363863255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363863255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Interface " "Found entity 1: Uart_Interface" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770363863257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363863257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart_Interface " "Elaborating entity \"Uart_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770363863356 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "uart.RxD uart.TxD Uart_Interface.sv(1) " "Bidirectional port \"uart.TxD\" at Uart_Interface.sv(1) has a one-way connection to bidirectional port \"uart.RxD\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770363863407 "|Uart_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Transmitter Uart_Transmitter:tx_inst " "Elaborating entity \"Uart_Transmitter\" for hierarchy \"Uart_Transmitter:tx_inst\"" {  } { { "Uart_Interface.sv" "tx_inst" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770363863409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Transmitter.sv(32) " "Verilog HDL assignment warning at Uart_Transmitter.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "Uart_Transmitter.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Transmitter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770363863450 "|Uart_Interface|Uart_Transmitter:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Uart_Transmitter.sv(41) " "Verilog HDL assignment warning at Uart_Transmitter.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "Uart_Transmitter.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Transmitter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770363863450 "|Uart_Interface|Uart_Transmitter:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Receiver Uart_Receiver:rx_inst " "Elaborating entity \"Uart_Receiver\" for hierarchy \"Uart_Receiver:rx_inst\"" {  } { { "Uart_Interface.sv" "rx_inst" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770363863453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Receiver.sv(46) " "Verilog HDL assignment warning at Uart_Receiver.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770363863477 "|Uart_Interface|Uart_Receiver:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Receiver.sv(56) " "Verilog HDL assignment warning at Uart_Receiver.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770363863477 "|Uart_Interface|Uart_Receiver:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Uart_Receiver.sv(68) " "Verilog HDL assignment warning at Uart_Receiver.sv(68): truncated value with size 32 to match size of target (5)" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770363863477 "|Uart_Interface|Uart_Receiver:rx_inst"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.valid_rx " "Inserted always-enabled tri-state buffer between \"uart.valid_rx\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[0\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[0\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[1\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[1\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[2\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[2\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[3\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[3\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[4\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[4\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[5\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[5\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[6\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[6\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[7\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[7\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.busy " "Inserted always-enabled tri-state buffer between \"uart.busy\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.TxD " "Inserted always-enabled tri-state buffer between \"uart.TxD\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770363864560 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1770363864560 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[0\] " "bidirectional pin \"uart.TxData\[0\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[1\] " "bidirectional pin \"uart.TxData\[1\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[2\] " "bidirectional pin \"uart.TxData\[2\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[3\] " "bidirectional pin \"uart.TxData\[3\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[4\] " "bidirectional pin \"uart.TxData\[4\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[5\] " "bidirectional pin \"uart.TxData\[5\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[6\] " "bidirectional pin \"uart.TxData\[6\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[7\] " "bidirectional pin \"uart.TxData\[7\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.transmit " "bidirectional pin \"uart.transmit\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.reset " "bidirectional pin \"uart.reset\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.clk " "bidirectional pin \"uart.clk\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770363864560 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1770363864560 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "uart.busy " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"uart.busy\" is moved to its source" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1770363864562 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "uart.RxD " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"uart.RxD\" is moved to its source" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1770363864562 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "uart.TxD " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"uart.TxD\" is moved to its source" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1770363864562 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1770363864562 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "uart.valid_rx~synth " "Node \"uart.valid_rx~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[0\]~synth " "Node \"uart.RxData\[0\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[1\]~synth " "Node \"uart.RxData\[1\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[2\]~synth " "Node \"uart.RxData\[2\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[3\]~synth " "Node \"uart.RxData\[3\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[4\]~synth " "Node \"uart.RxData\[4\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[5\]~synth " "Node \"uart.RxData\[5\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[6\]~synth " "Node \"uart.RxData\[6\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[7\]~synth " "Node \"uart.RxData\[7\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.busy~synth " "Node \"uart.busy~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxD~synth " "Node \"uart.RxD~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.TxD~synth " "Node \"uart.TxD~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770363864624 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1770363864624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770363864742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770363865853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770363865853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770363866286 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770363866286 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1770363866286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770363866286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770363866286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770363866310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 13:14:26 2026 " "Processing ended: Fri Feb 06 13:14:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770363866310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770363866310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770363866310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770363866310 ""}
