;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -81, <-20
	SPL <12, <-10
	SPL 12, #514
	JMZ @-12, #200
	SPL 1, @-1
	SLT 121, 33
	SLT -1, <-21
	JMP @12, <200
	JMN 1, @-1
	SPL <12, <-11
	SPL <121, 101
	JMP -7, @20
	SUB #132, @-22
	CMP #12, @210
	SUB 1, <-111
	SUB @121, 103
	SLT 321, 290
	SUB -700, 40
	SUB 2, -1
	JMN <121, 106
	SLT -1, <-21
	DJN -1, -20
	DJN -1, @-20
	SUB @121, 603
	MOV 0, -100
	SLT 20, @12
	SUB @121, <106
	SUB @121, <106
	MOV -7, <-20
	JMZ @-12, #200
	SUB @121, 106
	JMN -1, @-20
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	ADD #270, <1
	SPL 0, <402
	SLT -61, <-20
	JMZ @-12, #200
	SUB #0, -401
	SPL <12, <-11
	ADD 210, 30
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
