module i_half_subtractor(
input a, b,
 input D, B,
input DEFAULT_CLOCK,
input DEFAULT_RESET
);

assert property(@(posedge DEFAULT_CLOCK) (D) |-> D);
assert property(@(posedge DEFAULT_CLOCK) (a) |-> a);
assert property(@(posedge DEFAULT_CLOCK) (b) |-> b);
assert property(@(posedge DEFAULT_CLOCK) (B) |-> B);
assert property(@(posedge DEFAULT_CLOCK) (B) |-> b);
assert property(@(posedge DEFAULT_CLOCK) (B) |-> D);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> B);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> b);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> b);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> b);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> a);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> a);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> a);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> D);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> D);
endmodule
