Info: Generated by version: 19.1 build 240
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram --family="Cyclone 10 GX" --part=10CX220YU484I6G
: ram.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: ram: "Transforming system: ram"
Info: ram: "Naming system components in system: ram"
Info: ram: "Processing generation queue"
Info: ram: "Generating: ram"
Info: ram: "Generating: ram_ram_2port_191_cg5iama"
Info: ram: Done "ram" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram.ip --output-directory=C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram.ip --block-symbol-file --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram --family="Cyclone 10 GX" --part=10CX220YU484I6G
: ram.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram.ip --synthesis=VHDL --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram --family="Cyclone 10 GX" --part=10CX220YU484I6G
: ram.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: Skipping generation of ram: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram. No files generated.
Info: Finished: Generate IP Core Documentation
