#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* M1 */
#define M1__0__DR CYREG_GPIO_PRT1_DR
#define M1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define M1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define M1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define M1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M1__0__HSIOM_MASK 0x0000000Fu
#define M1__0__HSIOM_SHIFT 0u
#define M1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define M1__0__INTR CYREG_GPIO_PRT1_INTR
#define M1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define M1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define M1__0__MASK 0x01u
#define M1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define M1__0__OUT_SEL_SHIFT 0u
#define M1__0__OUT_SEL_VAL 1u
#define M1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1__0__PC CYREG_GPIO_PRT1_PC
#define M1__0__PC2 CYREG_GPIO_PRT1_PC2
#define M1__0__PORT 1u
#define M1__0__PS CYREG_GPIO_PRT1_PS
#define M1__0__SHIFT 0u
#define M1__DR CYREG_GPIO_PRT1_DR
#define M1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define M1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define M1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define M1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define M1__INTR CYREG_GPIO_PRT1_INTR
#define M1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define M1__INTSTAT CYREG_GPIO_PRT1_INTR
#define M1__MASK 0x01u
#define M1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1__PC CYREG_GPIO_PRT1_PC
#define M1__PC2 CYREG_GPIO_PRT1_PC2
#define M1__PORT 1u
#define M1__PS CYREG_GPIO_PRT1_PS
#define M1__SHIFT 0u

/* M2 */
#define M2__0__DR CYREG_GPIO_PRT1_DR
#define M2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define M2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define M2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define M2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M2__0__HSIOM_MASK 0x00000F00u
#define M2__0__HSIOM_SHIFT 8u
#define M2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define M2__0__INTR CYREG_GPIO_PRT1_INTR
#define M2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define M2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define M2__0__MASK 0x04u
#define M2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define M2__0__OUT_SEL_SHIFT 4u
#define M2__0__OUT_SEL_VAL 2u
#define M2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M2__0__PC CYREG_GPIO_PRT1_PC
#define M2__0__PC2 CYREG_GPIO_PRT1_PC2
#define M2__0__PORT 1u
#define M2__0__PS CYREG_GPIO_PRT1_PS
#define M2__0__SHIFT 2u
#define M2__DR CYREG_GPIO_PRT1_DR
#define M2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define M2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define M2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define M2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define M2__INTR CYREG_GPIO_PRT1_INTR
#define M2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define M2__INTSTAT CYREG_GPIO_PRT1_INTR
#define M2__MASK 0x04u
#define M2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M2__PC CYREG_GPIO_PRT1_PC
#define M2__PC2 CYREG_GPIO_PRT1_PC2
#define M2__PORT 1u
#define M2__PS CYREG_GPIO_PRT1_PS
#define M2__SHIFT 2u

/* led */
#define led__0__DR CYREG_GPIO_PRT2_DR
#define led__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define led__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define led__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define led__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define led__0__HSIOM_MASK 0x0F000000u
#define led__0__HSIOM_SHIFT 24u
#define led__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define led__0__INTR CYREG_GPIO_PRT2_INTR
#define led__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define led__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define led__0__MASK 0x40u
#define led__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define led__0__OUT_SEL_SHIFT 12u
#define led__0__OUT_SEL_VAL 2u
#define led__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define led__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define led__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define led__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define led__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define led__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define led__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define led__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define led__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define led__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define led__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define led__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define led__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define led__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define led__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define led__0__PC CYREG_GPIO_PRT2_PC
#define led__0__PC2 CYREG_GPIO_PRT2_PC2
#define led__0__PORT 2u
#define led__0__PS CYREG_GPIO_PRT2_PS
#define led__0__SHIFT 6u
#define led__DR CYREG_GPIO_PRT2_DR
#define led__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define led__DR_INV CYREG_GPIO_PRT2_DR_INV
#define led__DR_SET CYREG_GPIO_PRT2_DR_SET
#define led__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define led__INTR CYREG_GPIO_PRT2_INTR
#define led__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define led__INTSTAT CYREG_GPIO_PRT2_INTR
#define led__MASK 0x40u
#define led__PA__CFG0 CYREG_UDB_PA2_CFG0
#define led__PA__CFG1 CYREG_UDB_PA2_CFG1
#define led__PA__CFG10 CYREG_UDB_PA2_CFG10
#define led__PA__CFG11 CYREG_UDB_PA2_CFG11
#define led__PA__CFG12 CYREG_UDB_PA2_CFG12
#define led__PA__CFG13 CYREG_UDB_PA2_CFG13
#define led__PA__CFG14 CYREG_UDB_PA2_CFG14
#define led__PA__CFG2 CYREG_UDB_PA2_CFG2
#define led__PA__CFG3 CYREG_UDB_PA2_CFG3
#define led__PA__CFG4 CYREG_UDB_PA2_CFG4
#define led__PA__CFG5 CYREG_UDB_PA2_CFG5
#define led__PA__CFG6 CYREG_UDB_PA2_CFG6
#define led__PA__CFG7 CYREG_UDB_PA2_CFG7
#define led__PA__CFG8 CYREG_UDB_PA2_CFG8
#define led__PA__CFG9 CYREG_UDB_PA2_CFG9
#define led__PC CYREG_GPIO_PRT2_PC
#define led__PC2 CYREG_GPIO_PRT2_PC2
#define led__PORT 2u
#define led__PS CYREG_GPIO_PRT2_PS
#define led__SHIFT 6u

/* sw1 */
#define sw1__0__DR CYREG_GPIO_PRT2_DR
#define sw1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define sw1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define sw1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define sw1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define sw1__0__HSIOM_MASK 0xF0000000u
#define sw1__0__HSIOM_SHIFT 28u
#define sw1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__0__INTR CYREG_GPIO_PRT2_INTR
#define sw1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define sw1__0__MASK 0x80u
#define sw1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define sw1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define sw1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define sw1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define sw1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define sw1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define sw1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define sw1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define sw1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define sw1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define sw1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define sw1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define sw1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define sw1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define sw1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define sw1__0__PC CYREG_GPIO_PRT2_PC
#define sw1__0__PC2 CYREG_GPIO_PRT2_PC2
#define sw1__0__PORT 2u
#define sw1__0__PS CYREG_GPIO_PRT2_PS
#define sw1__0__SHIFT 7u
#define sw1__DR CYREG_GPIO_PRT2_DR
#define sw1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define sw1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define sw1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define sw1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__INTR CYREG_GPIO_PRT2_INTR
#define sw1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__INTSTAT CYREG_GPIO_PRT2_INTR
#define sw1__MASK 0x80u
#define sw1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define sw1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define sw1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define sw1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define sw1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define sw1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define sw1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define sw1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define sw1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define sw1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define sw1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define sw1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define sw1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define sw1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define sw1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define sw1__PC CYREG_GPIO_PRT2_PC
#define sw1__PC2 CYREG_GPIO_PRT2_PC2
#define sw1__PORT 2u
#define sw1__PS CYREG_GPIO_PRT2_PS
#define sw1__SHIFT 7u

/* EZI2C_SCB */
#define EZI2C_SCB__CTRL CYREG_SCB1_CTRL
#define EZI2C_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define EZI2C_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define EZI2C_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define EZI2C_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define EZI2C_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define EZI2C_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define EZI2C_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define EZI2C_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define EZI2C_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define EZI2C_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define EZI2C_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB1_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB1_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB1_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define EZI2C_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* EZI2C_SCB_IRQ */
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x400u
#define EZI2C_SCB_IRQ__INTC_NUMBER 10u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EZI2C_SCBCLK */
#define EZI2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define EZI2C_SCBCLK__DIV_ID 0x00000043u
#define EZI2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define EZI2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* EZI2C_scl */
#define EZI2C_scl__0__DR CYREG_GPIO_PRT3_DR
#define EZI2C_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_scl__0__HSIOM_GPIO 0u
#define EZI2C_scl__0__HSIOM_I2C 14u
#define EZI2C_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_scl__0__HSIOM_MASK 0x00F00000u
#define EZI2C_scl__0__HSIOM_SHIFT 20u
#define EZI2C_scl__0__HSIOM_UART 9u
#define EZI2C_scl__0__HSIOM_UART_TX 9u
#define EZI2C_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__0__MASK 0x20u
#define EZI2C_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_scl__0__PC CYREG_GPIO_PRT3_PC
#define EZI2C_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_scl__0__PORT 3u
#define EZI2C_scl__0__PS CYREG_GPIO_PRT3_PS
#define EZI2C_scl__0__SHIFT 5u
#define EZI2C_scl__DR CYREG_GPIO_PRT3_DR
#define EZI2C_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_scl__MASK 0x20u
#define EZI2C_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_scl__PC CYREG_GPIO_PRT3_PC
#define EZI2C_scl__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_scl__PORT 3u
#define EZI2C_scl__PS CYREG_GPIO_PRT3_PS
#define EZI2C_scl__SHIFT 5u

/* EZI2C_sda */
#define EZI2C_sda__0__DR CYREG_GPIO_PRT3_DR
#define EZI2C_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_sda__0__HSIOM_GPIO 0u
#define EZI2C_sda__0__HSIOM_I2C 14u
#define EZI2C_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_sda__0__HSIOM_MASK 0x000F0000u
#define EZI2C_sda__0__HSIOM_SHIFT 16u
#define EZI2C_sda__0__HSIOM_UART 9u
#define EZI2C_sda__0__HSIOM_UART_RX 9u
#define EZI2C_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__0__MASK 0x10u
#define EZI2C_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_sda__0__PC CYREG_GPIO_PRT3_PC
#define EZI2C_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_sda__0__PORT 3u
#define EZI2C_sda__0__PS CYREG_GPIO_PRT3_PS
#define EZI2C_sda__0__SHIFT 4u
#define EZI2C_sda__DR CYREG_GPIO_PRT3_DR
#define EZI2C_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define EZI2C_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define EZI2C_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define EZI2C_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__INTR CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define EZI2C_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define EZI2C_sda__MASK 0x10u
#define EZI2C_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_sda__PC CYREG_GPIO_PRT3_PC
#define EZI2C_sda__PC2 CYREG_GPIO_PRT3_PC2
#define EZI2C_sda__PORT 3u
#define EZI2C_sda__PS CYREG_GPIO_PRT3_PS
#define EZI2C_sda__SHIFT 4u

/* PWM_1_cy_m0s8_tcpwm_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock_1__DIV_ID 0x00000042u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_1__PA_DIV_ID 0x000000FFu

/* CapSense_Cmod */
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Cmod__0__HSIOM_SHIFT 0u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x01u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 0u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x01u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 0u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x01u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 0u

/* CapSense_CSD */
#define CapSense_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD__CSD_ID CYREG_CSD_ID
#define CapSense_CSD__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD__CSD_NUMBER 0u
#define CapSense_CSD__CSD_PWM CYREG_CSD_PWM
#define CapSense_CSD__CSD_STATUS CYREG_CSD_STATUS

/* CapSense_IDACComp_cy_psoc4_idac */
#define CapSense_IDACComp_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDACComp_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT 17u

/* CapSense_IDACMod_cy_psoc4_idac */
#define CapSense_IDACMod_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDACMod_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT 16u

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x10000u
#define CapSense_ISR__INTC_NUMBER 16u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_ModClk */
#define CapSense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define CapSense_ModClk__DIV_ID 0x00000040u
#define CapSense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_ModClk__PA_DIV_ID 0x000000FFu

/* CapSense_Sns */
#define CapSense_Sns__0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__0__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__0__HSIOM_SHIFT 4u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__0__MASK 0x02u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__0__PORT 2u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__0__SHIFT 1u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__1__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__1__HSIOM_SHIFT 8u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__1__MASK 0x04u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__1__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__1__PORT 2u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__1__SHIFT 2u
#define CapSense_Sns__2__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__2__HSIOM_SHIFT 12u
#define CapSense_Sns__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__2__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__2__MASK 0x08u
#define CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__2__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__2__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__2__PORT 2u
#define CapSense_Sns__2__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__2__SHIFT 3u
#define CapSense_Sns__3__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__3__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__3__HSIOM_SHIFT 16u
#define CapSense_Sns__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__3__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__3__MASK 0x10u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__3__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__3__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__3__PORT 2u
#define CapSense_Sns__3__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__3__SHIFT 4u
#define CapSense_Sns__4__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__4__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__4__HSIOM_SHIFT 20u
#define CapSense_Sns__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__4__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__4__MASK 0x20u
#define CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__4__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__4__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__4__PORT 2u
#define CapSense_Sns__4__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__4__SHIFT 5u
#define CapSense_Sns__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__LinearSlider0_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__LinearSlider0_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__LinearSlider0_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__LinearSlider0_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns0__MASK 0x02u
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__LinearSlider0_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__LinearSlider0_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__LinearSlider0_Sns0__PORT 2u
#define CapSense_Sns__LinearSlider0_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__LinearSlider0_Sns0__SHIFT 1u
#define CapSense_Sns__LinearSlider0_Sns1__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__LinearSlider0_Sns1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__LinearSlider0_Sns1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__LinearSlider0_Sns1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__LinearSlider0_Sns1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns1__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns1__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns1__MASK 0x04u
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__LinearSlider0_Sns1__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__LinearSlider0_Sns1__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__LinearSlider0_Sns1__PORT 2u
#define CapSense_Sns__LinearSlider0_Sns1__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__LinearSlider0_Sns1__SHIFT 2u
#define CapSense_Sns__LinearSlider0_Sns2__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__LinearSlider0_Sns2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__LinearSlider0_Sns2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__LinearSlider0_Sns2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__LinearSlider0_Sns2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns2__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns2__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns2__MASK 0x08u
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__LinearSlider0_Sns2__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__LinearSlider0_Sns2__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__LinearSlider0_Sns2__PORT 2u
#define CapSense_Sns__LinearSlider0_Sns2__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__LinearSlider0_Sns2__SHIFT 3u
#define CapSense_Sns__LinearSlider0_Sns3__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__LinearSlider0_Sns3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__LinearSlider0_Sns3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__LinearSlider0_Sns3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__LinearSlider0_Sns3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns3__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns3__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns3__MASK 0x10u
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__LinearSlider0_Sns3__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__LinearSlider0_Sns3__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__LinearSlider0_Sns3__PORT 2u
#define CapSense_Sns__LinearSlider0_Sns3__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__LinearSlider0_Sns3__SHIFT 4u
#define CapSense_Sns__LinearSlider0_Sns4__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__LinearSlider0_Sns4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__LinearSlider0_Sns4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__LinearSlider0_Sns4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__LinearSlider0_Sns4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns4__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__LinearSlider0_Sns4__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__LinearSlider0_Sns4__MASK 0x20u
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__LinearSlider0_Sns4__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__LinearSlider0_Sns4__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__LinearSlider0_Sns4__PORT 2u
#define CapSense_Sns__LinearSlider0_Sns4__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__LinearSlider0_Sns4__SHIFT 5u
#define CapSense_Sns__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__PORT 2u
#define CapSense_Sns__PS CYREG_GPIO_PRT2_PS

/* CapSense_SnsClk */
#define CapSense_SnsClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define CapSense_SnsClk__DIV_ID 0x00000041u
#define CapSense_SnsClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SnsClk__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "robot-arm_simple"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
