# Generated by Yosys 0.9+3833 (git sha1 b0004911, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 624
attribute \keep 1
attribute \hdlname "\\spi_sram_encoder"
attribute \dynports 1
attribute \top 1
attribute \src "spi_sram_encoder.v:4.1-355.10"
module \spi_sram_encoder
  parameter \WORD_WIDTH 16
  parameter \ADDRESS_WIDTH 16
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $0$formal$spi_sram_encoder.v:305$7_EN[0:0]$91
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:308$11_CHECK[0:0]$44
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:323$12_CHECK[0:0]$46
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:323$12_EN[0:0]$47
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:327$13_CHECK[0:0]$48
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:327$13_EN[0:0]$49
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:338$17_CHECK[0:0]$56
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:342$18_CHECK[0:0]$58
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  wire $0$formal$spi_sram_encoder.v:347$19_CHECK[0:0]$60
  wire width 5 $add$spi_sram_encoder.v:155$25_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$496
  wire $auto$opt_dff.cc:217:make_patterns_logic$498
  wire $auto$opt_dff.cc:217:make_patterns_logic$500
  wire $auto$opt_dff.cc:217:make_patterns_logic$502
  wire $auto$opt_dff.cc:217:make_patterns_logic$514
  wire $auto$opt_dff.cc:217:make_patterns_logic$516
  wire $auto$opt_dff.cc:217:make_patterns_logic$518
  wire $auto$opt_dff.cc:217:make_patterns_logic$541
  wire $auto$opt_dff.cc:217:make_patterns_logic$543
  wire $auto$opt_dff.cc:217:make_patterns_logic$577
  wire $auto$opt_dff.cc:217:make_patterns_logic$579
  wire $auto$opt_dff.cc:217:make_patterns_logic$583
  wire $auto$opt_dff.cc:217:make_patterns_logic$585
  wire $auto$opt_dff.cc:217:make_patterns_logic$587
  wire $auto$opt_dff.cc:217:make_patterns_logic$589
  wire $auto$opt_dff.cc:217:make_patterns_logic$601
  wire $auto$opt_dff.cc:217:make_patterns_logic$612
  wire $auto$opt_dff.cc:242:make_patterns_logic$506
  wire $auto$opt_dff.cc:242:make_patterns_logic$511
  wire $auto$opt_dff.cc:242:make_patterns_logic$522
  wire $auto$opt_dff.cc:242:make_patterns_logic$545
  wire $auto$opt_dff.cc:242:make_patterns_logic$554
  wire $auto$opt_dff.cc:242:make_patterns_logic$559
  wire $auto$opt_dff.cc:242:make_patterns_logic$573
  wire $auto$opt_dff.cc:242:make_patterns_logic$591
  wire $auto$opt_dff.cc:242:make_patterns_logic$603
  wire $auto$opt_dff.cc:242:make_patterns_logic$614
  wire $auto$opt_dff.cc:242:make_patterns_logic$618
  wire $auto$opt_reduce.cc:134:opt_mux$474
  wire $auto$opt_reduce.cc:134:opt_mux$476
  wire $auto$rtlil.cc:2121:Not$505
  wire $auto$rtlil.cc:2811:Anyseq$481
  wire $auto$rtlil.cc:2811:Anyseq$483
  wire $auto$rtlil.cc:2811:Anyseq$485
  wire $auto$rtlil.cc:2811:Anyseq$487
  wire $auto$rtlil.cc:2811:Anyseq$489
  wire $auto$rtlil.cc:2811:Anyseq$491
  wire $auto$rtlil.cc:2811:Anyseq$493
  wire $auto$rtlil.cc:2811:Anyseq$495
  wire width 20 $auto$wreduce.cc:454:run$478
  wire width 3 $auto$wreduce.cc:454:run$479
  attribute \src "spi_sram_encoder.v:213.10-213.42"
  wire $eq$spi_sram_encoder.v:213$28_Y
  attribute \src "spi_sram_encoder.v:274.10-274.41"
  wire $eq$spi_sram_encoder.v:274$37_Y
  attribute \src "spi_sram_encoder.v:322.17-322.32"
  wire $eq$spi_sram_encoder.v:322$64_Y
  attribute \src "spi_sram_encoder.v:326.6-326.31"
  wire $eq$spi_sram_encoder.v:326$66_Y
  attribute \src "spi_sram_encoder.v:327.43-327.57"
  wire $eq$spi_sram_encoder.v:327$67_Y
  attribute \src "spi_sram_encoder.v:343.14-343.33"
  wire $eq$spi_sram_encoder.v:343$80_Y
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:323$12_CHECK
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:323$12_EN
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:327$13_CHECK
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:327$13_EN
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  attribute \unused_bits "0"
  wire $formal$spi_sram_encoder.v:332$14_EN
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:338$17_CHECK
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:338$17_EN
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:342$18_CHECK
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:342$18_EN
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:347$19_CHECK
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $formal$spi_sram_encoder.v:347$19_EN
  attribute \src "spi_sram_encoder.v:178.10-178.26"
  wire $logic_and$spi_sram_encoder.v:178$27_Y
  attribute \src "spi_sram_encoder.v:322.7-322.32"
  wire $logic_and$spi_sram_encoder.v:322$65_Y
  attribute \src "spi_sram_encoder.v:337.8-337.71"
  wire $logic_and$spi_sram_encoder.v:337$76_Y
  attribute \src "spi_sram_encoder.v:341.8-341.41"
  wire $logic_and$spi_sram_encoder.v:341$79_Y
  attribute \src "spi_sram_encoder.v:346.8-346.50"
  wire $logic_and$spi_sram_encoder.v:346$83_Y
  attribute \src "spi_sram_encoder.v:178.21-178.26"
  wire $logic_not$spi_sram_encoder.v:178$26_Y
  attribute \src "spi_sram_encoder.v:322.7-322.13"
  wire $logic_not$spi_sram_encoder.v:322$63_Y
  attribute \src "spi_sram_encoder.v:346.8-346.21"
  wire $logic_not$spi_sram_encoder.v:346$81_Y
  attribute \src "spi_sram_encoder.v:337.8-337.34"
  wire $ne$spi_sram_encoder.v:337$74_Y
  attribute \src "spi_sram_encoder.v:337.38-337.71"
  wire $ne$spi_sram_encoder.v:337$75_Y
  attribute \src "spi_sram_encoder.v:142.15-142.24"
  wire $not$spi_sram_encoder.v:142$22_Y
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire width 4 $past$spi_sram_encoder.v:343$5$0
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  wire $past$spi_sram_encoder.v:346$6$0
  wire $procmux$134_Y
  wire $procmux$138_Y
  wire $procmux$142_Y
  wire $procmux$146_Y
  wire $procmux$150_Y
  wire $procmux$154_Y
  wire width 3 $procmux$160_Y
  wire width 3 $procmux$162_Y
  wire $procmux$163_CMP
  wire width 3 $procmux$166_Y
  wire width 3 $procmux$168_Y
  wire $procmux$170_CMP
  wire width 3 $procmux$172_Y
  wire $procmux$174_CMP
  wire $procmux$177_CMP
  wire width 20 $procmux$185_Y
  wire width 20 $procmux$187_Y
  wire width 20 $procmux$191_Y
  wire width 20 $procmux$193_Y
  wire width 20 $procmux$197_Y
  wire $procmux$214_Y
  wire $procmux$216_Y
  wire $procmux$220_Y
  wire $procmux$222_Y
  wire $procmux$226_Y
  wire $procmux$233_Y
  wire $procmux$234_CMP
  wire $procmux$235_CMP
  wire $procmux$236_CMP
  wire $procmux$237_CMP
  wire $procmux$238_CMP
  wire $procmux$239_CMP
  wire $procmux$240_CMP
  wire $procmux$241_CMP
  wire $procmux$242_CMP
  wire width 5 $procmux$257_Y
  wire width 5 $procmux$259_Y
  wire width 5 $procmux$263_Y
  wire width 5 $procmux$265_Y
  wire width 5 $procmux$269_Y
  wire width 5 $procmux$281_Y
  wire width 5 $procmux$283_Y
  wire width 5 $procmux$287_Y
  wire width 5 $procmux$289_Y
  wire width 3 $procmux$353_Y
  wire width 3 $procmux$355_Y
  wire width 3 $procmux$358_Y
  wire width 3 $procmux$365_Y
  wire width 3 $procmux$369_Y
  wire width 3 $procmux$373_Y
  wire width 3 $procmux$376_Y
  wire $procmux$377_CMP
  wire $procmux$388_Y
  wire $procmux$390_Y
  wire $procmux$392_Y
  wire $procmux$394_Y
  wire $procmux$403_Y
  wire $procmux$405_Y
  wire $procmux$408_Y
  wire $procmux$414_Y
  attribute \src "spi_sram_encoder.v:221.28-221.59"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$spi_sram_encoder.v:221$30_Y
  attribute \src "spi_sram_encoder.v:281.27-281.57"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$spi_sram_encoder.v:281$38_Y
  attribute \src "spi_sram_encoder.v:16.33-16.40"
  wire width 16 input 6 \address
  attribute \src "spi_sram_encoder.v:12.14-12.18"
  wire output 4 \busy
  attribute \src "spi_sram_encoder.v:8.13-8.16"
  wire input 1 \clk
  attribute \src "spi_sram_encoder.v:83.11-83.24"
  wire width 3 \current_state
  attribute \src "spi_sram_encoder.v:18.31-18.38"
  wire width 16 output 8 \data_in
  attribute \src "spi_sram_encoder.v:19.30-19.38"
  wire width 16 input 9 \data_out
  attribute \init 1'0
  attribute \src "spi_sram_encoder.v:303.9-303.21"
  wire \f_past_valid
  attribute \src "spi_sram_encoder.v:13.13-13.24"
  wire output 5 \initialized
  attribute \src "spi_sram_encoder.v:84.11-84.28"
  wire width 5 \initializing_step
  attribute \src "spi_sram_encoder.v:96.58-96.73"
  wire width 5 \input_bits_left
  attribute \src "spi_sram_encoder.v:95.30-95.42"
  wire width 16 \input_buffer
  attribute \src "spi_sram_encoder.v:93.39-93.55"
  wire width 5 \output_bits_left
  attribute \src "spi_sram_encoder.v:92.31-92.44"
  wire width 24 \output_buffer
  attribute \src "spi_sram_encoder.v:11.13-11.20"
  wire input 3 \request
  attribute \src "spi_sram_encoder.v:87.25-87.40"
  wire width 16 \request_address
  attribute \src "spi_sram_encoder.v:89.22-89.38"
  wire width 16 \request_data_out
  attribute \src "spi_sram_encoder.v:90.5-90.18"
  wire \request_write
  attribute \src "spi_sram_encoder.v:9.13-9.18"
  wire input 2 \reset
  attribute \src "spi_sram_encoder.v:106.12-106.17"
  wire width 4 \sio_i
  attribute \src "spi_sram_encoder.v:107.12-107.17"
  wire width 4 \sio_o
  attribute \src "spi_sram_encoder.v:23.13-23.22"
  wire output 10 \sram_cs_n
  attribute \src "spi_sram_encoder.v:24.13-24.21"
  wire output 11 \sram_sck
  attribute \src "spi_sram_encoder.v:28.13-28.24"
  wire input 13 \sram_sio0_i
  attribute \src "spi_sram_encoder.v:33.14-33.25"
  wire output 17 \sram_sio0_o
  attribute \src "spi_sram_encoder.v:29.13-29.24"
  wire input 14 \sram_sio1_i
  attribute \src "spi_sram_encoder.v:34.14-34.25"
  wire output 18 \sram_sio1_o
  attribute \src "spi_sram_encoder.v:30.13-30.24"
  wire input 15 \sram_sio2_i
  attribute \src "spi_sram_encoder.v:35.14-35.25"
  wire output 19 \sram_sio2_o
  attribute \src "spi_sram_encoder.v:31.13-31.24"
  wire input 16 \sram_sio3_i
  attribute \src "spi_sram_encoder.v:36.14-36.25"
  wire output 20 \sram_sio3_o
  attribute \src "spi_sram_encoder.v:26.13-26.24"
  wire output 12 \sram_sio_oe
  attribute \src "spi_sram_encoder.v:17.13-17.25"
  wire input 7 \write_enable
  attribute \src "spi_sram_encoder.v:155.28-155.49"
  cell $add $add$spi_sram_encoder.v:155$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \initializing_step
    connect \B 1'1
    connect \Y $add$spi_sram_encoder.v:155$25_Y
  end
  attribute \src "spi_sram_encoder.v:305.12-305.26"
  cell $assume $assume$spi_sram_encoder.v:305$85
    connect \A \reset
    connect \EN $0$formal$spi_sram_encoder.v:305$7_EN[0:0]$91
  end
  attribute \src "spi_sram_encoder.v:306.12-306.37"
  cell $assume $assume$spi_sram_encoder.v:306$86
    connect \A $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93
    connect \EN $0$formal$spi_sram_encoder.v:305$7_EN[0:0]$91
  end
  attribute \src "spi_sram_encoder.v:308.32-310.28"
  cell $assume $assume$spi_sram_encoder.v:308$87
    connect \A $0$formal$spi_sram_encoder.v:308$11_CHECK[0:0]$44
    connect \EN 1'1
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$170_CMP $eq$spi_sram_encoder.v:213$28_Y \request_write }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$496
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$170_CMP $eq$spi_sram_encoder.v:213$28_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$498
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_sram_encoder.v:326$66_Y $eq$spi_sram_encoder.v:274$37_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$500
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$170_CMP $eq$spi_sram_encoder.v:326$66_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$502
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$170_CMP $eq$spi_sram_encoder.v:213$28_Y \request_write }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$514
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$163_CMP $eq$spi_sram_encoder.v:213$28_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$516
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$518
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$476 $procmux$242_CMP $auto$opt_reduce.cc:134:opt_mux$474 }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$541
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$543
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93 $logic_and$spi_sram_encoder.v:178$27_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$577
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$163_CMP $eq$spi_sram_encoder.v:213$28_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$579
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$174_CMP $eq$spi_sram_encoder.v:213$28_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$583
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_sram_encoder.v:326$66_Y $eq$spi_sram_encoder.v:274$37_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$585
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93 $eq$spi_sram_encoder.v:326$66_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$587
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$377_CMP $procmux$242_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$589
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$170_CMP $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93 }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$601
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP $procmux$177_CMP $procmux$163_CMP $eq$spi_sram_encoder.v:326$66_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$612
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$505
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$rtlil.cc:2121:Not$505 $auto$opt_dff.cc:217:make_patterns_logic$502 $auto$opt_dff.cc:217:make_patterns_logic$500 $auto$opt_dff.cc:217:make_patterns_logic$498 $auto$opt_dff.cc:217:make_patterns_logic$496 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$506
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_sram_encoder.v:326$66_Y \sram_sck $auto$rtlil.cc:2121:Not$505 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$511
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$rtlil.cc:2121:Not$505 $auto$opt_dff.cc:217:make_patterns_logic$518 $auto$opt_dff.cc:217:make_patterns_logic$516 $auto$opt_dff.cc:217:make_patterns_logic$514 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$522
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$543 $auto$opt_dff.cc:217:make_patterns_logic$541 $auto$opt_dff.cc:217:make_patterns_logic$516 $auto$opt_dff.cc:217:make_patterns_logic$514 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$545
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$518 $auto$opt_dff.cc:217:make_patterns_logic$516 $auto$opt_dff.cc:217:make_patterns_logic$514 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$554
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93 $logic_and$spi_sram_encoder.v:178$27_Y \sram_sck $auto$rtlil.cc:2121:Not$505 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$559
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP \sram_sck }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$573
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$589 $auto$opt_dff.cc:217:make_patterns_logic$587 $auto$opt_dff.cc:217:make_patterns_logic$585 $auto$opt_dff.cc:217:make_patterns_logic$583 $auto$opt_dff.cc:217:make_patterns_logic$498 $auto$opt_dff.cc:217:make_patterns_logic$579 $auto$opt_dff.cc:217:make_patterns_logic$577 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$591
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$601 $auto$opt_dff.cc:217:make_patterns_logic$498 $auto$opt_dff.cc:217:make_patterns_logic$577 $auto$opt_dff.cc:217:make_patterns_logic$496 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$603
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$612 $auto$opt_dff.cc:217:make_patterns_logic$585 $auto$opt_dff.cc:217:make_patterns_logic$579 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$614
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$377_CMP $procmux$242_CMP \sram_sck }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$618
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdff $auto$opt_dff.cc:702:run$606
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $not$spi_sram_encoder.v:142$22_Y
    connect \Q \sram_sck
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $sdff $auto$opt_dff.cc:702:run$621
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$150_Y
    connect \Q $formal$spi_sram_encoder.v:347$19_EN
    connect \SRST \f_past_valid
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $sdff $auto$opt_dff.cc:702:run$622
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$142_Y
    connect \Q $formal$spi_sram_encoder.v:342$18_EN
    connect \SRST \f_past_valid
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $sdff $auto$opt_dff.cc:702:run$623
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$134_Y
    connect \Q $formal$spi_sram_encoder.v:338$17_EN
    connect \SRST \f_past_valid
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$508
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$283_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$506
    connect \Q \input_bits_left
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$513
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D { \input_buffer [11:0] \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$511
    connect \Q \input_buffer
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$524
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$259_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$522
    connect \Q \output_bits_left
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$536
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 20
    connect \CLK \clk
    connect \D $procmux$187_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$522
    connect \Q \output_buffer [19:0]
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$547
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$216_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$545
    connect \Q \output_buffer [20]
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$556
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'111
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$162_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$554
    connect \Q \output_buffer [23:21]
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$561
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \write_enable
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$559
    connect \Q \request_write
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$566
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \data_out
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$559
    connect \Q \request_data_out
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $dffe $auto$opt_dff.cc:764:run$571
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \address
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$559
    connect \Q \request_address
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$575
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $add$spi_sram_encoder.v:155$25_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$573
    connect \Q \initializing_step
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$593
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'111
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$355_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$591
    connect \Q \current_state
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$605
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$392_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$603
    connect \Q \sram_sio_oe
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$616
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$405_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$614
    connect \Q \sram_cs_n
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:123.1-295.4"
  cell $sdffe $auto$opt_dff.cc:764:run$620
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$618
    connect \Q \initialized
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$241_CMP $procmux$240_CMP $procmux$236_CMP $procmux$235_CMP $procmux$234_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$474
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$239_CMP $procmux$238_CMP $procmux$237_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$476
  end
  cell $anyseq $auto$setundef.cc:501:execute$480
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$481
  end
  cell $anyseq $auto$setundef.cc:501:execute$482
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$483
  end
  cell $anyseq $auto$setundef.cc:501:execute$484
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$485
  end
  cell $anyseq $auto$setundef.cc:501:execute$486
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$487
  end
  cell $anyseq $auto$setundef.cc:501:execute$488
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$489
  end
  cell $anyseq $auto$setundef.cc:501:execute$490
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$491
  end
  cell $anyseq $auto$setundef.cc:501:execute$492
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$493
  end
  cell $anyseq $auto$setundef.cc:501:execute$494
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$495
  end
  attribute \src "spi_sram_encoder.v:213.10-213.42"
  cell $eq $eq$spi_sram_encoder.v:213$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \output_bits_left
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:213$28_Y
  end
  attribute \src "spi_sram_encoder.v:274.10-274.41"
  cell $eq $eq$spi_sram_encoder.v:274$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \input_bits_left
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:274$37_Y
  end
  attribute \src "spi_sram_encoder.v:306.20-306.36"
  cell $logic_not $eq$spi_sram_encoder.v:306$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93
  end
  attribute \src "spi_sram_encoder.v:310.10-310.27"
  cell $eq $eq$spi_sram_encoder.v:310$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \address
    connect \B 16'1010111011010000
    connect \Y $0$formal$spi_sram_encoder.v:308$11_CHECK[0:0]$44
  end
  attribute \src "spi_sram_encoder.v:322.17-322.32"
  cell $not $eq$spi_sram_encoder.v:322$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_cs_n
    connect \Y $eq$spi_sram_encoder.v:322$64_Y
  end
  attribute \src "spi_sram_encoder.v:326.6-326.31"
  cell $eq $eq$spi_sram_encoder.v:326$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:326$66_Y
  end
  attribute \src "spi_sram_encoder.v:327.43-327.57"
  cell $not $eq$spi_sram_encoder.v:327$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_sio_oe
    connect \Y $eq$spi_sram_encoder.v:327$67_Y
  end
  attribute \src "spi_sram_encoder.v:343.14-343.33"
  cell $eq $eq$spi_sram_encoder.v:343$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$spi_sram_encoder.v:343$5$0
    connect \B \output_buffer [23:20]
    connect \Y $eq$spi_sram_encoder.v:343$80_Y
  end
  attribute \module_not_derived 1
  attribute \src "spi_sram_encoder.v:0.0-0.0"
  cell $initstate $initstate$10
    connect \Y $0$formal$spi_sram_encoder.v:305$7_EN[0:0]$91
  end
  attribute \src "spi_sram_encoder.v:178.10-178.26"
  cell $logic_and $logic_and$spi_sram_encoder.v:178$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request
    connect \B $logic_not$spi_sram_encoder.v:178$26_Y
    connect \Y $logic_and$spi_sram_encoder.v:178$27_Y
  end
  attribute \src "spi_sram_encoder.v:322.7-322.32"
  cell $logic_and $logic_and$spi_sram_encoder.v:322$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$spi_sram_encoder.v:322$63_Y
    connect \B $eq$spi_sram_encoder.v:322$64_Y
    connect \Y $logic_and$spi_sram_encoder.v:322$65_Y
  end
  attribute \src "spi_sram_encoder.v:337.8-337.71"
  cell $logic_and $logic_and$spi_sram_encoder.v:337$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$spi_sram_encoder.v:337$74_Y
    connect \B $ne$spi_sram_encoder.v:337$75_Y
    connect \Y $logic_and$spi_sram_encoder.v:337$76_Y
  end
  attribute \src "spi_sram_encoder.v:341.8-341.41"
  cell $logic_and $logic_and$spi_sram_encoder.v:341$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$spi_sram_encoder.v:322$64_Y
    connect \B \sram_sck
    connect \Y $logic_and$spi_sram_encoder.v:341$79_Y
  end
  attribute \src "spi_sram_encoder.v:346.8-346.50"
  cell $logic_and $logic_and$spi_sram_encoder.v:346$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$spi_sram_encoder.v:346$81_Y
    connect \B $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93
    connect \Y $logic_and$spi_sram_encoder.v:346$83_Y
  end
  attribute \src "spi_sram_encoder.v:178.21-178.26"
  cell $logic_not $logic_not$spi_sram_encoder.v:178$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $logic_not$spi_sram_encoder.v:178$26_Y
  end
  attribute \src "spi_sram_encoder.v:322.7-322.13"
  cell $logic_not $logic_not$spi_sram_encoder.v:322$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$spi_sram_encoder.v:322$63_Y
  end
  attribute \src "spi_sram_encoder.v:346.8-346.21"
  cell $logic_not $logic_not$spi_sram_encoder.v:346$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$spi_sram_encoder.v:346$6$0
    connect \Y $logic_not$spi_sram_encoder.v:346$81_Y
  end
  attribute \src "spi_sram_encoder.v:113.16-113.41"
  cell $reduce_bool $ne$spi_sram_encoder.v:113$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y \busy
  end
  attribute \src "spi_sram_encoder.v:337.8-337.34"
  cell $ne $ne$spi_sram_encoder.v:337$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 1'1
    connect \Y $ne$spi_sram_encoder.v:337$74_Y
  end
  attribute \src "spi_sram_encoder.v:337.38-337.71"
  cell $ne $ne$spi_sram_encoder.v:337$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'111
    connect \Y $ne$spi_sram_encoder.v:337$75_Y
  end
  attribute \src "spi_sram_encoder.v:142.15-142.24"
  cell $not $not$spi_sram_encoder.v:142$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_sck
    connect \Y $not$spi_sram_encoder.v:142$22_Y
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$437
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$440
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \output_buffer [23:20]
    connect \Q $past$spi_sram_encoder.v:343$5$0
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$441
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \reset
    connect \Q $past$spi_sram_encoder.v:346$6$0
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$444
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:323$12_CHECK[0:0]$46
    connect \Q $formal$spi_sram_encoder.v:323$12_CHECK
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$445
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:323$12_EN[0:0]$47
    connect \Q $formal$spi_sram_encoder.v:323$12_EN
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$446
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:327$13_CHECK[0:0]$48
    connect \Q $formal$spi_sram_encoder.v:327$13_CHECK
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$447
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:327$13_EN[0:0]$49
    connect \Q $formal$spi_sram_encoder.v:327$13_EN
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$454
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:338$17_CHECK[0:0]$56
    connect \Q $formal$spi_sram_encoder.v:338$17_CHECK
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$456
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:342$18_CHECK[0:0]$58
    connect \Q $formal$spi_sram_encoder.v:342$18_CHECK
  end
  attribute \src "spi_sram_encoder.v:308.5-352.8"
  cell $dff $procdff$458
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$spi_sram_encoder.v:347$19_CHECK[0:0]$60
    connect \Q $formal$spi_sram_encoder.v:347$19_CHECK
  end
  attribute \src "spi_sram_encoder.v:322.7-322.32|spi_sram_encoder.v:322.4-324.7"
  cell $mux $procmux$114
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:322$65_Y
    connect \Y $0$formal$spi_sram_encoder.v:323$12_EN[0:0]$47
  end
  attribute \src "spi_sram_encoder.v:322.7-322.32|spi_sram_encoder.v:322.4-324.7"
  cell $mux $procmux$116
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$481
    connect \B \busy
    connect \S $logic_and$spi_sram_encoder.v:322$65_Y
    connect \Y $0$formal$spi_sram_encoder.v:323$12_CHECK[0:0]$46
  end
  attribute \src "spi_sram_encoder.v:326.6-326.31|spi_sram_encoder.v:326.3-328.6"
  cell $mux $procmux$118
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:326$66_Y
    connect \Y $0$formal$spi_sram_encoder.v:327$13_EN[0:0]$49
  end
  attribute \src "spi_sram_encoder.v:326.6-326.31|spi_sram_encoder.v:326.3-328.6"
  cell $mux $procmux$120
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$483
    connect \B $eq$spi_sram_encoder.v:327$67_Y
    connect \S $eq$spi_sram_encoder.v:326$66_Y
    connect \Y $0$formal$spi_sram_encoder.v:327$13_CHECK[0:0]$48
  end
  attribute \src "spi_sram_encoder.v:337.8-337.71|spi_sram_encoder.v:337.5-339.8"
  cell $mux $procmux$134
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:337$76_Y
    connect \Y $procmux$134_Y
  end
  attribute \src "spi_sram_encoder.v:337.8-337.71|spi_sram_encoder.v:337.5-339.8"
  cell $mux $procmux$138
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$485
    connect \B \initialized
    connect \S $logic_and$spi_sram_encoder.v:337$76_Y
    connect \Y $procmux$138_Y
  end
  attribute \src "spi_sram_encoder.v:330.7-330.19|spi_sram_encoder.v:330.4-350.7"
  cell $mux $procmux$140
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$487
    connect \B $procmux$138_Y
    connect \S \f_past_valid
    connect \Y $0$formal$spi_sram_encoder.v:338$17_CHECK[0:0]$56
  end
  attribute \src "spi_sram_encoder.v:341.8-341.41|spi_sram_encoder.v:341.5-344.8"
  cell $mux $procmux$142
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:341$79_Y
    connect \Y $procmux$142_Y
  end
  attribute \src "spi_sram_encoder.v:341.8-341.41|spi_sram_encoder.v:341.5-344.8"
  cell $mux $procmux$146
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$489
    connect \B $eq$spi_sram_encoder.v:343$80_Y
    connect \S $logic_and$spi_sram_encoder.v:341$79_Y
    connect \Y $procmux$146_Y
  end
  attribute \src "spi_sram_encoder.v:330.7-330.19|spi_sram_encoder.v:330.4-350.7"
  cell $mux $procmux$148
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$491
    connect \B $procmux$146_Y
    connect \S \f_past_valid
    connect \Y $0$formal$spi_sram_encoder.v:342$18_CHECK[0:0]$58
  end
  attribute \src "spi_sram_encoder.v:346.8-346.50|spi_sram_encoder.v:346.5-349.7"
  cell $mux $procmux$150
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:346$83_Y
    connect \Y $procmux$150_Y
  end
  attribute \src "spi_sram_encoder.v:346.8-346.50|spi_sram_encoder.v:346.5-349.7"
  cell $mux $procmux$154
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$493
    connect \B \sram_cs_n
    connect \S $logic_and$spi_sram_encoder.v:346$83_Y
    connect \Y $procmux$154_Y
  end
  attribute \src "spi_sram_encoder.v:330.7-330.19|spi_sram_encoder.v:330.4-350.7"
  cell $mux $procmux$156
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$495
    connect \B $procmux$154_Y
    connect \S \f_past_valid
    connect \Y $0$formal$spi_sram_encoder.v:347$19_CHECK[0:0]$60
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:255.10-255.42|spi_sram_encoder.v:255.7-265.10"
  cell $mux $procmux$160
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B 3'xxx
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$160_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$162
    parameter \S_WIDTH 4
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { 3'000 $procmux$172_Y $procmux$168_Y $procmux$160_Y }
    connect \S { $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP }
    connect \Y $procmux$162_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $eq $procmux$163_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'101
    connect \Y $procmux$163_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$166
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B \request_data_out [15:13]
    connect \S \request_write
    connect \Y $procmux$166_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$168
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B $procmux$166_Y
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$168_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $eq $procmux$170_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'11
    connect \Y $procmux$170_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:213.10-213.42|spi_sram_encoder.v:213.7-222.10"
  cell $mux $procmux$172
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$172_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $eq $procmux$174_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'10
    connect \Y $procmux$174_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $eq $procmux$177_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 1'1
    connect \Y $procmux$177_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:255.10-255.42|spi_sram_encoder.v:255.7-265.10"
  cell $mux $procmux$185
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B 20'xxxxxxxxxxxxxxxxxxxx
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$185_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$187
    parameter \S_WIDTH 4
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { 3'001 $auto$wreduce.cc:454:run$478 [16:0] $procmux$197_Y $procmux$193_Y $procmux$185_Y }
    connect \S { $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP }
    connect \Y $procmux$187_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$191
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { \request_data_out [11:0] 8'00000000 }
    connect \S \request_write
    connect \Y $procmux$191_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$193
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B $procmux$191_Y
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$193_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:213.10-213.42|spi_sram_encoder.v:213.7-222.10"
  cell $mux $procmux$197
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B { 4'0000 \request_address }
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$197_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:200.10-200.22|spi_sram_encoder.v:200.7-206.10"
  cell $mux $procmux$201
    parameter \WIDTH 17
    connect \A 17'10000000000000000
    connect \B 17'00000000000000000
    connect \S \write_enable
    connect \Y $auto$wreduce.cc:454:run$478 [16:0]
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:255.10-255.42|spi_sram_encoder.v:255.7-265.10"
  cell $mux $procmux$214
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B 1'x
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$214_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$216
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$233_Y 1'0 $procmux$226_Y $procmux$222_Y $procmux$214_Y }
    connect \S { $procmux$242_CMP $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP }
    connect \Y $procmux$216_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$220
    parameter \WIDTH 1
    connect \A 1'x
    connect \B \request_data_out [12]
    connect \S \request_write
    connect \Y $procmux$220_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$222
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B $procmux$220_Y
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$222_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:213.10-213.42|spi_sram_encoder.v:213.7-222.10"
  cell $mux $procmux$226
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B 1'0
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$226_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $pmux $procmux$233
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'10
    connect \S { $auto$opt_reduce.cc:134:opt_mux$476 $auto$opt_reduce.cc:134:opt_mux$474 }
    connect \Y $procmux$233_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$234_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'111
    connect \Y $procmux$234_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$235_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'110
    connect \Y $procmux$235_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$236_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'101
    connect \Y $procmux$236_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$237_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'100
    connect \Y $procmux$237_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$238_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 2'11
    connect \Y $procmux$238_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$239_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 2'10
    connect \Y $procmux$239_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$240_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 1'1
    connect \Y $procmux$240_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $logic_not $procmux$241_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \Y $procmux$241_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $eq $procmux$242_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'111
    connect \Y $procmux$242_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:255.10-255.42|spi_sram_encoder.v:255.7-265.10"
  cell $mux $procmux$257
    parameter \WIDTH 5
    connect \A $sub$spi_sram_encoder.v:221$30_Y [4:0]
    connect \B 5'xxxxx
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$257_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$259
    parameter \S_WIDTH 4
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { 5'01000 $procmux$269_Y $procmux$265_Y $procmux$257_Y }
    connect \S { $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP }
    connect \Y $procmux$259_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$263
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B 5'10000
    connect \S \request_write
    connect \Y $procmux$263_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$265
    parameter \WIDTH 5
    connect \A $sub$spi_sram_encoder.v:221$30_Y [4:0]
    connect \B $procmux$263_Y
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$265_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:213.10-213.42|spi_sram_encoder.v:213.7-222.10"
  cell $mux $procmux$269
    parameter \WIDTH 5
    connect \A $sub$spi_sram_encoder.v:221$30_Y [4:0]
    connect \B 5'11000
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$269_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:274.10-274.41|spi_sram_encoder.v:274.7-282.10"
  cell $mux $procmux$281
    parameter \WIDTH 5
    connect \A $sub$spi_sram_encoder.v:281$38_Y [4:0]
    connect \B 5'xxxxx
    connect \S $eq$spi_sram_encoder.v:274$37_Y
    connect \Y $procmux$281_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$283
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { $procmux$289_Y $procmux$281_Y }
    connect \S { $procmux$170_CMP $eq$spi_sram_encoder.v:326$66_Y }
    connect \Y $procmux$283_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$287
    parameter \WIDTH 5
    connect \A 5'11000
    connect \B 5'xxxxx
    connect \S \request_write
    connect \Y $procmux$287_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$289
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B $procmux$287_Y
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$289_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:274.10-274.41|spi_sram_encoder.v:274.7-282.10"
  cell $mux $procmux$353
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:274$37_Y
    connect \Y $procmux$353_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$355
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { $procmux$376_Y $procmux$373_Y 3'010 $procmux$369_Y $procmux$365_Y $procmux$358_Y $procmux$353_Y }
    connect \S { $procmux$242_CMP $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93 $procmux$177_CMP $procmux$174_CMP $procmux$170_CMP $procmux$163_CMP $eq$spi_sram_encoder.v:326$66_Y }
    connect \Y $procmux$355_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:255.10-255.42|spi_sram_encoder.v:255.7-265.10"
  cell $mux $procmux$358
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$358_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$363
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \request_write
    connect \Y $auto$wreduce.cc:454:run$479 [0]
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$365
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { 2'10 $auto$wreduce.cc:454:run$479 [0] }
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$365_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:213.10-213.42|spi_sram_encoder.v:213.7-222.10"
  cell $mux $procmux$369
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'011
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$369_Y
  end
  attribute \src "spi_sram_encoder.v:178.10-178.26|spi_sram_encoder.v:178.7-189.10"
  cell $mux $procmux$373
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'001
    connect \S $logic_and$spi_sram_encoder.v:178$27_Y
    connect \Y $procmux$373_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $mux $procmux$376
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $procmux$377_CMP
    connect \Y $procmux$376_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $eq $procmux$377_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 4'1000
    connect \Y $procmux$377_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:230.11-230.24|spi_sram_encoder.v:230.8-242.11"
  cell $mux $procmux$388
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'x
    connect \S \request_write
    connect \Y $procmux$388_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:229.10-229.42|spi_sram_encoder.v:229.7-248.10"
  cell $mux $procmux$390
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$388_Y
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$390_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$392
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$394_Y $procmux$390_Y }
    connect \S { $0$formal$spi_sram_encoder.v:306$9_CHECK[0:0]$93 $procmux$170_CMP }
    connect \Y $procmux$392_Y
  end
  attribute \src "spi_sram_encoder.v:178.10-178.26|spi_sram_encoder.v:178.7-189.10"
  cell $mux $procmux$394
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:178$27_Y
    connect \Y $procmux$394_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:274.10-274.41|spi_sram_encoder.v:274.7-282.10"
  cell $mux $procmux$403
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:274$37_Y
    connect \Y $procmux$403_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:147.4-289.11"
  cell $pmux $procmux$405
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$414_Y 1'0 $procmux$408_Y $procmux$403_Y }
    connect \S { $procmux$242_CMP $procmux$177_CMP $procmux$163_CMP $eq$spi_sram_encoder.v:326$66_Y }
    connect \Y $procmux$405_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:255.10-255.42|spi_sram_encoder.v:255.7-265.10"
  cell $mux $procmux$408
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:213$28_Y
    connect \Y $procmux$408_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:158.7-173.14"
  cell $mux $procmux$414
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$377_CMP
    connect \Y $procmux$414_Y
  end
  attribute \src "spi_sram_encoder.v:221.28-221.59"
  cell $sub $sub$spi_sram_encoder.v:221$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \output_bits_left
    connect \B 3'100
    connect \Y $sub$spi_sram_encoder.v:221$30_Y [4:0]
  end
  attribute \src "spi_sram_encoder.v:281.27-281.57"
  cell $sub $sub$spi_sram_encoder.v:281$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \input_bits_left
    connect \B 3'100
    connect \Y $sub$spi_sram_encoder.v:281$38_Y [4:0]
  end
  attribute \src "spi_sram_encoder.v:323.5-323.30"
  cell $assert \ASSERT_BUSY
    connect \A $formal$spi_sram_encoder.v:323$12_CHECK
    connect \EN $formal$spi_sram_encoder.v:323$12_EN
  end
  attribute \src "spi_sram_encoder.v:338.6-338.44"
  cell $assert \ASSERT_INITILIZED
    connect \A $formal$spi_sram_encoder.v:338$17_CHECK
    connect \EN $formal$spi_sram_encoder.v:338$17_EN
  end
  attribute \src "spi_sram_encoder.v:327.4-327.58"
  cell $assert \ASSERT_OUTPUT_DISABLED_ON_READ
    connect \A $formal$spi_sram_encoder.v:327$13_CHECK
    connect \EN $formal$spi_sram_encoder.v:327$13_EN
  end
  attribute \src "spi_sram_encoder.v:342.6-343.34"
  cell $assert \ASSERT_SRAM_INPUT_SET_BEFORE_CLOCK
    connect \A $formal$spi_sram_encoder.v:342$18_CHECK
    connect \EN $formal$spi_sram_encoder.v:342$18_EN
  end
  attribute \src "spi_sram_encoder.v:347.5-348.29"
  cell $assert \ASSERT_SRAM_OFF_ON_IDLE
    connect \A $formal$spi_sram_encoder.v:347$19_CHECK
    connect \EN $formal$spi_sram_encoder.v:347$19_EN
  end
  connect $auto$wreduce.cc:454:run$478 [19:17] 3'001
  connect $auto$wreduce.cc:454:run$479 [2:1] 2'10
  connect \data_in \input_buffer
  connect \sio_i { \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
  connect \sio_o \output_buffer [23:20]
  connect \sram_sio0_o \output_buffer [20]
  connect \sram_sio1_o \output_buffer [21]
  connect \sram_sio2_o \output_buffer [22]
  connect \sram_sio3_o \output_buffer [23]
end
