   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"hal_lld.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.hal_lld_backup_domain_init,"ax",%progbits
  20              		.align	2
  21              		.p2align 4,,15
  22              		.thumb
  23              		.thumb_func
  25              	hal_lld_backup_domain_init:
  26              	.LFB118:
  27              		.file 1 "/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c"
   1:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*
   2:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
   3:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****                  2011,2012 Giovanni Di Sirio.
   4:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
   5:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     This file is part of ChibiOS/RT.
   6:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
   7:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ChibiOS/RT is free software; you can redistribute it and/or modify
   8:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     it under the terms of the GNU General Public License as published by
   9:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     the Free Software Foundation; either version 3 of the License, or
  10:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     (at your option) any later version.
  11:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  12:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ChibiOS/RT is distributed in the hope that it will be useful,
  13:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  14:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     GNU General Public License for more details.
  16:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  17:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     You should have received a copy of the GNU General Public License
  18:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  19:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** */
  20:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  21:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /**
  22:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @file    STM32F4xx/hal_lld.c
  23:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @brief   STM32F4xx/STM32F2xx HAL subsystem low level driver source.
  24:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  *
  25:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @addtogroup HAL
  26:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @{
  27:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  */
  28:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  29:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /* TODO: LSEBYP like in F3.*/
  30:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  31:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #include "ch.h"
  32:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #include "hal.h"
  33:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  34:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  35:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /* Driver exported variables.                                                */
  36:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  37:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  38:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  39:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /* Driver local variables.                                                   */
  40:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  41:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  42:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  43:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /* Driver local functions.                                                   */
  44:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  45:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  46:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /**
  47:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @brief   Initializes the backup domain.
  48:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  */
  49:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** static void hal_lld_backup_domain_init(void) {
  28              		.loc 1 49 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  50:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  51:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Backup domain access enabled and left open.*/
  52:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   PWR->CR |= PWR_CR_DBP;
  33              		.loc 1 52 0
  34 0000 134B     		ldr	r3, .L4
  35 0002 134A     		ldr	r2, .L4
  36 0004 1268     		ldr	r2, [r2]
  37 0006 42F48072 		orr	r2, r2, #256
  38 000a 1A60     		str	r2, [r3]
  53:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  54:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Reset BKP domain if different clock source selected.*/
  55:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
  39              		.loc 1 55 0
  40 000c 114B     		ldr	r3, .L4+4
  41 000e 1B6F     		ldr	r3, [r3, #112]
  42 0010 03F44073 		and	r3, r3, #768
  43 0014 B3F5007F 		cmp	r3, #512
  44 0018 06D0     		beq	.L2
  56:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     /* Backup domain reset.*/
  57:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     RCC->BDCR = RCC_BDCR_BDRST;
  45              		.loc 1 57 0
  46 001a 0E4B     		ldr	r3, .L4+4
  47 001c 4FF48032 		mov	r2, #65536
  48 0020 1A67     		str	r2, [r3, #112]
  58:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     RCC->BDCR = 0;
  49              		.loc 1 58 0
  50 0022 0C4B     		ldr	r3, .L4+4
  51 0024 0022     		movs	r2, #0
  52 0026 1A67     		str	r2, [r3, #112]
  53              	.L2:
  59:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   }
  60:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  61:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* If enabled then the LSE is started.*/
  62:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_LSE_ENABLED
  63:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->BDCR |= RCC_BDCR_LSEON;
  64:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  65:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                                     /* Waits until LSE is stable.   */
  66:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
  67:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  68:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_RTCSEL != STM32_RTCSEL_NOCLOCK
  69:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* If the backup domain hasn't been initialized yet then proceed with
  70:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****      initialization.*/
  71:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   if ((RCC->BDCR & RCC_BDCR_RTCEN) == 0) {
  54              		.loc 1 71 0
  55 0028 0A4B     		ldr	r3, .L4+4
  56 002a 1B6F     		ldr	r3, [r3, #112]
  57 002c 03F40043 		and	r3, r3, #32768
  58 0030 002B     		cmp	r3, #0
  59 0032 0BD1     		bne	.L1
  72:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     /* Selects clock source.*/
  73:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     RCC->BDCR |= STM32_RTCSEL;
  60              		.loc 1 73 0
  61 0034 074B     		ldr	r3, .L4+4
  62 0036 074A     		ldr	r2, .L4+4
  63 0038 126F     		ldr	r2, [r2, #112]
  64 003a 42F40072 		orr	r2, r2, #512
  65 003e 1A67     		str	r2, [r3, #112]
  74:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  75:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     /* RTC clock enabled.*/
  76:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     RCC->BDCR |= RCC_BDCR_RTCEN;
  66              		.loc 1 76 0
  67 0040 044B     		ldr	r3, .L4+4
  68 0042 044A     		ldr	r2, .L4+4
  69 0044 126F     		ldr	r2, [r2, #112]
  70 0046 42F40042 		orr	r2, r2, #32768
  71 004a 1A67     		str	r2, [r3, #112]
  72              	.L1:
  77:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   }
  78:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif /* STM32_RTCSEL != STM32_RTCSEL_NOCLOCK */
  79:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** }
  73              		.loc 1 79 0
  74 004c 7047     		bx	lr
  75              	.L5:
  76 004e 00BF     		.align	2
  77              	.L4:
  78 0050 00700040 		.word	1073770496
  79 0054 00380240 		.word	1073887232
  80              		.cfi_endproc
  81              	.LFE118:
  83 0058 AFF30080 		.section	.text.hal_lld_init,"ax",%progbits
  83      AFF30080 
  84              		.align	2
  85              		.p2align 4,,15
  86              		.global	hal_lld_init
  87              		.thumb
  88              		.thumb_func
  90              	hal_lld_init:
  91              	.LFB119:
  80:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  81:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  82:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /* Driver interrupt handlers.                                                */
  83:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  84:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  85:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  86:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /* Driver exported functions.                                                */
  87:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /*===========================================================================*/
  88:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  89:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /**
  90:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @brief   Low level HAL driver initialization.
  91:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  *
  92:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @notapi
  93:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  */
  94:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** void hal_lld_init(void) {
  92              		.loc 1 94 0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96 0000 08B5     		push	{r3, lr}
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 3, -8
  99              		.cfi_offset 14, -4
  95:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
  96:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Reset of all peripherals. AHB3 is not reseted because it could have
  97:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****      been initialized in the board initialization file (board.c).*/
  98:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccResetAHB1(!0);
 100              		.loc 1 98 0
 101 0002 254B     		ldr	r3, .L7
 102 0004 244A     		ldr	r2, .L7
 103 0006 1269     		ldr	r2, [r2, #16]
 104 0008 42F00102 		orr	r2, r2, #1
 105 000c 1A61     		str	r2, [r3, #16]
 106 000e 224B     		ldr	r3, .L7
 107 0010 0022     		movs	r2, #0
 108 0012 1A61     		str	r2, [r3, #16]
  99:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccResetAHB2(!0);
 109              		.loc 1 99 0
 110 0014 204B     		ldr	r3, .L7
 111 0016 204A     		ldr	r2, .L7
 112 0018 5269     		ldr	r2, [r2, #20]
 113 001a 42F00102 		orr	r2, r2, #1
 114 001e 5A61     		str	r2, [r3, #20]
 115 0020 1D4B     		ldr	r3, .L7
 116 0022 0022     		movs	r2, #0
 117 0024 5A61     		str	r2, [r3, #20]
 100:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccResetAHB3(!0);
 118              		.loc 1 100 0
 119 0026 1C4B     		ldr	r3, .L7
 120 0028 1B4A     		ldr	r2, .L7
 121 002a 9269     		ldr	r2, [r2, #24]
 122 002c 42F00102 		orr	r2, r2, #1
 123 0030 9A61     		str	r2, [r3, #24]
 124 0032 194B     		ldr	r3, .L7
 125 0034 0022     		movs	r2, #0
 126 0036 9A61     		str	r2, [r3, #24]
 101:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccResetAPB1(!RCC_APB1RSTR_PWRRST);
 127              		.loc 1 101 0
 128 0038 174B     		ldr	r3, .L7
 129 003a 174A     		ldr	r2, .L7
 130 003c 126A     		ldr	r2, [r2, #32]
 131 003e 1A62     		str	r2, [r3, #32]
 132 0040 154B     		ldr	r3, .L7
 133 0042 0022     		movs	r2, #0
 134 0044 1A62     		str	r2, [r3, #32]
 102:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccResetAPB2(!0);
 135              		.loc 1 102 0
 136 0046 144B     		ldr	r3, .L7
 137 0048 134A     		ldr	r2, .L7
 138 004a 526A     		ldr	r2, [r2, #36]
 139 004c 42F00102 		orr	r2, r2, #1
 140 0050 5A62     		str	r2, [r3, #36]
 141 0052 114B     		ldr	r3, .L7
 142 0054 0022     		movs	r2, #0
 143 0056 5A62     		str	r2, [r3, #36]
 103:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 104:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* SysTick initialization using the system clock.*/
 105:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   SysTick->LOAD = STM32_HCLK / CH_FREQUENCY - 1;
 144              		.loc 1 105 0
 145 0058 104B     		ldr	r3, .L7+4
 146 005a 44F29F12 		movw	r2, #16799
 147 005e 5A60     		str	r2, [r3, #4]
 106:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   SysTick->VAL = 0;
 148              		.loc 1 106 0
 149 0060 0E4B     		ldr	r3, .L7+4
 150 0062 0022     		movs	r2, #0
 151 0064 9A60     		str	r2, [r3, #8]
 107:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 152              		.loc 1 107 0
 153 0066 0D4B     		ldr	r3, .L7+4
 154 0068 0722     		movs	r2, #7
 155 006a 1A60     		str	r2, [r3]
 108:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****                   SysTick_CTRL_ENABLE_Msk |
 109:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****                   SysTick_CTRL_TICKINT_Msk;
 110:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 111:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* DWT cycle counter enable.*/
 112:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   SCS_DEMCR |= SCS_DEMCR_TRCENA;
 156              		.loc 1 112 0
 157 006c 0C4B     		ldr	r3, .L7+8
 158 006e 0C4A     		ldr	r2, .L7+8
 159 0070 D268     		ldr	r2, [r2, #12]
 160 0072 42F08072 		orr	r2, r2, #16777216
 161 0076 DA60     		str	r2, [r3, #12]
 113:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   DWT_CTRL  |= DWT_CTRL_CYCCNTENA;
 162              		.loc 1 113 0
 163 0078 0A4B     		ldr	r3, .L7+12
 164 007a 0A4A     		ldr	r2, .L7+12
 165 007c 1268     		ldr	r2, [r2]
 166 007e 42F00102 		orr	r2, r2, #1
 167 0082 1A60     		str	r2, [r3]
 114:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 115:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* PWR clock enabled.*/
 116:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccEnablePWRInterface(FALSE);
 168              		.loc 1 116 0
 169 0084 044B     		ldr	r3, .L7
 170 0086 044A     		ldr	r2, .L7
 171 0088 126C     		ldr	r2, [r2, #64]
 172 008a 42F08052 		orr	r2, r2, #268435456
 173 008e 1A64     		str	r2, [r3, #64]
 117:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 118:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Initializes the backup domain.*/
 119:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   hal_lld_backup_domain_init();
 174              		.loc 1 119 0
 175 0090 FFF7FEFF 		bl	hal_lld_backup_domain_init
 120:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 121:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if defined(STM32_DMA_REQUIRED)
 122:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   dmaInit();
 123:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 124:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 125:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Programmable voltage detector enable.*/
 126:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_PVD_ENABLE
 127:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
 128:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif /* STM32_PVD_ENABLE */
 129:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** }
 176              		.loc 1 129 0
 177 0094 08BD     		pop	{r3, pc}
 178              	.L8:
 179 0096 00BF     		.align	2
 180              	.L7:
 181 0098 00380240 		.word	1073887232
 182 009c 10E000E0 		.word	-536813552
 183 00a0 F0ED00E0 		.word	-536810000
 184 00a4 001000E0 		.word	-536866816
 185              		.cfi_endproc
 186              	.LFE119:
 188 00a8 AFF30080 		.section	.text.stm32_clock_init,"ax",%progbits
 188      AFF30080 
 189              		.align	2
 190              		.p2align 4,,15
 191              		.global	stm32_clock_init
 192              		.thumb
 193              		.thumb_func
 195              	stm32_clock_init:
 196              	.LFB120:
 130:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 131:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** /**
 132:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @brief   STM32F2xx clocks and PLL initialization.
 133:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @note    All the involved constants come from the file @p board.h.
 134:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @note    This function should be invoked just after the system reset.
 135:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  *
 136:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  * @special
 137:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****  */
 138:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** void stm32_clock_init(void) {
 197              		.loc 1 138 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 139:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 140:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if !STM32_NO_INIT
 141:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* PWR clock enable.*/
 142:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->APB1ENR = RCC_APB1ENR_PWREN;
 202              		.loc 1 142 0
 203 0000 344B     		ldr	r3, .L16
 204 0002 4FF08052 		mov	r2, #268435456
 205 0006 1A64     		str	r2, [r3, #64]
 143:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 144:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* PWR initialization.*/
 145:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if defined(STM32F4XX) || defined(__DOXYGEN__)
 146:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   PWR->CR = STM32_VOS;
 206              		.loc 1 146 0
 207 0008 334B     		ldr	r3, .L16+4
 208 000a 4FF48042 		mov	r2, #16384
 209 000e 1A60     		str	r2, [r3]
 147:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 210              		.loc 1 147 0
 211 0010 00BF     		nop
 212              	.L10:
 213              		.loc 1 147 0 is_stmt 0 discriminator 1
 214 0012 314B     		ldr	r3, .L16+4
 215 0014 5B68     		ldr	r3, [r3, #4]
 216 0016 03F48043 		and	r3, r3, #16384
 217 001a 002B     		cmp	r3, #0
 218 001c F9D0     		beq	.L10
 148:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until power regulator is stable.   */
 149:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #else
 150:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   PWR->CR = 0;
 151:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 152:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 153:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Initial clocks setup and wait for HSI stabilization, the MSI clock is
 154:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****      always enabled because it is the fallback clock when PLL the fails.*/
 155:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CR |= RCC_CR_HSION;
 219              		.loc 1 155 0 is_stmt 1
 220 001e 2D4B     		ldr	r3, .L16
 221 0020 2C4A     		ldr	r2, .L16
 222 0022 1268     		ldr	r2, [r2]
 223 0024 42F00102 		orr	r2, r2, #1
 224 0028 1A60     		str	r2, [r3]
 156:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((RCC->CR & RCC_CR_HSIRDY) == 0)
 225              		.loc 1 156 0
 226 002a 00BF     		nop
 227              	.L11:
 228              		.loc 1 156 0 is_stmt 0 discriminator 1
 229 002c 294B     		ldr	r3, .L16
 230 002e 1B68     		ldr	r3, [r3]
 231 0030 03F00203 		and	r3, r3, #2
 232 0034 002B     		cmp	r3, #0
 233 0036 F9D0     		beq	.L11
 157:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until HSI is stable.               */
 158:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 159:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_HSE_ENABLED
 160:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* HSE activation.*/
 161:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if defined(STM32_HSE_BYPASS)
 162:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* HSE Bypass.*/
 163:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 164:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #else
 165:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* No HSE Bypass.*/
 166:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CR |= RCC_CR_HSEON;
 234              		.loc 1 166 0 is_stmt 1
 235 0038 264B     		ldr	r3, .L16
 236 003a 264A     		ldr	r2, .L16
 237 003c 1268     		ldr	r2, [r2]
 238 003e 42F48032 		orr	r2, r2, #65536
 239 0042 1A60     		str	r2, [r3]
 167:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 168:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((RCC->CR & RCC_CR_HSERDY) == 0)
 240              		.loc 1 168 0
 241 0044 00BF     		nop
 242              	.L12:
 243              		.loc 1 168 0 is_stmt 0 discriminator 1
 244 0046 234B     		ldr	r3, .L16
 245 0048 1B68     		ldr	r3, [r3]
 246 004a 03F40033 		and	r3, r3, #131072
 247 004e 002B     		cmp	r3, #0
 248 0050 F9D0     		beq	.L12
 169:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until HSE is stable.               */
 170:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 171:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 172:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_LSI_ENABLED
 173:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* LSI activation.*/
 174:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CSR |= RCC_CSR_LSION;
 249              		.loc 1 174 0 is_stmt 1
 250 0052 204B     		ldr	r3, .L16
 251 0054 1F4A     		ldr	r2, .L16
 252 0056 526F     		ldr	r2, [r2, #116]
 253 0058 42F00102 		orr	r2, r2, #1
 254 005c 5A67     		str	r2, [r3, #116]
 175:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 255              		.loc 1 175 0
 256 005e 00BF     		nop
 257              	.L13:
 258              		.loc 1 175 0 is_stmt 0 discriminator 1
 259 0060 1C4B     		ldr	r3, .L16
 260 0062 5B6F     		ldr	r3, [r3, #116]
 261 0064 03F00203 		and	r3, r3, #2
 262 0068 002B     		cmp	r3, #0
 263 006a F9D0     		beq	.L13
 176:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until LSI is stable.               */
 177:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 178:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 179:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_LSE_ENABLED
 180:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* LSE activation, have to unlock the register.*/
 181:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   if ((RCC->BDCR & RCC_BDCR_LSEON) == 0) {
 182:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     PWR->CR |= PWR_CR_DBP;
 183:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     RCC->BDCR |= RCC_BDCR_LSEON;
 184:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     PWR->CR &= ~PWR_CR_DBP;
 185:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   }
 186:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
 187:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until LSE is stable.               */
 188:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 189:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 190:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_ACTIVATE_PLL
 191:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* PLL activation.*/
 192:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 264              		.loc 1 192 0 is_stmt 1
 265 006c 194B     		ldr	r3, .L16
 266 006e 1B4A     		ldr	r2, .L16+8
 267 0070 5A60     		str	r2, [r3, #4]
 193:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****                  STM32_PLLM;
 194:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CR |= RCC_CR_PLLON;
 268              		.loc 1 194 0
 269 0072 184B     		ldr	r3, .L16
 270 0074 174A     		ldr	r2, .L16
 271 0076 1268     		ldr	r2, [r2]
 272 0078 42F08072 		orr	r2, r2, #16777216
 273 007c 1A60     		str	r2, [r3]
 195:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while (!(RCC->CR & RCC_CR_PLLRDY))
 274              		.loc 1 195 0
 275 007e 00BF     		nop
 276              	.L14:
 277              		.loc 1 195 0 is_stmt 0 discriminator 1
 278 0080 144B     		ldr	r3, .L16
 279 0082 1B68     		ldr	r3, [r3]
 280 0084 03F00073 		and	r3, r3, #33554432
 281 0088 002B     		cmp	r3, #0
 282 008a F9D0     		beq	.L14
 196:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until PLL is stable.               */
 197:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 198:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 199:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if STM32_ACTIVATE_PLLI2S
 200:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* PLLI2S activation.*/
 201:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->PLLI2SCFGR = STM32_PLLI2SR | STM32_PLLI2SN;
 202:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CR |= RCC_CR_PLLI2SON;
 203:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while (!(RCC->CR & RCC_CR_PLLI2SRDY))
 204:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;                           /* Waits until PLLI2S is stable.            */
 205:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 206:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 207:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Other clock-related settings (dividers, MCO etc).*/
 208:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CFGR |= STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 283              		.loc 1 208 0 is_stmt 1
 284 008c 114A     		ldr	r2, .L16
 285 008e 114B     		ldr	r3, .L16
 286 0090 9968     		ldr	r1, [r3, #8]
 287 0092 134B     		ldr	r3, .L16+12
 288 0094 0B43     		orrs	r3, r3, r1
 289 0096 9360     		str	r3, [r2, #8]
 209:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****                STM32_RTCPRE | STM32_PPRE2 | STM32_PPRE1 | STM32_HPRE;
 210:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 211:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Flash setup.*/
 212:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN |
 290              		.loc 1 212 0
 291 0098 124B     		ldr	r3, .L16+16
 292 009a 40F20572 		movw	r2, #1797
 293 009e 1A60     		str	r2, [r3]
 213:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****                STM32_FLASHBITS;
 214:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 215:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* Switching to the configured clock source if it is different from MSI.*/
 216:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #if (STM32_SW != STM32_SW_HSI)
 217:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 294              		.loc 1 217 0
 295 00a0 0C4B     		ldr	r3, .L16
 296 00a2 0C4A     		ldr	r2, .L16
 297 00a4 9268     		ldr	r2, [r2, #8]
 298 00a6 42F00202 		orr	r2, r2, #2
 299 00aa 9A60     		str	r2, [r3, #8]
 218:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 300              		.loc 1 218 0
 301 00ac 00BF     		nop
 302              	.L15:
 303              		.loc 1 218 0 is_stmt 0 discriminator 1
 304 00ae 094B     		ldr	r3, .L16
 305 00b0 9B68     		ldr	r3, [r3, #8]
 306 00b2 03F00C03 		and	r3, r3, #12
 307 00b6 082B     		cmp	r3, #8
 308 00b8 F9D1     		bne	.L15
 219:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****     ;
 220:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif
 221:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** #endif /* STM32_NO_INIT */
 222:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** 
 223:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   /* SYSCFG clock enabled here because it is a multi-functional unit shared
 224:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****      among multiple drivers.*/
 225:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c ****   rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 309              		.loc 1 225 0 is_stmt 1
 310 00ba 064B     		ldr	r3, .L16
 311 00bc 054A     		ldr	r2, .L16
 312 00be 526C     		ldr	r2, [r2, #68]
 313 00c0 42F48042 		orr	r2, r2, #16384
 314 00c4 5A64     		str	r2, [r3, #68]
 315 00c6 034B     		ldr	r3, .L16
 316 00c8 024A     		ldr	r2, .L16
 317 00ca 526E     		ldr	r2, [r2, #100]
 318 00cc 42F48042 		orr	r2, r2, #16384
 319 00d0 5A66     		str	r2, [r3, #100]
 226:/usr/src/chibiostest/os/hal/platforms/STM32F4xx/hal_lld.c **** }
 320              		.loc 1 226 0
 321 00d2 7047     		bx	lr
 322              	.L17:
 323              		.align	2
 324              	.L16:
 325 00d4 00380240 		.word	1073887232
 326 00d8 00700040 		.word	1073770496
 327 00dc 08544007 		.word	121656328
 328 00e0 00940838 		.word	940086272
 329 00e4 003C0240 		.word	1073888256
 330              		.cfi_endproc
 331              	.LFE120:
 333 00e8 AFF30080 		.text
 333      AFF30080 
 334              	.Letext0:
 335              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 336              		.file 3 "/usr/include/newlib/stdint.h"
 337              		.file 4 "/usr/src/chibiostest/os/ports/common/ARMCMx/nvic.h"
 338              		.file 5 "/usr/src/chibiostest/os/ports/common/ARMCMx/CMSIS/include/core_cm4.h"
 339              		.file 6 "/usr/src/chibiostest/os/hal/platforms/STM32F4xx/stm32f4xx.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_lld.c
     /tmp/ccN4m5Tq.s:20     .text.hal_lld_backup_domain_init:0000000000000000 $t
     /tmp/ccN4m5Tq.s:25     .text.hal_lld_backup_domain_init:0000000000000000 hal_lld_backup_domain_init
     /tmp/ccN4m5Tq.s:78     .text.hal_lld_backup_domain_init:0000000000000050 $d
     /tmp/ccN4m5Tq.s:84     .text.hal_lld_init:0000000000000000 $t
     /tmp/ccN4m5Tq.s:90     .text.hal_lld_init:0000000000000000 hal_lld_init
     /tmp/ccN4m5Tq.s:181    .text.hal_lld_init:0000000000000098 $d
     /tmp/ccN4m5Tq.s:189    .text.stm32_clock_init:0000000000000000 $t
     /tmp/ccN4m5Tq.s:195    .text.stm32_clock_init:0000000000000000 stm32_clock_init
     /tmp/ccN4m5Tq.s:325    .text.stm32_clock_init:00000000000000d4 $d
                     .debug_frame:0000000000000010 $d
     /tmp/ccN4m5Tq.s:83     .text.hal_lld_backup_domain_init:0000000000000058 $t
     /tmp/ccN4m5Tq.s:188    .text.hal_lld_init:00000000000000a8 $t
     /tmp/ccN4m5Tq.s:333    .text.stm32_clock_init:00000000000000e8 $t

NO UNDEFINED SYMBOLS
