[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BindingPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 50
LIB: work
FILE: ${SURELOG_DIR}/tests/BindingPort/dut.sv
n<> u<49> t<Top_level_rule> c<1> l<4:1> el<22:50>
  n<> u<1> t<Null_rule> p<49> s<48> l<4:1> el<4:1>
  n<> u<48> t<Source_text> p<49> c<15> l<4:1> el<22:50>
    n<> u<15> t<Description> p<48> c<14> s<29> l<4:1> el<10:10>
      n<> u<14> t<Module_declaration> p<15> c<12> l<4:1> el<10:10>
        n<> u<12> t<Module_ansi_header> p<14> c<2> s<13> l<4:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<12> s<3> l<4:1> el<4:7>
          n<UART> u<3> t<STRING_CONST> p<12> s<4> l<4:8> el<4:12>
          n<> u<4> t<Package_import_declaration_list> p<12> s<11> l<4:12> el<4:12>
          n<> u<11> t<Port_declaration_list> p<12> c<10> l<4:12> el<6:2>
            n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<5:5> el<5:14>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<5:5> el<5:10>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<5:5> el<5:10>
                n<> u<7> t<Net_port_type> p<8> c<6> l<5:11> el<5:11>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<5:11> el<5:11>
              n<clk> u<9> t<STRING_CONST> p<10> l<5:11> el<5:14>
        n<> u<13> t<ENDMODULE> p<14> l<10:1> el<10:10>
    n<> u<29> t<Description> p<48> c<28> s<47> l<13:1> el<19:10>
      n<> u<28> t<Module_declaration> p<29> c<26> l<13:1> el<19:10>
        n<> u<26> t<Module_ansi_header> p<28> c<16> s<27> l<13:1> el<16:3>
          n<module> u<16> t<Module_keyword> p<26> s<17> l<13:1> el<13:7>
          n<UART_assertions> u<17> t<STRING_CONST> p<26> s<18> l<13:8> el<13:23>
          n<> u<18> t<Package_import_declaration_list> p<26> s<25> l<13:24> el<13:24>
          n<> u<25> t<Port_declaration_list> p<26> c<24> l<13:24> el<16:2>
            n<> u<24> t<Ansi_port_declaration> p<25> c<22> l<14:5> el<14:14>
              n<> u<22> t<Net_port_header> p<24> c<19> s<23> l<14:5> el<14:10>
                n<> u<19> t<PortDir_Inp> p<22> s<21> l<14:5> el<14:10>
                n<> u<21> t<Net_port_type> p<22> c<20> l<14:11> el<14:11>
                  n<> u<20> t<Data_type_or_implicit> p<21> l<14:11> el<14:11>
              n<clk> u<23> t<STRING_CONST> p<24> l<14:11> el<14:14>
        n<> u<27> t<ENDMODULE> p<28> l<19:1> el<19:10>
    n<> u<47> t<Description> p<48> c<46> l<22:7> el<22:50>
      n<> u<46> t<Bind_directive> p<47> c<30> l<22:7> el<22:50>
        n<UART> u<30> t<STRING_CONST> p<46> s<45> l<22:12> el<22:16>
        n<> u<45> t<Bind_instantiation> p<46> c<44> l<22:17> el<22:50>
          n<> u<44> t<Module_instantiation> p<45> c<31> l<22:17> el<22:50>
            n<UART_assertions> u<31> t<STRING_CONST> p<44> s<43> l<22:17> el<22:32>
            n<> u<43> t<Hierarchical_instance> p<44> c<33> l<22:33> el<22:49>
              n<> u<33> t<Name_of_instance> p<43> c<32> s<42> l<22:33> el<22:36>
                n<uut> u<32> t<STRING_CONST> p<33> l<22:33> el<22:36>
              n<> u<42> t<Port_connection_list> p<43> c<41> l<22:37> el<22:48>
                n<> u<41> t<Named_port_connection> p<42> c<34> l<22:37> el<22:48>
                  n<state> u<34> t<STRING_CONST> p<41> s<39> l<22:38> el<22:43>
                  n<> u<39> t<OPEN_PARENS> p<41> s<38> l<22:43> el<22:44>
                  n<> u<38> t<Expression> p<41> c<37> s<40> l<22:44> el<22:47>
                    n<> u<37> t<Primary> p<38> c<36> l<22:44> el<22:47>
                      n<> u<36> t<Primary_literal> p<37> c<35> l<22:44> el<22:47>
                        n<clk> u<35> t<STRING_CONST> p<36> l<22:44> el<22:47>
                  n<> u<40> t<CLOSE_PARENS> p<41> l<22:47> el<22:48>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindingPort/dut.sv:4:1: No timescale set for "UART".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindingPort/dut.sv:13:1: No timescale set for "UART_assertions".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BindingPort/dut.sv:4:1: Compile module "work@UART".
[INF:CP0303] ${SURELOG_DIR}/tests/BindingPort/dut.sv:13:1: Compile module "work@UART_assertions".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Identifier                                             2
Module                                                 2
ModuleTypespec                                         2
Net                                                    2
Port                                                   2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindingPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BindingPort/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@UART)
    |vpiParent:
    \_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
    |vpiName:work@UART
  |vpiImportTypespec:
  \_Net: (work@UART.clk), line:5:11, endln:5:14
    |vpiParent:
    \_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
    |vpiName:clk
    |vpiFullName:work@UART.clk
  |vpiDefName:work@UART
  |vpiNet:
  \_Net: (work@UART.clk), line:5:11, endln:5:14
  |vpiPort:
  \_Port: (clk), line:5:11, endln:5:14
    |vpiParent:
    \_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
    |vpiName:clk
    |vpiDirection:1
|vpiAllModules:
\_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@UART_assertions)
    |vpiParent:
    \_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
    |vpiName:work@UART_assertions
  |vpiImportTypespec:
  \_Net: (work@UART_assertions.clk), line:14:11, endln:14:14
    |vpiParent:
    \_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
    |vpiName:clk
    |vpiFullName:work@UART_assertions.clk
  |vpiDefName:work@UART_assertions
  |vpiNet:
  \_Net: (work@UART_assertions.clk), line:14:11, endln:14:14
  |vpiPort:
  \_Port: (clk), line:14:11, endln:14:14
    |vpiParent:
    \_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
    |vpiName:clk
    |vpiDirection:1
|vpiTypedef:
\_ModuleTypespec: (UART)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:UART
  |vpiModule:
  \_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
|vpiTypedef:
\_ModuleTypespec: (UART_assertions)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:UART_assertions
  |vpiModule:
  \_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
