// Seed: 3905619090
module module_0 (
    output supply1 id_0,
    input tri id_1
);
  logic id_3;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd99,
    parameter id_14 = 32'd24
) (
    output uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri1 id_5
    , id_11,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input uwire id_9
);
  wire  id_12;
  logic _id_13;
  ;
  logic _id_14;
  wire id_15, id_16, id_17[1 : id_13];
  module_0 modCall_1 (
      id_8,
      id_6
  );
  wire [1 : -1  +  id_14] id_18;
  parameter id_19 = 1;
endmodule
