<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<title>Untitled</title>
<meta http-equiv="content-type" content="text/html; charset=iso-8859-1">
<meta name="generator" content="Web Page Maker">

<style type="text/css">
/*----------Text Styles----------*/
.ws6 {font-size: 8px;}
.ws7 {font-size: 9.3px;}
.ws8 {font-size: 11px;}
.ws9 {font-size: 12px;}
.ws10 {font-size: 13px;}
.ws11 {font-size: 15px;}
.ws12 {font-size: 16px;}
.ws14 {font-size: 19px;}
.ws16 {font-size: 21px;}
.ws18 {font-size: 24px;}
.ws20 {font-size: 27px;}
.ws22 {font-size: 29px;}
.ws24 {font-size: 32px;}
.ws26 {font-size: 35px;}
.ws28 {font-size: 37px;}
.ws36 {font-size: 48px;}
.ws48 {font-size: 64px;}
.ws72 {font-size: 96px;}
.wpmd {font-size: 13px;font-family: 'Arial';font-style: normal;font-weight: normal;}
/*----------Para Styles----------*/
DIV,UL,OL /* Left */
{
 margin-top: 0px;
 margin-bottom: 0px;
}
</style>

<style type="text/css">
a.style1:link{color:#0000D0;text-decoration: none;}
a.style1:visited{color:#0000FF;text-decoration: none;}
a.style1:hover{color:#969696;text-decoration: none;}
a.style1:active{color:#969696;text-decoration: none;}
a.style2:link{color:#969696;text-decoration: underline;}
a.style2:visited{color:#808080;text-decoration: underline;}
a.style2:hover{color:#969696;text-decoration: underline;}
a.style2:active{color:#969696;text-decoration: none;}
</style>
</head>

<body>

<div id="shape1" style="position:absolute; overflow:hidden; left:0px; top:1px; width:1186px; height:151px; z-index:0"><img border=0 width="100%" height="100%" alt="" src="images/shape-1653915781.gif"></div>

<div id="image1" style="position:absolute; overflow:hidden; left:1185px; top:0px; width:147px; height:153px; z-index:1"><img src="images/images.png" alt="" title="" border=0 width=147 height=153></div>

<div id="shape2" style="position:absolute; overflow:hidden; left:1px; top:151px; width:167px; height:132px; z-index:2"><img border=0 width="100%" height="100%" alt="" src="images/shape-1653915828.gif"></div>

<div id="shape3" style="position:absolute; overflow:hidden; left:0px; top:4079px; width:1501px; height:40px; z-index:3"><img border=0 width="100%" height="100%" alt="" src="images/shape-1653915796.gif"></div>

<div id="text1" style="position:absolute; overflow:hidden; left:174px; top:155px; width:1159px; height:3924px; z-index:4">
<div class="wpmd">
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B>Book</B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">1.&nbsp;&nbsp;&nbsp; M. Daneshtalab, M. Modarressi, Hardware Architectures for Deep Learning, IET publishers, UK, 2020.&nbsp;&nbsp; (</font><font class="ws12"><a href="https://shop.theiet.org/hardware-architectures-for-deep-learning" title="" class="style1">IET link</a></font><font class="ws12">) (</font><font class="ws12"><a href="https://www.amazon.com/Hardware-Architectures-Learning-Materials-Circuits/dp/1785617680" title="" class="style1">Amazon link</a></font><font class="ws12">)</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B>Book Chapters</B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">2.&nbsp;&nbsp;&nbsp; M. Sadrosadati, A. Mirhosseini, N. Akbarzadeh, M. Modarressi, H. Sarbazi-Azad, "Chapter 1: Traffic-load-aware virtual channel power-gating in network-on-chips", Advances in Computers (Power-Efficient Network-on-Chips: Design and Evaluation), Elsevier, Volume 124, 2022.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">3.&nbsp;&nbsp;&nbsp; M. Modarressi, S. H. SeyyedAghaei Rezaei, "Chapter 7: Power-efficient network-on-chip design by partial topology reconfiguration", Advances in Computers (Power-Efficient Network-on-Chips: Design and Evaluation), Elsevier, Volume 124, 2022.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">4.&nbsp;&nbsp;&nbsp; M. Modarressi, H Sarbazi-Azad, "Chapter 4: Topology Specialization for Networks-on-Chip in the Dark Silicon Era", Advances in Computers: Dark Silicon and Future of On-chip Systems, Elsevier, Volume 112, 2018.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">5.&nbsp;&nbsp;&nbsp; M. Modarressi, H Sarbazi-Azad, "Chapter 1: A Reconfigurable On-Chip Interconnection Network for Large Multicore Systems", Large-scale Network-centric Distributed Systems, John Wiley &amp; Sons, NJ, USA, 2014. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">6.&nbsp;&nbsp;&nbsp; R. Jabbarvand, M. Modarressi, H. Sarbazi-Azad, "Chapter 4: Fault-Tolerant Routing Algorithms in Networks on-Chip", Routing Algorithms in Networks-on-Chip, Springer, 2014. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">7.&nbsp;&nbsp;&nbsp; M. Modarressi, H Sarbazi-Azad, "Chapter 13: A High-Performance and Low-Power Reconfigurable Network-on-Chip Architecture", Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication, IGI Global Pubs, 2010. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">8.&nbsp;&nbsp;&nbsp; R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "Chapter 16: A novel de Bruijn based mesh topology for Networks-on-Chip", VLSI Design, IN-TECH Publishers, Austria, 2011.&nbsp; (ISBN 978-3-902613-50-9)</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">9.&nbsp;&nbsp;&nbsp; R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "Chapter 5: Shuffle-Exchange Mesh Topology for Networks-on-Chip", Parallel and Distributed Computing, IN-TECH Publishers, Austria, 2011. (ISBN: 978-3-902613-45-5)</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B>Journal Papers</B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><BR></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">10.&nbsp;&nbsp;&nbsp; P. Z. Moghaddam, M Modarressi, M.A. Sadeghi, "NU-Class Net: A Novel Deep Learning-based Approach for Video Quality Enhancement," in Elsevier Journal of Engineering Applications of Artificial Intelligence, 2025.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">11.&nbsp;&nbsp;&nbsp; S. H. SeyyedAghaei Rezaei, P. Z. Moghaddam and M. Modarressi, "Smart Memory: Deep Learning Acceleration In 3D-Stacked Memories," in IEEE Computer Architecture Letters, 2023.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">12.&nbsp;&nbsp;&nbsp; A. Firuzan, M. Modarressi, M. Reshadi, A. Khademzadeh, "Reconfigurable Network-on-Chip based Convolutional Neural Network Accelerator", Elsevier Journal of Systems Architecture, 2022.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">13.&nbsp;&nbsp;&nbsp; A. Ghanbari, M. Modarressi, "Energy-efficient acceleration of convolutional neural networks using computation reuse", Elsevier Journal of Systems Architecture, 2022.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">14.&nbsp;&nbsp;&nbsp; A. Seyedolhosseini, M. Modarressi, N. Masoumi, N. Karimian, "Efficient photodetector placement for daylight-responsive smart indoor lighting control systems", Elsevier Journal of Building Engineering, 2021.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">15.&nbsp;&nbsp;&nbsp; H. Mahdiani, A. Khadem, A. Ghanbari, M. Modarressi, F. Fattahi-Bayat and M. Daneshtalab, "?NN: Power-Efficient Neural Network Acceleration Using Differential Weights," IEEE Micro, 2020.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">16.&nbsp;&nbsp;&nbsp; S. H. Seyyedaghaei Rezaei, M. Modarressi, R. Ausavarungnirun, M. Sadrosadati, O. Mutlu, M. Daneshtalab, "NOM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories", IEEE Computer Architecture Letters, 2020.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">17.&nbsp;&nbsp;&nbsp; A. Seyedolhosseini, N. Masoumi, M. Modarressi, and N. Karimian, "Daylight adaptive smart indoor lighting control method using artificial neural networks", Elsevier Journal of Building Engineering, 2019.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">18.&nbsp;&nbsp;&nbsp; M. Bakhshalipour, P. Lotfi-Kamran, A. Mazloumi, M. Naderan-Tahan, M. Modarressi, and H. Sarbazi-Azad, "Fast Data Delivery for Many-Core Processors," in IEEE Transactions on Computers, 2018.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">19.&nbsp;&nbsp;&nbsp; M. Sadrosadati, A. Mirhosseini, M. Modarressi, H. Sarbazi-Azad, "BARAN: Bimodal Adaptive Reconfigurable-Allocator Network-on-Chip," ACM Transactions on Parallel Computing, 2018.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">20.&nbsp;&nbsp;&nbsp; M. Keramati, M. Modarressi, and S. H. Seyedaghaei Rezaei. "Thermal management in 3d networks-on-chip using dynamic link sharing," Elsevier Microprocessors and Microsystems, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">21.&nbsp;&nbsp;&nbsp; R. Hojabrossadati, M. Modarressi, A. Yasoubi, M. Daneshtalab, and A. Khounsari. "Customizing Clos Network-on-Chip for Neural Networks." IEEE Transactions on Computers, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">22.&nbsp;&nbsp;&nbsp; A. Yasoubi, R. Hojabr, M. Modarressi, "Power-Efficient Accelerator Design for Neural Networks using Computation Reuse", IEEE Computer Architecture Letters, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">23.&nbsp;&nbsp;&nbsp; P. Mehrvarzy, M. Modarressi, H Sarbazi-Azad, "Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology", Elsevier Journal of Microprocessors and Microsystems, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">24.&nbsp;&nbsp;&nbsp; P. Lotfi-kamran, M. Modarressi, H. Sarbazi-Azad, "An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors", IEEE Transactions on Computers, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">25.&nbsp;&nbsp;&nbsp; S. H. Seyyedaghaei, A. Mazloumi, M. Modarressi, P. Lotfi-Kamran, "Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip", IEEE Computer Architecture Letters, 2016. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">26.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, "Leveraging Dark Silicon to Optimize Networks-on-Chip Topology", Springer Journal of Supercomputing, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">27.&nbsp;&nbsp;&nbsp; F.&nbsp; Pakdamana, A. Mazloumia, M. Modarressi, "Integrated circuit-packet switching NoC with efficient circuit setup mechanism", Springer Journal of Supercomputing, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">28.&nbsp;&nbsp;&nbsp; M. Modarressi, N. Teimouri, H. Sarbzai-Azad, "Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths", Elsevier Integration, the VLSI Journal, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">29.&nbsp;&nbsp;&nbsp; M. Modarressi, M. Asadinia, H. Sarbazi-Azad, "Using Task Migration to Improve Non-contiguous Processor Allocation in NoC-based CMPs", Elsevier Journal of System Architecture, 2013.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">30.&nbsp;&nbsp;&nbsp; M. Asadinia, M. Modarressi, H. Sarbazi-Azad, "New Non-contiguous Processor Allocation Algorithm in Mesh-based CMPs Using Virtual Point-to-point Links", IET Computers and Digital Techniques 2012.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">31.&nbsp;&nbsp;&nbsp; R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "The 2D digraph-based NoCs: attractive alternatives to the 2D mesh NoCs", The Journal of Supercomputing, 2012.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">32.&nbsp;&nbsp;&nbsp; R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "The 2D SEM: a novel high-performance and low-power mesh-based topology for networks-on-chip", International Journal of Parallel, Emergent, and Distributed Systems, 2010.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">33.&nbsp;&nbsp;&nbsp; M. Modarressi, A. Tavakkol, H. Sarbazi-Azad, "Application-Aware Topology Reconfiguration for On-Chip Networks", IEEE Transactions on Very Large Scale Integrated Circuits, 2011.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">34.&nbsp;&nbsp;&nbsp; M. Modarressi, A. Tavakkol, H. Sarbazi-Azad, "Virtual Point-to-Point Connections in NoCs", IEEE Transactions on Computer-Aided Design for Integrated Circuits and Systems, 2010.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B>Conference Papers</B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">35.&nbsp;&nbsp;&nbsp; Mahdi Mohammadi-nasab,Mahboube Fakhire, Mostafa E. Salehi, Mehdi Modarressi, "MLBERT: Multi-Level Fully Binarized BERT," International Conference on Innovative Engineering Sciences &amp; Technological Research, 2024.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">36.&nbsp;&nbsp;&nbsp; M. Khodarahmi, M. Modarressi, A. Elahi and F. Pakdaman, "ReMove: Leveraging Motion Estimation for Computation Reuse in CNN-Based Video Processing," 5th International Symposium on Cyber-Physical Systems (CPSAT), 2024. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">37.&nbsp;&nbsp;&nbsp; A. Elahi, A. Falahati, F. Pakdaman, M. Modarressi and M. Gabbouj, "NCOD: Near-Optimum Video Compression for Object Detection," IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, 2023.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">38.&nbsp;&nbsp;&nbsp; A. M. Bidgoli, S. Fattahi, S. H. S. Rezaei, M. Modarressi and M. Daneshtalab, "NeuroPIM: Felxible Neural Accelerator for Processing-in-Memory Architectures," 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Tallinn, Estonia, 2023.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">39.&nbsp;&nbsp;&nbsp; N. Neda, S. Ullah, A. Ghanbari, H. Mahdiani, M. Modarressi and A. Kumar, "Multi-Precision Deep Neural Network Acceleration on FPGAs," 27th Asia and South Pacific Design Automation Conference (ASP-DAC), 2022.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">40.&nbsp;&nbsp;&nbsp; B. Dabiri, M. Modarressi and M. Daneshtalab, "Network-on-ReRAM for Scalable Processing-in-Memory Architecture Design," 24th Euromicro Conference on Digital System Design (DSD), 2021.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">41.&nbsp;&nbsp;&nbsp; V. Geraeinejad, S. Sinaei, M. Modarressi and M. Daneshtalab, "RoCo-NAS: Robust and Compact Neural Architecture Search," International Joint Conference on Neural Networks (IJCNN), 2021</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">42.&nbsp;&nbsp;&nbsp; A. Firuzan, M. Modarressi, M. Daneshtalab, M. Reshadi, "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators," IEEE/ACM International Symposium on Network-on-Chip (NOCS), Italy, 2018. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">43.&nbsp;&nbsp;&nbsp; N. Akbari, M. Modarressi, M. Daneshtalab, M. Loni, "A Customized Processing-in-Memory Architecture for Biological Sequence Alignment," 29th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), Italy, 2018. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">44.&nbsp;&nbsp;&nbsp; A. Seyedolhosseini, N. Masoumi, M. Modarressi and N. Karimian, "Zone Based Control Methodology of Smart Indoor Lighting Systems Using Feedforward Neural Networks," 9th International Symposium on Telecommunications (IST), 2018</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">45.&nbsp;&nbsp;&nbsp; A. Seyedolhosseini, N. Masoumi, M. Modarressi and N. Karimian, "Design and Implementation of Efficient Smart Lighting Control System with Learning Capability for Dynamic Indoor Applications," 9th International Symposium on Telecommunications (IST), 2018</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">46.&nbsp;&nbsp;&nbsp; A. Seyedolhosseini, N. Masoumi, M. Modarressi and N. Karimian, "Illumination Control of Smart Indoor Lighting Systems Consists of Multiple Zones," Smart Grid Conference (SGC), 2018,</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">47.&nbsp;&nbsp;&nbsp; P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad, "NOC Characteristics of Cloud Applications", The 19th International Symposium on Computer Architecture and Digital Systems (CADS), Iran, 2017. (Best Paper Award) </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">48.&nbsp;&nbsp;&nbsp; E. Momenzadeh, M. Modarressi, A. Mazloumi, and M. Dneshtalab "Parallel Forwarding for Efficient Bandwidth Utilization in Networks-on-Chip", 30th Conference on Architecture of Computing Systems (ARC), Austria, 2017. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">49.&nbsp;&nbsp;&nbsp; N. Akbari, M. Modarressi. "A High-Performance Network-on-Chip Topology for Neuromorphic Architectures", 15th IEEE International Conference on Embedded and Ubiquitous Computing (EUC), China, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">50.&nbsp;&nbsp;&nbsp; B. Dabiri, S. H. Seyedaghaei Rezaei, and M. Modarressi, "Low-power Parallel Data Processing Using Computation Reuse", 7th International Conference on Information Communication and Management, Russia, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">51.&nbsp;&nbsp;&nbsp; A. Seyedolhosseini, N. Masoumi, and M. Modarressi, "Performance Improvement of ZigBee Networks in Coexistence of Wi-Fi Signals", 7th International Conference on Information Communication and Management, Russia, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">52.&nbsp;&nbsp;&nbsp; P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad, "Near-Ideal Networks-on-Chip for Servers", The 23rd IEEE Symposium on High Performance Computer Architecture (HPCA), USA, 2017.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">53.&nbsp;&nbsp;&nbsp; M. Azimi, M. Modarressi, "Proactive Network-on-Chip Path Setup for Message Passing Programs", Euromicro Conference on Digital System Design (DSD), Cyprus, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">54.&nbsp;&nbsp;&nbsp; M. Modarressi, A. Yasoubi, Ma. Modarressi, "Low-Power Online ECG Analysis Using Neural Networks", Euromicro Conference on Digital System Design (DSD), Cyprus, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">55.&nbsp;&nbsp;&nbsp; A. Rezaei, M. Daneshtalab, D. Zhao, M. Modarressi, "SAMi: Self-Aware Migration Approach for Congestion Reduction in NoC-based MCSoC", 29th IEEE International System-on-Chip Conference (SOCC), USA, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">56.&nbsp;&nbsp;&nbsp; S. Sayardoost Tabrizi, I. Soltani Mohammadi, A. Mazloumi, M. Modarressi, "High Performance Hybrid-switched Network-on-Chip Using Shortcut Paths", 24th Iranian Conference on Electrical Engineering (ICEE), Iran, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">57.&nbsp;&nbsp;&nbsp; S. H. Seyyedaghaei Rezaei, M. Modarressi, S. Roshanisefat, M. Daneshtalab, "A Three-Dimensional Networks-on-Chip Architecture with Dynamic Buffer Sharing", EuroMicro PDP Conference, Greece, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">58.&nbsp;&nbsp;&nbsp; S. H. Seyyedaghaei Rezaei, M. Modarressi, R. Yazdani, M. Daneshtalab, "Fault-Tolerant 3-D Network-on-Chip Design using Dynamic Link Sharing", the Conference on Design, Automation and Test in Europe (DATE'16), Germany, 2016.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">59.&nbsp;&nbsp;&nbsp; M. Modarressi, F. Faghih, M. Modarressi, "Hardware Accelerator Protein Sequencing Applications on Reconfigurable Networks-on-Chip", the 13th. East-West Design and Test Symposium (EWDTS), Georgia, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">60.&nbsp;&nbsp;&nbsp; M. Faryabi, H. Dorosti, M. Modarressi and S. M. Fakhraei, "Process Variation-Aware Approximation for Efficient Timing Management of Digital Circuits", the 13th. East-West Design and Test Symposium (EWDTS), Georgia, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">61.&nbsp;&nbsp;&nbsp; A. Yasoubi, R. Hojabr, H. Takshi, M. Modarressi, M. Daneshtalab, "CuPAN-High Throughput On-chip Interconnection for Neural Networks", International Conference of Neural Information Processing (ICONIP), 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">62.&nbsp;&nbsp;&nbsp; A Firuzan, M Modarressi, M Daneshtalab, "A Reconfigurable Network-on-Chip for Efficient Implementation of Neural Networks", 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Germany, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">63.&nbsp;&nbsp;&nbsp; H. Mirhosseini, M. Sadrosadati, A. Fakhrzadehgany, M. Modarressi, and H. Sarbazi-Azad, "An Energy-Efficient Virtual Channel Power-Gating Mechanism for on-Chip Networks", the Conference on Design, Automation and Test in Europe (DATE'15), France, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">64.&nbsp;&nbsp;&nbsp; A. Mazloumi, M. Modarressi, "A Hybrid Packet/Circuit-switched Router to Accelerate Memory Access in NoC-based Chip Multiprocessors", Design, Automation and Test in Europe (DATE'15), France, 2015.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">65.&nbsp;&nbsp;&nbsp; M. Zaeemi, M. Modarressi, "An FPGA-Like Ultra Low-Power Network-On-Chip for Multicore Embedded Systems", in the 11th. FPGAWORLD Conference, Denmark, 2014.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">66.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, "A Reconfigurable NoC Topology for the Dark Silicon Era", the 11th. FPGAWORLD Conference, Denmark, 2014.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">67.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, "A reconfigurable network-on-chip architecture for heterogeneous CMPs in the dark-silicon era", 25th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'14), Switzerland, 2014.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">68.&nbsp;&nbsp;&nbsp; N. Teimouri, M. Modarressi, H. Sarbazi-Azad, "Power and Performance-efficient Partial-circuits in Packet-switched Networks-on-Chip", EuroMicro PDP, Ireland, 2013.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">69.&nbsp;&nbsp;&nbsp; M. Modarressi, S.H. Nikounia, A. Jahangir, "Low-power arithmetic unit for DSP applications", International Symposium on System on Chip (SoC), Finland, 2011.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">70.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, "Reconfigurable Cluster-based Networks-on-Chip for Application-specific MPSoCs", 23rd IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'12), Netherlands, 2012.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">71.&nbsp;&nbsp;&nbsp; Y. Asgarieh, M. Khabbazian, M. Modarressi, H. Sarbazi-Azad, "A Game Theoretical Thermal - Aware Run - Time Task Synchronization Method for Multiprocessor Systems - on - Chip", Euromicro Conference on Digital System Design (DSD), Turkey, 2012.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">72.&nbsp;&nbsp;&nbsp; R. Jabbarvand, M. Modarressi, H. Sarbazi-Azad, "A Reconfigurable Fault-Tolerant Routing Algorithm to Optimize the Network-on-Chip Performance and Latency in Presence of Intermittent and Permanent Faults", The 29th. International Conference on Computer Design (ICCD'11), USA, 2011.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">73.&nbsp;&nbsp;&nbsp; M. Asadinai, M. Modarressi, A. Tavakkol, H. Sarbazi-Azad, "Supporting Non-contiguous Processor Allocation in CMPs Using Virtual Point-to-point Links", Design Automation and Test in Europe Conference (DATE'11), France, 2011.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">74.&nbsp;&nbsp;&nbsp; N. Teimouri, M. Modarressi, H. Sarbazi-Azad: Energy-Optimized On-Chip Networks Using Reconfigurable Shortcut Paths, the 23rd. Conference of Architectures for Computing Systems (ARCS'11), Italy, 2011.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">75.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, A. Tavakkol, "An Efficient Dynamically Reconfigurable On-chip Network Architecture", Design Automation conferecne (DAC'10), USA, 2010.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">76.&nbsp;&nbsp;&nbsp; M. Asefi, M. Modarressi, H. Sarbazi-Azad, "A Load-balanced Routing Scheme for NoCs", Workshop on MEMS (DMEMS'10), France, 2010.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">77.&nbsp;&nbsp;&nbsp; S. Sahhaf, M. Modarressi, H. Sarbazi-Azad, "A Novel SDM-based On-chip Communication Mechanism", The Fourth European Conference of Modern Information and Communication Technologies (ECUMICT'10), Belgium, 2010.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">78.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, A. Tavakkol, "Low-power and High-Performance On-Chip Communication Using Virtual Point-to-Point Connections", The IEEE/ACM International Symposium on Network-on-Chip (NOCS'09), USA, 2009.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">79.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, M. Arjomand, "An SDM-Based Hybrid Packet-Circuit-Switched On-Chip Network", Design, Automation, and Test in Europe Conference (DATE'09), France, Apr.2009.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">80.&nbsp;&nbsp;&nbsp; R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "The 2D DBM: An Attractive Alternative to the Simple 2D Mesh Topology for On-Chip Networks", the 26th. International Conference on Computer Design (ICCD'08), USA, 2008.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">81.&nbsp;&nbsp;&nbsp; R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "A Novel High-Performance and Low-Power Mesh-Based NoC", the 7th. IPDPS Workshop on Performance Modeling, Evaluation, and Optimization of Ubiquitous Computing and Networked Systems (IPDPS'08 PMEO), USA, 2008.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">82.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, "Virtual Point-to-Point Links in Packet-Switched NoCs", IEEE International Symposium on VLSI (ISVLSI), 2008.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">83.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Sarbazi-Azad, "Power-Aware Mapping for Reconfigurable NoC Architectures", The 25th. International Conference on Computer Design (ICCD'07), USA, 2007.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">84.&nbsp;&nbsp;&nbsp; S. Hessabi, M. Modarressi, M. Goudarzi, H. Javan-Hemmat, "A Table-Based Application-Specific Prefetch Engine for Object-Oriented Embedded Systems", International Conference on Embedded Computing Systems: Architectures, Modeling, and Simulation (IC-SAMOS VI), Greece, 2006.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">85.&nbsp;&nbsp;&nbsp; M. Modarressi, S. Hessabi, M. Goudarzi, "A Reconfigurable Cache Architecture for Object-Oriented Application-Specific Processors", Canadian Conference on Electrical and Computer Engineering (CCECE'06), Canada, 2006.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">86.&nbsp;&nbsp;&nbsp; M. Modarressi, H. Javan-Hemmat, S.G. Miremadi, S. Hessabi, M. Najafvand, M. Goudarzi, M. Mohamadzadeh, "A Fault-Tolerant Approach to Embedded-System Design Using Software Standby Sparing", The 11th. International CSI Computer Conference (CSICC'06), Iran, 2006.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">87.&nbsp;&nbsp;&nbsp; M. Modarressi, S. Hessabi, M. Goudarzi, "A Data Prefetching Mechanism for Object-Oriented Embedded Systems Using Run-Time Profiling", The Third IEEE Symposium on Electronic Design, Test, and Applications (DELTA'06), Malaysia, 2006.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">88.&nbsp;&nbsp;&nbsp; M. Modarresi, H. Sarbazi-Azad, "Parallel 3-Dimensional DCT Computation on k-Ary n-Cubes ", The 8th International Conference on High Performance Computing in Asia Pacific Region (HPC-Asia 2005), China, 2005.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">89.&nbsp;&nbsp;&nbsp; M. Modarressi, M. Goudarzi, S. Hessabi: Application-Specific Hardware-Driven Prefetching to Improve Data Cache Performance. Asia-Pacific Computer Systems Architecture Conference (ACSAC'05) Singapore, 2005.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B>Other</B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">90.&nbsp;&nbsp;&nbsp; M. Daneshtalab, P. Liljeberg, M. Modarressi, and L. Soreas, Editorial, Special issue on network-based many-core embedded systems, Elsevier Journal of System Architecture, 2013. </font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">91.&nbsp;&nbsp;&nbsp; M. Modarressi, "High-performance and Low-power Reconfigurable NoC Topology", DATE'09 PhD Forum, France, 2009.</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12">92.&nbsp;&nbsp;&nbsp; M. Modarressi, "An Efficient Dynamically Reconfigurable On-chip Network Architecture", ACM Student Research Competition at PACT (ACM SRC), Austria, 2010.&nbsp; (Silver Medal)</font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B><a href="about.html" title="" class="style1"><BR></a></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><B>>>></B></font><font class="ws12"><B><a href="#" title="" class="style2"> Publications in Farsi in local journals/conferences</a></B></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
<div align=justify style="margin-left:40px;line-height:1.20;"><font class="ws12"><BR></font></div>
</div></div>

<div id="text2" style="position:absolute; overflow:hidden; left:430px; top:42px; width:412px; height:62px; z-index:5">
<div class="wpmd">
<div align=center style="line-height:1.20;"><font class="ws22"><B>Publications</B></font></div>
</div></div>

<!--[if IE]><div id="text3" style="position:absolute; overflow:hidden; left:2px; top:157px; width:163px; height:122px; z-index:6; border:#FAFAFA 2px solid; background-color:#FFFFFF"><![endif]-->
<!--[if !IE]>--><div id="text3" style="position:absolute; overflow:hidden; left:2px; top:157px; width:159px; height:118px; z-index:6; border:#FAFAFA 2px solid; background-color:#FFFFFF"><!--<![endif]-->

<div class="wpmd">
<div align=right><font color="#969696" face="Tahoma" class="ws6"><B><BR></B></font></div>
<div><font color="#969696" face="Tahoma"><B>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </B></font><font face="Tahoma"><B><a href="index.html" title="" class="style2">Main Page</a></B></font><font color="#969696" face="Tahoma"><B>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </B></font></div>
<div><font color="#969696" face="Tahoma" class="ws6"><B><BR></B></font></div>
<div><font color="#969696" face="Tahoma"><B>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </B></font></div>
</div></div>

</body>
</html>
