#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat May 11 17:09:11 2019
# Process ID: 7776
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1
# Command line: vivado.exe -log state_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source state_machine.tcl
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1/state_machine.vds
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source state_machine.tcl -notrace
Command: synth_design -top state_machine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 409.098 ; gain = 97.063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:9]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:12]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:12]
WARNING: [Synth 8-6104] Input port 'dsp_clk' has an internal driver [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:49]
INFO: [Synth 8-6157] synthesizing module 'disp_mux' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/ch04_15_disp_mux.sv:2]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux' (2#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/ch04_15_disp_mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'hex_to_sseg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/list_ch03_14_hex_to_sseg.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_sseg' (3#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/list_ch03_14_hex_to_sseg.sv:2]
WARNING: [Synth 8-87] always_comb on 'HI_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:58]
WARNING: [Synth 8-87] always_comb on 'LED_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:131]
WARNING: [Synth 8-87] always_comb on 'count1_next_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:132]
WARNING: [Synth 8-87] always_comb on 'random_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:133]
WARNING: [Synth 8-87] always_comb on 'count2_next_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:142]
WARNING: [Synth 8-87] always_comb on 'hex0_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:69]
WARNING: [Synth 8-87] always_comb on 'hex1_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:77]
WARNING: [Synth 8-87] always_comb on 'hex2_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:85]
WARNING: [Synth 8-87] always_comb on 'hex3_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:93]
WARNING: [Synth 8-87] always_comb on 'SLOW_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:57]
WARNING: [Synth 8-87] always_comb on 'CHEAT_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:60]
WARNING: [Synth 8-87] always_comb on 'ERR_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (4#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:9]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[14]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[13]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[12]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[11]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[10]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[9]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[8]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[7]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[6]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[5]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[4]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[3]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[2]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[1]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[0]
WARNING: [Synth 8-3331] design state_machine has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.691 ; gain = 151.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.691 ; gain = 151.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.691 ; gain = 151.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/state_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/state_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 809.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 809.129 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 809.129 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 809.129 ; gain = 497.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'state_machine'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "HI" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hex0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CHEAT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ERR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ERR_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 | 00000000000000000000000000000000
                 starter |                           000010 | 00000000000000000000000000000001
                    test |                           000100 | 00000000000000000000000000000010
                reaction |                           001000 | 00000000000000000000000000000011
                 tooslow |                           010000 | 00000000000000000000000000000100
                 cheater |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'HI_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'SLOW_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:57]
WARNING: [Synth 8-327] inferring latch for variable 'CHEAT_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:131]
WARNING: [Synth 8-327] inferring latch for variable 'random_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'count1_next_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'count2_next_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:142]
WARNING: [Synth 8-327] inferring latch for variable 'hex3_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:93]
WARNING: [Synth 8-327] inferring latch for variable 'hex2_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'hex1_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'hex0_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 809.129 ; gain = 497.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module disp_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design state_machine has unconnected port led[14]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[13]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[12]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[11]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[10]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[9]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[8]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[7]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[6]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[5]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[4]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[3]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[2]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[1]
WARNING: [Synth 8-3331] design state_machine has unconnected port led[0]
WARNING: [Synth 8-3331] design state_machine has unconnected port btn[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (random_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ERR_reg)
WARNING: [Synth 8-3332] Sequential element (ERR_reg) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (random_reg) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[0]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[0]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[0]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[0]) is unused and will be removed from module state_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 809.129 ; gain = 497.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 809.129 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 822.598 ; gain = 510.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:60]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:57]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:58]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net dsp_clk_IBUF[0] with 1st driver pin 'dsp_clk_IBUF[0]_inst/O' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:9]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dsp_clk_IBUF[0] with 2nd driver pin 'clock_divider/count_reg[5]/Q' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:29]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUF    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    17|
|4     |LUT1   |     5|
|5     |LUT2   |    43|
|6     |LUT3   |    11|
|7     |LUT4   |     2|
|8     |LUT5   |     1|
|9     |LUT6   |     3|
|10    |FDCE   |    55|
|11    |FDPE   |     1|
|12    |FDRE   |     6|
|13    |LD     |    36|
|14    |IBUF   |     5|
|15    |OBUF   |    17|
|16    |OBUFT  |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   219|
|2     |  clock_divider |clock_divider |     9|
|3     |  disp_unit     |disp_mux      |    31|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 823.363 ; gain = 165.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 823.363 ; gain = 511.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  BUF => LUT1: 1 instances
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 78 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 824.840 ; gain = 525.625
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1/state_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file state_machine_utilization_synth.rpt -pb state_machine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 824.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 11 17:10:06 2019...
