#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul 13 18:21:39 2020
# Process ID: 7860
# Current directory: E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.runs/demo_sg_mult_gen_v12_0_i0_synth_1
# Command line: vivado.exe -log demo_sg_mult_gen_v12_0_i0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo_sg_mult_gen_v12_0_i0.tcl
# Log file: E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.runs/demo_sg_mult_gen_v12_0_i0_synth_1/demo_sg_mult_gen_v12_0_i0.vds
# Journal file: E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.runs/demo_sg_mult_gen_v12_0_i0_synth_1\vivado.jou
#-----------------------------------------------------------
source demo_sg_mult_gen_v12_0_i0.tcl -notrace
Command: synth_design -top demo_sg_mult_gen_v12_0_i0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 403.066 ; gain = 99.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'demo_sg_mult_gen_v12_0_i0' [e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/synth/demo_sg_mult_gen_v12_0_i0.vhd:66]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/synth/demo_sg_mult_gen_v12_0_i0.vhd:69]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/synth/demo_sg_mult_gen_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 47 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 1000000000000000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/synth/demo_sg_mult_gen_v12_0_i0.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'demo_sg_mult_gen_v12_0_i0' (5#1) [e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/synth/demo_sg_mult_gen_v12_0_i0.vhd:66]
WARNING: [Synth 8-3331] design delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line has unconnected port CE
WARNING: [Synth 8-3331] design delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design ccm has unconnected port B[15]
WARNING: [Synth 8-3331] design ccm has unconnected port B[14]
WARNING: [Synth 8-3331] design ccm has unconnected port B[13]
WARNING: [Synth 8-3331] design ccm has unconnected port B[12]
WARNING: [Synth 8-3331] design ccm has unconnected port B[11]
WARNING: [Synth 8-3331] design ccm has unconnected port B[10]
WARNING: [Synth 8-3331] design ccm has unconnected port B[9]
WARNING: [Synth 8-3331] design ccm has unconnected port B[8]
WARNING: [Synth 8-3331] design ccm has unconnected port B[7]
WARNING: [Synth 8-3331] design ccm has unconnected port B[6]
WARNING: [Synth 8-3331] design ccm has unconnected port B[5]
WARNING: [Synth 8-3331] design ccm has unconnected port B[4]
WARNING: [Synth 8-3331] design ccm has unconnected port B[3]
WARNING: [Synth 8-3331] design ccm has unconnected port B[2]
WARNING: [Synth 8-3331] design ccm has unconnected port B[1]
WARNING: [Synth 8-3331] design ccm has unconnected port B[0]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port SCLR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 469.414 ; gain = 166.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 469.414 ; gain = 166.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 717.629 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 717.629 ; gain = 414.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 717.629 ; gain = 414.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 717.629 ; gain = 414.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 717.629 ; gain = 414.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[15]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[14]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[13]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[12]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[11]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[10]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[9]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[8]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[7]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[6]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[5]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[4]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[3]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[2]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[1]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port B[0]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port SCLR
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 717.629 ; gain = 414.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 784.176 ; gain = 481.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 784.176 ; gain = 481.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 793.703 ; gain = 242.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.703 ; gain = 490.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 813.504 ; gain = 521.836
INFO: [Common 17-1381] The checkpoint 'E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.runs/demo_sg_mult_gen_v12_0_i0_synth_1/demo_sg_mult_gen_v12_0_i0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/demo_sg_mult_gen_v12_0_i0.xci
INFO: [Common 17-1381] The checkpoint 'E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.runs/demo_sg_mult_gen_v12_0_i0_synth_1/demo_sg_mult_gen_v12_0_i0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file demo_sg_mult_gen_v12_0_i0_utilization_synth.rpt -pb demo_sg_mult_gen_v12_0_i0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 814.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 13 18:22:43 2020...
