
---------- Begin Simulation Statistics ----------
final_tick                                58779805000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137630                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720264                       # Number of bytes of host memory used
host_op_rate                                   149392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   726.59                       # Real time elapsed on the host
host_tick_rate                               80898564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108545994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058780                       # Number of seconds simulated
sim_ticks                                 58779805000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108545994                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.175596                       # CPI: cycles per instruction
system.cpu.discardedOps                        348901                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5228069                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.850632                       # IPC: instructions per cycle
system.cpu.numCycles                        117559610                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71947168     66.28%     66.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 542828      0.50%     66.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               21574996     19.88%     86.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14481002     13.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108545994                       # Class of committed instruction
system.cpu.tickCycles                       112331541                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1097                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       281305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       563336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            222                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2694                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18885                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        41686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  41686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2831872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2831872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19430                       # Request fanout histogram
system.membus.reqLayer0.occupancy            49395000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181967000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            262919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       246885                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        247113                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15806                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       741111                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       104263                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                845374                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     63231744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8499200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               71730944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3048                       # Total snoops (count)
system.tol2bus.snoopTraffic                    344832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           285086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004651                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 283760     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1326      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             285086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          838388000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87312500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         617782500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               246778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15830                       # number of demand (read+write) hits
system.l2.demand_hits::total                   262608                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              246778                       # number of overall hits
system.l2.overall_hits::.cpu.data               15830                       # number of overall hits
system.l2.overall_hits::total                  262608                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19095                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19430                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data             19095                       # number of overall misses
system.l2.overall_misses::total                 19430                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27514000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1667482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1694996000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27514000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1667482000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1694996000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           247113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               282038                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          247113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              282038                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.546743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068891                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.546743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068891                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82131.343284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87325.582613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87236.026763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82131.343284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87325.582613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87236.026763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2694                       # number of writebacks
system.l2.writebacks::total                      2694                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19430                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24164000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1476532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1500696000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24164000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1476532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1500696000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.546743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.546743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068891                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72131.343284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77325.582613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77236.026763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72131.343284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77325.582613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77236.026763                       # average overall mshr miss latency
system.l2.replacements                           3048                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31475                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31475                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       246344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           246344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       246344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       246344                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   234                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1648044000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1648044000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87267.355044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87267.355044                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1459194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1459194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77267.355044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77267.355044                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         246778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             246778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27514000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27514000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       247113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         247113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82131.343284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82131.343284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24164000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24164000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72131.343284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72131.343284                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92561.904762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92561.904762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82561.904762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82561.904762                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13132.705163                       # Cycle average of tags in use
system.l2.tags.total_refs                      562239                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.933666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.094227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       226.829021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12905.781914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801557                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4517344                       # Number of tag accesses
system.l2.tags.data_accesses                  4517344                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011959363500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2694                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38860                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5388                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38860                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5388                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.375839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.700597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1835.307798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          297     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.010067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.129357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              296     99.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.34%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2487040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     42.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58774636000                       # Total gap between requests
system.mem_ctrls.avgGap                    2656600.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2444032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       343488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 729502.249964932678                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 41579450.629344552755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5843639.665017602965                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5388                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19170000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1285586250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 535109832750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28611.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33662.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  99315113.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2444160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2487040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       344832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       344832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19095                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19430                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2694                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2694                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       729502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     41581628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         42311130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       729502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       729502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5866505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5866505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5866505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       729502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     41581628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48177635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38858                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5367                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          310                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               576168750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194290000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1304756250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14827.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33577.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29694                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4626                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9905                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   285.754669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.770420                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.641838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           48      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4844     48.90%     49.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2802     28.29%     77.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          657      6.63%     84.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          223      2.25%     86.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          403      4.07%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          238      2.40%     93.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      2.74%     95.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          419      4.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9905                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2486912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             343488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               42.308953                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.843640                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        34750380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18470265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      137387880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      13671180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4639917360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10107107190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14060196960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29011501215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.562393                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36453225000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1962740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20363840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        35971320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19119210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      140058240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14344560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4639917360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10289682180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13906449600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29045542470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.141525                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36051580750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1962740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20765484250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     28994464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28994464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28994464                       # number of overall hits
system.cpu.icache.overall_hits::total        28994464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       247113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         247113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       247113                       # number of overall misses
system.cpu.icache.overall_misses::total        247113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3237887000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3237887000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3237887000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3237887000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29241577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29241577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29241577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29241577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13102.859825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13102.859825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13102.859825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13102.859825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       246885                       # number of writebacks
system.cpu.icache.writebacks::total            246885                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       247113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       247113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       247113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       247113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2990774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2990774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2990774000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2990774000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008451                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008451                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12102.859825                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12102.859825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12102.859825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12102.859825                       # average overall mshr miss latency
system.cpu.icache.replacements                 246885                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28994464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28994464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       247113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        247113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3237887000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3237887000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29241577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29241577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13102.859825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13102.859825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       247113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       247113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2990774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2990774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12102.859825                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12102.859825                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           227.940803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29241577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            247113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.332815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   227.940803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.890394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58730267                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58730267                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  108545994                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35345988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35345988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35349000                       # number of overall hits
system.cpu.dcache.overall_hits::total        35349000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43434                       # number of overall misses
system.cpu.dcache.overall_misses::total         43434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2517369500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2517369500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2517369500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2517369500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35389376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35389376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35392434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35392434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001226                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58019.947912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58019.947912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57958.500253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57958.500253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31475                       # number of writebacks
system.cpu.dcache.writebacks::total             31475                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8489                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8489                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34924                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34924                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1885653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1885653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1886570500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1886570500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000987                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54031.720107                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54031.720107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54019.313366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54019.313366                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21445139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21445139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    222937500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222937500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21460927                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21460927                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14120.692931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14120.692931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    206473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    206473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13084.474018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13084.474018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13900849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13900849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2294432000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2294432000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83131.594203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83131.594203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1679180000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1679180000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87827.815262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87827.815262                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3012                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3012                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3058                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3058                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015043                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015043                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       917500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       917500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008175                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008175                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        36700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        36700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.479399                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35553838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1018.005383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.479399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71159621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71159621                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20564084                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15662212                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            123297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9468103                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9466886                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987146                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1001296                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                299                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          328176                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             285510                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42666                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1077                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            47303554                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18439673                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9797903                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58779805000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
