{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442425907465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442425907465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 16 12:51:47 2015 " "Processing started: Wed Sep 16 12:51:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442425907465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442425907465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador0099AscendenteDescendente -c Contador0099AscendenteDescendente " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador0099AscendenteDescendente -c Contador0099AscendenteDescendente" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442425907465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442425909290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0099ascendentedescendente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador0099ascendentedescendente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador0099AscendenteDescendente-RTL " "Found design unit 1: Contador0099AscendenteDescendente-RTL" {  } { { "Contador0099AscendenteDescendente.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/Contador0099AscendenteDescendente.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador0099AscendenteDescendente " "Found entity 1: Contador0099AscendenteDescendente" {  } { { "Contador0099AscendenteDescendente.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/Contador0099AscendenteDescendente.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442425911583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "siete_segmentos2.vhd " "Can't analyze file -- file siete_segmentos2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1442425911599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 siete_segmentos-RTL " "Found design unit 1: siete_segmentos-RTL" {  } { { "siete_segmentos.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/siete_segmentos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911615 ""} { "Info" "ISGN_ENTITY_NAME" "1 siete_segmentos " "Found entity 1: siete_segmentos" {  } { { "siete_segmentos.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/siete_segmentos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442425911615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-RTL " "Found design unit 1: div_frec-RTL" {  } { { "div_frec.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/div_frec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911615 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442425911615 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_7_seg2.vhd " "Can't analyze file -- file bcd_7_seg2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1442425911630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7_seg-RTL " "Found design unit 1: BCD_7_seg-RTL" {  } { { "bcd_7_seg.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/bcd_7_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_seg " "Found entity 1: BCD_7_seg" {  } { { "bcd_7_seg.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/bcd_7_seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442425911693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442425911693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador0099AscendenteDescendente " "Elaborating entity \"Contador0099AscendenteDescendente\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442425911911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_2 Contador0099AscendenteDescendente.vhd(43) " "Verilog HDL or VHDL warning at Contador0099AscendenteDescendente.vhd(43): object \"out_2\" assigned a value but never read" {  } { { "Contador0099AscendenteDescendente.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/Contador0099AscendenteDescendente.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442425912239 "|Contador0099AscendenteDescendente"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:elemento_1 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:elemento_1\"" {  } { { "Contador0099AscendenteDescendente.vhd" "elemento_1" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/Contador0099AscendenteDescendente.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442425912363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_seg BCD_7_seg:elemento_2 " "Elaborating entity \"BCD_7_seg\" for hierarchy \"BCD_7_seg:elemento_2\"" {  } { { "Contador0099AscendenteDescendente.vhd" "elemento_2" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/Contador0099AscendenteDescendente.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442425912395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD bcd_7_seg.vhd(45) " "VHDL Process Statement warning at bcd_7_seg.vhd(45): signal \"BCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_7_seg.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/bcd_7_seg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442425912426 "|Contador0099AscendenteDescendente|BCD_7_seg:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salida bcd_7_seg.vhd(46) " "VHDL Process Statement warning at bcd_7_seg.vhd(46): signal \"salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_7_seg.vhd" "" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/bcd_7_seg.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442425912441 "|Contador0099AscendenteDescendente|BCD_7_seg:elemento_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "siete_segmentos siete_segmentos:elemento_3 " "Elaborating entity \"siete_segmentos\" for hierarchy \"siete_segmentos:elemento_3\"" {  } { { "Contador0099AscendenteDescendente.vhd" "elemento_3" { Text "C:/Diseño de Hardware/Contador0099AscencenteDescendente/Contador0099AscendenteDescendente.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442425912441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442425918525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442425918525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442425920257 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442425920257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442425920257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442425920257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442425920335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 16 12:52:00 2015 " "Processing ended: Wed Sep 16 12:52:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442425920335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442425920335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442425920335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442425920335 ""}
