
/*
 * Register definitions for the Paintbox programmable IPU
 *
 * Copyright (C) 2017 Google, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

 /* This file is generated from RTL, do not hand edit. */
#ifndef __PAINTBOX_REGS_V1_GENERATED_H__
#define __PAINTBOX_REGS_V1_GENERATED_H__

/* Date created: Mon Apr 24 12:15:00 2017 */
/* Git commit: 253d75e85 */
/* Cfg: canvas.cfg */

/* Register Group Offsets */
#define IPU_CSR_AON_OFFSET 0x0
#define IPU_CSR_APB_OFFSET 0x400
#define IPU_CSR_AXI_OFFSET 0x800
#define IPU_CSR_IO_OFFSET 0xc00
#define IPU_CSR_DMA_OFFSET 0x1000
#define IPU_CSR_STP_OFFSET 0x1400
#define IPU_CSR_LBP_OFFSET 0x1800
#define IPU_CSR_ADP_OFFSET 0x1c00


/* Module : IPU_LIB_DREGFILE_AON*/
#define IPU_VERSION 0x0
#define IPU_VERSION_DEF 0x1000000
#define IPU_VERSION_MINOR_M 0xffULL
#define IPU_VERSION_MINOR_SHIFT 8
#define IPU_VERSION_MINOR_MASK (IPU_VERSION_MINOR_M << IPU_VERSION_MINOR_SHIFT)
#define IPU_VERSION_MAJOR_M 0xffULL
#define IPU_VERSION_MAJOR_SHIFT 24
#define IPU_VERSION_MAJOR_MASK (IPU_VERSION_MAJOR_M << IPU_VERSION_MAJOR_SHIFT)
#define IPU_VERSION_INCR_M 0xffULL
#define IPU_VERSION_INCR_SHIFT 0
#define IPU_VERSION_INCR_MASK (IPU_VERSION_INCR_M << IPU_VERSION_INCR_SHIFT)
#define IPU_VERSION_FPGA_BUILD_M 0x1ULL
#define IPU_VERSION_FPGA_BUILD_SHIFT 23
#define IPU_VERSION_FPGA_BUILD_MASK (IPU_VERSION_FPGA_BUILD_M << IPU_VERSION_FPGA_BUILD_SHIFT)
#define IPU_CHECKSUM 0x8
#define IPU_CHECKSUM_DEF 0x6218585ac183efe6
#define IPU_CHECKSUM_HIGH_M 0xffffffffULL
#define IPU_CHECKSUM_HIGH_SHIFT 32
#define IPU_CHECKSUM_HIGH_MASK (IPU_CHECKSUM_HIGH_M << IPU_CHECKSUM_HIGH_SHIFT)
#define IPU_CHECKSUM_LOW_M 0xffffffffULL
#define IPU_CHECKSUM_LOW_SHIFT 0
#define IPU_CHECKSUM_LOW_MASK (IPU_CHECKSUM_LOW_M << IPU_CHECKSUM_LOW_SHIFT)
#define IPU_CAP 0x10
#define IPU_CAP_DEF 0x908
#define IPU_CAP_NUM_LBP_M 0xffULL
#define IPU_CAP_NUM_LBP_SHIFT 8
#define IPU_CAP_NUM_LBP_MASK (IPU_CAP_NUM_LBP_M << IPU_CAP_NUM_LBP_SHIFT)
#define IPU_CAP_NUM_STP_M 0xffULL
#define IPU_CAP_NUM_STP_SHIFT 0
#define IPU_CAP_NUM_STP_MASK (IPU_CAP_NUM_STP_M << IPU_CAP_NUM_STP_SHIFT)
#define CLK_GATE_CONTROL_STP_IDLE_GATE_DIS 0x18
#define CLK_GATE_CONTROL_STP_IDLE_GATE_DIS_DEF 0xff
#define CLK_GATE_CONTROL_LBP_IDLE_GATE_DIS 0x20
#define CLK_GATE_CONTROL_LBP_IDLE_GATE_DIS_DEF 0x1ff
#define CLK_GATE_CONTROL 0x28
#define CLK_GATE_CONTROL_DEF 0xf
#define CLK_GATE_CONTROL_SSP_IDLE_GATE_DIS_M 0x1ULL
#define CLK_GATE_CONTROL_SSP_IDLE_GATE_DIS_SHIFT 3
#define CLK_GATE_CONTROL_SSP_IDLE_GATE_DIS_MASK (CLK_GATE_CONTROL_SSP_IDLE_GATE_DIS_M << CLK_GATE_CONTROL_SSP_IDLE_GATE_DIS_SHIFT)
#define CLK_GATE_CONTROL_BIF_IDLE_GATE_DIS_M 0x1ULL
#define CLK_GATE_CONTROL_BIF_IDLE_GATE_DIS_SHIFT 2
#define CLK_GATE_CONTROL_BIF_IDLE_GATE_DIS_MASK (CLK_GATE_CONTROL_BIF_IDLE_GATE_DIS_M << CLK_GATE_CONTROL_BIF_IDLE_GATE_DIS_SHIFT)
#define CLK_GATE_CONTROL_MMU_IDLE_GATE_DIS_M 0x1ULL
#define CLK_GATE_CONTROL_MMU_IDLE_GATE_DIS_SHIFT 1
#define CLK_GATE_CONTROL_MMU_IDLE_GATE_DIS_MASK (CLK_GATE_CONTROL_MMU_IDLE_GATE_DIS_M << CLK_GATE_CONTROL_MMU_IDLE_GATE_DIS_SHIFT)
#define CLK_GATE_CONTROL_DMA_IDLE_GATE_DIS_M 0x1ULL
#define CLK_GATE_CONTROL_DMA_IDLE_GATE_DIS_SHIFT 0
#define CLK_GATE_CONTROL_DMA_IDLE_GATE_DIS_MASK (CLK_GATE_CONTROL_DMA_IDLE_GATE_DIS_M << CLK_GATE_CONTROL_DMA_IDLE_GATE_DIS_SHIFT)
#define IDLE_CLK_COUNT 0x30
#define IDLE_CLK_COUNT_DEF 0xf0f0f0f0f0f0f
#define IDLE_CLK_COUNT_BIF_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_BIF_COUNT_SHIFT 16
#define IDLE_CLK_COUNT_BIF_COUNT_MASK (IDLE_CLK_COUNT_BIF_COUNT_M << IDLE_CLK_COUNT_BIF_COUNT_SHIFT)
#define IDLE_CLK_COUNT_DMA_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_DMA_COUNT_SHIFT 0
#define IDLE_CLK_COUNT_DMA_COUNT_MASK (IDLE_CLK_COUNT_DMA_COUNT_M << IDLE_CLK_COUNT_DMA_COUNT_SHIFT)
#define IDLE_CLK_COUNT_STP_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_STP_COUNT_SHIFT 48
#define IDLE_CLK_COUNT_STP_COUNT_MASK (IDLE_CLK_COUNT_STP_COUNT_M << IDLE_CLK_COUNT_STP_COUNT_SHIFT)
#define IDLE_CLK_COUNT_LBP_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_LBP_COUNT_SHIFT 40
#define IDLE_CLK_COUNT_LBP_COUNT_MASK (IDLE_CLK_COUNT_LBP_COUNT_M << IDLE_CLK_COUNT_LBP_COUNT_SHIFT)
#define IDLE_CLK_COUNT_MIF_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_MIF_COUNT_SHIFT 32
#define IDLE_CLK_COUNT_MIF_COUNT_MASK (IDLE_CLK_COUNT_MIF_COUNT_M << IDLE_CLK_COUNT_MIF_COUNT_SHIFT)
#define IDLE_CLK_COUNT_MMU_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_MMU_COUNT_SHIFT 8
#define IDLE_CLK_COUNT_MMU_COUNT_MASK (IDLE_CLK_COUNT_MMU_COUNT_M << IDLE_CLK_COUNT_MMU_COUNT_SHIFT)
#define IDLE_CLK_COUNT_SSP_COUNT_M 0x3fULL
#define IDLE_CLK_COUNT_SSP_COUNT_SHIFT 24
#define IDLE_CLK_COUNT_SSP_COUNT_MASK (IDLE_CLK_COUNT_SSP_COUNT_M << IDLE_CLK_COUNT_SSP_COUNT_SHIFT)
#define IPU_CORE_PAIRS_EN 0x38
#define IPU_CORE_PAIRS_EN_DEF 0x0
#define IPU_DMA_CHAN_EN 0x40
#define IPU_DMA_CHAN_EN_DEF 0x0
#define CORE_POWER_ON_N 0x48
#define CORE_POWER_ON_N_DEF 0xff
#define CORE_ISO_ON 0x50
#define CORE_ISO_ON_DEF 0xff
#define CORE_RAM_ON_N 0x58
#define CORE_RAM_ON_N_DEF 0xff
#define IO_POWER_ON_N 0x60
#define IO_POWER_ON_N_DEF 0x1
#define IO_ISO_ON 0x68
#define IO_ISO_ON_DEF 0x1
#define IO_RAM_ON_N 0x70
#define IO_RAM_ON_N_DEF 0x1
#define SOFT_RESET 0x78
#define SOFT_RESET_DEF 0x0
#define SOFT_RESET_IPU_M 0x1ULL
#define SOFT_RESET_IPU_SHIFT 0
#define SOFT_RESET_IPU_MASK (SOFT_RESET_IPU_M << SOFT_RESET_IPU_SHIFT)
#define AON_SPARE 0x80
#define AON_SPARE_DEF 0x0
#define AON_SPARE_SPARE15_M 0x1ULL
#define AON_SPARE_SPARE15_SHIFT 15
#define AON_SPARE_SPARE15_MASK (AON_SPARE_SPARE15_M << AON_SPARE_SPARE15_SHIFT)
#define AON_SPARE_SPARE11_M 0x1ULL
#define AON_SPARE_SPARE11_SHIFT 11
#define AON_SPARE_SPARE11_MASK (AON_SPARE_SPARE11_M << AON_SPARE_SPARE11_SHIFT)
#define AON_SPARE_SPARE12_M 0x1ULL
#define AON_SPARE_SPARE12_SHIFT 12
#define AON_SPARE_SPARE12_MASK (AON_SPARE_SPARE12_M << AON_SPARE_SPARE12_SHIFT)
#define AON_SPARE_SPARE14_M 0x1ULL
#define AON_SPARE_SPARE14_SHIFT 14
#define AON_SPARE_SPARE14_MASK (AON_SPARE_SPARE14_M << AON_SPARE_SPARE14_SHIFT)
#define AON_SPARE_SPARE13_M 0x1ULL
#define AON_SPARE_SPARE13_SHIFT 13
#define AON_SPARE_SPARE13_MASK (AON_SPARE_SPARE13_M << AON_SPARE_SPARE13_SHIFT)
#define AON_SPARE_SPARE8_M 0x1ULL
#define AON_SPARE_SPARE8_SHIFT 8
#define AON_SPARE_SPARE8_MASK (AON_SPARE_SPARE8_M << AON_SPARE_SPARE8_SHIFT)
#define AON_SPARE_SPARE9_M 0x1ULL
#define AON_SPARE_SPARE9_SHIFT 9
#define AON_SPARE_SPARE9_MASK (AON_SPARE_SPARE9_M << AON_SPARE_SPARE9_SHIFT)
#define AON_SPARE_SPARE10_M 0x1ULL
#define AON_SPARE_SPARE10_SHIFT 10
#define AON_SPARE_SPARE10_MASK (AON_SPARE_SPARE10_M << AON_SPARE_SPARE10_SHIFT)
#define AON_SPARE_SPARE4_M 0x1ULL
#define AON_SPARE_SPARE4_SHIFT 4
#define AON_SPARE_SPARE4_MASK (AON_SPARE_SPARE4_M << AON_SPARE_SPARE4_SHIFT)
#define AON_SPARE_SPARE5_M 0x1ULL
#define AON_SPARE_SPARE5_SHIFT 5
#define AON_SPARE_SPARE5_MASK (AON_SPARE_SPARE5_M << AON_SPARE_SPARE5_SHIFT)
#define AON_SPARE_SPARE6_M 0x1ULL
#define AON_SPARE_SPARE6_SHIFT 6
#define AON_SPARE_SPARE6_MASK (AON_SPARE_SPARE6_M << AON_SPARE_SPARE6_SHIFT)
#define AON_SPARE_SPARE7_M 0x1ULL
#define AON_SPARE_SPARE7_SHIFT 7
#define AON_SPARE_SPARE7_MASK (AON_SPARE_SPARE7_M << AON_SPARE_SPARE7_SHIFT)
#define AON_SPARE_SPARE0_M 0x1ULL
#define AON_SPARE_SPARE0_SHIFT 0
#define AON_SPARE_SPARE0_MASK (AON_SPARE_SPARE0_M << AON_SPARE_SPARE0_SHIFT)
#define AON_SPARE_SPARE1_M 0x1ULL
#define AON_SPARE_SPARE1_SHIFT 1
#define AON_SPARE_SPARE1_MASK (AON_SPARE_SPARE1_M << AON_SPARE_SPARE1_SHIFT)
#define AON_SPARE_SPARE2_M 0x1ULL
#define AON_SPARE_SPARE2_SHIFT 2
#define AON_SPARE_SPARE2_MASK (AON_SPARE_SPARE2_M << AON_SPARE_SPARE2_SHIFT)
#define AON_SPARE_SPARE3_M 0x1ULL
#define AON_SPARE_SPARE3_SHIFT 3
#define AON_SPARE_SPARE3_MASK (AON_SPARE_SPARE3_M << AON_SPARE_SPARE3_SHIFT)

/* Module : IPU_LIB_DREGFILE_APB*/
#define IPU_ISR 0x0
#define IPU_ISR_DEF 0x0
#define IPU_ISR_MMU_INTR_M 0x1ULL
#define IPU_ISR_MMU_INTR_SHIFT 25
#define IPU_ISR_MMU_INTR_MASK (IPU_ISR_MMU_INTR_M << IPU_ISR_MMU_INTR_SHIFT)
#define IPU_ISR_STP_INTR_M 0xffULL
#define IPU_ISR_STP_INTR_SHIFT 16
#define IPU_ISR_STP_INTR_MASK (IPU_ISR_STP_INTR_M << IPU_ISR_STP_INTR_SHIFT)
#define IPU_ISR_DMA_CHAN_INTR_M 0xffffULL
#define IPU_ISR_DMA_CHAN_INTR_SHIFT 0
#define IPU_ISR_DMA_CHAN_INTR_MASK (IPU_ISR_DMA_CHAN_INTR_M << IPU_ISR_DMA_CHAN_INTR_SHIFT)
#define IPU_ISR_BIF_INTR_M 0x1ULL
#define IPU_ISR_BIF_INTR_SHIFT 24
#define IPU_ISR_BIF_INTR_MASK (IPU_ISR_BIF_INTR_M << IPU_ISR_BIF_INTR_SHIFT)
#define IPU_ISR_MIF_INTR_M 0x1fULL
#define IPU_ISR_MIF_INTR_SHIFT 26
#define IPU_ISR_MIF_INTR_MASK (IPU_ISR_MIF_INTR_M << IPU_ISR_MIF_INTR_SHIFT)
#define IPU_ITR 0x8
#define IPU_ITR_DEF 0x0
#define IPU_ITR_MIF_INTR_M 0x1fULL
#define IPU_ITR_MIF_INTR_SHIFT 26
#define IPU_ITR_MIF_INTR_MASK (IPU_ITR_MIF_INTR_M << IPU_ITR_MIF_INTR_SHIFT)
#define IPU_ITR_BIF_INTR_M 0x1ULL
#define IPU_ITR_BIF_INTR_SHIFT 24
#define IPU_ITR_BIF_INTR_MASK (IPU_ITR_BIF_INTR_M << IPU_ITR_BIF_INTR_SHIFT)
#define IPU_ITR_DMA_CHAN_INTR_M 0xffffULL
#define IPU_ITR_DMA_CHAN_INTR_SHIFT 0
#define IPU_ITR_DMA_CHAN_INTR_MASK (IPU_ITR_DMA_CHAN_INTR_M << IPU_ITR_DMA_CHAN_INTR_SHIFT)
#define IPU_ITR_STP_INTR_M 0xffULL
#define IPU_ITR_STP_INTR_SHIFT 16
#define IPU_ITR_STP_INTR_MASK (IPU_ITR_STP_INTR_M << IPU_ITR_STP_INTR_SHIFT)
#define IPU_ITR_MMU_INTR_M 0x1ULL
#define IPU_ITR_MMU_INTR_SHIFT 25
#define IPU_ITR_MMU_INTR_MASK (IPU_ITR_MMU_INTR_M << IPU_ITR_MMU_INTR_SHIFT)
#define IPU_IER 0x10
#define IPU_IER_DEF 0x7fffffff
#define IPU_IER_BIF_INTR_M 0x1ULL
#define IPU_IER_BIF_INTR_SHIFT 24
#define IPU_IER_BIF_INTR_MASK (IPU_IER_BIF_INTR_M << IPU_IER_BIF_INTR_SHIFT)
#define IPU_IER_MMU_INTR_M 0x1ULL
#define IPU_IER_MMU_INTR_SHIFT 25
#define IPU_IER_MMU_INTR_MASK (IPU_IER_MMU_INTR_M << IPU_IER_MMU_INTR_SHIFT)
#define IPU_IER_STP_INTR_M 0xffULL
#define IPU_IER_STP_INTR_SHIFT 16
#define IPU_IER_STP_INTR_MASK (IPU_IER_STP_INTR_M << IPU_IER_STP_INTR_SHIFT)
#define IPU_IER_DMA_CHAN_INTR_M 0xffffULL
#define IPU_IER_DMA_CHAN_INTR_SHIFT 0
#define IPU_IER_DMA_CHAN_INTR_MASK (IPU_IER_DMA_CHAN_INTR_M << IPU_IER_DMA_CHAN_INTR_SHIFT)
#define IPU_IER_MIF_INTR_M 0x1fULL
#define IPU_IER_MIF_INTR_SHIFT 26
#define IPU_IER_MIF_INTR_MASK (IPU_IER_MIF_INTR_M << IPU_IER_MIF_INTR_SHIFT)
#define IPU_IMR 0x18
#define IPU_IMR_DEF 0x0
#define IPU_IMR_BIF_INTR_M 0x1ULL
#define IPU_IMR_BIF_INTR_SHIFT 24
#define IPU_IMR_BIF_INTR_MASK (IPU_IMR_BIF_INTR_M << IPU_IMR_BIF_INTR_SHIFT)
#define IPU_IMR_MMU_INTR_M 0x1ULL
#define IPU_IMR_MMU_INTR_SHIFT 25
#define IPU_IMR_MMU_INTR_MASK (IPU_IMR_MMU_INTR_M << IPU_IMR_MMU_INTR_SHIFT)
#define IPU_IMR_STP_INTR_M 0xffULL
#define IPU_IMR_STP_INTR_SHIFT 16
#define IPU_IMR_STP_INTR_MASK (IPU_IMR_STP_INTR_M << IPU_IMR_STP_INTR_SHIFT)
#define IPU_IMR_DMA_CHAN_INTR_M 0xffffULL
#define IPU_IMR_DMA_CHAN_INTR_SHIFT 0
#define IPU_IMR_DMA_CHAN_INTR_MASK (IPU_IMR_DMA_CHAN_INTR_M << IPU_IMR_DMA_CHAN_INTR_SHIFT)
#define IPU_IMR_MIF_INTR_M 0x1fULL
#define IPU_IMR_MIF_INTR_SHIFT 26
#define IPU_IMR_MIF_INTR_MASK (IPU_IMR_MIF_INTR_M << IPU_IMR_MIF_INTR_SHIFT)
#define APB_SPARE 0x20
#define APB_SPARE_DEF 0x0
#define APB_SPARE_SPARE0_M 0x1ULL
#define APB_SPARE_SPARE0_SHIFT 0
#define APB_SPARE_SPARE0_MASK (APB_SPARE_SPARE0_M << APB_SPARE_SPARE0_SHIFT)
#define APB_SPARE_SPARE1_M 0x1ULL
#define APB_SPARE_SPARE1_SHIFT 1
#define APB_SPARE_SPARE1_MASK (APB_SPARE_SPARE1_M << APB_SPARE_SPARE1_SHIFT)
#define APB_SPARE_SPARE2_M 0x1ULL
#define APB_SPARE_SPARE2_SHIFT 2
#define APB_SPARE_SPARE2_MASK (APB_SPARE_SPARE2_M << APB_SPARE_SPARE2_SHIFT)
#define APB_SPARE_SPARE3_M 0x1ULL
#define APB_SPARE_SPARE3_SHIFT 3
#define APB_SPARE_SPARE3_MASK (APB_SPARE_SPARE3_M << APB_SPARE_SPARE3_SHIFT)
#define APB_SPARE_SPARE4_M 0x1ULL
#define APB_SPARE_SPARE4_SHIFT 4
#define APB_SPARE_SPARE4_MASK (APB_SPARE_SPARE4_M << APB_SPARE_SPARE4_SHIFT)
#define APB_SPARE_SPARE5_M 0x1ULL
#define APB_SPARE_SPARE5_SHIFT 5
#define APB_SPARE_SPARE5_MASK (APB_SPARE_SPARE5_M << APB_SPARE_SPARE5_SHIFT)
#define APB_SPARE_SPARE6_M 0x1ULL
#define APB_SPARE_SPARE6_SHIFT 6
#define APB_SPARE_SPARE6_MASK (APB_SPARE_SPARE6_M << APB_SPARE_SPARE6_SHIFT)
#define APB_SPARE_SPARE7_M 0x1ULL
#define APB_SPARE_SPARE7_SHIFT 7
#define APB_SPARE_SPARE7_MASK (APB_SPARE_SPARE7_M << APB_SPARE_SPARE7_SHIFT)
#define APB_SPARE_SPARE8_M 0x1ULL
#define APB_SPARE_SPARE8_SHIFT 8
#define APB_SPARE_SPARE8_MASK (APB_SPARE_SPARE8_M << APB_SPARE_SPARE8_SHIFT)
#define APB_SPARE_SPARE9_M 0x1ULL
#define APB_SPARE_SPARE9_SHIFT 9
#define APB_SPARE_SPARE9_MASK (APB_SPARE_SPARE9_M << APB_SPARE_SPARE9_SHIFT)
#define APB_SPARE_SPARE12_M 0x1ULL
#define APB_SPARE_SPARE12_SHIFT 12
#define APB_SPARE_SPARE12_MASK (APB_SPARE_SPARE12_M << APB_SPARE_SPARE12_SHIFT)
#define APB_SPARE_SPARE13_M 0x1ULL
#define APB_SPARE_SPARE13_SHIFT 13
#define APB_SPARE_SPARE13_MASK (APB_SPARE_SPARE13_M << APB_SPARE_SPARE13_SHIFT)
#define APB_SPARE_SPARE10_M 0x1ULL
#define APB_SPARE_SPARE10_SHIFT 10
#define APB_SPARE_SPARE10_MASK (APB_SPARE_SPARE10_M << APB_SPARE_SPARE10_SHIFT)
#define APB_SPARE_SPARE11_M 0x1ULL
#define APB_SPARE_SPARE11_SHIFT 11
#define APB_SPARE_SPARE11_MASK (APB_SPARE_SPARE11_M << APB_SPARE_SPARE11_SHIFT)
#define APB_SPARE_SPARE14_M 0x1ULL
#define APB_SPARE_SPARE14_SHIFT 14
#define APB_SPARE_SPARE14_MASK (APB_SPARE_SPARE14_M << APB_SPARE_SPARE14_SHIFT)
#define APB_SPARE_SPARE15_M 0x1ULL
#define APB_SPARE_SPARE15_SHIFT 15
#define APB_SPARE_SPARE15_MASK (APB_SPARE_SPARE15_M << APB_SPARE_SPARE15_SHIFT)

/* Module : IPU_LIB_DREGFILE_AXI*/
#define MMU_CTRL 0x0
#define MMU_CTRL_DEF 0x2
#define MMU_CTRL_MMU_ENABLE_M 0x1ULL
#define MMU_CTRL_MMU_ENABLE_SHIFT 0
#define MMU_CTRL_MMU_ENABLE_MASK (MMU_CTRL_MMU_ENABLE_M << MMU_CTRL_MMU_ENABLE_SHIFT)
#define MMU_CTRL_PREFETCH_ENABLE_M 0x1ULL
#define MMU_CTRL_PREFETCH_ENABLE_SHIFT 1
#define MMU_CTRL_PREFETCH_ENABLE_MASK (MMU_CTRL_PREFETCH_ENABLE_M << MMU_CTRL_PREFETCH_ENABLE_SHIFT)
#define MMU_CTRL_SINGLE_TWE_M 0x1ULL
#define MMU_CTRL_SINGLE_TWE_SHIFT 2
#define MMU_CTRL_SINGLE_TWE_MASK (MMU_CTRL_SINGLE_TWE_M << MMU_CTRL_SINGLE_TWE_SHIFT)
#define MMU_TABLE_BASE 0x8
#define MMU_TABLE_BASE_DEF 0x0
#define MMU_TABLE_BASE_ADDR_M 0xffffULL
#define MMU_TABLE_BASE_ADDR_SHIFT 4
#define MMU_TABLE_BASE_ADDR_MASK (MMU_TABLE_BASE_ADDR_M << MMU_TABLE_BASE_ADDR_SHIFT)
#define MMU_ERR_BASE 0x10
#define MMU_ERR_BASE_DEF 0x0
#define MMU_ERR_BASE_ADDR_M 0xfffffULL
#define MMU_ERR_BASE_ADDR_SHIFT 0
#define MMU_ERR_BASE_ADDR_MASK (MMU_ERR_BASE_ADDR_M << MMU_ERR_BASE_ADDR_SHIFT)
#define MMU_SYNC 0x18
#define MMU_SYNC_DEF 0x0
#define MMU_FLUSH_CHANNEL 0x20
#define MMU_FLUSH_CHANNEL_DEF 0x0
#define MMU_FLUSH_ADDRESS 0x28
#define MMU_FLUSH_ADDRESS_DEF 0x0
#define MMU_FLUSH_FIFO_LEVEL 0x30
#define MMU_FLUSH_FIFO_LEVEL_DEF 0x0
#define MMU_FLUSH_FIFO_FULL 0x38
#define MMU_FLUSH_FIFO_FULL_DEF 0x0
#define MMU_ISR 0x40
#define MMU_ISR_DEF 0x0
#define MMU_ISR_FLUSH_MEMRD_ERR_M 0x1ULL
#define MMU_ISR_FLUSH_MEMRD_ERR_SHIFT 4
#define MMU_ISR_FLUSH_MEMRD_ERR_MASK (MMU_ISR_FLUSH_MEMRD_ERR_M << MMU_ISR_FLUSH_MEMRD_ERR_SHIFT)
#define MMU_ISR_TWE_MEMRD_ERR_M 0x1ULL
#define MMU_ISR_TWE_MEMRD_ERR_SHIFT 2
#define MMU_ISR_TWE_MEMRD_ERR_MASK (MMU_ISR_TWE_MEMRD_ERR_M << MMU_ISR_TWE_MEMRD_ERR_SHIFT)
#define MMU_ISR_FLUSH_FULL_ERR_M 0x1ULL
#define MMU_ISR_FLUSH_FULL_ERR_SHIFT 6
#define MMU_ISR_FLUSH_FULL_ERR_MASK (MMU_ISR_FLUSH_FULL_ERR_M << MMU_ISR_FLUSH_FULL_ERR_SHIFT)
#define MMU_ISR_TWE_ACCESS_VIO_M 0x1ULL
#define MMU_ISR_TWE_ACCESS_VIO_SHIFT 0
#define MMU_ISR_TWE_ACCESS_VIO_MASK (MMU_ISR_TWE_ACCESS_VIO_M << MMU_ISR_TWE_ACCESS_VIO_SHIFT)
#define MMU_ISR_PREFETCH_MEMRD_ERR_M 0x1ULL
#define MMU_ISR_PREFETCH_MEMRD_ERR_SHIFT 5
#define MMU_ISR_PREFETCH_MEMRD_ERR_MASK (MMU_ISR_PREFETCH_MEMRD_ERR_M << MMU_ISR_PREFETCH_MEMRD_ERR_SHIFT)
#define MMU_ISR_TWE_INVALID_TABLE_M 0x1ULL
#define MMU_ISR_TWE_INVALID_TABLE_SHIFT 1
#define MMU_ISR_TWE_INVALID_TABLE_MASK (MMU_ISR_TWE_INVALID_TABLE_M << MMU_ISR_TWE_INVALID_TABLE_SHIFT)
#define MMU_ISR_FLUSH_INVALID_TABLE_M 0x1ULL
#define MMU_ISR_FLUSH_INVALID_TABLE_SHIFT 3
#define MMU_ISR_FLUSH_INVALID_TABLE_MASK (MMU_ISR_FLUSH_INVALID_TABLE_M << MMU_ISR_FLUSH_INVALID_TABLE_SHIFT)
#define MMU_ITR 0x48
#define MMU_ITR_DEF 0x0
#define MMU_ITR_TWE_ACCESS_VIO_M 0x1ULL
#define MMU_ITR_TWE_ACCESS_VIO_SHIFT 0
#define MMU_ITR_TWE_ACCESS_VIO_MASK (MMU_ITR_TWE_ACCESS_VIO_M << MMU_ITR_TWE_ACCESS_VIO_SHIFT)
#define MMU_ITR_FLUSH_INVALID_TABLE_M 0x1ULL
#define MMU_ITR_FLUSH_INVALID_TABLE_SHIFT 3
#define MMU_ITR_FLUSH_INVALID_TABLE_MASK (MMU_ITR_FLUSH_INVALID_TABLE_M << MMU_ITR_FLUSH_INVALID_TABLE_SHIFT)
#define MMU_ITR_TWE_MEMRD_ERR_M 0x1ULL
#define MMU_ITR_TWE_MEMRD_ERR_SHIFT 2
#define MMU_ITR_TWE_MEMRD_ERR_MASK (MMU_ITR_TWE_MEMRD_ERR_M << MMU_ITR_TWE_MEMRD_ERR_SHIFT)
#define MMU_ITR_FLUSH_FULL_ERR_M 0x1ULL
#define MMU_ITR_FLUSH_FULL_ERR_SHIFT 6
#define MMU_ITR_FLUSH_FULL_ERR_MASK (MMU_ITR_FLUSH_FULL_ERR_M << MMU_ITR_FLUSH_FULL_ERR_SHIFT)
#define MMU_ITR_PREFETCH_MEMRD_ERR_M 0x1ULL
#define MMU_ITR_PREFETCH_MEMRD_ERR_SHIFT 5
#define MMU_ITR_PREFETCH_MEMRD_ERR_MASK (MMU_ITR_PREFETCH_MEMRD_ERR_M << MMU_ITR_PREFETCH_MEMRD_ERR_SHIFT)
#define MMU_ITR_FLUSH_MEMRD_ERR_M 0x1ULL
#define MMU_ITR_FLUSH_MEMRD_ERR_SHIFT 4
#define MMU_ITR_FLUSH_MEMRD_ERR_MASK (MMU_ITR_FLUSH_MEMRD_ERR_M << MMU_ITR_FLUSH_MEMRD_ERR_SHIFT)
#define MMU_ITR_TWE_INVALID_TABLE_M 0x1ULL
#define MMU_ITR_TWE_INVALID_TABLE_SHIFT 1
#define MMU_ITR_TWE_INVALID_TABLE_MASK (MMU_ITR_TWE_INVALID_TABLE_M << MMU_ITR_TWE_INVALID_TABLE_SHIFT)
#define MMU_IER 0x50
#define MMU_IER_DEF 0x7f
#define MMU_IER_TWE_INVALID_TABLE_M 0x1ULL
#define MMU_IER_TWE_INVALID_TABLE_SHIFT 1
#define MMU_IER_TWE_INVALID_TABLE_MASK (MMU_IER_TWE_INVALID_TABLE_M << MMU_IER_TWE_INVALID_TABLE_SHIFT)
#define MMU_IER_FLUSH_FULL_ERR_M 0x1ULL
#define MMU_IER_FLUSH_FULL_ERR_SHIFT 6
#define MMU_IER_FLUSH_FULL_ERR_MASK (MMU_IER_FLUSH_FULL_ERR_M << MMU_IER_FLUSH_FULL_ERR_SHIFT)
#define MMU_IER_TWE_MEMRD_ERR_M 0x1ULL
#define MMU_IER_TWE_MEMRD_ERR_SHIFT 2
#define MMU_IER_TWE_MEMRD_ERR_MASK (MMU_IER_TWE_MEMRD_ERR_M << MMU_IER_TWE_MEMRD_ERR_SHIFT)
#define MMU_IER_TWE_ACCESS_VIO_M 0x1ULL
#define MMU_IER_TWE_ACCESS_VIO_SHIFT 0
#define MMU_IER_TWE_ACCESS_VIO_MASK (MMU_IER_TWE_ACCESS_VIO_M << MMU_IER_TWE_ACCESS_VIO_SHIFT)
#define MMU_IER_FLUSH_MEMRD_ERR_M 0x1ULL
#define MMU_IER_FLUSH_MEMRD_ERR_SHIFT 4
#define MMU_IER_FLUSH_MEMRD_ERR_MASK (MMU_IER_FLUSH_MEMRD_ERR_M << MMU_IER_FLUSH_MEMRD_ERR_SHIFT)
#define MMU_IER_FLUSH_INVALID_TABLE_M 0x1ULL
#define MMU_IER_FLUSH_INVALID_TABLE_SHIFT 3
#define MMU_IER_FLUSH_INVALID_TABLE_MASK (MMU_IER_FLUSH_INVALID_TABLE_M << MMU_IER_FLUSH_INVALID_TABLE_SHIFT)
#define MMU_IER_PREFETCH_MEMRD_ERR_M 0x1ULL
#define MMU_IER_PREFETCH_MEMRD_ERR_SHIFT 5
#define MMU_IER_PREFETCH_MEMRD_ERR_MASK (MMU_IER_PREFETCH_MEMRD_ERR_M << MMU_IER_PREFETCH_MEMRD_ERR_SHIFT)
#define MMU_IMR 0x58
#define MMU_IMR_DEF 0x0
#define MMU_IMR_PREFETCH_MEMRD_ERR_M 0x1ULL
#define MMU_IMR_PREFETCH_MEMRD_ERR_SHIFT 5
#define MMU_IMR_PREFETCH_MEMRD_ERR_MASK (MMU_IMR_PREFETCH_MEMRD_ERR_M << MMU_IMR_PREFETCH_MEMRD_ERR_SHIFT)
#define MMU_IMR_TWE_ACCESS_VIO_M 0x1ULL
#define MMU_IMR_TWE_ACCESS_VIO_SHIFT 0
#define MMU_IMR_TWE_ACCESS_VIO_MASK (MMU_IMR_TWE_ACCESS_VIO_M << MMU_IMR_TWE_ACCESS_VIO_SHIFT)
#define MMU_IMR_TWE_MEMRD_ERR_M 0x1ULL
#define MMU_IMR_TWE_MEMRD_ERR_SHIFT 2
#define MMU_IMR_TWE_MEMRD_ERR_MASK (MMU_IMR_TWE_MEMRD_ERR_M << MMU_IMR_TWE_MEMRD_ERR_SHIFT)
#define MMU_IMR_FLUSH_MEMRD_ERR_M 0x1ULL
#define MMU_IMR_FLUSH_MEMRD_ERR_SHIFT 4
#define MMU_IMR_FLUSH_MEMRD_ERR_MASK (MMU_IMR_FLUSH_MEMRD_ERR_M << MMU_IMR_FLUSH_MEMRD_ERR_SHIFT)
#define MMU_IMR_TWE_INVALID_TABLE_M 0x1ULL
#define MMU_IMR_TWE_INVALID_TABLE_SHIFT 1
#define MMU_IMR_TWE_INVALID_TABLE_MASK (MMU_IMR_TWE_INVALID_TABLE_M << MMU_IMR_TWE_INVALID_TABLE_SHIFT)
#define MMU_IMR_FLUSH_FULL_ERR_M 0x1ULL
#define MMU_IMR_FLUSH_FULL_ERR_SHIFT 6
#define MMU_IMR_FLUSH_FULL_ERR_MASK (MMU_IMR_FLUSH_FULL_ERR_M << MMU_IMR_FLUSH_FULL_ERR_SHIFT)
#define MMU_IMR_FLUSH_INVALID_TABLE_M 0x1ULL
#define MMU_IMR_FLUSH_INVALID_TABLE_SHIFT 3
#define MMU_IMR_FLUSH_INVALID_TABLE_MASK (MMU_IMR_FLUSH_INVALID_TABLE_M << MMU_IMR_FLUSH_INVALID_TABLE_SHIFT)
#define MMU_ISR_OVF 0x60
#define MMU_ISR_OVF_DEF 0x0
#define MMU_ISR_OVF_FLUSH_MEMRD_ERR_M 0x1ULL
#define MMU_ISR_OVF_FLUSH_MEMRD_ERR_SHIFT 4
#define MMU_ISR_OVF_FLUSH_MEMRD_ERR_MASK (MMU_ISR_OVF_FLUSH_MEMRD_ERR_M << MMU_ISR_OVF_FLUSH_MEMRD_ERR_SHIFT)
#define MMU_ISR_OVF_TWE_INVALID_TABLE_M 0x1ULL
#define MMU_ISR_OVF_TWE_INVALID_TABLE_SHIFT 1
#define MMU_ISR_OVF_TWE_INVALID_TABLE_MASK (MMU_ISR_OVF_TWE_INVALID_TABLE_M << MMU_ISR_OVF_TWE_INVALID_TABLE_SHIFT)
#define MMU_ISR_OVF_TWE_MEMRD_ERR_M 0x1ULL
#define MMU_ISR_OVF_TWE_MEMRD_ERR_SHIFT 2
#define MMU_ISR_OVF_TWE_MEMRD_ERR_MASK (MMU_ISR_OVF_TWE_MEMRD_ERR_M << MMU_ISR_OVF_TWE_MEMRD_ERR_SHIFT)
#define MMU_ISR_OVF_TWE_ACCESS_VIO_M 0x1ULL
#define MMU_ISR_OVF_TWE_ACCESS_VIO_SHIFT 0
#define MMU_ISR_OVF_TWE_ACCESS_VIO_MASK (MMU_ISR_OVF_TWE_ACCESS_VIO_M << MMU_ISR_OVF_TWE_ACCESS_VIO_SHIFT)
#define MMU_ISR_OVF_FLUSH_FULL_ERR_M 0x1ULL
#define MMU_ISR_OVF_FLUSH_FULL_ERR_SHIFT 6
#define MMU_ISR_OVF_FLUSH_FULL_ERR_MASK (MMU_ISR_OVF_FLUSH_FULL_ERR_M << MMU_ISR_OVF_FLUSH_FULL_ERR_SHIFT)
#define MMU_ISR_OVF_PREFETCH_MEMRD_ERR_M 0x1ULL
#define MMU_ISR_OVF_PREFETCH_MEMRD_ERR_SHIFT 5
#define MMU_ISR_OVF_PREFETCH_MEMRD_ERR_MASK (MMU_ISR_OVF_PREFETCH_MEMRD_ERR_M << MMU_ISR_OVF_PREFETCH_MEMRD_ERR_SHIFT)
#define MMU_ISR_OVF_FLUSH_INVALID_TABLE_M 0x1ULL
#define MMU_ISR_OVF_FLUSH_INVALID_TABLE_SHIFT 3
#define MMU_ISR_OVF_FLUSH_INVALID_TABLE_MASK (MMU_ISR_OVF_FLUSH_INVALID_TABLE_M << MMU_ISR_OVF_FLUSH_INVALID_TABLE_SHIFT)
#define MMU_ERR_LOG 0x68
#define MMU_ERR_LOG_DEF 0x0
#define MMU_ERR_LOG_ID_M 0x7fULL
#define MMU_ERR_LOG_ID_SHIFT 32
#define MMU_ERR_LOG_ID_MASK (MMU_ERR_LOG_ID_M << MMU_ERR_LOG_ID_SHIFT)
#define MMU_ERR_LOG_VPAGEADDR_M 0x7fffffffULL
#define MMU_ERR_LOG_VPAGEADDR_SHIFT 0
#define MMU_ERR_LOG_VPAGEADDR_MASK (MMU_ERR_LOG_VPAGEADDR_M << MMU_ERR_LOG_VPAGEADDR_SHIFT)
#define MMU_ERR_LOG_RD_WR_N_M 0x1ULL
#define MMU_ERR_LOG_RD_WR_N_SHIFT 39
#define MMU_ERR_LOG_RD_WR_N_MASK (MMU_ERR_LOG_RD_WR_N_M << MMU_ERR_LOG_RD_WR_N_SHIFT)
#define BIF_AXI_CTRL_DMA0 0x80
#define BIF_AXI_CTRL_DMA0_DEF 0x0
#define BIF_AXI_CTRL_DMA0_CH0_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA0_CH0_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_DMA0_CH0_AXCACHE_MASK (BIF_AXI_CTRL_DMA0_CH0_AXCACHE_M << BIF_AXI_CTRL_DMA0_CH0_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA0_CH0_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA0_CH0_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_DMA0_CH0_AXPROT_MASK (BIF_AXI_CTRL_DMA0_CH0_AXPROT_M << BIF_AXI_CTRL_DMA0_CH0_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA0_CH1_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA0_CH1_AXPROT_SHIFT 14
#define BIF_AXI_CTRL_DMA0_CH1_AXPROT_MASK (BIF_AXI_CTRL_DMA0_CH1_AXPROT_M << BIF_AXI_CTRL_DMA0_CH1_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA0_CH2_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA0_CH2_AXCACHE_SHIFT 20
#define BIF_AXI_CTRL_DMA0_CH2_AXCACHE_MASK (BIF_AXI_CTRL_DMA0_CH2_AXCACHE_M << BIF_AXI_CTRL_DMA0_CH2_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA0_CH2_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA0_CH2_AXPROT_SHIFT 24
#define BIF_AXI_CTRL_DMA0_CH2_AXPROT_MASK (BIF_AXI_CTRL_DMA0_CH2_AXPROT_M << BIF_AXI_CTRL_DMA0_CH2_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA0_CH1_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA0_CH1_AXCACHE_SHIFT 10
#define BIF_AXI_CTRL_DMA0_CH1_AXCACHE_MASK (BIF_AXI_CTRL_DMA0_CH1_AXCACHE_M << BIF_AXI_CTRL_DMA0_CH1_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA1 0x88
#define BIF_AXI_CTRL_DMA1_DEF 0x0
#define BIF_AXI_CTRL_DMA1_CH5_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA1_CH5_AXPROT_SHIFT 24
#define BIF_AXI_CTRL_DMA1_CH5_AXPROT_MASK (BIF_AXI_CTRL_DMA1_CH5_AXPROT_M << BIF_AXI_CTRL_DMA1_CH5_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA1_CH4_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA1_CH4_AXCACHE_SHIFT 10
#define BIF_AXI_CTRL_DMA1_CH4_AXCACHE_MASK (BIF_AXI_CTRL_DMA1_CH4_AXCACHE_M << BIF_AXI_CTRL_DMA1_CH4_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA1_CH5_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA1_CH5_AXCACHE_SHIFT 20
#define BIF_AXI_CTRL_DMA1_CH5_AXCACHE_MASK (BIF_AXI_CTRL_DMA1_CH5_AXCACHE_M << BIF_AXI_CTRL_DMA1_CH5_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA1_CH4_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA1_CH4_AXPROT_SHIFT 14
#define BIF_AXI_CTRL_DMA1_CH4_AXPROT_MASK (BIF_AXI_CTRL_DMA1_CH4_AXPROT_M << BIF_AXI_CTRL_DMA1_CH4_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA1_CH3_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA1_CH3_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_DMA1_CH3_AXCACHE_MASK (BIF_AXI_CTRL_DMA1_CH3_AXCACHE_M << BIF_AXI_CTRL_DMA1_CH3_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA1_CH3_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA1_CH3_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_DMA1_CH3_AXPROT_MASK (BIF_AXI_CTRL_DMA1_CH3_AXPROT_M << BIF_AXI_CTRL_DMA1_CH3_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA2 0x90
#define BIF_AXI_CTRL_DMA2_DEF 0x0
#define BIF_AXI_CTRL_DMA2_CH6_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA2_CH6_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_DMA2_CH6_AXPROT_MASK (BIF_AXI_CTRL_DMA2_CH6_AXPROT_M << BIF_AXI_CTRL_DMA2_CH6_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA2_CH7_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA2_CH7_AXPROT_SHIFT 14
#define BIF_AXI_CTRL_DMA2_CH7_AXPROT_MASK (BIF_AXI_CTRL_DMA2_CH7_AXPROT_M << BIF_AXI_CTRL_DMA2_CH7_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA2_CH6_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA2_CH6_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_DMA2_CH6_AXCACHE_MASK (BIF_AXI_CTRL_DMA2_CH6_AXCACHE_M << BIF_AXI_CTRL_DMA2_CH6_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA2_CH8_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA2_CH8_AXCACHE_SHIFT 20
#define BIF_AXI_CTRL_DMA2_CH8_AXCACHE_MASK (BIF_AXI_CTRL_DMA2_CH8_AXCACHE_M << BIF_AXI_CTRL_DMA2_CH8_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA2_CH8_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA2_CH8_AXPROT_SHIFT 24
#define BIF_AXI_CTRL_DMA2_CH8_AXPROT_MASK (BIF_AXI_CTRL_DMA2_CH8_AXPROT_M << BIF_AXI_CTRL_DMA2_CH8_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA2_CH7_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA2_CH7_AXCACHE_SHIFT 10
#define BIF_AXI_CTRL_DMA2_CH7_AXCACHE_MASK (BIF_AXI_CTRL_DMA2_CH7_AXCACHE_M << BIF_AXI_CTRL_DMA2_CH7_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA3 0x98
#define BIF_AXI_CTRL_DMA3_DEF 0x0
#define BIF_AXI_CTRL_DMA3_CH11_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA3_CH11_AXPROT_SHIFT 24
#define BIF_AXI_CTRL_DMA3_CH11_AXPROT_MASK (BIF_AXI_CTRL_DMA3_CH11_AXPROT_M << BIF_AXI_CTRL_DMA3_CH11_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA3_CH11_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA3_CH11_AXCACHE_SHIFT 20
#define BIF_AXI_CTRL_DMA3_CH11_AXCACHE_MASK (BIF_AXI_CTRL_DMA3_CH11_AXCACHE_M << BIF_AXI_CTRL_DMA3_CH11_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA3_CH10_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA3_CH10_AXCACHE_SHIFT 10
#define BIF_AXI_CTRL_DMA3_CH10_AXCACHE_MASK (BIF_AXI_CTRL_DMA3_CH10_AXCACHE_M << BIF_AXI_CTRL_DMA3_CH10_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA3_CH10_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA3_CH10_AXPROT_SHIFT 14
#define BIF_AXI_CTRL_DMA3_CH10_AXPROT_MASK (BIF_AXI_CTRL_DMA3_CH10_AXPROT_M << BIF_AXI_CTRL_DMA3_CH10_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA3_CH9_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA3_CH9_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_DMA3_CH9_AXCACHE_MASK (BIF_AXI_CTRL_DMA3_CH9_AXCACHE_M << BIF_AXI_CTRL_DMA3_CH9_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA3_CH9_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA3_CH9_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_DMA3_CH9_AXPROT_MASK (BIF_AXI_CTRL_DMA3_CH9_AXPROT_M << BIF_AXI_CTRL_DMA3_CH9_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA4 0xa0
#define BIF_AXI_CTRL_DMA4_DEF 0x0
#define BIF_AXI_CTRL_DMA4_CH12_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA4_CH12_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_DMA4_CH12_AXCACHE_MASK (BIF_AXI_CTRL_DMA4_CH12_AXCACHE_M << BIF_AXI_CTRL_DMA4_CH12_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA4_CH13_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA4_CH13_AXPROT_SHIFT 14
#define BIF_AXI_CTRL_DMA4_CH13_AXPROT_MASK (BIF_AXI_CTRL_DMA4_CH13_AXPROT_M << BIF_AXI_CTRL_DMA4_CH13_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA4_CH14_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA4_CH14_AXCACHE_SHIFT 20
#define BIF_AXI_CTRL_DMA4_CH14_AXCACHE_MASK (BIF_AXI_CTRL_DMA4_CH14_AXCACHE_M << BIF_AXI_CTRL_DMA4_CH14_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA4_CH13_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA4_CH13_AXCACHE_SHIFT 10
#define BIF_AXI_CTRL_DMA4_CH13_AXCACHE_MASK (BIF_AXI_CTRL_DMA4_CH13_AXCACHE_M << BIF_AXI_CTRL_DMA4_CH13_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_DMA4_CH12_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA4_CH12_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_DMA4_CH12_AXPROT_MASK (BIF_AXI_CTRL_DMA4_CH12_AXPROT_M << BIF_AXI_CTRL_DMA4_CH12_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA4_CH14_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA4_CH14_AXPROT_SHIFT 24
#define BIF_AXI_CTRL_DMA4_CH14_AXPROT_MASK (BIF_AXI_CTRL_DMA4_CH14_AXPROT_M << BIF_AXI_CTRL_DMA4_CH14_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA5 0xa8
#define BIF_AXI_CTRL_DMA5_DEF 0x0
#define BIF_AXI_CTRL_DMA5_CH15_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_DMA5_CH15_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_DMA5_CH15_AXPROT_MASK (BIF_AXI_CTRL_DMA5_CH15_AXPROT_M << BIF_AXI_CTRL_DMA5_CH15_AXPROT_SHIFT)
#define BIF_AXI_CTRL_DMA5_CH15_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_DMA5_CH15_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_DMA5_CH15_AXCACHE_MASK (BIF_AXI_CTRL_DMA5_CH15_AXCACHE_M << BIF_AXI_CTRL_DMA5_CH15_AXCACHE_SHIFT)
#define BIF_AXI_CTRL_MMU 0xb0
#define BIF_AXI_CTRL_MMU_DEF 0x0
#define BIF_AXI_CTRL_MMU_AXPROT_M 0x7ULL
#define BIF_AXI_CTRL_MMU_AXPROT_SHIFT 4
#define BIF_AXI_CTRL_MMU_AXPROT_MASK (BIF_AXI_CTRL_MMU_AXPROT_M << BIF_AXI_CTRL_MMU_AXPROT_SHIFT)
#define BIF_AXI_CTRL_MMU_AXCACHE_M 0xfULL
#define BIF_AXI_CTRL_MMU_AXCACHE_SHIFT 0
#define BIF_AXI_CTRL_MMU_AXCACHE_MASK (BIF_AXI_CTRL_MMU_AXCACHE_M << BIF_AXI_CTRL_MMU_AXCACHE_SHIFT)
#define BIF_IMR 0xb8
#define BIF_IMR_DEF 0x0
#define BIF_IMR_TO_ERR_MMU_RD_M 0x1ULL
#define BIF_IMR_TO_ERR_MMU_RD_SHIFT 4
#define BIF_IMR_TO_ERR_MMU_RD_MASK (BIF_IMR_TO_ERR_MMU_RD_M << BIF_IMR_TO_ERR_MMU_RD_SHIFT)
#define BIF_IMR_TO_ERR_DMA_WR_M 0x1ULL
#define BIF_IMR_TO_ERR_DMA_WR_SHIFT 3
#define BIF_IMR_TO_ERR_DMA_WR_MASK (BIF_IMR_TO_ERR_DMA_WR_M << BIF_IMR_TO_ERR_DMA_WR_SHIFT)
#define BIF_IMR_BUS_ERR_MMU_M 0x1ULL
#define BIF_IMR_BUS_ERR_MMU_SHIFT 1
#define BIF_IMR_BUS_ERR_MMU_MASK (BIF_IMR_BUS_ERR_MMU_M << BIF_IMR_BUS_ERR_MMU_SHIFT)
#define BIF_IMR_BUS_ERR_DMA_M 0x1ULL
#define BIF_IMR_BUS_ERR_DMA_SHIFT 0
#define BIF_IMR_BUS_ERR_DMA_MASK (BIF_IMR_BUS_ERR_DMA_M << BIF_IMR_BUS_ERR_DMA_SHIFT)
#define BIF_IMR_TO_ERR_DMA_RD_M 0x1ULL
#define BIF_IMR_TO_ERR_DMA_RD_SHIFT 2
#define BIF_IMR_TO_ERR_DMA_RD_MASK (BIF_IMR_TO_ERR_DMA_RD_M << BIF_IMR_TO_ERR_DMA_RD_SHIFT)
#define BIF_ISR 0xc0
#define BIF_ISR_DEF 0x0
#define BIF_ISR_TO_ERR_DMA_WR_M 0x1ULL
#define BIF_ISR_TO_ERR_DMA_WR_SHIFT 4
#define BIF_ISR_TO_ERR_DMA_WR_MASK (BIF_ISR_TO_ERR_DMA_WR_M << BIF_ISR_TO_ERR_DMA_WR_SHIFT)
#define BIF_ISR_TO_ERR_DMA_RD_M 0x1ULL
#define BIF_ISR_TO_ERR_DMA_RD_SHIFT 2
#define BIF_ISR_TO_ERR_DMA_RD_MASK (BIF_ISR_TO_ERR_DMA_RD_M << BIF_ISR_TO_ERR_DMA_RD_SHIFT)
#define BIF_ISR_TO_ERR_MMU_RD_M 0x1ULL
#define BIF_ISR_TO_ERR_MMU_RD_SHIFT 3
#define BIF_ISR_TO_ERR_MMU_RD_MASK (BIF_ISR_TO_ERR_MMU_RD_M << BIF_ISR_TO_ERR_MMU_RD_SHIFT)
#define BIF_ISR_BUS_ERR_MMU_M 0x1ULL
#define BIF_ISR_BUS_ERR_MMU_SHIFT 1
#define BIF_ISR_BUS_ERR_MMU_MASK (BIF_ISR_BUS_ERR_MMU_M << BIF_ISR_BUS_ERR_MMU_SHIFT)
#define BIF_ISR_BUS_ERR_DMA_M 0x1ULL
#define BIF_ISR_BUS_ERR_DMA_SHIFT 0
#define BIF_ISR_BUS_ERR_DMA_MASK (BIF_ISR_BUS_ERR_DMA_M << BIF_ISR_BUS_ERR_DMA_SHIFT)
#define BIF_ISR_OVF 0xc8
#define BIF_ISR_OVF_DEF 0x0
#define BIF_ISR_OVF_BUS_ERR_MMU_M 0x1ULL
#define BIF_ISR_OVF_BUS_ERR_MMU_SHIFT 1
#define BIF_ISR_OVF_BUS_ERR_MMU_MASK (BIF_ISR_OVF_BUS_ERR_MMU_M << BIF_ISR_OVF_BUS_ERR_MMU_SHIFT)
#define BIF_ISR_OVF_BUS_ERR_DMA_M 0x1ULL
#define BIF_ISR_OVF_BUS_ERR_DMA_SHIFT 0
#define BIF_ISR_OVF_BUS_ERR_DMA_MASK (BIF_ISR_OVF_BUS_ERR_DMA_M << BIF_ISR_OVF_BUS_ERR_DMA_SHIFT)
#define BIF_ISR_OVF_TO_ERR_DMA_RD_M 0x1ULL
#define BIF_ISR_OVF_TO_ERR_DMA_RD_SHIFT 2
#define BIF_ISR_OVF_TO_ERR_DMA_RD_MASK (BIF_ISR_OVF_TO_ERR_DMA_RD_M << BIF_ISR_OVF_TO_ERR_DMA_RD_SHIFT)
#define BIF_ISR_OVF_TO_ERR_MMU_RD_M 0x1ULL
#define BIF_ISR_OVF_TO_ERR_MMU_RD_SHIFT 3
#define BIF_ISR_OVF_TO_ERR_MMU_RD_MASK (BIF_ISR_OVF_TO_ERR_MMU_RD_M << BIF_ISR_OVF_TO_ERR_MMU_RD_SHIFT)
#define BIF_ISR_OVF_TO_ERR_DMA_WR_M 0x1ULL
#define BIF_ISR_OVF_TO_ERR_DMA_WR_SHIFT 4
#define BIF_ISR_OVF_TO_ERR_DMA_WR_MASK (BIF_ISR_OVF_TO_ERR_DMA_WR_M << BIF_ISR_OVF_TO_ERR_DMA_WR_SHIFT)
#define BIF_TO_ERR_CFG 0xd0
#define BIF_TO_ERR_CFG_DEF 0x1f0000
#define BIF_TO_ERR_CFG_TIMEOUT_PRESCALE_M 0x1fULL
#define BIF_TO_ERR_CFG_TIMEOUT_PRESCALE_SHIFT 16
#define BIF_TO_ERR_CFG_TIMEOUT_PRESCALE_MASK (BIF_TO_ERR_CFG_TIMEOUT_PRESCALE_M << BIF_TO_ERR_CFG_TIMEOUT_PRESCALE_SHIFT)
#define BIF_ERR_LOG 0xd8
#define BIF_ERR_LOG_DEF 0x0
#define BIF_ERR_LOG_BUS_ERR_DMA_WRITE_M 0x1ULL
#define BIF_ERR_LOG_BUS_ERR_DMA_WRITE_SHIFT 0
#define BIF_ERR_LOG_BUS_ERR_DMA_WRITE_MASK (BIF_ERR_LOG_BUS_ERR_DMA_WRITE_M << BIF_ERR_LOG_BUS_ERR_DMA_WRITE_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_WR_TX_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_WR_TX_EMPTY_SHIFT 40
#define BIF_ERR_LOG_TO_ERR_DMA_WR_TX_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_WR_TX_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_WR_TX_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WPULL_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WPULL_EMPTY_SHIFT 37
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WPULL_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_WR_WPULL_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_WR_WPULL_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_WID_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_WID_EMPTY_SHIFT 44
#define BIF_ERR_LOG_TO_ERR_WID_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_WID_EMPTY_M << BIF_ERR_LOG_TO_ERR_WID_EMPTY_SHIFT)
#define BIF_ERR_LOG_BUS_ERR_DMA_WR_ID_M 0x3fULL
#define BIF_ERR_LOG_BUS_ERR_DMA_WR_ID_SHIFT 8
#define BIF_ERR_LOG_BUS_ERR_DMA_WR_ID_MASK (BIF_ERR_LOG_BUS_ERR_DMA_WR_ID_M << BIF_ERR_LOG_BUS_ERR_DMA_WR_ID_SHIFT)
#define BIF_ERR_LOG_TO_ERR_RID_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_RID_EMPTY_SHIFT 43
#define BIF_ERR_LOG_TO_ERR_RID_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_RID_EMPTY_M << BIF_ERR_LOG_TO_ERR_RID_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_MMU_RD_OUT_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_MMU_RD_OUT_EMPTY_SHIFT 42
#define BIF_ERR_LOG_TO_ERR_MMU_RD_OUT_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_MMU_RD_OUT_EMPTY_M << BIF_ERR_LOG_TO_ERR_MMU_RD_OUT_EMPTY_SHIFT)
#define BIF_ERR_LOG_BUS_ERR_AXI_ID_M 0x7fULL
#define BIF_ERR_LOG_BUS_ERR_AXI_ID_SHIFT 1
#define BIF_ERR_LOG_BUS_ERR_AXI_ID_MASK (BIF_ERR_LOG_BUS_ERR_AXI_ID_M << BIF_ERR_LOG_BUS_ERR_AXI_ID_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WDATA_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WDATA_EMPTY_SHIFT 39
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WDATA_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_WR_WDATA_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_WR_WDATA_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_RD_TX_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_RD_TX_EMPTY_SHIFT 32
#define BIF_ERR_LOG_TO_ERR_DMA_RD_TX_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_RD_TX_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_RD_TX_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WACK_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WACK_EMPTY_SHIFT 38
#define BIF_ERR_LOG_TO_ERR_DMA_WR_WACK_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_WR_WACK_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_WR_WACK_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_MMU_RD_RX_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_MMU_RD_RX_EMPTY_SHIFT 41
#define BIF_ERR_LOG_TO_ERR_MMU_RD_RX_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_MMU_RD_RX_EMPTY_M << BIF_ERR_LOG_TO_ERR_MMU_RD_RX_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_RD_RX_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_RD_RX_EMPTY_SHIFT 33
#define BIF_ERR_LOG_TO_ERR_DMA_RD_RX_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_RD_RX_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_RD_RX_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_RD_IN_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_RD_IN_EMPTY_SHIFT 34
#define BIF_ERR_LOG_TO_ERR_DMA_RD_IN_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_RD_IN_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_RD_IN_EMPTY_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_RD_OUT_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_RD_OUT_EMPTY_SHIFT 35
#define BIF_ERR_LOG_TO_ERR_DMA_RD_OUT_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_RD_OUT_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_RD_OUT_EMPTY_SHIFT)
#define BIF_ERR_LOG_BUS_ERR_DMA_CHAN_M 0xfULL
#define BIF_ERR_LOG_BUS_ERR_DMA_CHAN_SHIFT 14
#define BIF_ERR_LOG_BUS_ERR_DMA_CHAN_MASK (BIF_ERR_LOG_BUS_ERR_DMA_CHAN_M << BIF_ERR_LOG_BUS_ERR_DMA_CHAN_SHIFT)
#define BIF_ERR_LOG_TO_ERR_DMA_WR_IN_EMPTY_M 0x1ULL
#define BIF_ERR_LOG_TO_ERR_DMA_WR_IN_EMPTY_SHIFT 36
#define BIF_ERR_LOG_TO_ERR_DMA_WR_IN_EMPTY_MASK (BIF_ERR_LOG_TO_ERR_DMA_WR_IN_EMPTY_M << BIF_ERR_LOG_TO_ERR_DMA_WR_IN_EMPTY_SHIFT)
#define BIF_ERR_LOG_BUS_ADDR 0xe0
#define BIF_ERR_LOG_BUS_ADDR_DEF 0x0
#define BIF_ERR_LOG_BUS_ADDR_PADDR_M 0xffffffffULL
#define BIF_ERR_LOG_BUS_ADDR_PADDR_SHIFT 0
#define BIF_ERR_LOG_BUS_ADDR_PADDR_MASK (BIF_ERR_LOG_BUS_ADDR_PADDR_M << BIF_ERR_LOG_BUS_ADDR_PADDR_SHIFT)
#define BIF_PMON_CFG 0x100
#define BIF_PMON_CFG_DEF 0x0
#define BIF_PMON_CFG_ENABLE_M 0x1ULL
#define BIF_PMON_CFG_ENABLE_SHIFT 0
#define BIF_PMON_CFG_ENABLE_MASK (BIF_PMON_CFG_ENABLE_M << BIF_PMON_CFG_ENABLE_SHIFT)
#define BIF_PMON_CNT_0_CFG 0x108
#define BIF_PMON_CNT_0_CFG_DEF 0x0
#define BIF_PMON_CNT_0_CFG_MODE_M 0x7ULL
#define BIF_PMON_CNT_0_CFG_MODE_SHIFT 0
#define BIF_PMON_CNT_0_CFG_MODE_MASK (BIF_PMON_CNT_0_CFG_MODE_M << BIF_PMON_CNT_0_CFG_MODE_SHIFT)
#define BIF_PMON_CNT_0_CFG_DEC_MASK_M 0xfULL
#define BIF_PMON_CNT_0_CFG_DEC_MASK_SHIFT 55
#define BIF_PMON_CNT_0_CFG_DEC_MASK_MASK (BIF_PMON_CNT_0_CFG_DEC_MASK_M << BIF_PMON_CNT_0_CFG_DEC_MASK_SHIFT)
#define BIF_PMON_CNT_0_CFG_INC_INV_M 0x1ULL
#define BIF_PMON_CNT_0_CFG_INC_INV_SHIFT 47
#define BIF_PMON_CNT_0_CFG_INC_INV_MASK (BIF_PMON_CNT_0_CFG_INC_INV_M << BIF_PMON_CNT_0_CFG_INC_INV_SHIFT)
#define BIF_PMON_CNT_0_CFG_INC_MASK_M 0xfULL
#define BIF_PMON_CNT_0_CFG_INC_MASK_SHIFT 39
#define BIF_PMON_CNT_0_CFG_INC_MASK_MASK (BIF_PMON_CNT_0_CFG_INC_MASK_M << BIF_PMON_CNT_0_CFG_INC_MASK_SHIFT)
#define BIF_PMON_CNT_0_CFG_INC_MATCH_M 0xfULL
#define BIF_PMON_CNT_0_CFG_INC_MATCH_SHIFT 43
#define BIF_PMON_CNT_0_CFG_INC_MATCH_MASK (BIF_PMON_CNT_0_CFG_INC_MATCH_M << BIF_PMON_CNT_0_CFG_INC_MATCH_SHIFT)
#define BIF_PMON_CNT_0_CFG_DEC_SEL_M 0xfULL
#define BIF_PMON_CNT_0_CFG_DEC_SEL_SHIFT 48
#define BIF_PMON_CNT_0_CFG_DEC_SEL_MASK (BIF_PMON_CNT_0_CFG_DEC_SEL_M << BIF_PMON_CNT_0_CFG_DEC_SEL_SHIFT)
#define BIF_PMON_CNT_0_CFG_DEC_INV_M 0x1ULL
#define BIF_PMON_CNT_0_CFG_DEC_INV_SHIFT 63
#define BIF_PMON_CNT_0_CFG_DEC_INV_MASK (BIF_PMON_CNT_0_CFG_DEC_INV_M << BIF_PMON_CNT_0_CFG_DEC_INV_SHIFT)
#define BIF_PMON_CNT_0_CFG_THRESHOLD_M 0xffULL
#define BIF_PMON_CNT_0_CFG_THRESHOLD_SHIFT 3
#define BIF_PMON_CNT_0_CFG_THRESHOLD_MASK (BIF_PMON_CNT_0_CFG_THRESHOLD_M << BIF_PMON_CNT_0_CFG_THRESHOLD_SHIFT)
#define BIF_PMON_CNT_0_CFG_INC_SEL_M 0xfULL
#define BIF_PMON_CNT_0_CFG_INC_SEL_SHIFT 32
#define BIF_PMON_CNT_0_CFG_INC_SEL_MASK (BIF_PMON_CNT_0_CFG_INC_SEL_M << BIF_PMON_CNT_0_CFG_INC_SEL_SHIFT)
#define BIF_PMON_CNT_0_CFG_DEC_MATCH_M 0xfULL
#define BIF_PMON_CNT_0_CFG_DEC_MATCH_SHIFT 59
#define BIF_PMON_CNT_0_CFG_DEC_MATCH_MASK (BIF_PMON_CNT_0_CFG_DEC_MATCH_M << BIF_PMON_CNT_0_CFG_DEC_MATCH_SHIFT)
#define BIF_PMON_CNT_0 0x110
#define BIF_PMON_CNT_0_DEF 0x0
#define BIF_PMON_CNT_0_CNT_M 0xffffffffffULL
#define BIF_PMON_CNT_0_CNT_SHIFT 0
#define BIF_PMON_CNT_0_CNT_MASK (BIF_PMON_CNT_0_CNT_M << BIF_PMON_CNT_0_CNT_SHIFT)
#define BIF_PMON_CNT_0_STS_ACC 0x118
#define BIF_PMON_CNT_0_STS_ACC_DEF 0x0
#define BIF_PMON_CNT_0_STS 0x120
#define BIF_PMON_CNT_0_STS_DEF 0x0
#define BIF_PMON_CNT_0_STS_CNT_OF_M 0x1ULL
#define BIF_PMON_CNT_0_STS_CNT_OF_SHIFT 2
#define BIF_PMON_CNT_0_STS_CNT_OF_MASK (BIF_PMON_CNT_0_STS_CNT_OF_M << BIF_PMON_CNT_0_STS_CNT_OF_SHIFT)
#define BIF_PMON_CNT_0_STS_ACC_UF_M 0x1ULL
#define BIF_PMON_CNT_0_STS_ACC_UF_SHIFT 1
#define BIF_PMON_CNT_0_STS_ACC_UF_MASK (BIF_PMON_CNT_0_STS_ACC_UF_M << BIF_PMON_CNT_0_STS_ACC_UF_SHIFT)
#define BIF_PMON_CNT_0_STS_ACC_OF_M 0x1ULL
#define BIF_PMON_CNT_0_STS_ACC_OF_SHIFT 0
#define BIF_PMON_CNT_0_STS_ACC_OF_MASK (BIF_PMON_CNT_0_STS_ACC_OF_M << BIF_PMON_CNT_0_STS_ACC_OF_SHIFT)
#define BIF_PMON_CNT_1_CFG 0x128
#define BIF_PMON_CNT_1_CFG_DEF 0x0
#define BIF_PMON_CNT_1_CFG_INC_MATCH_M 0xfULL
#define BIF_PMON_CNT_1_CFG_INC_MATCH_SHIFT 43
#define BIF_PMON_CNT_1_CFG_INC_MATCH_MASK (BIF_PMON_CNT_1_CFG_INC_MATCH_M << BIF_PMON_CNT_1_CFG_INC_MATCH_SHIFT)
#define BIF_PMON_CNT_1_CFG_INC_SEL_M 0xfULL
#define BIF_PMON_CNT_1_CFG_INC_SEL_SHIFT 32
#define BIF_PMON_CNT_1_CFG_INC_SEL_MASK (BIF_PMON_CNT_1_CFG_INC_SEL_M << BIF_PMON_CNT_1_CFG_INC_SEL_SHIFT)
#define BIF_PMON_CNT_1_CFG_DEC_SEL_M 0xfULL
#define BIF_PMON_CNT_1_CFG_DEC_SEL_SHIFT 48
#define BIF_PMON_CNT_1_CFG_DEC_SEL_MASK (BIF_PMON_CNT_1_CFG_DEC_SEL_M << BIF_PMON_CNT_1_CFG_DEC_SEL_SHIFT)
#define BIF_PMON_CNT_1_CFG_THRESHOLD_M 0xffULL
#define BIF_PMON_CNT_1_CFG_THRESHOLD_SHIFT 3
#define BIF_PMON_CNT_1_CFG_THRESHOLD_MASK (BIF_PMON_CNT_1_CFG_THRESHOLD_M << BIF_PMON_CNT_1_CFG_THRESHOLD_SHIFT)
#define BIF_PMON_CNT_1_CFG_INC_INV_M 0x1ULL
#define BIF_PMON_CNT_1_CFG_INC_INV_SHIFT 47
#define BIF_PMON_CNT_1_CFG_INC_INV_MASK (BIF_PMON_CNT_1_CFG_INC_INV_M << BIF_PMON_CNT_1_CFG_INC_INV_SHIFT)
#define BIF_PMON_CNT_1_CFG_DEC_MASK_M 0xfULL
#define BIF_PMON_CNT_1_CFG_DEC_MASK_SHIFT 55
#define BIF_PMON_CNT_1_CFG_DEC_MASK_MASK (BIF_PMON_CNT_1_CFG_DEC_MASK_M << BIF_PMON_CNT_1_CFG_DEC_MASK_SHIFT)
#define BIF_PMON_CNT_1_CFG_MODE_M 0x7ULL
#define BIF_PMON_CNT_1_CFG_MODE_SHIFT 0
#define BIF_PMON_CNT_1_CFG_MODE_MASK (BIF_PMON_CNT_1_CFG_MODE_M << BIF_PMON_CNT_1_CFG_MODE_SHIFT)
#define BIF_PMON_CNT_1_CFG_DEC_INV_M 0x1ULL
#define BIF_PMON_CNT_1_CFG_DEC_INV_SHIFT 63
#define BIF_PMON_CNT_1_CFG_DEC_INV_MASK (BIF_PMON_CNT_1_CFG_DEC_INV_M << BIF_PMON_CNT_1_CFG_DEC_INV_SHIFT)
#define BIF_PMON_CNT_1_CFG_DEC_MATCH_M 0xfULL
#define BIF_PMON_CNT_1_CFG_DEC_MATCH_SHIFT 59
#define BIF_PMON_CNT_1_CFG_DEC_MATCH_MASK (BIF_PMON_CNT_1_CFG_DEC_MATCH_M << BIF_PMON_CNT_1_CFG_DEC_MATCH_SHIFT)
#define BIF_PMON_CNT_1_CFG_INC_MASK_M 0xfULL
#define BIF_PMON_CNT_1_CFG_INC_MASK_SHIFT 39
#define BIF_PMON_CNT_1_CFG_INC_MASK_MASK (BIF_PMON_CNT_1_CFG_INC_MASK_M << BIF_PMON_CNT_1_CFG_INC_MASK_SHIFT)
#define BIF_PMON_CNT_1 0x130
#define BIF_PMON_CNT_1_DEF 0x0
#define BIF_PMON_CNT_1_CNT_M 0xffffffffffULL
#define BIF_PMON_CNT_1_CNT_SHIFT 0
#define BIF_PMON_CNT_1_CNT_MASK (BIF_PMON_CNT_1_CNT_M << BIF_PMON_CNT_1_CNT_SHIFT)
#define BIF_PMON_CNT_1_STS_ACC 0x138
#define BIF_PMON_CNT_1_STS_ACC_DEF 0x0
#define BIF_PMON_CNT_1_STS 0x140
#define BIF_PMON_CNT_1_STS_DEF 0x0
#define BIF_PMON_CNT_1_STS_ACC_UF_M 0x1ULL
#define BIF_PMON_CNT_1_STS_ACC_UF_SHIFT 1
#define BIF_PMON_CNT_1_STS_ACC_UF_MASK (BIF_PMON_CNT_1_STS_ACC_UF_M << BIF_PMON_CNT_1_STS_ACC_UF_SHIFT)
#define BIF_PMON_CNT_1_STS_ACC_OF_M 0x1ULL
#define BIF_PMON_CNT_1_STS_ACC_OF_SHIFT 0
#define BIF_PMON_CNT_1_STS_ACC_OF_MASK (BIF_PMON_CNT_1_STS_ACC_OF_M << BIF_PMON_CNT_1_STS_ACC_OF_SHIFT)
#define BIF_PMON_CNT_1_STS_CNT_OF_M 0x1ULL
#define BIF_PMON_CNT_1_STS_CNT_OF_SHIFT 2
#define BIF_PMON_CNT_1_STS_CNT_OF_MASK (BIF_PMON_CNT_1_STS_CNT_OF_M << BIF_PMON_CNT_1_STS_CNT_OF_SHIFT)
#define MMU_PMON_CFG 0x1c0
#define MMU_PMON_CFG_DEF 0x0
#define MMU_PMON_CFG_ENABLE_M 0x1ULL
#define MMU_PMON_CFG_ENABLE_SHIFT 0
#define MMU_PMON_CFG_ENABLE_MASK (MMU_PMON_CFG_ENABLE_M << MMU_PMON_CFG_ENABLE_SHIFT)
#define MMU_PMON_CNT_0_CFG 0x1c8
#define MMU_PMON_CNT_0_CFG_DEF 0x0
#define MMU_PMON_CNT_0_CFG_THRESHOLD_M 0xffULL
#define MMU_PMON_CNT_0_CFG_THRESHOLD_SHIFT 3
#define MMU_PMON_CNT_0_CFG_THRESHOLD_MASK (MMU_PMON_CNT_0_CFG_THRESHOLD_M << MMU_PMON_CNT_0_CFG_THRESHOLD_SHIFT)
#define MMU_PMON_CNT_0_CFG_INC_MATCH_M 0xfULL
#define MMU_PMON_CNT_0_CFG_INC_MATCH_SHIFT 43
#define MMU_PMON_CNT_0_CFG_INC_MATCH_MASK (MMU_PMON_CNT_0_CFG_INC_MATCH_M << MMU_PMON_CNT_0_CFG_INC_MATCH_SHIFT)
#define MMU_PMON_CNT_0_CFG_DEC_INV_M 0x1ULL
#define MMU_PMON_CNT_0_CFG_DEC_INV_SHIFT 63
#define MMU_PMON_CNT_0_CFG_DEC_INV_MASK (MMU_PMON_CNT_0_CFG_DEC_INV_M << MMU_PMON_CNT_0_CFG_DEC_INV_SHIFT)
#define MMU_PMON_CNT_0_CFG_DEC_MATCH_M 0xfULL
#define MMU_PMON_CNT_0_CFG_DEC_MATCH_SHIFT 59
#define MMU_PMON_CNT_0_CFG_DEC_MATCH_MASK (MMU_PMON_CNT_0_CFG_DEC_MATCH_M << MMU_PMON_CNT_0_CFG_DEC_MATCH_SHIFT)
#define MMU_PMON_CNT_0_CFG_MODE_M 0x7ULL
#define MMU_PMON_CNT_0_CFG_MODE_SHIFT 0
#define MMU_PMON_CNT_0_CFG_MODE_MASK (MMU_PMON_CNT_0_CFG_MODE_M << MMU_PMON_CNT_0_CFG_MODE_SHIFT)
#define MMU_PMON_CNT_0_CFG_INC_INV_M 0x1ULL
#define MMU_PMON_CNT_0_CFG_INC_INV_SHIFT 47
#define MMU_PMON_CNT_0_CFG_INC_INV_MASK (MMU_PMON_CNT_0_CFG_INC_INV_M << MMU_PMON_CNT_0_CFG_INC_INV_SHIFT)
#define MMU_PMON_CNT_0_CFG_INC_SEL_M 0x1fULL
#define MMU_PMON_CNT_0_CFG_INC_SEL_SHIFT 32
#define MMU_PMON_CNT_0_CFG_INC_SEL_MASK (MMU_PMON_CNT_0_CFG_INC_SEL_M << MMU_PMON_CNT_0_CFG_INC_SEL_SHIFT)
#define MMU_PMON_CNT_0_CFG_INC_MASK_M 0xfULL
#define MMU_PMON_CNT_0_CFG_INC_MASK_SHIFT 39
#define MMU_PMON_CNT_0_CFG_INC_MASK_MASK (MMU_PMON_CNT_0_CFG_INC_MASK_M << MMU_PMON_CNT_0_CFG_INC_MASK_SHIFT)
#define MMU_PMON_CNT_0_CFG_DEC_SEL_M 0x1fULL
#define MMU_PMON_CNT_0_CFG_DEC_SEL_SHIFT 48
#define MMU_PMON_CNT_0_CFG_DEC_SEL_MASK (MMU_PMON_CNT_0_CFG_DEC_SEL_M << MMU_PMON_CNT_0_CFG_DEC_SEL_SHIFT)
#define MMU_PMON_CNT_0_CFG_DEC_MASK_M 0xfULL
#define MMU_PMON_CNT_0_CFG_DEC_MASK_SHIFT 55
#define MMU_PMON_CNT_0_CFG_DEC_MASK_MASK (MMU_PMON_CNT_0_CFG_DEC_MASK_M << MMU_PMON_CNT_0_CFG_DEC_MASK_SHIFT)
#define MMU_PMON_CNT_0 0x1d0
#define MMU_PMON_CNT_0_DEF 0x0
#define MMU_PMON_CNT_0_CNT_M 0xffffffffffULL
#define MMU_PMON_CNT_0_CNT_SHIFT 0
#define MMU_PMON_CNT_0_CNT_MASK (MMU_PMON_CNT_0_CNT_M << MMU_PMON_CNT_0_CNT_SHIFT)
#define MMU_PMON_CNT_0_STS_ACC 0x1d8
#define MMU_PMON_CNT_0_STS_ACC_DEF 0x0
#define MMU_PMON_CNT_0_STS 0x1e0
#define MMU_PMON_CNT_0_STS_DEF 0x0
#define MMU_PMON_CNT_0_STS_CNT_OF_M 0x1ULL
#define MMU_PMON_CNT_0_STS_CNT_OF_SHIFT 2
#define MMU_PMON_CNT_0_STS_CNT_OF_MASK (MMU_PMON_CNT_0_STS_CNT_OF_M << MMU_PMON_CNT_0_STS_CNT_OF_SHIFT)
#define MMU_PMON_CNT_0_STS_ACC_UF_M 0x1ULL
#define MMU_PMON_CNT_0_STS_ACC_UF_SHIFT 1
#define MMU_PMON_CNT_0_STS_ACC_UF_MASK (MMU_PMON_CNT_0_STS_ACC_UF_M << MMU_PMON_CNT_0_STS_ACC_UF_SHIFT)
#define MMU_PMON_CNT_0_STS_ACC_OF_M 0x1ULL
#define MMU_PMON_CNT_0_STS_ACC_OF_SHIFT 0
#define MMU_PMON_CNT_0_STS_ACC_OF_MASK (MMU_PMON_CNT_0_STS_ACC_OF_M << MMU_PMON_CNT_0_STS_ACC_OF_SHIFT)
#define MMU_PMON_CNT_1_CFG 0x1e8
#define MMU_PMON_CNT_1_CFG_DEF 0x0
#define MMU_PMON_CNT_1_CFG_MODE_M 0x7ULL
#define MMU_PMON_CNT_1_CFG_MODE_SHIFT 0
#define MMU_PMON_CNT_1_CFG_MODE_MASK (MMU_PMON_CNT_1_CFG_MODE_M << MMU_PMON_CNT_1_CFG_MODE_SHIFT)
#define MMU_PMON_CNT_1_CFG_DEC_MASK_M 0xfULL
#define MMU_PMON_CNT_1_CFG_DEC_MASK_SHIFT 55
#define MMU_PMON_CNT_1_CFG_DEC_MASK_MASK (MMU_PMON_CNT_1_CFG_DEC_MASK_M << MMU_PMON_CNT_1_CFG_DEC_MASK_SHIFT)
#define MMU_PMON_CNT_1_CFG_INC_MASK_M 0xfULL
#define MMU_PMON_CNT_1_CFG_INC_MASK_SHIFT 39
#define MMU_PMON_CNT_1_CFG_INC_MASK_MASK (MMU_PMON_CNT_1_CFG_INC_MASK_M << MMU_PMON_CNT_1_CFG_INC_MASK_SHIFT)
#define MMU_PMON_CNT_1_CFG_DEC_INV_M 0x1ULL
#define MMU_PMON_CNT_1_CFG_DEC_INV_SHIFT 63
#define MMU_PMON_CNT_1_CFG_DEC_INV_MASK (MMU_PMON_CNT_1_CFG_DEC_INV_M << MMU_PMON_CNT_1_CFG_DEC_INV_SHIFT)
#define MMU_PMON_CNT_1_CFG_DEC_MATCH_M 0xfULL
#define MMU_PMON_CNT_1_CFG_DEC_MATCH_SHIFT 59
#define MMU_PMON_CNT_1_CFG_DEC_MATCH_MASK (MMU_PMON_CNT_1_CFG_DEC_MATCH_M << MMU_PMON_CNT_1_CFG_DEC_MATCH_SHIFT)
#define MMU_PMON_CNT_1_CFG_THRESHOLD_M 0xffULL
#define MMU_PMON_CNT_1_CFG_THRESHOLD_SHIFT 3
#define MMU_PMON_CNT_1_CFG_THRESHOLD_MASK (MMU_PMON_CNT_1_CFG_THRESHOLD_M << MMU_PMON_CNT_1_CFG_THRESHOLD_SHIFT)
#define MMU_PMON_CNT_1_CFG_DEC_SEL_M 0x1fULL
#define MMU_PMON_CNT_1_CFG_DEC_SEL_SHIFT 48
#define MMU_PMON_CNT_1_CFG_DEC_SEL_MASK (MMU_PMON_CNT_1_CFG_DEC_SEL_M << MMU_PMON_CNT_1_CFG_DEC_SEL_SHIFT)
#define MMU_PMON_CNT_1_CFG_INC_MATCH_M 0xfULL
#define MMU_PMON_CNT_1_CFG_INC_MATCH_SHIFT 43
#define MMU_PMON_CNT_1_CFG_INC_MATCH_MASK (MMU_PMON_CNT_1_CFG_INC_MATCH_M << MMU_PMON_CNT_1_CFG_INC_MATCH_SHIFT)
#define MMU_PMON_CNT_1_CFG_INC_SEL_M 0x1fULL
#define MMU_PMON_CNT_1_CFG_INC_SEL_SHIFT 32
#define MMU_PMON_CNT_1_CFG_INC_SEL_MASK (MMU_PMON_CNT_1_CFG_INC_SEL_M << MMU_PMON_CNT_1_CFG_INC_SEL_SHIFT)
#define MMU_PMON_CNT_1_CFG_INC_INV_M 0x1ULL
#define MMU_PMON_CNT_1_CFG_INC_INV_SHIFT 47
#define MMU_PMON_CNT_1_CFG_INC_INV_MASK (MMU_PMON_CNT_1_CFG_INC_INV_M << MMU_PMON_CNT_1_CFG_INC_INV_SHIFT)
#define MMU_PMON_CNT_1 0x1f0
#define MMU_PMON_CNT_1_DEF 0x0
#define MMU_PMON_CNT_1_CNT_M 0xffffffffffULL
#define MMU_PMON_CNT_1_CNT_SHIFT 0
#define MMU_PMON_CNT_1_CNT_MASK (MMU_PMON_CNT_1_CNT_M << MMU_PMON_CNT_1_CNT_SHIFT)
#define MMU_PMON_CNT_1_STS_ACC 0x1f8
#define MMU_PMON_CNT_1_STS_ACC_DEF 0x0
#define MMU_PMON_CNT_1_STS 0x200
#define MMU_PMON_CNT_1_STS_DEF 0x0
#define MMU_PMON_CNT_1_STS_ACC_UF_M 0x1ULL
#define MMU_PMON_CNT_1_STS_ACC_UF_SHIFT 1
#define MMU_PMON_CNT_1_STS_ACC_UF_MASK (MMU_PMON_CNT_1_STS_ACC_UF_M << MMU_PMON_CNT_1_STS_ACC_UF_SHIFT)
#define MMU_PMON_CNT_1_STS_ACC_OF_M 0x1ULL
#define MMU_PMON_CNT_1_STS_ACC_OF_SHIFT 0
#define MMU_PMON_CNT_1_STS_ACC_OF_MASK (MMU_PMON_CNT_1_STS_ACC_OF_M << MMU_PMON_CNT_1_STS_ACC_OF_SHIFT)
#define MMU_PMON_CNT_1_STS_CNT_OF_M 0x1ULL
#define MMU_PMON_CNT_1_STS_CNT_OF_SHIFT 2
#define MMU_PMON_CNT_1_STS_CNT_OF_MASK (MMU_PMON_CNT_1_STS_CNT_OF_M << MMU_PMON_CNT_1_STS_CNT_OF_SHIFT)
#define AXI_SPARE 0x208
#define AXI_SPARE_DEF 0x0
#define AXI_SPARE_SPARE15_M 0x1ULL
#define AXI_SPARE_SPARE15_SHIFT 15
#define AXI_SPARE_SPARE15_MASK (AXI_SPARE_SPARE15_M << AXI_SPARE_SPARE15_SHIFT)
#define AXI_SPARE_SPARE12_M 0x1ULL
#define AXI_SPARE_SPARE12_SHIFT 12
#define AXI_SPARE_SPARE12_MASK (AXI_SPARE_SPARE12_M << AXI_SPARE_SPARE12_SHIFT)
#define AXI_SPARE_SPARE11_M 0x1ULL
#define AXI_SPARE_SPARE11_SHIFT 11
#define AXI_SPARE_SPARE11_MASK (AXI_SPARE_SPARE11_M << AXI_SPARE_SPARE11_SHIFT)
#define AXI_SPARE_SPARE10_M 0x1ULL
#define AXI_SPARE_SPARE10_SHIFT 10
#define AXI_SPARE_SPARE10_MASK (AXI_SPARE_SPARE10_M << AXI_SPARE_SPARE10_SHIFT)
#define AXI_SPARE_SPARE13_M 0x1ULL
#define AXI_SPARE_SPARE13_SHIFT 13
#define AXI_SPARE_SPARE13_MASK (AXI_SPARE_SPARE13_M << AXI_SPARE_SPARE13_SHIFT)
#define AXI_SPARE_SPARE8_M 0x1ULL
#define AXI_SPARE_SPARE8_SHIFT 8
#define AXI_SPARE_SPARE8_MASK (AXI_SPARE_SPARE8_M << AXI_SPARE_SPARE8_SHIFT)
#define AXI_SPARE_SPARE9_M 0x1ULL
#define AXI_SPARE_SPARE9_SHIFT 9
#define AXI_SPARE_SPARE9_MASK (AXI_SPARE_SPARE9_M << AXI_SPARE_SPARE9_SHIFT)
#define AXI_SPARE_SPARE14_M 0x1ULL
#define AXI_SPARE_SPARE14_SHIFT 14
#define AXI_SPARE_SPARE14_MASK (AXI_SPARE_SPARE14_M << AXI_SPARE_SPARE14_SHIFT)
#define AXI_SPARE_SPARE4_M 0x1ULL
#define AXI_SPARE_SPARE4_SHIFT 4
#define AXI_SPARE_SPARE4_MASK (AXI_SPARE_SPARE4_M << AXI_SPARE_SPARE4_SHIFT)
#define AXI_SPARE_SPARE5_M 0x1ULL
#define AXI_SPARE_SPARE5_SHIFT 5
#define AXI_SPARE_SPARE5_MASK (AXI_SPARE_SPARE5_M << AXI_SPARE_SPARE5_SHIFT)
#define AXI_SPARE_SPARE6_M 0x1ULL
#define AXI_SPARE_SPARE6_SHIFT 6
#define AXI_SPARE_SPARE6_MASK (AXI_SPARE_SPARE6_M << AXI_SPARE_SPARE6_SHIFT)
#define AXI_SPARE_SPARE7_M 0x1ULL
#define AXI_SPARE_SPARE7_SHIFT 7
#define AXI_SPARE_SPARE7_MASK (AXI_SPARE_SPARE7_M << AXI_SPARE_SPARE7_SHIFT)
#define AXI_SPARE_SPARE0_M 0x1ULL
#define AXI_SPARE_SPARE0_SHIFT 0
#define AXI_SPARE_SPARE0_MASK (AXI_SPARE_SPARE0_M << AXI_SPARE_SPARE0_SHIFT)
#define AXI_SPARE_SPARE1_M 0x1ULL
#define AXI_SPARE_SPARE1_SHIFT 1
#define AXI_SPARE_SPARE1_MASK (AXI_SPARE_SPARE1_M << AXI_SPARE_SPARE1_SHIFT)
#define AXI_SPARE_SPARE2_M 0x1ULL
#define AXI_SPARE_SPARE2_SHIFT 2
#define AXI_SPARE_SPARE2_MASK (AXI_SPARE_SPARE2_M << AXI_SPARE_SPARE2_SHIFT)
#define AXI_SPARE_SPARE3_M 0x1ULL
#define AXI_SPARE_SPARE3_SHIFT 3
#define AXI_SPARE_SPARE3_MASK (AXI_SPARE_SPARE3_M << AXI_SPARE_SPARE3_SHIFT)

/* Module : IPU_LIB_DREGFILE_DMA*/
#define DMA_CTRL 0x0
#define DMA_CTRL_DEF 0x1f00
#define DMA_CTRL_DMA_RESET_M 0x1ULL
#define DMA_CTRL_DMA_RESET_SHIFT 0
#define DMA_CTRL_DMA_RESET_MASK (DMA_CTRL_DMA_RESET_M << DMA_CTRL_DMA_RESET_SHIFT)
#define DMA_CTRL_DMA_CHAN_SEL_M 0x1fULL
#define DMA_CTRL_DMA_CHAN_SEL_SHIFT 8
#define DMA_CTRL_DMA_CHAN_SEL_MASK (DMA_CTRL_DMA_CHAN_SEL_M << DMA_CTRL_DMA_CHAN_SEL_SHIFT)
#define DMA_CTRL_AXI_SWIZZLE_M 0x3ULL
#define DMA_CTRL_AXI_SWIZZLE_SHIFT 16
#define DMA_CTRL_AXI_SWIZZLE_MASK (DMA_CTRL_AXI_SWIZZLE_M << DMA_CTRL_AXI_SWIZZLE_SHIFT)
#define DMA_CHAN_CTRL 0x8
#define DMA_CHAN_CTRL_DEF 0xffff0000
#define DMA_CHAN_CTRL_STOP_M 0xffffULL
#define DMA_CHAN_CTRL_STOP_SHIFT 32
#define DMA_CHAN_CTRL_STOP_MASK (DMA_CHAN_CTRL_STOP_M << DMA_CHAN_CTRL_STOP_SHIFT)
#define DMA_CHAN_CTRL_CHAN_RESET_M 0xffffULL
#define DMA_CHAN_CTRL_CHAN_RESET_SHIFT 0
#define DMA_CHAN_CTRL_CHAN_RESET_MASK (DMA_CHAN_CTRL_CHAN_RESET_M << DMA_CHAN_CTRL_CHAN_RESET_SHIFT)
#define DMA_CHAN_CTRL_DOUBLE_BUF_M 0xffffULL
#define DMA_CHAN_CTRL_DOUBLE_BUF_SHIFT 16
#define DMA_CHAN_CTRL_DOUBLE_BUF_MASK (DMA_CHAN_CTRL_DOUBLE_BUF_M << DMA_CHAN_CTRL_DOUBLE_BUF_SHIFT)
#define DMA_CAP0 0x10
#define DMA_CAP0_DEF 0x10
#define DMA_CAP0_MAX_DMA_CHAN_M 0x1fULL
#define DMA_CAP0_MAX_DMA_CHAN_SHIFT 0
#define DMA_CAP0_MAX_DMA_CHAN_MASK (DMA_CAP0_MAX_DMA_CHAN_M << DMA_CAP0_MAX_DMA_CHAN_SHIFT)
#define DMA_PMON_CFG 0x100
#define DMA_PMON_CFG_DEF 0x0
#define DMA_PMON_CFG_CNT_0_CHAN_M 0xfULL
#define DMA_PMON_CFG_CNT_0_CHAN_SHIFT 4
#define DMA_PMON_CFG_CNT_0_CHAN_MASK (DMA_PMON_CFG_CNT_0_CHAN_M << DMA_PMON_CFG_CNT_0_CHAN_SHIFT)
#define DMA_PMON_CFG_CNT_1_CHAN_M 0xfULL
#define DMA_PMON_CFG_CNT_1_CHAN_SHIFT 8
#define DMA_PMON_CFG_CNT_1_CHAN_MASK (DMA_PMON_CFG_CNT_1_CHAN_M << DMA_PMON_CFG_CNT_1_CHAN_SHIFT)
#define DMA_PMON_CFG_ENABLE_M 0x1ULL
#define DMA_PMON_CFG_ENABLE_SHIFT 0
#define DMA_PMON_CFG_ENABLE_MASK (DMA_PMON_CFG_ENABLE_M << DMA_PMON_CFG_ENABLE_SHIFT)
#define DMA_PMON_CNT_0_CFG 0x108
#define DMA_PMON_CNT_0_CFG_DEF 0x0
#define DMA_PMON_CNT_0_CFG_INC_MATCH_M 0xfULL
#define DMA_PMON_CNT_0_CFG_INC_MATCH_SHIFT 43
#define DMA_PMON_CNT_0_CFG_INC_MATCH_MASK (DMA_PMON_CNT_0_CFG_INC_MATCH_M << DMA_PMON_CNT_0_CFG_INC_MATCH_SHIFT)
#define DMA_PMON_CNT_0_CFG_INC_SEL_M 0x3fULL
#define DMA_PMON_CNT_0_CFG_INC_SEL_SHIFT 32
#define DMA_PMON_CNT_0_CFG_INC_SEL_MASK (DMA_PMON_CNT_0_CFG_INC_SEL_M << DMA_PMON_CNT_0_CFG_INC_SEL_SHIFT)
#define DMA_PMON_CNT_0_CFG_DEC_MATCH_M 0xfULL
#define DMA_PMON_CNT_0_CFG_DEC_MATCH_SHIFT 59
#define DMA_PMON_CNT_0_CFG_DEC_MATCH_MASK (DMA_PMON_CNT_0_CFG_DEC_MATCH_M << DMA_PMON_CNT_0_CFG_DEC_MATCH_SHIFT)
#define DMA_PMON_CNT_0_CFG_DEC_SEL_M 0x3fULL
#define DMA_PMON_CNT_0_CFG_DEC_SEL_SHIFT 48
#define DMA_PMON_CNT_0_CFG_DEC_SEL_MASK (DMA_PMON_CNT_0_CFG_DEC_SEL_M << DMA_PMON_CNT_0_CFG_DEC_SEL_SHIFT)
#define DMA_PMON_CNT_0_CFG_THRESHOLD_M 0xffULL
#define DMA_PMON_CNT_0_CFG_THRESHOLD_SHIFT 3
#define DMA_PMON_CNT_0_CFG_THRESHOLD_MASK (DMA_PMON_CNT_0_CFG_THRESHOLD_M << DMA_PMON_CNT_0_CFG_THRESHOLD_SHIFT)
#define DMA_PMON_CNT_0_CFG_INC_INV_M 0x1ULL
#define DMA_PMON_CNT_0_CFG_INC_INV_SHIFT 47
#define DMA_PMON_CNT_0_CFG_INC_INV_MASK (DMA_PMON_CNT_0_CFG_INC_INV_M << DMA_PMON_CNT_0_CFG_INC_INV_SHIFT)
#define DMA_PMON_CNT_0_CFG_DEC_MASK_M 0xfULL
#define DMA_PMON_CNT_0_CFG_DEC_MASK_SHIFT 55
#define DMA_PMON_CNT_0_CFG_DEC_MASK_MASK (DMA_PMON_CNT_0_CFG_DEC_MASK_M << DMA_PMON_CNT_0_CFG_DEC_MASK_SHIFT)
#define DMA_PMON_CNT_0_CFG_MODE_M 0x7ULL
#define DMA_PMON_CNT_0_CFG_MODE_SHIFT 0
#define DMA_PMON_CNT_0_CFG_MODE_MASK (DMA_PMON_CNT_0_CFG_MODE_M << DMA_PMON_CNT_0_CFG_MODE_SHIFT)
#define DMA_PMON_CNT_0_CFG_DEC_INV_M 0x1ULL
#define DMA_PMON_CNT_0_CFG_DEC_INV_SHIFT 63
#define DMA_PMON_CNT_0_CFG_DEC_INV_MASK (DMA_PMON_CNT_0_CFG_DEC_INV_M << DMA_PMON_CNT_0_CFG_DEC_INV_SHIFT)
#define DMA_PMON_CNT_0_CFG_INC_MASK_M 0xfULL
#define DMA_PMON_CNT_0_CFG_INC_MASK_SHIFT 39
#define DMA_PMON_CNT_0_CFG_INC_MASK_MASK (DMA_PMON_CNT_0_CFG_INC_MASK_M << DMA_PMON_CNT_0_CFG_INC_MASK_SHIFT)
#define DMA_PMON_CNT_0 0x110
#define DMA_PMON_CNT_0_DEF 0x0
#define DMA_PMON_CNT_0_CNT_M 0xffffffffffULL
#define DMA_PMON_CNT_0_CNT_SHIFT 0
#define DMA_PMON_CNT_0_CNT_MASK (DMA_PMON_CNT_0_CNT_M << DMA_PMON_CNT_0_CNT_SHIFT)
#define DMA_PMON_CNT_0_STS_ACC 0x118
#define DMA_PMON_CNT_0_STS_ACC_DEF 0x0
#define DMA_PMON_CNT_0_STS 0x120
#define DMA_PMON_CNT_0_STS_DEF 0x0
#define DMA_PMON_CNT_0_STS_ACC_UF_M 0x1ULL
#define DMA_PMON_CNT_0_STS_ACC_UF_SHIFT 1
#define DMA_PMON_CNT_0_STS_ACC_UF_MASK (DMA_PMON_CNT_0_STS_ACC_UF_M << DMA_PMON_CNT_0_STS_ACC_UF_SHIFT)
#define DMA_PMON_CNT_0_STS_ACC_OF_M 0x1ULL
#define DMA_PMON_CNT_0_STS_ACC_OF_SHIFT 0
#define DMA_PMON_CNT_0_STS_ACC_OF_MASK (DMA_PMON_CNT_0_STS_ACC_OF_M << DMA_PMON_CNT_0_STS_ACC_OF_SHIFT)
#define DMA_PMON_CNT_0_STS_CNT_OF_M 0x1ULL
#define DMA_PMON_CNT_0_STS_CNT_OF_SHIFT 2
#define DMA_PMON_CNT_0_STS_CNT_OF_MASK (DMA_PMON_CNT_0_STS_CNT_OF_M << DMA_PMON_CNT_0_STS_CNT_OF_SHIFT)
#define DMA_PMON_CNT_1_CFG 0x128
#define DMA_PMON_CNT_1_CFG_DEF 0x0
#define DMA_PMON_CNT_1_CFG_MODE_M 0x7ULL
#define DMA_PMON_CNT_1_CFG_MODE_SHIFT 0
#define DMA_PMON_CNT_1_CFG_MODE_MASK (DMA_PMON_CNT_1_CFG_MODE_M << DMA_PMON_CNT_1_CFG_MODE_SHIFT)
#define DMA_PMON_CNT_1_CFG_DEC_MATCH_M 0xfULL
#define DMA_PMON_CNT_1_CFG_DEC_MATCH_SHIFT 59
#define DMA_PMON_CNT_1_CFG_DEC_MATCH_MASK (DMA_PMON_CNT_1_CFG_DEC_MATCH_M << DMA_PMON_CNT_1_CFG_DEC_MATCH_SHIFT)
#define DMA_PMON_CNT_1_CFG_INC_INV_M 0x1ULL
#define DMA_PMON_CNT_1_CFG_INC_INV_SHIFT 47
#define DMA_PMON_CNT_1_CFG_INC_INV_MASK (DMA_PMON_CNT_1_CFG_INC_INV_M << DMA_PMON_CNT_1_CFG_INC_INV_SHIFT)
#define DMA_PMON_CNT_1_CFG_INC_MASK_M 0xfULL
#define DMA_PMON_CNT_1_CFG_INC_MASK_SHIFT 39
#define DMA_PMON_CNT_1_CFG_INC_MASK_MASK (DMA_PMON_CNT_1_CFG_INC_MASK_M << DMA_PMON_CNT_1_CFG_INC_MASK_SHIFT)
#define DMA_PMON_CNT_1_CFG_DEC_MASK_M 0xfULL
#define DMA_PMON_CNT_1_CFG_DEC_MASK_SHIFT 55
#define DMA_PMON_CNT_1_CFG_DEC_MASK_MASK (DMA_PMON_CNT_1_CFG_DEC_MASK_M << DMA_PMON_CNT_1_CFG_DEC_MASK_SHIFT)
#define DMA_PMON_CNT_1_CFG_INC_MATCH_M 0xfULL
#define DMA_PMON_CNT_1_CFG_INC_MATCH_SHIFT 43
#define DMA_PMON_CNT_1_CFG_INC_MATCH_MASK (DMA_PMON_CNT_1_CFG_INC_MATCH_M << DMA_PMON_CNT_1_CFG_INC_MATCH_SHIFT)
#define DMA_PMON_CNT_1_CFG_DEC_SEL_M 0x3fULL
#define DMA_PMON_CNT_1_CFG_DEC_SEL_SHIFT 48
#define DMA_PMON_CNT_1_CFG_DEC_SEL_MASK (DMA_PMON_CNT_1_CFG_DEC_SEL_M << DMA_PMON_CNT_1_CFG_DEC_SEL_SHIFT)
#define DMA_PMON_CNT_1_CFG_DEC_INV_M 0x1ULL
#define DMA_PMON_CNT_1_CFG_DEC_INV_SHIFT 63
#define DMA_PMON_CNT_1_CFG_DEC_INV_MASK (DMA_PMON_CNT_1_CFG_DEC_INV_M << DMA_PMON_CNT_1_CFG_DEC_INV_SHIFT)
#define DMA_PMON_CNT_1_CFG_THRESHOLD_M 0xffULL
#define DMA_PMON_CNT_1_CFG_THRESHOLD_SHIFT 3
#define DMA_PMON_CNT_1_CFG_THRESHOLD_MASK (DMA_PMON_CNT_1_CFG_THRESHOLD_M << DMA_PMON_CNT_1_CFG_THRESHOLD_SHIFT)
#define DMA_PMON_CNT_1_CFG_INC_SEL_M 0x3fULL
#define DMA_PMON_CNT_1_CFG_INC_SEL_SHIFT 32
#define DMA_PMON_CNT_1_CFG_INC_SEL_MASK (DMA_PMON_CNT_1_CFG_INC_SEL_M << DMA_PMON_CNT_1_CFG_INC_SEL_SHIFT)
#define DMA_PMON_CNT_1 0x130
#define DMA_PMON_CNT_1_DEF 0x0
#define DMA_PMON_CNT_1_CNT_M 0xffffffffffULL
#define DMA_PMON_CNT_1_CNT_SHIFT 0
#define DMA_PMON_CNT_1_CNT_MASK (DMA_PMON_CNT_1_CNT_M << DMA_PMON_CNT_1_CNT_SHIFT)
#define DMA_PMON_CNT_1_STS_ACC 0x138
#define DMA_PMON_CNT_1_STS_ACC_DEF 0x0
#define DMA_PMON_CNT_1_STS 0x140
#define DMA_PMON_CNT_1_STS_DEF 0x0
#define DMA_PMON_CNT_1_STS_CNT_OF_M 0x1ULL
#define DMA_PMON_CNT_1_STS_CNT_OF_SHIFT 2
#define DMA_PMON_CNT_1_STS_CNT_OF_MASK (DMA_PMON_CNT_1_STS_CNT_OF_M << DMA_PMON_CNT_1_STS_CNT_OF_SHIFT)
#define DMA_PMON_CNT_1_STS_ACC_UF_M 0x1ULL
#define DMA_PMON_CNT_1_STS_ACC_UF_SHIFT 1
#define DMA_PMON_CNT_1_STS_ACC_UF_MASK (DMA_PMON_CNT_1_STS_ACC_UF_M << DMA_PMON_CNT_1_STS_ACC_UF_SHIFT)
#define DMA_PMON_CNT_1_STS_ACC_OF_M 0x1ULL
#define DMA_PMON_CNT_1_STS_ACC_OF_SHIFT 0
#define DMA_PMON_CNT_1_STS_ACC_OF_MASK (DMA_PMON_CNT_1_STS_ACC_OF_M << DMA_PMON_CNT_1_STS_ACC_OF_SHIFT)
#define DMA_PMON_CNT_2_CFG 0x148
#define DMA_PMON_CNT_2_CFG_DEF 0x0
#define DMA_PMON_CNT_2_CFG_INC_MASK_M 0xfULL
#define DMA_PMON_CNT_2_CFG_INC_MASK_SHIFT 39
#define DMA_PMON_CNT_2_CFG_INC_MASK_MASK (DMA_PMON_CNT_2_CFG_INC_MASK_M << DMA_PMON_CNT_2_CFG_INC_MASK_SHIFT)
#define DMA_PMON_CNT_2_CFG_THRESHOLD_M 0xffULL
#define DMA_PMON_CNT_2_CFG_THRESHOLD_SHIFT 3
#define DMA_PMON_CNT_2_CFG_THRESHOLD_MASK (DMA_PMON_CNT_2_CFG_THRESHOLD_M << DMA_PMON_CNT_2_CFG_THRESHOLD_SHIFT)
#define DMA_PMON_CNT_2_CFG_INC_MATCH_M 0xfULL
#define DMA_PMON_CNT_2_CFG_INC_MATCH_SHIFT 43
#define DMA_PMON_CNT_2_CFG_INC_MATCH_MASK (DMA_PMON_CNT_2_CFG_INC_MATCH_M << DMA_PMON_CNT_2_CFG_INC_MATCH_SHIFT)
#define DMA_PMON_CNT_2_CFG_DEC_SEL_M 0x3fULL
#define DMA_PMON_CNT_2_CFG_DEC_SEL_SHIFT 48
#define DMA_PMON_CNT_2_CFG_DEC_SEL_MASK (DMA_PMON_CNT_2_CFG_DEC_SEL_M << DMA_PMON_CNT_2_CFG_DEC_SEL_SHIFT)
#define DMA_PMON_CNT_2_CFG_DEC_MASK_M 0xfULL
#define DMA_PMON_CNT_2_CFG_DEC_MASK_SHIFT 55
#define DMA_PMON_CNT_2_CFG_DEC_MASK_MASK (DMA_PMON_CNT_2_CFG_DEC_MASK_M << DMA_PMON_CNT_2_CFG_DEC_MASK_SHIFT)
#define DMA_PMON_CNT_2_CFG_INC_SEL_M 0x3fULL
#define DMA_PMON_CNT_2_CFG_INC_SEL_SHIFT 32
#define DMA_PMON_CNT_2_CFG_INC_SEL_MASK (DMA_PMON_CNT_2_CFG_INC_SEL_M << DMA_PMON_CNT_2_CFG_INC_SEL_SHIFT)
#define DMA_PMON_CNT_2_CFG_MODE_M 0x7ULL
#define DMA_PMON_CNT_2_CFG_MODE_SHIFT 0
#define DMA_PMON_CNT_2_CFG_MODE_MASK (DMA_PMON_CNT_2_CFG_MODE_M << DMA_PMON_CNT_2_CFG_MODE_SHIFT)
#define DMA_PMON_CNT_2_CFG_DEC_INV_M 0x1ULL
#define DMA_PMON_CNT_2_CFG_DEC_INV_SHIFT 63
#define DMA_PMON_CNT_2_CFG_DEC_INV_MASK (DMA_PMON_CNT_2_CFG_DEC_INV_M << DMA_PMON_CNT_2_CFG_DEC_INV_SHIFT)
#define DMA_PMON_CNT_2_CFG_INC_INV_M 0x1ULL
#define DMA_PMON_CNT_2_CFG_INC_INV_SHIFT 47
#define DMA_PMON_CNT_2_CFG_INC_INV_MASK (DMA_PMON_CNT_2_CFG_INC_INV_M << DMA_PMON_CNT_2_CFG_INC_INV_SHIFT)
#define DMA_PMON_CNT_2_CFG_DEC_MATCH_M 0xfULL
#define DMA_PMON_CNT_2_CFG_DEC_MATCH_SHIFT 59
#define DMA_PMON_CNT_2_CFG_DEC_MATCH_MASK (DMA_PMON_CNT_2_CFG_DEC_MATCH_M << DMA_PMON_CNT_2_CFG_DEC_MATCH_SHIFT)
#define DMA_PMON_CNT_2 0x150
#define DMA_PMON_CNT_2_DEF 0x0
#define DMA_PMON_CNT_2_CNT_M 0xffffffffffULL
#define DMA_PMON_CNT_2_CNT_SHIFT 0
#define DMA_PMON_CNT_2_CNT_MASK (DMA_PMON_CNT_2_CNT_M << DMA_PMON_CNT_2_CNT_SHIFT)
#define DMA_PMON_CNT_2_STS_ACC 0x158
#define DMA_PMON_CNT_2_STS_ACC_DEF 0x0
#define DMA_PMON_CNT_2_STS 0x160
#define DMA_PMON_CNT_2_STS_DEF 0x0
#define DMA_PMON_CNT_2_STS_CNT_OF_M 0x1ULL
#define DMA_PMON_CNT_2_STS_CNT_OF_SHIFT 2
#define DMA_PMON_CNT_2_STS_CNT_OF_MASK (DMA_PMON_CNT_2_STS_CNT_OF_M << DMA_PMON_CNT_2_STS_CNT_OF_SHIFT)
#define DMA_PMON_CNT_2_STS_ACC_OF_M 0x1ULL
#define DMA_PMON_CNT_2_STS_ACC_OF_SHIFT 0
#define DMA_PMON_CNT_2_STS_ACC_OF_MASK (DMA_PMON_CNT_2_STS_ACC_OF_M << DMA_PMON_CNT_2_STS_ACC_OF_SHIFT)
#define DMA_PMON_CNT_2_STS_ACC_UF_M 0x1ULL
#define DMA_PMON_CNT_2_STS_ACC_UF_SHIFT 1
#define DMA_PMON_CNT_2_STS_ACC_UF_MASK (DMA_PMON_CNT_2_STS_ACC_UF_M << DMA_PMON_CNT_2_STS_ACC_UF_SHIFT)
#define DMA_PMON_CNT_3_CFG 0x168
#define DMA_PMON_CNT_3_CFG_DEF 0x0
#define DMA_PMON_CNT_3_CFG_INC_MASK_M 0xfULL
#define DMA_PMON_CNT_3_CFG_INC_MASK_SHIFT 39
#define DMA_PMON_CNT_3_CFG_INC_MASK_MASK (DMA_PMON_CNT_3_CFG_INC_MASK_M << DMA_PMON_CNT_3_CFG_INC_MASK_SHIFT)
#define DMA_PMON_CNT_3_CFG_THRESHOLD_M 0xffULL
#define DMA_PMON_CNT_3_CFG_THRESHOLD_SHIFT 3
#define DMA_PMON_CNT_3_CFG_THRESHOLD_MASK (DMA_PMON_CNT_3_CFG_THRESHOLD_M << DMA_PMON_CNT_3_CFG_THRESHOLD_SHIFT)
#define DMA_PMON_CNT_3_CFG_DEC_MATCH_M 0xfULL
#define DMA_PMON_CNT_3_CFG_DEC_MATCH_SHIFT 59
#define DMA_PMON_CNT_3_CFG_DEC_MATCH_MASK (DMA_PMON_CNT_3_CFG_DEC_MATCH_M << DMA_PMON_CNT_3_CFG_DEC_MATCH_SHIFT)
#define DMA_PMON_CNT_3_CFG_INC_MATCH_M 0xfULL
#define DMA_PMON_CNT_3_CFG_INC_MATCH_SHIFT 43
#define DMA_PMON_CNT_3_CFG_INC_MATCH_MASK (DMA_PMON_CNT_3_CFG_INC_MATCH_M << DMA_PMON_CNT_3_CFG_INC_MATCH_SHIFT)
#define DMA_PMON_CNT_3_CFG_DEC_SEL_M 0x3fULL
#define DMA_PMON_CNT_3_CFG_DEC_SEL_SHIFT 48
#define DMA_PMON_CNT_3_CFG_DEC_SEL_MASK (DMA_PMON_CNT_3_CFG_DEC_SEL_M << DMA_PMON_CNT_3_CFG_DEC_SEL_SHIFT)
#define DMA_PMON_CNT_3_CFG_DEC_INV_M 0x1ULL
#define DMA_PMON_CNT_3_CFG_DEC_INV_SHIFT 63
#define DMA_PMON_CNT_3_CFG_DEC_INV_MASK (DMA_PMON_CNT_3_CFG_DEC_INV_M << DMA_PMON_CNT_3_CFG_DEC_INV_SHIFT)
#define DMA_PMON_CNT_3_CFG_DEC_MASK_M 0xfULL
#define DMA_PMON_CNT_3_CFG_DEC_MASK_SHIFT 55
#define DMA_PMON_CNT_3_CFG_DEC_MASK_MASK (DMA_PMON_CNT_3_CFG_DEC_MASK_M << DMA_PMON_CNT_3_CFG_DEC_MASK_SHIFT)
#define DMA_PMON_CNT_3_CFG_MODE_M 0x7ULL
#define DMA_PMON_CNT_3_CFG_MODE_SHIFT 0
#define DMA_PMON_CNT_3_CFG_MODE_MASK (DMA_PMON_CNT_3_CFG_MODE_M << DMA_PMON_CNT_3_CFG_MODE_SHIFT)
#define DMA_PMON_CNT_3_CFG_INC_SEL_M 0x3fULL
#define DMA_PMON_CNT_3_CFG_INC_SEL_SHIFT 32
#define DMA_PMON_CNT_3_CFG_INC_SEL_MASK (DMA_PMON_CNT_3_CFG_INC_SEL_M << DMA_PMON_CNT_3_CFG_INC_SEL_SHIFT)
#define DMA_PMON_CNT_3_CFG_INC_INV_M 0x1ULL
#define DMA_PMON_CNT_3_CFG_INC_INV_SHIFT 47
#define DMA_PMON_CNT_3_CFG_INC_INV_MASK (DMA_PMON_CNT_3_CFG_INC_INV_M << DMA_PMON_CNT_3_CFG_INC_INV_SHIFT)
#define DMA_PMON_CNT_3 0x170
#define DMA_PMON_CNT_3_DEF 0x0
#define DMA_PMON_CNT_3_CNT_M 0xffffffffffULL
#define DMA_PMON_CNT_3_CNT_SHIFT 0
#define DMA_PMON_CNT_3_CNT_MASK (DMA_PMON_CNT_3_CNT_M << DMA_PMON_CNT_3_CNT_SHIFT)
#define DMA_PMON_CNT_3_STS_ACC 0x178
#define DMA_PMON_CNT_3_STS_ACC_DEF 0x0
#define DMA_PMON_CNT_3_STS 0x180
#define DMA_PMON_CNT_3_STS_DEF 0x0
#define DMA_PMON_CNT_3_STS_CNT_OF_M 0x1ULL
#define DMA_PMON_CNT_3_STS_CNT_OF_SHIFT 2
#define DMA_PMON_CNT_3_STS_CNT_OF_MASK (DMA_PMON_CNT_3_STS_CNT_OF_M << DMA_PMON_CNT_3_STS_CNT_OF_SHIFT)
#define DMA_PMON_CNT_3_STS_ACC_OF_M 0x1ULL
#define DMA_PMON_CNT_3_STS_ACC_OF_SHIFT 0
#define DMA_PMON_CNT_3_STS_ACC_OF_MASK (DMA_PMON_CNT_3_STS_ACC_OF_M << DMA_PMON_CNT_3_STS_ACC_OF_SHIFT)
#define DMA_PMON_CNT_3_STS_ACC_UF_M 0x1ULL
#define DMA_PMON_CNT_3_STS_ACC_UF_SHIFT 1
#define DMA_PMON_CNT_3_STS_ACC_UF_MASK (DMA_PMON_CNT_3_STS_ACC_UF_M << DMA_PMON_CNT_3_STS_ACC_UF_SHIFT)
#define DMA_CHAN_MODE 0x188
#define DMA_CHAN_MODE_DEF 0x40
#define DMA_CHAN_MODE_CHAN_ENA_M 0x1ULL
#define DMA_CHAN_MODE_CHAN_ENA_SHIFT 0
#define DMA_CHAN_MODE_CHAN_ENA_MASK (DMA_CHAN_MODE_CHAN_ENA_M << DMA_CHAN_MODE_CHAN_ENA_SHIFT)
#define DMA_CHAN_MODE_DST_M 0x3ULL
#define DMA_CHAN_MODE_DST_SHIFT 6
#define DMA_CHAN_MODE_DST_MASK (DMA_CHAN_MODE_DST_M << DMA_CHAN_MODE_DST_SHIFT)
#define DMA_CHAN_MODE_ADDR_MODE_M 0x1ULL
#define DMA_CHAN_MODE_ADDR_MODE_SHIFT 8
#define DMA_CHAN_MODE_ADDR_MODE_MASK (DMA_CHAN_MODE_ADDR_MODE_M << DMA_CHAN_MODE_ADDR_MODE_SHIFT)
#define DMA_CHAN_MODE_SRC_M 0x3ULL
#define DMA_CHAN_MODE_SRC_SHIFT 4
#define DMA_CHAN_MODE_SRC_MASK (DMA_CHAN_MODE_SRC_M << DMA_CHAN_MODE_SRC_SHIFT)
#define DMA_CHAN_MODE_SIGN_EXT_M 0x1ULL
#define DMA_CHAN_MODE_SIGN_EXT_SHIFT 10
#define DMA_CHAN_MODE_SIGN_EXT_MASK (DMA_CHAN_MODE_SIGN_EXT_M << DMA_CHAN_MODE_SIGN_EXT_SHIFT)
#define DMA_CHAN_MODE_GATHER_M 0x1ULL
#define DMA_CHAN_MODE_GATHER_SHIFT 9
#define DMA_CHAN_MODE_GATHER_MASK (DMA_CHAN_MODE_GATHER_M << DMA_CHAN_MODE_GATHER_SHIFT)
#define DMA_CHAN_IMG_FORMAT 0x190
#define DMA_CHAN_IMG_FORMAT_DEF 0x0
#define DMA_CHAN_IMG_FORMAT_COMPONENTS_M 0x3ULL
#define DMA_CHAN_IMG_FORMAT_COMPONENTS_SHIFT 0
#define DMA_CHAN_IMG_FORMAT_COMPONENTS_MASK (DMA_CHAN_IMG_FORMAT_COMPONENTS_M << DMA_CHAN_IMG_FORMAT_COMPONENTS_SHIFT)
#define DMA_CHAN_IMG_FORMAT_PLANES_M 0x3fULL
#define DMA_CHAN_IMG_FORMAT_PLANES_SHIFT 4
#define DMA_CHAN_IMG_FORMAT_PLANES_MASK (DMA_CHAN_IMG_FORMAT_PLANES_M << DMA_CHAN_IMG_FORMAT_PLANES_SHIFT)
#define DMA_CHAN_IMG_FORMAT_MIPI_RAW_FORMAT_M 0x1ULL
#define DMA_CHAN_IMG_FORMAT_MIPI_RAW_FORMAT_SHIFT 20
#define DMA_CHAN_IMG_FORMAT_MIPI_RAW_FORMAT_MASK (DMA_CHAN_IMG_FORMAT_MIPI_RAW_FORMAT_M << DMA_CHAN_IMG_FORMAT_MIPI_RAW_FORMAT_SHIFT)
#define DMA_CHAN_IMG_FORMAT_BIT_DEPTH_M 0x7ULL
#define DMA_CHAN_IMG_FORMAT_BIT_DEPTH_SHIFT 12
#define DMA_CHAN_IMG_FORMAT_BIT_DEPTH_MASK (DMA_CHAN_IMG_FORMAT_BIT_DEPTH_M << DMA_CHAN_IMG_FORMAT_BIT_DEPTH_SHIFT)
#define DMA_CHAN_IMG_FORMAT_BLOCK_4X4_M 0x1ULL
#define DMA_CHAN_IMG_FORMAT_BLOCK_4X4_SHIFT 26
#define DMA_CHAN_IMG_FORMAT_BLOCK_4X4_MASK (DMA_CHAN_IMG_FORMAT_BLOCK_4X4_M << DMA_CHAN_IMG_FORMAT_BLOCK_4X4_SHIFT)
#define DMA_CHAN_IMG_SIZE 0x198
#define DMA_CHAN_IMG_SIZE_DEF 0x200080
#define DMA_CHAN_IMG_SIZE_IMG_HEIGHT_M 0xffffULL
#define DMA_CHAN_IMG_SIZE_IMG_HEIGHT_SHIFT 16
#define DMA_CHAN_IMG_SIZE_IMG_HEIGHT_MASK (DMA_CHAN_IMG_SIZE_IMG_HEIGHT_M << DMA_CHAN_IMG_SIZE_IMG_HEIGHT_SHIFT)
#define DMA_CHAN_IMG_SIZE_IMG_WIDTH_M 0xffffULL
#define DMA_CHAN_IMG_SIZE_IMG_WIDTH_SHIFT 0
#define DMA_CHAN_IMG_SIZE_IMG_WIDTH_MASK (DMA_CHAN_IMG_SIZE_IMG_WIDTH_M << DMA_CHAN_IMG_SIZE_IMG_WIDTH_SHIFT)
#define DMA_CHAN_IMG_POS 0x1a0
#define DMA_CHAN_IMG_POS_DEF 0x0
#define DMA_CHAN_IMG_POS_START_X_M 0xffffULL
#define DMA_CHAN_IMG_POS_START_X_SHIFT 0
#define DMA_CHAN_IMG_POS_START_X_MASK (DMA_CHAN_IMG_POS_START_X_M << DMA_CHAN_IMG_POS_START_X_SHIFT)
#define DMA_CHAN_IMG_POS_START_Y_M 0xffffULL
#define DMA_CHAN_IMG_POS_START_Y_SHIFT 16
#define DMA_CHAN_IMG_POS_START_Y_MASK (DMA_CHAN_IMG_POS_START_Y_M << DMA_CHAN_IMG_POS_START_Y_SHIFT)
#define DMA_CHAN_IMG_POS_LB_START_X_M 0xffffULL
#define DMA_CHAN_IMG_POS_LB_START_X_SHIFT 32
#define DMA_CHAN_IMG_POS_LB_START_X_MASK (DMA_CHAN_IMG_POS_LB_START_X_M << DMA_CHAN_IMG_POS_LB_START_X_SHIFT)
#define DMA_CHAN_IMG_POS_LB_START_Y_M 0xffffULL
#define DMA_CHAN_IMG_POS_LB_START_Y_SHIFT 48
#define DMA_CHAN_IMG_POS_LB_START_Y_MASK (DMA_CHAN_IMG_POS_LB_START_Y_M << DMA_CHAN_IMG_POS_LB_START_Y_SHIFT)
#define DMA_CHAN_IMG_LAYOUT 0x1a8
#define DMA_CHAN_IMG_LAYOUT_DEF 0x0
#define DMA_CHAN_IMG_LAYOUT_PLANE_STRIDE_M 0x7ffffffffULL
#define DMA_CHAN_IMG_LAYOUT_PLANE_STRIDE_SHIFT 0
#define DMA_CHAN_IMG_LAYOUT_PLANE_STRIDE_MASK (DMA_CHAN_IMG_LAYOUT_PLANE_STRIDE_M << DMA_CHAN_IMG_LAYOUT_PLANE_STRIDE_SHIFT)
#define DMA_CHAN_IMG_LAYOUT_ROW_STRIDE_M 0xffffULL
#define DMA_CHAN_IMG_LAYOUT_ROW_STRIDE_SHIFT 35
#define DMA_CHAN_IMG_LAYOUT_ROW_STRIDE_MASK (DMA_CHAN_IMG_LAYOUT_ROW_STRIDE_M << DMA_CHAN_IMG_LAYOUT_ROW_STRIDE_SHIFT)
#define DMA_CHAN_BIF_XFER 0x1b0
#define DMA_CHAN_BIF_XFER_DEF 0x100004
#define DMA_CHAN_BIF_XFER_STRIPE_HEIGHT_M 0xffffULL
#define DMA_CHAN_BIF_XFER_STRIPE_HEIGHT_SHIFT 0
#define DMA_CHAN_BIF_XFER_STRIPE_HEIGHT_MASK (DMA_CHAN_BIF_XFER_STRIPE_HEIGHT_M << DMA_CHAN_BIF_XFER_STRIPE_HEIGHT_SHIFT)
#define DMA_CHAN_BIF_XFER_OUTSTANDING_M 0x7fULL
#define DMA_CHAN_BIF_XFER_OUTSTANDING_SHIFT 16
#define DMA_CHAN_BIF_XFER_OUTSTANDING_MASK (DMA_CHAN_BIF_XFER_OUTSTANDING_M << DMA_CHAN_BIF_XFER_OUTSTANDING_SHIFT)
#define DMA_CHAN_VA 0x1b8
#define DMA_CHAN_VA_DEF 0x0
#define DMA_CHAN_VA_BASE_M 0x7ffffffffffULL
#define DMA_CHAN_VA_BASE_SHIFT 0
#define DMA_CHAN_VA_BASE_MASK (DMA_CHAN_VA_BASE_M << DMA_CHAN_VA_BASE_SHIFT)
#define DMA_CHAN_VA_BDRY 0x1c0
#define DMA_CHAN_VA_BDRY_DEF 0x0
#define DMA_CHAN_VA_BDRY_LEN_M 0x1ffffffffffULL
#define DMA_CHAN_VA_BDRY_LEN_SHIFT 0
#define DMA_CHAN_VA_BDRY_LEN_MASK (DMA_CHAN_VA_BDRY_LEN_M << DMA_CHAN_VA_BDRY_LEN_SHIFT)
#define DMA_CHAN_NOC_XFER 0x1c8
#define DMA_CHAN_NOC_XFER_DEF 0x6400804040
#define DMA_CHAN_NOC_XFER_SHEET_WIDTH_M 0x1ffULL
#define DMA_CHAN_NOC_XFER_SHEET_WIDTH_SHIFT 0
#define DMA_CHAN_NOC_XFER_SHEET_WIDTH_MASK (DMA_CHAN_NOC_XFER_SHEET_WIDTH_M << DMA_CHAN_NOC_XFER_SHEET_WIDTH_SHIFT)
#define DMA_CHAN_NOC_XFER_OUTSTANDING_M 0xfULL
#define DMA_CHAN_NOC_XFER_OUTSTANDING_SHIFT 20
#define DMA_CHAN_NOC_XFER_OUTSTANDING_MASK (DMA_CHAN_NOC_XFER_OUTSTANDING_M << DMA_CHAN_NOC_XFER_OUTSTANDING_SHIFT)
#define DMA_CHAN_NOC_XFER_SHEET_HEIGHT_M 0x1fULL
#define DMA_CHAN_NOC_XFER_SHEET_HEIGHT_SHIFT 12
#define DMA_CHAN_NOC_XFER_SHEET_HEIGHT_MASK (DMA_CHAN_NOC_XFER_SHEET_HEIGHT_M << DMA_CHAN_NOC_XFER_SHEET_HEIGHT_SHIFT)
#define DMA_CHAN_NOC_XFER_RETRY_INTERVAL_M 0x3ffULL
#define DMA_CHAN_NOC_XFER_RETRY_INTERVAL_SHIFT 32
#define DMA_CHAN_NOC_XFER_RETRY_INTERVAL_MASK (DMA_CHAN_NOC_XFER_RETRY_INTERVAL_M << DMA_CHAN_NOC_XFER_RETRY_INTERVAL_SHIFT)
#define DMA_CHAN_NODE 0x1d0
#define DMA_CHAN_NODE_DEF 0x0
#define DMA_CHAN_NODE_CORE_ID_M 0xfULL
#define DMA_CHAN_NODE_CORE_ID_SHIFT 0
#define DMA_CHAN_NODE_CORE_ID_MASK (DMA_CHAN_NODE_CORE_ID_M << DMA_CHAN_NODE_CORE_ID_SHIFT)
#define DMA_CHAN_NODE_LB_ID_M 0x7ULL
#define DMA_CHAN_NODE_LB_ID_SHIFT 8
#define DMA_CHAN_NODE_LB_ID_MASK (DMA_CHAN_NODE_LB_ID_M << DMA_CHAN_NODE_LB_ID_SHIFT)
#define DMA_CHAN_NODE_RPTR_ID_M 0x7ULL
#define DMA_CHAN_NODE_RPTR_ID_SHIFT 16
#define DMA_CHAN_NODE_RPTR_ID_MASK (DMA_CHAN_NODE_RPTR_ID_M << DMA_CHAN_NODE_RPTR_ID_SHIFT)
#define DMA_CHAN_IMR 0x1d8
#define DMA_CHAN_IMR_DEF 0x0
#define DMA_CHAN_IMR_EOF_M 0x1ULL
#define DMA_CHAN_IMR_EOF_SHIFT 0
#define DMA_CHAN_IMR_EOF_MASK (DMA_CHAN_IMR_EOF_M << DMA_CHAN_IMR_EOF_SHIFT)
#define DMA_CHAN_IMR_VA_ERR_M 0x1ULL
#define DMA_CHAN_IMR_VA_ERR_SHIFT 2
#define DMA_CHAN_IMR_VA_ERR_MASK (DMA_CHAN_IMR_VA_ERR_M << DMA_CHAN_IMR_VA_ERR_SHIFT)
#define DMA_CHAN_ISR 0x1e0
#define DMA_CHAN_ISR_DEF 0x0
#define DMA_CHAN_ISR_EOF_M 0x1ULL
#define DMA_CHAN_ISR_EOF_SHIFT 0
#define DMA_CHAN_ISR_EOF_MASK (DMA_CHAN_ISR_EOF_M << DMA_CHAN_ISR_EOF_SHIFT)
#define DMA_CHAN_ISR_VA_ERR_M 0x1ULL
#define DMA_CHAN_ISR_VA_ERR_SHIFT 2
#define DMA_CHAN_ISR_VA_ERR_MASK (DMA_CHAN_ISR_VA_ERR_M << DMA_CHAN_ISR_VA_ERR_SHIFT)
#define DMA_CHAN_ISR_OVF 0x1e8
#define DMA_CHAN_ISR_OVF_DEF 0x0
#define DMA_CHAN_ISR_OVF_EOF_M 0x1ULL
#define DMA_CHAN_ISR_OVF_EOF_SHIFT 0
#define DMA_CHAN_ISR_OVF_EOF_MASK (DMA_CHAN_ISR_OVF_EOF_M << DMA_CHAN_ISR_OVF_EOF_SHIFT)
#define DMA_CHAN_ISR_OVF_VA_ERR_M 0x1ULL
#define DMA_CHAN_ISR_OVF_VA_ERR_SHIFT 2
#define DMA_CHAN_ISR_OVF_VA_ERR_MASK (DMA_CHAN_ISR_OVF_VA_ERR_M << DMA_CHAN_ISR_OVF_VA_ERR_SHIFT)
#define DMA_CHAN_MODE_RO 0x1f0
#define DMA_CHAN_MODE_RO_DEF 0x40
#define DMA_CHAN_MODE_RO_SIGN_EXT_M 0x1ULL
#define DMA_CHAN_MODE_RO_SIGN_EXT_SHIFT 10
#define DMA_CHAN_MODE_RO_SIGN_EXT_MASK (DMA_CHAN_MODE_RO_SIGN_EXT_M << DMA_CHAN_MODE_RO_SIGN_EXT_SHIFT)
#define DMA_CHAN_MODE_RO_ADDR_MODE_M 0x1ULL
#define DMA_CHAN_MODE_RO_ADDR_MODE_SHIFT 8
#define DMA_CHAN_MODE_RO_ADDR_MODE_MASK (DMA_CHAN_MODE_RO_ADDR_MODE_M << DMA_CHAN_MODE_RO_ADDR_MODE_SHIFT)
#define DMA_CHAN_MODE_RO_DST_M 0x3ULL
#define DMA_CHAN_MODE_RO_DST_SHIFT 6
#define DMA_CHAN_MODE_RO_DST_MASK (DMA_CHAN_MODE_RO_DST_M << DMA_CHAN_MODE_RO_DST_SHIFT)
#define DMA_CHAN_MODE_RO_GATHER_M 0x1ULL
#define DMA_CHAN_MODE_RO_GATHER_SHIFT 9
#define DMA_CHAN_MODE_RO_GATHER_MASK (DMA_CHAN_MODE_RO_GATHER_M << DMA_CHAN_MODE_RO_GATHER_SHIFT)
#define DMA_CHAN_MODE_RO_SRC_M 0x3ULL
#define DMA_CHAN_MODE_RO_SRC_SHIFT 4
#define DMA_CHAN_MODE_RO_SRC_MASK (DMA_CHAN_MODE_RO_SRC_M << DMA_CHAN_MODE_RO_SRC_SHIFT)
#define DMA_CHAN_MODE_RO_CHAN_ENA_M 0x1ULL
#define DMA_CHAN_MODE_RO_CHAN_ENA_SHIFT 0
#define DMA_CHAN_MODE_RO_CHAN_ENA_MASK (DMA_CHAN_MODE_RO_CHAN_ENA_M << DMA_CHAN_MODE_RO_CHAN_ENA_SHIFT)
#define DMA_CHAN_IMG_FORMAT_RO 0x1f8
#define DMA_CHAN_IMG_FORMAT_RO_DEF 0x0
#define DMA_CHAN_IMG_FORMAT_RO_BIT_DEPTH_M 0x7ULL
#define DMA_CHAN_IMG_FORMAT_RO_BIT_DEPTH_SHIFT 12
#define DMA_CHAN_IMG_FORMAT_RO_BIT_DEPTH_MASK (DMA_CHAN_IMG_FORMAT_RO_BIT_DEPTH_M << DMA_CHAN_IMG_FORMAT_RO_BIT_DEPTH_SHIFT)
#define DMA_CHAN_IMG_FORMAT_RO_PLANES_M 0x3fULL
#define DMA_CHAN_IMG_FORMAT_RO_PLANES_SHIFT 4
#define DMA_CHAN_IMG_FORMAT_RO_PLANES_MASK (DMA_CHAN_IMG_FORMAT_RO_PLANES_M << DMA_CHAN_IMG_FORMAT_RO_PLANES_SHIFT)
#define DMA_CHAN_IMG_FORMAT_RO_COMPONENTS_M 0x3ULL
#define DMA_CHAN_IMG_FORMAT_RO_COMPONENTS_SHIFT 0
#define DMA_CHAN_IMG_FORMAT_RO_COMPONENTS_MASK (DMA_CHAN_IMG_FORMAT_RO_COMPONENTS_M << DMA_CHAN_IMG_FORMAT_RO_COMPONENTS_SHIFT)
#define DMA_CHAN_IMG_FORMAT_RO_BLOCK_4X4_M 0x1ULL
#define DMA_CHAN_IMG_FORMAT_RO_BLOCK_4X4_SHIFT 26
#define DMA_CHAN_IMG_FORMAT_RO_BLOCK_4X4_MASK (DMA_CHAN_IMG_FORMAT_RO_BLOCK_4X4_M << DMA_CHAN_IMG_FORMAT_RO_BLOCK_4X4_SHIFT)
#define DMA_CHAN_IMG_FORMAT_RO_MIPI_RAW_FORMAT_M 0x1ULL
#define DMA_CHAN_IMG_FORMAT_RO_MIPI_RAW_FORMAT_SHIFT 20
#define DMA_CHAN_IMG_FORMAT_RO_MIPI_RAW_FORMAT_MASK (DMA_CHAN_IMG_FORMAT_RO_MIPI_RAW_FORMAT_M << DMA_CHAN_IMG_FORMAT_RO_MIPI_RAW_FORMAT_SHIFT)
#define DMA_CHAN_IMG_SIZE_RO 0x200
#define DMA_CHAN_IMG_SIZE_RO_DEF 0x200080
#define DMA_CHAN_IMG_SIZE_RO_IMG_HEIGHT_M 0xffffULL
#define DMA_CHAN_IMG_SIZE_RO_IMG_HEIGHT_SHIFT 16
#define DMA_CHAN_IMG_SIZE_RO_IMG_HEIGHT_MASK (DMA_CHAN_IMG_SIZE_RO_IMG_HEIGHT_M << DMA_CHAN_IMG_SIZE_RO_IMG_HEIGHT_SHIFT)
#define DMA_CHAN_IMG_SIZE_RO_IMG_WIDTH_M 0xffffULL
#define DMA_CHAN_IMG_SIZE_RO_IMG_WIDTH_SHIFT 0
#define DMA_CHAN_IMG_SIZE_RO_IMG_WIDTH_MASK (DMA_CHAN_IMG_SIZE_RO_IMG_WIDTH_M << DMA_CHAN_IMG_SIZE_RO_IMG_WIDTH_SHIFT)
#define DMA_CHAN_IMG_POS_RO 0x208
#define DMA_CHAN_IMG_POS_RO_DEF 0x0
#define DMA_CHAN_IMG_POS_RO_LB_START_Y_M 0xffffULL
#define DMA_CHAN_IMG_POS_RO_LB_START_Y_SHIFT 48
#define DMA_CHAN_IMG_POS_RO_LB_START_Y_MASK (DMA_CHAN_IMG_POS_RO_LB_START_Y_M << DMA_CHAN_IMG_POS_RO_LB_START_Y_SHIFT)
#define DMA_CHAN_IMG_POS_RO_LB_START_X_M 0xffffULL
#define DMA_CHAN_IMG_POS_RO_LB_START_X_SHIFT 32
#define DMA_CHAN_IMG_POS_RO_LB_START_X_MASK (DMA_CHAN_IMG_POS_RO_LB_START_X_M << DMA_CHAN_IMG_POS_RO_LB_START_X_SHIFT)
#define DMA_CHAN_IMG_POS_RO_START_Y_M 0xffffULL
#define DMA_CHAN_IMG_POS_RO_START_Y_SHIFT 16
#define DMA_CHAN_IMG_POS_RO_START_Y_MASK (DMA_CHAN_IMG_POS_RO_START_Y_M << DMA_CHAN_IMG_POS_RO_START_Y_SHIFT)
#define DMA_CHAN_IMG_POS_RO_START_X_M 0xffffULL
#define DMA_CHAN_IMG_POS_RO_START_X_SHIFT 0
#define DMA_CHAN_IMG_POS_RO_START_X_MASK (DMA_CHAN_IMG_POS_RO_START_X_M << DMA_CHAN_IMG_POS_RO_START_X_SHIFT)
#define DMA_CHAN_IMG_LAYOUT_RO 0x210
#define DMA_CHAN_IMG_LAYOUT_RO_DEF 0x0
#define DMA_CHAN_IMG_LAYOUT_RO_ROW_STRIDE_M 0xffffULL
#define DMA_CHAN_IMG_LAYOUT_RO_ROW_STRIDE_SHIFT 35
#define DMA_CHAN_IMG_LAYOUT_RO_ROW_STRIDE_MASK (DMA_CHAN_IMG_LAYOUT_RO_ROW_STRIDE_M << DMA_CHAN_IMG_LAYOUT_RO_ROW_STRIDE_SHIFT)
#define DMA_CHAN_IMG_LAYOUT_RO_PLANE_STRIDE_M 0x7ffffffffULL
#define DMA_CHAN_IMG_LAYOUT_RO_PLANE_STRIDE_SHIFT 0
#define DMA_CHAN_IMG_LAYOUT_RO_PLANE_STRIDE_MASK (DMA_CHAN_IMG_LAYOUT_RO_PLANE_STRIDE_M << DMA_CHAN_IMG_LAYOUT_RO_PLANE_STRIDE_SHIFT)
#define DMA_CHAN_BIF_XFER_RO 0x218
#define DMA_CHAN_BIF_XFER_RO_DEF 0x100004
#define DMA_CHAN_BIF_XFER_RO_OUTSTANDING_M 0x7fULL
#define DMA_CHAN_BIF_XFER_RO_OUTSTANDING_SHIFT 16
#define DMA_CHAN_BIF_XFER_RO_OUTSTANDING_MASK (DMA_CHAN_BIF_XFER_RO_OUTSTANDING_M << DMA_CHAN_BIF_XFER_RO_OUTSTANDING_SHIFT)
#define DMA_CHAN_BIF_XFER_RO_STRIPE_HEIGHT_M 0xffffULL
#define DMA_CHAN_BIF_XFER_RO_STRIPE_HEIGHT_SHIFT 0
#define DMA_CHAN_BIF_XFER_RO_STRIPE_HEIGHT_MASK (DMA_CHAN_BIF_XFER_RO_STRIPE_HEIGHT_M << DMA_CHAN_BIF_XFER_RO_STRIPE_HEIGHT_SHIFT)
#define DMA_CHAN_VA_RO 0x220
#define DMA_CHAN_VA_RO_DEF 0x0
#define DMA_CHAN_VA_RO_BASE_M 0x7ffffffffffULL
#define DMA_CHAN_VA_RO_BASE_SHIFT 0
#define DMA_CHAN_VA_RO_BASE_MASK (DMA_CHAN_VA_RO_BASE_M << DMA_CHAN_VA_RO_BASE_SHIFT)
#define DMA_CHAN_VA_BDRY_RO 0x228
#define DMA_CHAN_VA_BDRY_RO_DEF 0x0
#define DMA_CHAN_VA_BDRY_RO_LEN_M 0x1ffffffffffULL
#define DMA_CHAN_VA_BDRY_RO_LEN_SHIFT 0
#define DMA_CHAN_VA_BDRY_RO_LEN_MASK (DMA_CHAN_VA_BDRY_RO_LEN_M << DMA_CHAN_VA_BDRY_RO_LEN_SHIFT)
#define DMA_CHAN_NOC_XFER_RO 0x230
#define DMA_CHAN_NOC_XFER_RO_DEF 0x6400804040
#define DMA_CHAN_NOC_XFER_RO_SHEET_WIDTH_M 0x1ffULL
#define DMA_CHAN_NOC_XFER_RO_SHEET_WIDTH_SHIFT 0
#define DMA_CHAN_NOC_XFER_RO_SHEET_WIDTH_MASK (DMA_CHAN_NOC_XFER_RO_SHEET_WIDTH_M << DMA_CHAN_NOC_XFER_RO_SHEET_WIDTH_SHIFT)
#define DMA_CHAN_NOC_XFER_RO_OUTSTANDING_M 0xfULL
#define DMA_CHAN_NOC_XFER_RO_OUTSTANDING_SHIFT 20
#define DMA_CHAN_NOC_XFER_RO_OUTSTANDING_MASK (DMA_CHAN_NOC_XFER_RO_OUTSTANDING_M << DMA_CHAN_NOC_XFER_RO_OUTSTANDING_SHIFT)
#define DMA_CHAN_NOC_XFER_RO_RETRY_INTERVAL_M 0x3ffULL
#define DMA_CHAN_NOC_XFER_RO_RETRY_INTERVAL_SHIFT 32
#define DMA_CHAN_NOC_XFER_RO_RETRY_INTERVAL_MASK (DMA_CHAN_NOC_XFER_RO_RETRY_INTERVAL_M << DMA_CHAN_NOC_XFER_RO_RETRY_INTERVAL_SHIFT)
#define DMA_CHAN_NOC_XFER_RO_SHEET_HEIGHT_M 0x1fULL
#define DMA_CHAN_NOC_XFER_RO_SHEET_HEIGHT_SHIFT 12
#define DMA_CHAN_NOC_XFER_RO_SHEET_HEIGHT_MASK (DMA_CHAN_NOC_XFER_RO_SHEET_HEIGHT_M << DMA_CHAN_NOC_XFER_RO_SHEET_HEIGHT_SHIFT)
#define DMA_CHAN_NODE_RO 0x238
#define DMA_CHAN_NODE_RO_DEF 0x0
#define DMA_CHAN_NODE_RO_CORE_ID_M 0xfULL
#define DMA_CHAN_NODE_RO_CORE_ID_SHIFT 0
#define DMA_CHAN_NODE_RO_CORE_ID_MASK (DMA_CHAN_NODE_RO_CORE_ID_M << DMA_CHAN_NODE_RO_CORE_ID_SHIFT)
#define DMA_CHAN_NODE_RO_LB_ID_M 0x7ULL
#define DMA_CHAN_NODE_RO_LB_ID_SHIFT 8
#define DMA_CHAN_NODE_RO_LB_ID_MASK (DMA_CHAN_NODE_RO_LB_ID_M << DMA_CHAN_NODE_RO_LB_ID_SHIFT)
#define DMA_CHAN_NODE_RO_RPTR_ID_M 0x7ULL
#define DMA_CHAN_NODE_RO_RPTR_ID_SHIFT 16
#define DMA_CHAN_NODE_RO_RPTR_ID_MASK (DMA_CHAN_NODE_RO_RPTR_ID_M << DMA_CHAN_NODE_RO_RPTR_ID_SHIFT)
#define DMA_CHAN_DEPENDENCY 0x240
#define DMA_CHAN_DEPENDENCY_DEF 0x0
#define DMA_CHAN_DEPENDENCY_DEP_EN_M 0xffffULL
#define DMA_CHAN_DEPENDENCY_DEP_EN_SHIFT 0
#define DMA_CHAN_DEPENDENCY_DEP_EN_MASK (DMA_CHAN_DEPENDENCY_DEP_EN_M << DMA_CHAN_DEPENDENCY_DEP_EN_SHIFT)
#define DMA_STAT_CTRL 0x248
#define DMA_STAT_CTRL_DEF 0x0
#define DMA_STAT_CTRL_ENABLE_M 0x1ULL
#define DMA_STAT_CTRL_ENABLE_SHIFT 0
#define DMA_STAT_CTRL_ENABLE_MASK (DMA_STAT_CTRL_ENABLE_M << DMA_STAT_CTRL_ENABLE_SHIFT)
#define DMA_STAT_CTRL_ADDR_MODE_M 0x1ULL
#define DMA_STAT_CTRL_ADDR_MODE_SHIFT 6
#define DMA_STAT_CTRL_ADDR_MODE_MASK (DMA_STAT_CTRL_ADDR_MODE_M << DMA_STAT_CTRL_ADDR_MODE_SHIFT)
#define DMA_STAT_CTRL_CHAN_SEL_M 0xfULL
#define DMA_STAT_CTRL_CHAN_SEL_SHIFT 1
#define DMA_STAT_CTRL_CHAN_SEL_MASK (DMA_STAT_CTRL_CHAN_SEL_M << DMA_STAT_CTRL_CHAN_SEL_SHIFT)
#define DMA_STAT_CTRL_DST_BIF_SEL_SSP_M 0x1ULL
#define DMA_STAT_CTRL_DST_BIF_SEL_SSP_SHIFT 5
#define DMA_STAT_CTRL_DST_BIF_SEL_SSP_MASK (DMA_STAT_CTRL_DST_BIF_SEL_SSP_M << DMA_STAT_CTRL_DST_BIF_SEL_SSP_SHIFT)
#define DMA_STAT_STATE 0x250
#define DMA_STAT_STATE_DEF 0x0
#define DMA_STAT_STATE_WR_MNGR_CHAN_MODE_M 0x1ULL
#define DMA_STAT_STATE_WR_MNGR_CHAN_MODE_SHIFT 19
#define DMA_STAT_STATE_WR_MNGR_CHAN_MODE_MASK (DMA_STAT_STATE_WR_MNGR_CHAN_MODE_M << DMA_STAT_STATE_WR_MNGR_CHAN_MODE_SHIFT)
#define DMA_STAT_STATE_WR_MNGR_CHAN_M 0xfULL
#define DMA_STAT_STATE_WR_MNGR_CHAN_SHIFT 12
#define DMA_STAT_STATE_WR_MNGR_CHAN_MASK (DMA_STAT_STATE_WR_MNGR_CHAN_M << DMA_STAT_STATE_WR_MNGR_CHAN_SHIFT)
#define DMA_STAT_STATE_SRC_MODE_M 0x1ULL
#define DMA_STAT_STATE_SRC_MODE_SHIFT 16
#define DMA_STAT_STATE_SRC_MODE_MASK (DMA_STAT_STATE_SRC_MODE_M << DMA_STAT_STATE_SRC_MODE_SHIFT)
#define DMA_STAT_STATE_RD_MNGR_CHAN_M 0xfULL
#define DMA_STAT_STATE_RD_MNGR_CHAN_SHIFT 8
#define DMA_STAT_STATE_RD_MNGR_CHAN_MASK (DMA_STAT_STATE_RD_MNGR_CHAN_M << DMA_STAT_STATE_RD_MNGR_CHAN_SHIFT)
#define DMA_STAT_STATE_SRC_M 0xfULL
#define DMA_STAT_STATE_SRC_SHIFT 0
#define DMA_STAT_STATE_SRC_MASK (DMA_STAT_STATE_SRC_M << DMA_STAT_STATE_SRC_SHIFT)
#define DMA_STAT_STATE_RD_MNGR_CHAN_MODE_M 0x1ULL
#define DMA_STAT_STATE_RD_MNGR_CHAN_MODE_SHIFT 18
#define DMA_STAT_STATE_RD_MNGR_CHAN_MODE_MASK (DMA_STAT_STATE_RD_MNGR_CHAN_MODE_M << DMA_STAT_STATE_RD_MNGR_CHAN_MODE_SHIFT)
#define DMA_STAT_STATE_DST_MODE_M 0x1ULL
#define DMA_STAT_STATE_DST_MODE_SHIFT 17
#define DMA_STAT_STATE_DST_MODE_MASK (DMA_STAT_STATE_DST_MODE_M << DMA_STAT_STATE_DST_MODE_SHIFT)
#define DMA_STAT_STATE_DST_M 0xfULL
#define DMA_STAT_STATE_DST_SHIFT 4
#define DMA_STAT_STATE_DST_MASK (DMA_STAT_STATE_DST_M << DMA_STAT_STATE_DST_SHIFT)
#define DMA_STAT_PTR 0x258
#define DMA_STAT_PTR_DEF 0x0
#define DMA_STAT_PTR_MODE_M 0x1ULL
#define DMA_STAT_PTR_MODE_SHIFT 63
#define DMA_STAT_PTR_MODE_MASK (DMA_STAT_PTR_MODE_M << DMA_STAT_PTR_MODE_SHIFT)
#define DMA_STAT_PTR_Y_M 0xffffULL
#define DMA_STAT_PTR_Y_SHIFT 16
#define DMA_STAT_PTR_Y_MASK (DMA_STAT_PTR_Y_M << DMA_STAT_PTR_Y_SHIFT)
#define DMA_STAT_PTR_X_M 0xffffULL
#define DMA_STAT_PTR_X_SHIFT 0
#define DMA_STAT_PTR_X_MASK (DMA_STAT_PTR_X_M << DMA_STAT_PTR_X_SHIFT)
#define DMA_STAT_PTR_SHEET_HEIGHT_M 0x1fULL
#define DMA_STAT_PTR_SHEET_HEIGHT_SHIFT 44
#define DMA_STAT_PTR_SHEET_HEIGHT_MASK (DMA_STAT_PTR_SHEET_HEIGHT_M << DMA_STAT_PTR_SHEET_HEIGHT_SHIFT)
#define DMA_STAT_PTR_SHEET_WIDTH_M 0x1ffULL
#define DMA_STAT_PTR_SHEET_WIDTH_SHIFT 32
#define DMA_STAT_PTR_SHEET_WIDTH_MASK (DMA_STAT_PTR_SHEET_WIDTH_M << DMA_STAT_PTR_SHEET_WIDTH_SHIFT)
#define DMA_STAT_ADDR 0x260
#define DMA_STAT_ADDR_DEF 0x0
#define DMA_STAT_ADDR_ADDR_M 0x7ffffffffffULL
#define DMA_STAT_ADDR_ADDR_SHIFT 0
#define DMA_STAT_ADDR_ADDR_MASK (DMA_STAT_ADDR_ADDR_M << DMA_STAT_ADDR_ADDR_SHIFT)
#define DMA_SPARE 0x268
#define DMA_SPARE_DEF 0x0
#define DMA_SPARE_SPARE0_M 0x1ULL
#define DMA_SPARE_SPARE0_SHIFT 0
#define DMA_SPARE_SPARE0_MASK (DMA_SPARE_SPARE0_M << DMA_SPARE_SPARE0_SHIFT)
#define DMA_SPARE_SPARE1_M 0x1ULL
#define DMA_SPARE_SPARE1_SHIFT 1
#define DMA_SPARE_SPARE1_MASK (DMA_SPARE_SPARE1_M << DMA_SPARE_SPARE1_SHIFT)
#define DMA_SPARE_SPARE2_M 0x1ULL
#define DMA_SPARE_SPARE2_SHIFT 2
#define DMA_SPARE_SPARE2_MASK (DMA_SPARE_SPARE2_M << DMA_SPARE_SPARE2_SHIFT)
#define DMA_SPARE_SPARE3_M 0x1ULL
#define DMA_SPARE_SPARE3_SHIFT 3
#define DMA_SPARE_SPARE3_MASK (DMA_SPARE_SPARE3_M << DMA_SPARE_SPARE3_SHIFT)
#define DMA_SPARE_SPARE4_M 0x1ULL
#define DMA_SPARE_SPARE4_SHIFT 4
#define DMA_SPARE_SPARE4_MASK (DMA_SPARE_SPARE4_M << DMA_SPARE_SPARE4_SHIFT)
#define DMA_SPARE_SPARE5_M 0x1ULL
#define DMA_SPARE_SPARE5_SHIFT 5
#define DMA_SPARE_SPARE5_MASK (DMA_SPARE_SPARE5_M << DMA_SPARE_SPARE5_SHIFT)
#define DMA_SPARE_SPARE6_M 0x1ULL
#define DMA_SPARE_SPARE6_SHIFT 6
#define DMA_SPARE_SPARE6_MASK (DMA_SPARE_SPARE6_M << DMA_SPARE_SPARE6_SHIFT)
#define DMA_SPARE_SPARE7_M 0x1ULL
#define DMA_SPARE_SPARE7_SHIFT 7
#define DMA_SPARE_SPARE7_MASK (DMA_SPARE_SPARE7_M << DMA_SPARE_SPARE7_SHIFT)
#define DMA_SPARE_SPARE8_M 0x1ULL
#define DMA_SPARE_SPARE8_SHIFT 8
#define DMA_SPARE_SPARE8_MASK (DMA_SPARE_SPARE8_M << DMA_SPARE_SPARE8_SHIFT)
#define DMA_SPARE_SPARE9_M 0x1ULL
#define DMA_SPARE_SPARE9_SHIFT 9
#define DMA_SPARE_SPARE9_MASK (DMA_SPARE_SPARE9_M << DMA_SPARE_SPARE9_SHIFT)
#define DMA_SPARE_SPARE55_M 0x1ULL
#define DMA_SPARE_SPARE55_SHIFT 55
#define DMA_SPARE_SPARE55_MASK (DMA_SPARE_SPARE55_M << DMA_SPARE_SPARE55_SHIFT)
#define DMA_SPARE_SPARE61_M 0x1ULL
#define DMA_SPARE_SPARE61_SHIFT 61
#define DMA_SPARE_SPARE61_MASK (DMA_SPARE_SPARE61_M << DMA_SPARE_SPARE61_SHIFT)
#define DMA_SPARE_SPARE23_M 0x1ULL
#define DMA_SPARE_SPARE23_SHIFT 23
#define DMA_SPARE_SPARE23_MASK (DMA_SPARE_SPARE23_M << DMA_SPARE_SPARE23_SHIFT)
#define DMA_SPARE_SPARE22_M 0x1ULL
#define DMA_SPARE_SPARE22_SHIFT 22
#define DMA_SPARE_SPARE22_MASK (DMA_SPARE_SPARE22_M << DMA_SPARE_SPARE22_SHIFT)
#define DMA_SPARE_SPARE21_M 0x1ULL
#define DMA_SPARE_SPARE21_SHIFT 21
#define DMA_SPARE_SPARE21_MASK (DMA_SPARE_SPARE21_M << DMA_SPARE_SPARE21_SHIFT)
#define DMA_SPARE_SPARE20_M 0x1ULL
#define DMA_SPARE_SPARE20_SHIFT 20
#define DMA_SPARE_SPARE20_MASK (DMA_SPARE_SPARE20_M << DMA_SPARE_SPARE20_SHIFT)
#define DMA_SPARE_SPARE27_M 0x1ULL
#define DMA_SPARE_SPARE27_SHIFT 27
#define DMA_SPARE_SPARE27_MASK (DMA_SPARE_SPARE27_M << DMA_SPARE_SPARE27_SHIFT)
#define DMA_SPARE_SPARE26_M 0x1ULL
#define DMA_SPARE_SPARE26_SHIFT 26
#define DMA_SPARE_SPARE26_MASK (DMA_SPARE_SPARE26_M << DMA_SPARE_SPARE26_SHIFT)
#define DMA_SPARE_SPARE25_M 0x1ULL
#define DMA_SPARE_SPARE25_SHIFT 25
#define DMA_SPARE_SPARE25_MASK (DMA_SPARE_SPARE25_M << DMA_SPARE_SPARE25_SHIFT)
#define DMA_SPARE_SPARE24_M 0x1ULL
#define DMA_SPARE_SPARE24_SHIFT 24
#define DMA_SPARE_SPARE24_MASK (DMA_SPARE_SPARE24_M << DMA_SPARE_SPARE24_SHIFT)
#define DMA_SPARE_SPARE29_M 0x1ULL
#define DMA_SPARE_SPARE29_SHIFT 29
#define DMA_SPARE_SPARE29_MASK (DMA_SPARE_SPARE29_M << DMA_SPARE_SPARE29_SHIFT)
#define DMA_SPARE_SPARE28_M 0x1ULL
#define DMA_SPARE_SPARE28_SHIFT 28
#define DMA_SPARE_SPARE28_MASK (DMA_SPARE_SPARE28_M << DMA_SPARE_SPARE28_SHIFT)
#define DMA_SPARE_SPARE59_M 0x1ULL
#define DMA_SPARE_SPARE59_SHIFT 59
#define DMA_SPARE_SPARE59_MASK (DMA_SPARE_SPARE59_M << DMA_SPARE_SPARE59_SHIFT)
#define DMA_SPARE_SPARE54_M 0x1ULL
#define DMA_SPARE_SPARE54_SHIFT 54
#define DMA_SPARE_SPARE54_MASK (DMA_SPARE_SPARE54_M << DMA_SPARE_SPARE54_SHIFT)
#define DMA_SPARE_SPARE45_M 0x1ULL
#define DMA_SPARE_SPARE45_SHIFT 45
#define DMA_SPARE_SPARE45_MASK (DMA_SPARE_SPARE45_M << DMA_SPARE_SPARE45_SHIFT)
#define DMA_SPARE_SPARE44_M 0x1ULL
#define DMA_SPARE_SPARE44_SHIFT 44
#define DMA_SPARE_SPARE44_MASK (DMA_SPARE_SPARE44_M << DMA_SPARE_SPARE44_SHIFT)
#define DMA_SPARE_SPARE47_M 0x1ULL
#define DMA_SPARE_SPARE47_SHIFT 47
#define DMA_SPARE_SPARE47_MASK (DMA_SPARE_SPARE47_M << DMA_SPARE_SPARE47_SHIFT)
#define DMA_SPARE_SPARE46_M 0x1ULL
#define DMA_SPARE_SPARE46_SHIFT 46
#define DMA_SPARE_SPARE46_MASK (DMA_SPARE_SPARE46_M << DMA_SPARE_SPARE46_SHIFT)
#define DMA_SPARE_SPARE41_M 0x1ULL
#define DMA_SPARE_SPARE41_SHIFT 41
#define DMA_SPARE_SPARE41_MASK (DMA_SPARE_SPARE41_M << DMA_SPARE_SPARE41_SHIFT)
#define DMA_SPARE_SPARE40_M 0x1ULL
#define DMA_SPARE_SPARE40_SHIFT 40
#define DMA_SPARE_SPARE40_MASK (DMA_SPARE_SPARE40_M << DMA_SPARE_SPARE40_SHIFT)
#define DMA_SPARE_SPARE43_M 0x1ULL
#define DMA_SPARE_SPARE43_SHIFT 43
#define DMA_SPARE_SPARE43_MASK (DMA_SPARE_SPARE43_M << DMA_SPARE_SPARE43_SHIFT)
#define DMA_SPARE_SPARE42_M 0x1ULL
#define DMA_SPARE_SPARE42_SHIFT 42
#define DMA_SPARE_SPARE42_MASK (DMA_SPARE_SPARE42_M << DMA_SPARE_SPARE42_SHIFT)
#define DMA_SPARE_SPARE49_M 0x1ULL
#define DMA_SPARE_SPARE49_SHIFT 49
#define DMA_SPARE_SPARE49_MASK (DMA_SPARE_SPARE49_M << DMA_SPARE_SPARE49_SHIFT)
#define DMA_SPARE_SPARE48_M 0x1ULL
#define DMA_SPARE_SPARE48_SHIFT 48
#define DMA_SPARE_SPARE48_MASK (DMA_SPARE_SPARE48_M << DMA_SPARE_SPARE48_SHIFT)
#define DMA_SPARE_SPARE58_M 0x1ULL
#define DMA_SPARE_SPARE58_SHIFT 58
#define DMA_SPARE_SPARE58_MASK (DMA_SPARE_SPARE58_M << DMA_SPARE_SPARE58_SHIFT)
#define DMA_SPARE_SPARE60_M 0x1ULL
#define DMA_SPARE_SPARE60_SHIFT 60
#define DMA_SPARE_SPARE60_MASK (DMA_SPARE_SPARE60_M << DMA_SPARE_SPARE60_SHIFT)
#define DMA_SPARE_SPARE34_M 0x1ULL
#define DMA_SPARE_SPARE34_SHIFT 34
#define DMA_SPARE_SPARE34_MASK (DMA_SPARE_SPARE34_M << DMA_SPARE_SPARE34_SHIFT)
#define DMA_SPARE_SPARE35_M 0x1ULL
#define DMA_SPARE_SPARE35_SHIFT 35
#define DMA_SPARE_SPARE35_MASK (DMA_SPARE_SPARE35_M << DMA_SPARE_SPARE35_SHIFT)
#define DMA_SPARE_SPARE36_M 0x1ULL
#define DMA_SPARE_SPARE36_SHIFT 36
#define DMA_SPARE_SPARE36_MASK (DMA_SPARE_SPARE36_M << DMA_SPARE_SPARE36_SHIFT)
#define DMA_SPARE_SPARE37_M 0x1ULL
#define DMA_SPARE_SPARE37_SHIFT 37
#define DMA_SPARE_SPARE37_MASK (DMA_SPARE_SPARE37_M << DMA_SPARE_SPARE37_SHIFT)
#define DMA_SPARE_SPARE30_M 0x1ULL
#define DMA_SPARE_SPARE30_SHIFT 30
#define DMA_SPARE_SPARE30_MASK (DMA_SPARE_SPARE30_M << DMA_SPARE_SPARE30_SHIFT)
#define DMA_SPARE_SPARE31_M 0x1ULL
#define DMA_SPARE_SPARE31_SHIFT 31
#define DMA_SPARE_SPARE31_MASK (DMA_SPARE_SPARE31_M << DMA_SPARE_SPARE31_SHIFT)
#define DMA_SPARE_SPARE32_M 0x1ULL
#define DMA_SPARE_SPARE32_SHIFT 32
#define DMA_SPARE_SPARE32_MASK (DMA_SPARE_SPARE32_M << DMA_SPARE_SPARE32_SHIFT)
#define DMA_SPARE_SPARE33_M 0x1ULL
#define DMA_SPARE_SPARE33_SHIFT 33
#define DMA_SPARE_SPARE33_MASK (DMA_SPARE_SPARE33_M << DMA_SPARE_SPARE33_SHIFT)
#define DMA_SPARE_SPARE63_M 0x1ULL
#define DMA_SPARE_SPARE63_SHIFT 63
#define DMA_SPARE_SPARE63_MASK (DMA_SPARE_SPARE63_M << DMA_SPARE_SPARE63_SHIFT)
#define DMA_SPARE_SPARE38_M 0x1ULL
#define DMA_SPARE_SPARE38_SHIFT 38
#define DMA_SPARE_SPARE38_MASK (DMA_SPARE_SPARE38_M << DMA_SPARE_SPARE38_SHIFT)
#define DMA_SPARE_SPARE39_M 0x1ULL
#define DMA_SPARE_SPARE39_SHIFT 39
#define DMA_SPARE_SPARE39_MASK (DMA_SPARE_SPARE39_M << DMA_SPARE_SPARE39_SHIFT)
#define DMA_SPARE_SPARE62_M 0x1ULL
#define DMA_SPARE_SPARE62_SHIFT 62
#define DMA_SPARE_SPARE62_MASK (DMA_SPARE_SPARE62_M << DMA_SPARE_SPARE62_SHIFT)
#define DMA_SPARE_SPARE56_M 0x1ULL
#define DMA_SPARE_SPARE56_SHIFT 56
#define DMA_SPARE_SPARE56_MASK (DMA_SPARE_SPARE56_M << DMA_SPARE_SPARE56_SHIFT)
#define DMA_SPARE_SPARE57_M 0x1ULL
#define DMA_SPARE_SPARE57_SHIFT 57
#define DMA_SPARE_SPARE57_MASK (DMA_SPARE_SPARE57_M << DMA_SPARE_SPARE57_SHIFT)
#define DMA_SPARE_SPARE18_M 0x1ULL
#define DMA_SPARE_SPARE18_SHIFT 18
#define DMA_SPARE_SPARE18_MASK (DMA_SPARE_SPARE18_M << DMA_SPARE_SPARE18_SHIFT)
#define DMA_SPARE_SPARE19_M 0x1ULL
#define DMA_SPARE_SPARE19_SHIFT 19
#define DMA_SPARE_SPARE19_MASK (DMA_SPARE_SPARE19_M << DMA_SPARE_SPARE19_SHIFT)
#define DMA_SPARE_SPARE52_M 0x1ULL
#define DMA_SPARE_SPARE52_SHIFT 52
#define DMA_SPARE_SPARE52_MASK (DMA_SPARE_SPARE52_M << DMA_SPARE_SPARE52_SHIFT)
#define DMA_SPARE_SPARE53_M 0x1ULL
#define DMA_SPARE_SPARE53_SHIFT 53
#define DMA_SPARE_SPARE53_MASK (DMA_SPARE_SPARE53_M << DMA_SPARE_SPARE53_SHIFT)
#define DMA_SPARE_SPARE50_M 0x1ULL
#define DMA_SPARE_SPARE50_SHIFT 50
#define DMA_SPARE_SPARE50_MASK (DMA_SPARE_SPARE50_M << DMA_SPARE_SPARE50_SHIFT)
#define DMA_SPARE_SPARE51_M 0x1ULL
#define DMA_SPARE_SPARE51_SHIFT 51
#define DMA_SPARE_SPARE51_MASK (DMA_SPARE_SPARE51_M << DMA_SPARE_SPARE51_SHIFT)
#define DMA_SPARE_SPARE12_M 0x1ULL
#define DMA_SPARE_SPARE12_SHIFT 12
#define DMA_SPARE_SPARE12_MASK (DMA_SPARE_SPARE12_M << DMA_SPARE_SPARE12_SHIFT)
#define DMA_SPARE_SPARE13_M 0x1ULL
#define DMA_SPARE_SPARE13_SHIFT 13
#define DMA_SPARE_SPARE13_MASK (DMA_SPARE_SPARE13_M << DMA_SPARE_SPARE13_SHIFT)
#define DMA_SPARE_SPARE10_M 0x1ULL
#define DMA_SPARE_SPARE10_SHIFT 10
#define DMA_SPARE_SPARE10_MASK (DMA_SPARE_SPARE10_M << DMA_SPARE_SPARE10_SHIFT)
#define DMA_SPARE_SPARE11_M 0x1ULL
#define DMA_SPARE_SPARE11_SHIFT 11
#define DMA_SPARE_SPARE11_MASK (DMA_SPARE_SPARE11_M << DMA_SPARE_SPARE11_SHIFT)
#define DMA_SPARE_SPARE16_M 0x1ULL
#define DMA_SPARE_SPARE16_SHIFT 16
#define DMA_SPARE_SPARE16_MASK (DMA_SPARE_SPARE16_M << DMA_SPARE_SPARE16_SHIFT)
#define DMA_SPARE_SPARE17_M 0x1ULL
#define DMA_SPARE_SPARE17_SHIFT 17
#define DMA_SPARE_SPARE17_MASK (DMA_SPARE_SPARE17_M << DMA_SPARE_SPARE17_SHIFT)
#define DMA_SPARE_SPARE14_M 0x1ULL
#define DMA_SPARE_SPARE14_SHIFT 14
#define DMA_SPARE_SPARE14_MASK (DMA_SPARE_SPARE14_M << DMA_SPARE_SPARE14_SHIFT)
#define DMA_SPARE_SPARE15_M 0x1ULL
#define DMA_SPARE_SPARE15_SHIFT 15
#define DMA_SPARE_SPARE15_MASK (DMA_SPARE_SPARE15_M << DMA_SPARE_SPARE15_SHIFT)

/* Module : IPU_LIB_DREGFILE_LBP*/
#define LBP_SEL 0x0
#define LBP_SEL_DEF 0xf0f
#define LBP_SEL_LBP_SEL_M 0xfULL
#define LBP_SEL_LBP_SEL_SHIFT 0
#define LBP_SEL_LBP_SEL_MASK (LBP_SEL_LBP_SEL_M << LBP_SEL_LBP_SEL_SHIFT)
#define LBP_SEL_LB_SEL_M 0xfULL
#define LBP_SEL_LB_SEL_SHIFT 8
#define LBP_SEL_LB_SEL_MASK (LBP_SEL_LB_SEL_M << LBP_SEL_LB_SEL_SHIFT)
#define LBP_CTRL 0x8
#define LBP_CTRL_DEF 0x1
#define LBP_CTRL_LB_RESET_M 0xffULL
#define LBP_CTRL_LB_RESET_SHIFT 16
#define LBP_CTRL_LB_RESET_MASK (LBP_CTRL_LB_RESET_M << LBP_CTRL_LB_RESET_SHIFT)
#define LBP_CTRL_LB_ENA_M 0xffULL
#define LBP_CTRL_LB_ENA_SHIFT 0
#define LBP_CTRL_LB_ENA_MASK (LBP_CTRL_LB_ENA_M << LBP_CTRL_LB_ENA_SHIFT)
#define LBP_CTRL_LB_INIT_M 0xffULL
#define LBP_CTRL_LB_INIT_SHIFT 32
#define LBP_CTRL_LB_INIT_MASK (LBP_CTRL_LB_INIT_M << LBP_CTRL_LB_INIT_SHIFT)
#define LBP_CTRL_PMON_RD_SEL_M 0xffULL
#define LBP_CTRL_PMON_RD_SEL_SHIFT 48
#define LBP_CTRL_PMON_RD_SEL_MASK (LBP_CTRL_PMON_RD_SEL_M << LBP_CTRL_PMON_RD_SEL_SHIFT)
#define LBP_CTRL_LBP_RESET_M 0x1ULL
#define LBP_CTRL_LBP_RESET_SHIFT 8
#define LBP_CTRL_LBP_RESET_MASK (LBP_CTRL_LBP_RESET_M << LBP_CTRL_LBP_RESET_SHIFT)
#define LBP_STAT 0x10
#define LBP_STAT_DEF 0x0
#define LBP_STAT_CRB_READY_M 0x1ULL
#define LBP_STAT_CRB_READY_SHIFT 0
#define LBP_STAT_CRB_READY_MASK (LBP_STAT_CRB_READY_M << LBP_STAT_CRB_READY_SHIFT)
#define LBP_STAT_WDC_READY_M 0x1ULL
#define LBP_STAT_WDC_READY_SHIFT 1
#define LBP_STAT_WDC_READY_MASK (LBP_STAT_WDC_READY_M << LBP_STAT_WDC_READY_SHIFT)
#define LBP_STAT_RD_READY_M 0x1ULL
#define LBP_STAT_RD_READY_SHIFT 2
#define LBP_STAT_RD_READY_MASK (LBP_STAT_RD_READY_M << LBP_STAT_RD_READY_SHIFT)
#define LBP_CAP0 0x18
#define LBP_CAP0_DEF 0x8fff1008
#define LBP_CAP0_MAX_CHAN_M 0x1ffULL
#define LBP_CAP0_MAX_CHAN_SHIFT 4
#define LBP_CAP0_MAX_CHAN_MASK (LBP_CAP0_MAX_CHAN_M << LBP_CAP0_MAX_CHAN_SHIFT)
#define LBP_CAP0_MAX_RPTR_M 0xfULL
#define LBP_CAP0_MAX_RPTR_SHIFT 28
#define LBP_CAP0_MAX_RPTR_MASK (LBP_CAP0_MAX_RPTR_M << LBP_CAP0_MAX_RPTR_SHIFT)
#define LBP_CAP0_MAX_FB_ROWS_M 0xfffULL
#define LBP_CAP0_MAX_FB_ROWS_SHIFT 16
#define LBP_CAP0_MAX_FB_ROWS_MASK (LBP_CAP0_MAX_FB_ROWS_M << LBP_CAP0_MAX_FB_ROWS_SHIFT)
#define LBP_CAP0_MAX_LB_M 0xfULL
#define LBP_CAP0_MAX_LB_SHIFT 0
#define LBP_CAP0_MAX_LB_MASK (LBP_CAP0_MAX_LB_M << LBP_CAP0_MAX_LB_SHIFT)
#define LBP_CAP1 0x20
#define LBP_CAP1_DEF 0x20000
#define LBP_CAP1_MEM_SIZE_M 0xffffffffULL
#define LBP_CAP1_MEM_SIZE_SHIFT 0
#define LBP_CAP1_MEM_SIZE_MASK (LBP_CAP1_MEM_SIZE_M << LBP_CAP1_MEM_SIZE_SHIFT)
#define LBP_RAM_CTRL 0x28
#define LBP_RAM_CTRL_DEF 0x0
#define LBP_RAM_CTRL_RUN_M 0x1ULL
#define LBP_RAM_CTRL_RUN_SHIFT 0
#define LBP_RAM_CTRL_RUN_MASK (LBP_RAM_CTRL_RUN_M << LBP_RAM_CTRL_RUN_SHIFT)
#define LBP_RAM_CTRL_WRITE_M 0x1ULL
#define LBP_RAM_CTRL_WRITE_SHIFT 1
#define LBP_RAM_CTRL_WRITE_MASK (LBP_RAM_CTRL_WRITE_M << LBP_RAM_CTRL_WRITE_SHIFT)
#define LBP_RAM_CTRL_RAM_ADDR_M 0x1fffULL
#define LBP_RAM_CTRL_RAM_ADDR_SHIFT 16
#define LBP_RAM_CTRL_RAM_ADDR_MASK (LBP_RAM_CTRL_RAM_ADDR_M << LBP_RAM_CTRL_RAM_ADDR_SHIFT)
#define LBP_RAM_DATA0 0x30
#define LBP_RAM_DATA0_DEF 0x0
#define LBP_RAM_DATA1 0x38
#define LBP_RAM_DATA1_DEF 0x0
#define LBP_RAM_DATA2 0x40
#define LBP_RAM_DATA2_DEF 0x0
#define LBP_RAM_DATA3 0x48
#define LBP_RAM_DATA3_DEF 0x0
#define LBP_PMON_CFG 0x50
#define LBP_PMON_CFG_DEF 0x0
#define LBP_PMON_CFG_ENABLE_M 0x1ULL
#define LBP_PMON_CFG_ENABLE_SHIFT 0
#define LBP_PMON_CFG_ENABLE_MASK (LBP_PMON_CFG_ENABLE_M << LBP_PMON_CFG_ENABLE_SHIFT)
#define LBP_PMON_CNT_0_CFG 0x58
#define LBP_PMON_CNT_0_CFG_DEF 0x0
#define LBP_PMON_CNT_0_CFG_DEC_INV_M 0x1ULL
#define LBP_PMON_CNT_0_CFG_DEC_INV_SHIFT 63
#define LBP_PMON_CNT_0_CFG_DEC_INV_MASK (LBP_PMON_CNT_0_CFG_DEC_INV_M << LBP_PMON_CNT_0_CFG_DEC_INV_SHIFT)
#define LBP_PMON_CNT_0_CFG_INC_INV_M 0x1ULL
#define LBP_PMON_CNT_0_CFG_INC_INV_SHIFT 47
#define LBP_PMON_CNT_0_CFG_INC_INV_MASK (LBP_PMON_CNT_0_CFG_INC_INV_M << LBP_PMON_CNT_0_CFG_INC_INV_SHIFT)
#define LBP_PMON_CNT_0_CFG_INC_MATCH_M 0xfULL
#define LBP_PMON_CNT_0_CFG_INC_MATCH_SHIFT 43
#define LBP_PMON_CNT_0_CFG_INC_MATCH_MASK (LBP_PMON_CNT_0_CFG_INC_MATCH_M << LBP_PMON_CNT_0_CFG_INC_MATCH_SHIFT)
#define LBP_PMON_CNT_0_CFG_THRESHOLD_M 0xffULL
#define LBP_PMON_CNT_0_CFG_THRESHOLD_SHIFT 3
#define LBP_PMON_CNT_0_CFG_THRESHOLD_MASK (LBP_PMON_CNT_0_CFG_THRESHOLD_M << LBP_PMON_CNT_0_CFG_THRESHOLD_SHIFT)
#define LBP_PMON_CNT_0_CFG_DEC_MASK_M 0xfULL
#define LBP_PMON_CNT_0_CFG_DEC_MASK_SHIFT 55
#define LBP_PMON_CNT_0_CFG_DEC_MASK_MASK (LBP_PMON_CNT_0_CFG_DEC_MASK_M << LBP_PMON_CNT_0_CFG_DEC_MASK_SHIFT)
#define LBP_PMON_CNT_0_CFG_MODE_M 0x7ULL
#define LBP_PMON_CNT_0_CFG_MODE_SHIFT 0
#define LBP_PMON_CNT_0_CFG_MODE_MASK (LBP_PMON_CNT_0_CFG_MODE_M << LBP_PMON_CNT_0_CFG_MODE_SHIFT)
#define LBP_PMON_CNT_0_CFG_INC_SEL_M 0x3fULL
#define LBP_PMON_CNT_0_CFG_INC_SEL_SHIFT 32
#define LBP_PMON_CNT_0_CFG_INC_SEL_MASK (LBP_PMON_CNT_0_CFG_INC_SEL_M << LBP_PMON_CNT_0_CFG_INC_SEL_SHIFT)
#define LBP_PMON_CNT_0_CFG_DEC_MATCH_M 0xfULL
#define LBP_PMON_CNT_0_CFG_DEC_MATCH_SHIFT 59
#define LBP_PMON_CNT_0_CFG_DEC_MATCH_MASK (LBP_PMON_CNT_0_CFG_DEC_MATCH_M << LBP_PMON_CNT_0_CFG_DEC_MATCH_SHIFT)
#define LBP_PMON_CNT_0_CFG_INC_MASK_M 0xfULL
#define LBP_PMON_CNT_0_CFG_INC_MASK_SHIFT 39
#define LBP_PMON_CNT_0_CFG_INC_MASK_MASK (LBP_PMON_CNT_0_CFG_INC_MASK_M << LBP_PMON_CNT_0_CFG_INC_MASK_SHIFT)
#define LBP_PMON_CNT_0_CFG_DEC_SEL_M 0x3fULL
#define LBP_PMON_CNT_0_CFG_DEC_SEL_SHIFT 48
#define LBP_PMON_CNT_0_CFG_DEC_SEL_MASK (LBP_PMON_CNT_0_CFG_DEC_SEL_M << LBP_PMON_CNT_0_CFG_DEC_SEL_SHIFT)
#define LBP_PMON_CNT_0 0x60
#define LBP_PMON_CNT_0_DEF 0x0
#define LBP_PMON_CNT_0_CNT_M 0xffffffffffULL
#define LBP_PMON_CNT_0_CNT_SHIFT 0
#define LBP_PMON_CNT_0_CNT_MASK (LBP_PMON_CNT_0_CNT_M << LBP_PMON_CNT_0_CNT_SHIFT)
#define LBP_PMON_CNT_0_STS_ACC 0x68
#define LBP_PMON_CNT_0_STS_ACC_DEF 0x0
#define LBP_PMON_CNT_0_STS 0x70
#define LBP_PMON_CNT_0_STS_DEF 0x0
#define LBP_PMON_CNT_0_STS_ACC_OF_M 0x1ULL
#define LBP_PMON_CNT_0_STS_ACC_OF_SHIFT 0
#define LBP_PMON_CNT_0_STS_ACC_OF_MASK (LBP_PMON_CNT_0_STS_ACC_OF_M << LBP_PMON_CNT_0_STS_ACC_OF_SHIFT)
#define LBP_PMON_CNT_0_STS_CNT_OF_M 0x1ULL
#define LBP_PMON_CNT_0_STS_CNT_OF_SHIFT 2
#define LBP_PMON_CNT_0_STS_CNT_OF_MASK (LBP_PMON_CNT_0_STS_CNT_OF_M << LBP_PMON_CNT_0_STS_CNT_OF_SHIFT)
#define LBP_PMON_CNT_0_STS_ACC_UF_M 0x1ULL
#define LBP_PMON_CNT_0_STS_ACC_UF_SHIFT 1
#define LBP_PMON_CNT_0_STS_ACC_UF_MASK (LBP_PMON_CNT_0_STS_ACC_UF_M << LBP_PMON_CNT_0_STS_ACC_UF_SHIFT)
#define LBP_PMON_CNT_1_CFG 0x78
#define LBP_PMON_CNT_1_CFG_DEF 0x0
#define LBP_PMON_CNT_1_CFG_INC_SEL_M 0x3fULL
#define LBP_PMON_CNT_1_CFG_INC_SEL_SHIFT 32
#define LBP_PMON_CNT_1_CFG_INC_SEL_MASK (LBP_PMON_CNT_1_CFG_INC_SEL_M << LBP_PMON_CNT_1_CFG_INC_SEL_SHIFT)
#define LBP_PMON_CNT_1_CFG_DEC_MATCH_M 0xfULL
#define LBP_PMON_CNT_1_CFG_DEC_MATCH_SHIFT 59
#define LBP_PMON_CNT_1_CFG_DEC_MATCH_MASK (LBP_PMON_CNT_1_CFG_DEC_MATCH_M << LBP_PMON_CNT_1_CFG_DEC_MATCH_SHIFT)
#define LBP_PMON_CNT_1_CFG_DEC_SEL_M 0x3fULL
#define LBP_PMON_CNT_1_CFG_DEC_SEL_SHIFT 48
#define LBP_PMON_CNT_1_CFG_DEC_SEL_MASK (LBP_PMON_CNT_1_CFG_DEC_SEL_M << LBP_PMON_CNT_1_CFG_DEC_SEL_SHIFT)
#define LBP_PMON_CNT_1_CFG_INC_MATCH_M 0xfULL
#define LBP_PMON_CNT_1_CFG_INC_MATCH_SHIFT 43
#define LBP_PMON_CNT_1_CFG_INC_MATCH_MASK (LBP_PMON_CNT_1_CFG_INC_MATCH_M << LBP_PMON_CNT_1_CFG_INC_MATCH_SHIFT)
#define LBP_PMON_CNT_1_CFG_MODE_M 0x7ULL
#define LBP_PMON_CNT_1_CFG_MODE_SHIFT 0
#define LBP_PMON_CNT_1_CFG_MODE_MASK (LBP_PMON_CNT_1_CFG_MODE_M << LBP_PMON_CNT_1_CFG_MODE_SHIFT)
#define LBP_PMON_CNT_1_CFG_DEC_MASK_M 0xfULL
#define LBP_PMON_CNT_1_CFG_DEC_MASK_SHIFT 55
#define LBP_PMON_CNT_1_CFG_DEC_MASK_MASK (LBP_PMON_CNT_1_CFG_DEC_MASK_M << LBP_PMON_CNT_1_CFG_DEC_MASK_SHIFT)
#define LBP_PMON_CNT_1_CFG_DEC_INV_M 0x1ULL
#define LBP_PMON_CNT_1_CFG_DEC_INV_SHIFT 63
#define LBP_PMON_CNT_1_CFG_DEC_INV_MASK (LBP_PMON_CNT_1_CFG_DEC_INV_M << LBP_PMON_CNT_1_CFG_DEC_INV_SHIFT)
#define LBP_PMON_CNT_1_CFG_INC_MASK_M 0xfULL
#define LBP_PMON_CNT_1_CFG_INC_MASK_SHIFT 39
#define LBP_PMON_CNT_1_CFG_INC_MASK_MASK (LBP_PMON_CNT_1_CFG_INC_MASK_M << LBP_PMON_CNT_1_CFG_INC_MASK_SHIFT)
#define LBP_PMON_CNT_1_CFG_INC_INV_M 0x1ULL
#define LBP_PMON_CNT_1_CFG_INC_INV_SHIFT 47
#define LBP_PMON_CNT_1_CFG_INC_INV_MASK (LBP_PMON_CNT_1_CFG_INC_INV_M << LBP_PMON_CNT_1_CFG_INC_INV_SHIFT)
#define LBP_PMON_CNT_1_CFG_THRESHOLD_M 0xffULL
#define LBP_PMON_CNT_1_CFG_THRESHOLD_SHIFT 3
#define LBP_PMON_CNT_1_CFG_THRESHOLD_MASK (LBP_PMON_CNT_1_CFG_THRESHOLD_M << LBP_PMON_CNT_1_CFG_THRESHOLD_SHIFT)
#define LBP_PMON_CNT_1 0x80
#define LBP_PMON_CNT_1_DEF 0x0
#define LBP_PMON_CNT_1_CNT_M 0xffffffffffULL
#define LBP_PMON_CNT_1_CNT_SHIFT 0
#define LBP_PMON_CNT_1_CNT_MASK (LBP_PMON_CNT_1_CNT_M << LBP_PMON_CNT_1_CNT_SHIFT)
#define LBP_PMON_CNT_1_STS_ACC 0x88
#define LBP_PMON_CNT_1_STS_ACC_DEF 0x0
#define LBP_PMON_CNT_1_STS 0x90
#define LBP_PMON_CNT_1_STS_DEF 0x0
#define LBP_PMON_CNT_1_STS_ACC_UF_M 0x1ULL
#define LBP_PMON_CNT_1_STS_ACC_UF_SHIFT 1
#define LBP_PMON_CNT_1_STS_ACC_UF_MASK (LBP_PMON_CNT_1_STS_ACC_UF_M << LBP_PMON_CNT_1_STS_ACC_UF_SHIFT)
#define LBP_PMON_CNT_1_STS_ACC_OF_M 0x1ULL
#define LBP_PMON_CNT_1_STS_ACC_OF_SHIFT 0
#define LBP_PMON_CNT_1_STS_ACC_OF_MASK (LBP_PMON_CNT_1_STS_ACC_OF_M << LBP_PMON_CNT_1_STS_ACC_OF_SHIFT)
#define LBP_PMON_CNT_1_STS_CNT_OF_M 0x1ULL
#define LBP_PMON_CNT_1_STS_CNT_OF_SHIFT 2
#define LBP_PMON_CNT_1_STS_CNT_OF_MASK (LBP_PMON_CNT_1_STS_CNT_OF_M << LBP_PMON_CNT_1_STS_CNT_OF_SHIFT)
#define LB_CTRL0 0xc0
#define LB_CTRL0_DEF 0x280021
#define LB_CTRL0_FB_ROWS_M 0xfffULL
#define LB_CTRL0_FB_ROWS_SHIFT 16
#define LB_CTRL0_FB_ROWS_MASK (LB_CTRL0_FB_ROWS_M << LB_CTRL0_FB_ROWS_SHIFT)
#define LB_CTRL0_REUSE_ROWS_M 0x1fULL
#define LB_CTRL0_REUSE_ROWS_SHIFT 32
#define LB_CTRL0_REUSE_ROWS_MASK (LB_CTRL0_REUSE_ROWS_M << LB_CTRL0_REUSE_ROWS_SHIFT)
#define LB_CTRL0_NUM_RPTR_M 0xfULL
#define LB_CTRL0_NUM_RPTR_SHIFT 0
#define LB_CTRL0_NUM_RPTR_MASK (LB_CTRL0_NUM_RPTR_M << LB_CTRL0_NUM_RPTR_SHIFT)
#define LB_CTRL0_NUM_CHAN_M 0x1ffULL
#define LB_CTRL0_NUM_CHAN_SHIFT 4
#define LB_CTRL0_NUM_CHAN_MASK (LB_CTRL0_NUM_CHAN_M << LB_CTRL0_NUM_CHAN_SHIFT)
#define LB_OFFSET 0xc8
#define LB_OFFSET_DEF 0x0
#define LB_OFFSET_OFFSET_Y_M 0xffffULL
#define LB_OFFSET_OFFSET_Y_SHIFT 16
#define LB_OFFSET_OFFSET_Y_MASK (LB_OFFSET_OFFSET_Y_M << LB_OFFSET_OFFSET_Y_SHIFT)
#define LB_OFFSET_OFFSET_X_M 0xffffULL
#define LB_OFFSET_OFFSET_X_SHIFT 0
#define LB_OFFSET_OFFSET_X_MASK (LB_OFFSET_OFFSET_X_M << LB_OFFSET_OFFSET_X_SHIFT)
#define LB_OFFSET_FB_OFFSET_M 0xffULL
#define LB_OFFSET_FB_OFFSET_SHIFT 48
#define LB_OFFSET_FB_OFFSET_MASK (LB_OFFSET_FB_OFFSET_M << LB_OFFSET_FB_OFFSET_SHIFT)
#define LB_OFFSET_OFFSET_CHAN_M 0x1ffULL
#define LB_OFFSET_OFFSET_CHAN_SHIFT 32
#define LB_OFFSET_OFFSET_CHAN_MASK (LB_OFFSET_OFFSET_CHAN_M << LB_OFFSET_OFFSET_CHAN_SHIFT)
#define LB_BDRY 0xd0
#define LB_BDRY_DEF 0x0
#define LB_BDRY_BDRY_M 0x3ULL
#define LB_BDRY_BDRY_SHIFT 0
#define LB_BDRY_BDRY_MASK (LB_BDRY_BDRY_M << LB_BDRY_BDRY_SHIFT)
#define LB_BDRY_BDRY_VAL_M 0xffffULL
#define LB_BDRY_BDRY_VAL_SHIFT 16
#define LB_BDRY_BDRY_VAL_MASK (LB_BDRY_BDRY_VAL_M << LB_BDRY_BDRY_VAL_SHIFT)
#define LB_IMG_SIZE 0xd8
#define LB_IMG_SIZE_DEF 0x1e00280
#define LB_IMG_SIZE_IMG_HEIGHT_M 0xffffULL
#define LB_IMG_SIZE_IMG_HEIGHT_SHIFT 16
#define LB_IMG_SIZE_IMG_HEIGHT_MASK (LB_IMG_SIZE_IMG_HEIGHT_M << LB_IMG_SIZE_IMG_HEIGHT_SHIFT)
#define LB_IMG_SIZE_IMG_WIDTH_M 0xffffULL
#define LB_IMG_SIZE_IMG_WIDTH_SHIFT 0
#define LB_IMG_SIZE_IMG_WIDTH_MASK (LB_IMG_SIZE_IMG_WIDTH_M << LB_IMG_SIZE_IMG_WIDTH_SHIFT)
#define LB_SB_SIZE 0xe0
#define LB_SB_SIZE_DEF 0x0
#define LB_SB_SIZE_SB_ROWS_M 0xfffULL
#define LB_SB_SIZE_SB_ROWS_SHIFT 16
#define LB_SB_SIZE_SB_ROWS_MASK (LB_SB_SIZE_SB_ROWS_M << LB_SB_SIZE_SB_ROWS_SHIFT)
#define LB_SB_SIZE_SB_COLS_M 0xffffULL
#define LB_SB_SIZE_SB_COLS_SHIFT 0
#define LB_SB_SIZE_SB_COLS_MASK (LB_SB_SIZE_SB_COLS_M << LB_SB_SIZE_SB_COLS_SHIFT)
#define LB_BASE 0xe8
#define LB_BASE_DEF 0x0
#define LB_BASE_FB_BASE_ADDR_M 0x1fffULL
#define LB_BASE_FB_BASE_ADDR_SHIFT 0
#define LB_BASE_FB_BASE_ADDR_MASK (LB_BASE_FB_BASE_ADDR_M << LB_BASE_FB_BASE_ADDR_SHIFT)
#define LB_BASE_SB_BASE_ADDR_M 0x1fffULL
#define LB_BASE_SB_BASE_ADDR_SHIFT 16
#define LB_BASE_SB_BASE_ADDR_MASK (LB_BASE_SB_BASE_ADDR_M << LB_BASE_SB_BASE_ADDR_SHIFT)
#define LB_STAT 0xf0
#define LB_STAT_DEF 0x0
#define LB_STAT_EMPTY_M 0xffULL
#define LB_STAT_EMPTY_SHIFT 1
#define LB_STAT_EMPTY_MASK (LB_STAT_EMPTY_M << LB_STAT_EMPTY_SHIFT)
#define LB_STAT_FULL_M 0x1ULL
#define LB_STAT_FULL_SHIFT 0
#define LB_STAT_FULL_MASK (LB_STAT_FULL_M << LB_STAT_FULL_SHIFT)
#define LB_L_PARAM 0xf8
#define LB_L_PARAM_DEF 0x0
#define LB_L_PARAM_L_INC_M 0x1fffULL
#define LB_L_PARAM_L_INC_SHIFT 0
#define LB_L_PARAM_L_INC_MASK (LB_L_PARAM_L_INC_M << LB_L_PARAM_L_INC_SHIFT)
#define LB_L_PARAM_L_WIDTH_M 0x1fffULL
#define LB_L_PARAM_L_WIDTH_SHIFT 16
#define LB_L_PARAM_L_WIDTH_MASK (LB_L_PARAM_L_WIDTH_M << LB_L_PARAM_L_WIDTH_SHIFT)
#define LBP_SPARE 0x100
#define LBP_SPARE_DEF 0x0
#define LBP_SPARE_SPARE16_M 0x1ULL
#define LBP_SPARE_SPARE16_SHIFT 16
#define LBP_SPARE_SPARE16_MASK (LBP_SPARE_SPARE16_M << LBP_SPARE_SPARE16_SHIFT)
#define LBP_SPARE_SPARE17_M 0x1ULL
#define LBP_SPARE_SPARE17_SHIFT 17
#define LBP_SPARE_SPARE17_MASK (LBP_SPARE_SPARE17_M << LBP_SPARE_SPARE17_SHIFT)
#define LBP_SPARE_SPARE14_M 0x1ULL
#define LBP_SPARE_SPARE14_SHIFT 14
#define LBP_SPARE_SPARE14_MASK (LBP_SPARE_SPARE14_M << LBP_SPARE_SPARE14_SHIFT)
#define LBP_SPARE_SPARE15_M 0x1ULL
#define LBP_SPARE_SPARE15_SHIFT 15
#define LBP_SPARE_SPARE15_MASK (LBP_SPARE_SPARE15_M << LBP_SPARE_SPARE15_SHIFT)
#define LBP_SPARE_SPARE12_M 0x1ULL
#define LBP_SPARE_SPARE12_SHIFT 12
#define LBP_SPARE_SPARE12_MASK (LBP_SPARE_SPARE12_M << LBP_SPARE_SPARE12_SHIFT)
#define LBP_SPARE_SPARE13_M 0x1ULL
#define LBP_SPARE_SPARE13_SHIFT 13
#define LBP_SPARE_SPARE13_MASK (LBP_SPARE_SPARE13_M << LBP_SPARE_SPARE13_SHIFT)
#define LBP_SPARE_SPARE10_M 0x1ULL
#define LBP_SPARE_SPARE10_SHIFT 10
#define LBP_SPARE_SPARE10_MASK (LBP_SPARE_SPARE10_M << LBP_SPARE_SPARE10_SHIFT)
#define LBP_SPARE_SPARE11_M 0x1ULL
#define LBP_SPARE_SPARE11_SHIFT 11
#define LBP_SPARE_SPARE11_MASK (LBP_SPARE_SPARE11_M << LBP_SPARE_SPARE11_SHIFT)
#define LBP_SPARE_SPARE18_M 0x1ULL
#define LBP_SPARE_SPARE18_SHIFT 18
#define LBP_SPARE_SPARE18_MASK (LBP_SPARE_SPARE18_M << LBP_SPARE_SPARE18_SHIFT)
#define LBP_SPARE_SPARE19_M 0x1ULL
#define LBP_SPARE_SPARE19_SHIFT 19
#define LBP_SPARE_SPARE19_MASK (LBP_SPARE_SPARE19_M << LBP_SPARE_SPARE19_SHIFT)
#define LBP_SPARE_SPARE4_M 0x1ULL
#define LBP_SPARE_SPARE4_SHIFT 4
#define LBP_SPARE_SPARE4_MASK (LBP_SPARE_SPARE4_M << LBP_SPARE_SPARE4_SHIFT)
#define LBP_SPARE_SPARE5_M 0x1ULL
#define LBP_SPARE_SPARE5_SHIFT 5
#define LBP_SPARE_SPARE5_MASK (LBP_SPARE_SPARE5_M << LBP_SPARE_SPARE5_SHIFT)
#define LBP_SPARE_SPARE6_M 0x1ULL
#define LBP_SPARE_SPARE6_SHIFT 6
#define LBP_SPARE_SPARE6_MASK (LBP_SPARE_SPARE6_M << LBP_SPARE_SPARE6_SHIFT)
#define LBP_SPARE_SPARE7_M 0x1ULL
#define LBP_SPARE_SPARE7_SHIFT 7
#define LBP_SPARE_SPARE7_MASK (LBP_SPARE_SPARE7_M << LBP_SPARE_SPARE7_SHIFT)
#define LBP_SPARE_SPARE0_M 0x1ULL
#define LBP_SPARE_SPARE0_SHIFT 0
#define LBP_SPARE_SPARE0_MASK (LBP_SPARE_SPARE0_M << LBP_SPARE_SPARE0_SHIFT)
#define LBP_SPARE_SPARE1_M 0x1ULL
#define LBP_SPARE_SPARE1_SHIFT 1
#define LBP_SPARE_SPARE1_MASK (LBP_SPARE_SPARE1_M << LBP_SPARE_SPARE1_SHIFT)
#define LBP_SPARE_SPARE2_M 0x1ULL
#define LBP_SPARE_SPARE2_SHIFT 2
#define LBP_SPARE_SPARE2_MASK (LBP_SPARE_SPARE2_M << LBP_SPARE_SPARE2_SHIFT)
#define LBP_SPARE_SPARE3_M 0x1ULL
#define LBP_SPARE_SPARE3_SHIFT 3
#define LBP_SPARE_SPARE3_MASK (LBP_SPARE_SPARE3_M << LBP_SPARE_SPARE3_SHIFT)
#define LBP_SPARE_SPARE8_M 0x1ULL
#define LBP_SPARE_SPARE8_SHIFT 8
#define LBP_SPARE_SPARE8_MASK (LBP_SPARE_SPARE8_M << LBP_SPARE_SPARE8_SHIFT)
#define LBP_SPARE_SPARE9_M 0x1ULL
#define LBP_SPARE_SPARE9_SHIFT 9
#define LBP_SPARE_SPARE9_MASK (LBP_SPARE_SPARE9_M << LBP_SPARE_SPARE9_SHIFT)
#define LBP_SPARE_SPARE30_M 0x1ULL
#define LBP_SPARE_SPARE30_SHIFT 30
#define LBP_SPARE_SPARE30_MASK (LBP_SPARE_SPARE30_M << LBP_SPARE_SPARE30_SHIFT)
#define LBP_SPARE_SPARE29_M 0x1ULL
#define LBP_SPARE_SPARE29_SHIFT 29
#define LBP_SPARE_SPARE29_MASK (LBP_SPARE_SPARE29_M << LBP_SPARE_SPARE29_SHIFT)
#define LBP_SPARE_SPARE28_M 0x1ULL
#define LBP_SPARE_SPARE28_SHIFT 28
#define LBP_SPARE_SPARE28_MASK (LBP_SPARE_SPARE28_M << LBP_SPARE_SPARE28_SHIFT)
#define LBP_SPARE_SPARE27_M 0x1ULL
#define LBP_SPARE_SPARE27_SHIFT 27
#define LBP_SPARE_SPARE27_MASK (LBP_SPARE_SPARE27_M << LBP_SPARE_SPARE27_SHIFT)
#define LBP_SPARE_SPARE26_M 0x1ULL
#define LBP_SPARE_SPARE26_SHIFT 26
#define LBP_SPARE_SPARE26_MASK (LBP_SPARE_SPARE26_M << LBP_SPARE_SPARE26_SHIFT)
#define LBP_SPARE_SPARE25_M 0x1ULL
#define LBP_SPARE_SPARE25_SHIFT 25
#define LBP_SPARE_SPARE25_MASK (LBP_SPARE_SPARE25_M << LBP_SPARE_SPARE25_SHIFT)
#define LBP_SPARE_SPARE24_M 0x1ULL
#define LBP_SPARE_SPARE24_SHIFT 24
#define LBP_SPARE_SPARE24_MASK (LBP_SPARE_SPARE24_M << LBP_SPARE_SPARE24_SHIFT)
#define LBP_SPARE_SPARE23_M 0x1ULL
#define LBP_SPARE_SPARE23_SHIFT 23
#define LBP_SPARE_SPARE23_MASK (LBP_SPARE_SPARE23_M << LBP_SPARE_SPARE23_SHIFT)
#define LBP_SPARE_SPARE22_M 0x1ULL
#define LBP_SPARE_SPARE22_SHIFT 22
#define LBP_SPARE_SPARE22_MASK (LBP_SPARE_SPARE22_M << LBP_SPARE_SPARE22_SHIFT)
#define LBP_SPARE_SPARE21_M 0x1ULL
#define LBP_SPARE_SPARE21_SHIFT 21
#define LBP_SPARE_SPARE21_MASK (LBP_SPARE_SPARE21_M << LBP_SPARE_SPARE21_SHIFT)
#define LBP_SPARE_SPARE20_M 0x1ULL
#define LBP_SPARE_SPARE20_SHIFT 20
#define LBP_SPARE_SPARE20_MASK (LBP_SPARE_SPARE20_M << LBP_SPARE_SPARE20_SHIFT)
#define LBP_SPARE_SPARE31_M 0x1ULL
#define LBP_SPARE_SPARE31_SHIFT 31
#define LBP_SPARE_SPARE31_MASK (LBP_SPARE_SPARE31_M << LBP_SPARE_SPARE31_SHIFT)

/* Module : IPU_LIB_DREGFILE_MIF*/
#define MPI_CAP 0x0
#define MPI_CAP_DEF 0xc3
#define MPI_CAP_MAX_STRM_M 0xfULL
#define MPI_CAP_MAX_STRM_SHIFT 4
#define MPI_CAP_MAX_STRM_MASK (MPI_CAP_MAX_STRM_M << MPI_CAP_MAX_STRM_SHIFT)
#define MPI_CAP_MAX_IFC_M 0x3ULL
#define MPI_CAP_MAX_IFC_SHIFT 0
#define MPI_CAP_MAX_IFC_MASK (MPI_CAP_MAX_IFC_M << MPI_CAP_MAX_IFC_SHIFT)
#define MPI_STRM_SEL 0x8
#define MPI_STRM_SEL_DEF 0xf
#define MPI_STRM_SEL_MPI_STRM_SEL_M 0xfULL
#define MPI_STRM_SEL_MPI_STRM_SEL_SHIFT 0
#define MPI_STRM_SEL_MPI_STRM_SEL_MASK (MPI_STRM_SEL_MPI_STRM_SEL_M << MPI_STRM_SEL_MPI_STRM_SEL_SHIFT)
#define MPI_STRM_CTRL 0x10
#define MPI_STRM_CTRL_DEF 0x0
#define MPI_STRM_CTRL_CLEANUP_M 0x1ULL
#define MPI_STRM_CTRL_CLEANUP_SHIFT 1
#define MPI_STRM_CTRL_CLEANUP_MASK (MPI_STRM_CTRL_CLEANUP_M << MPI_STRM_CTRL_CLEANUP_SHIFT)
#define MPI_STRM_CTRL_OVF_ISR_M 0x1ULL
#define MPI_STRM_CTRL_OVF_ISR_SHIFT 5
#define MPI_STRM_CTRL_OVF_ISR_MASK (MPI_STRM_CTRL_OVF_ISR_M << MPI_STRM_CTRL_OVF_ISR_SHIFT)
#define MPI_STRM_CTRL_SOF_IMR_M 0x1ULL
#define MPI_STRM_CTRL_SOF_IMR_SHIFT 4
#define MPI_STRM_CTRL_SOF_IMR_MASK (MPI_STRM_CTRL_SOF_IMR_M << MPI_STRM_CTRL_SOF_IMR_SHIFT)
#define MPI_STRM_CTRL_EN_M 0x1ULL
#define MPI_STRM_CTRL_EN_SHIFT 0
#define MPI_STRM_CTRL_EN_MASK (MPI_STRM_CTRL_EN_M << MPI_STRM_CTRL_EN_SHIFT)
#define MPI_STRM_CTRL_RST_M 0x1ULL
#define MPI_STRM_CTRL_RST_SHIFT 2
#define MPI_STRM_CTRL_RST_MASK (MPI_STRM_CTRL_RST_M << MPI_STRM_CTRL_RST_SHIFT)
#define MPI_STRM_CTRL_SOF_ISR_M 0x1ULL
#define MPI_STRM_CTRL_SOF_ISR_SHIFT 3
#define MPI_STRM_CTRL_SOF_ISR_MASK (MPI_STRM_CTRL_SOF_ISR_M << MPI_STRM_CTRL_SOF_ISR_SHIFT)
#define MPI_STRM_CTRL_OVF_IMR_M 0x1ULL
#define MPI_STRM_CTRL_OVF_IMR_SHIFT 6
#define MPI_STRM_CTRL_OVF_IMR_MASK (MPI_STRM_CTRL_OVF_IMR_M << MPI_STRM_CTRL_OVF_IMR_SHIFT)
#define MPI_STRM_CTRL_NUM_FRAME_M 0xffffULL
#define MPI_STRM_CTRL_NUM_FRAME_SHIFT 8
#define MPI_STRM_CTRL_NUM_FRAME_MASK (MPI_STRM_CTRL_NUM_FRAME_M << MPI_STRM_CTRL_NUM_FRAME_SHIFT)
#define MPI_STRM_CNFG0 0x18
#define MPI_STRM_CNFG0_DEF 0x1e002800003baa0
#define MPI_STRM_CNFG0_DT_PROC_M 0x3fULL
#define MPI_STRM_CNFG0_DT_PROC_SHIFT 10
#define MPI_STRM_CNFG0_DT_PROC_MASK (MPI_STRM_CNFG0_DT_PROC_M << MPI_STRM_CNFG0_DT_PROC_SHIFT)
#define MPI_STRM_CNFG0_IMG_WIDTH_M 0xffffULL
#define MPI_STRM_CNFG0_IMG_WIDTH_SHIFT 32
#define MPI_STRM_CNFG0_IMG_WIDTH_MASK (MPI_STRM_CNFG0_IMG_WIDTH_M << MPI_STRM_CNFG0_IMG_WIDTH_SHIFT)
#define MPI_STRM_CNFG0_VC_M 0x3ULL
#define MPI_STRM_CNFG0_VC_SHIFT 0
#define MPI_STRM_CNFG0_VC_MASK (MPI_STRM_CNFG0_VC_M << MPI_STRM_CNFG0_VC_SHIFT)
#define MPI_STRM_CNFG0_IMG_HEIGHT_M 0xffffULL
#define MPI_STRM_CNFG0_IMG_HEIGHT_SHIFT 48
#define MPI_STRM_CNFG0_IMG_HEIGHT_MASK (MPI_STRM_CNFG0_IMG_HEIGHT_M << MPI_STRM_CNFG0_IMG_HEIGHT_SHIFT)
#define MPI_STRM_CNFG0_DT_IN_M 0x3fULL
#define MPI_STRM_CNFG0_DT_IN_SHIFT 4
#define MPI_STRM_CNFG0_DT_IN_MASK (MPI_STRM_CNFG0_DT_IN_M << MPI_STRM_CNFG0_DT_IN_SHIFT)
#define MPI_STRM_CNFG0_STRP_HEIGHT_M 0x3fULL
#define MPI_STRM_CNFG0_STRP_HEIGHT_SHIFT 16
#define MPI_STRM_CNFG0_STRP_HEIGHT_MASK (MPI_STRM_CNFG0_STRP_HEIGHT_M << MPI_STRM_CNFG0_STRP_HEIGHT_SHIFT)
#define MPI_STRM_CNFG1 0x20
#define MPI_STRM_CNFG1_DEF 0x27000000000000
#define MPI_STRM_CNFG1_SEG_END_M 0xffULL
#define MPI_STRM_CNFG1_SEG_END_SHIFT 16
#define MPI_STRM_CNFG1_SEG_END_MASK (MPI_STRM_CNFG1_SEG_END_M << MPI_STRM_CNFG1_SEG_END_SHIFT)
#define MPI_STRM_CNFG1_SEG_WORDS_PER_ROW_M 0xfffULL
#define MPI_STRM_CNFG1_SEG_WORDS_PER_ROW_SHIFT 48
#define MPI_STRM_CNFG1_SEG_WORDS_PER_ROW_MASK (MPI_STRM_CNFG1_SEG_WORDS_PER_ROW_M << MPI_STRM_CNFG1_SEG_WORDS_PER_ROW_SHIFT)
#define MPI_STRM_CNFG1_SEG_START_M 0xffULL
#define MPI_STRM_CNFG1_SEG_START_SHIFT 0
#define MPI_STRM_CNFG1_SEG_START_MASK (MPI_STRM_CNFG1_SEG_START_M << MPI_STRM_CNFG1_SEG_START_SHIFT)
#define MPI_STRM_CNFG1_SEGS_PER_ROW_M 0xffULL
#define MPI_STRM_CNFG1_SEGS_PER_ROW_SHIFT 32
#define MPI_STRM_CNFG1_SEGS_PER_ROW_MASK (MPI_STRM_CNFG1_SEGS_PER_ROW_M << MPI_STRM_CNFG1_SEGS_PER_ROW_SHIFT)
#define MPI_STRM_CNFG0_RO 0x28
#define MPI_STRM_CNFG0_RO_DEF 0x1e002800003baa0
#define MPI_STRM_CNFG0_RO_IMG_WIDTH_M 0xffffULL
#define MPI_STRM_CNFG0_RO_IMG_WIDTH_SHIFT 32
#define MPI_STRM_CNFG0_RO_IMG_WIDTH_MASK (MPI_STRM_CNFG0_RO_IMG_WIDTH_M << MPI_STRM_CNFG0_RO_IMG_WIDTH_SHIFT)
#define MPI_STRM_CNFG0_RO_DT_PROC_M 0x3fULL
#define MPI_STRM_CNFG0_RO_DT_PROC_SHIFT 10
#define MPI_STRM_CNFG0_RO_DT_PROC_MASK (MPI_STRM_CNFG0_RO_DT_PROC_M << MPI_STRM_CNFG0_RO_DT_PROC_SHIFT)
#define MPI_STRM_CNFG0_RO_IMG_HEIGHT_M 0xffffULL
#define MPI_STRM_CNFG0_RO_IMG_HEIGHT_SHIFT 48
#define MPI_STRM_CNFG0_RO_IMG_HEIGHT_MASK (MPI_STRM_CNFG0_RO_IMG_HEIGHT_M << MPI_STRM_CNFG0_RO_IMG_HEIGHT_SHIFT)
#define MPI_STRM_CNFG0_RO_DT_IN_M 0x3fULL
#define MPI_STRM_CNFG0_RO_DT_IN_SHIFT 4
#define MPI_STRM_CNFG0_RO_DT_IN_MASK (MPI_STRM_CNFG0_RO_DT_IN_M << MPI_STRM_CNFG0_RO_DT_IN_SHIFT)
#define MPI_STRM_CNFG0_RO_STRP_HEIGHT_M 0x3fULL
#define MPI_STRM_CNFG0_RO_STRP_HEIGHT_SHIFT 16
#define MPI_STRM_CNFG0_RO_STRP_HEIGHT_MASK (MPI_STRM_CNFG0_RO_STRP_HEIGHT_M << MPI_STRM_CNFG0_RO_STRP_HEIGHT_SHIFT)
#define MPI_STRM_CNFG0_RO_VC_M 0x3ULL
#define MPI_STRM_CNFG0_RO_VC_SHIFT 0
#define MPI_STRM_CNFG0_RO_VC_MASK (MPI_STRM_CNFG0_RO_VC_M << MPI_STRM_CNFG0_RO_VC_SHIFT)
#define MPI_STRM_CNFG1_RO 0x30
#define MPI_STRM_CNFG1_RO_DEF 0x27000000000000
#define MPI_STRM_CNFG1_RO_SEG_WORDS_PER_ROW_M 0xfffULL
#define MPI_STRM_CNFG1_RO_SEG_WORDS_PER_ROW_SHIFT 48
#define MPI_STRM_CNFG1_RO_SEG_WORDS_PER_ROW_MASK (MPI_STRM_CNFG1_RO_SEG_WORDS_PER_ROW_M << MPI_STRM_CNFG1_RO_SEG_WORDS_PER_ROW_SHIFT)
#define MPI_STRM_CNFG1_RO_SEG_START_M 0xffULL
#define MPI_STRM_CNFG1_RO_SEG_START_SHIFT 0
#define MPI_STRM_CNFG1_RO_SEG_START_MASK (MPI_STRM_CNFG1_RO_SEG_START_M << MPI_STRM_CNFG1_RO_SEG_START_SHIFT)
#define MPI_STRM_CNFG1_RO_SEG_END_M 0xffULL
#define MPI_STRM_CNFG1_RO_SEG_END_SHIFT 16
#define MPI_STRM_CNFG1_RO_SEG_END_MASK (MPI_STRM_CNFG1_RO_SEG_END_M << MPI_STRM_CNFG1_RO_SEG_END_SHIFT)
#define MPI_STRM_CNFG1_RO_SEGS_PER_ROW_M 0xffULL
#define MPI_STRM_CNFG1_RO_SEGS_PER_ROW_SHIFT 32
#define MPI_STRM_CNFG1_RO_SEGS_PER_ROW_MASK (MPI_STRM_CNFG1_RO_SEGS_PER_ROW_M << MPI_STRM_CNFG1_RO_SEGS_PER_ROW_SHIFT)
#define MPO_CAP 0x38
#define MPO_CAP_DEF 0x22
#define MPO_CAP_MAX_STRM_M 0x3ULL
#define MPO_CAP_MAX_STRM_SHIFT 4
#define MPO_CAP_MAX_STRM_MASK (MPO_CAP_MAX_STRM_M << MPO_CAP_MAX_STRM_SHIFT)
#define MPO_CAP_MAX_IFC_M 0x3ULL
#define MPO_CAP_MAX_IFC_SHIFT 0
#define MPO_CAP_MAX_IFC_MASK (MPO_CAP_MAX_IFC_M << MPO_CAP_MAX_IFC_SHIFT)
#define MPO_STRM_SEL 0x40
#define MPO_STRM_SEL_DEF 0x7
#define MPO_STRM_SEL_MPO_STRM_SEL_M 0x7ULL
#define MPO_STRM_SEL_MPO_STRM_SEL_SHIFT 0
#define MPO_STRM_SEL_MPO_STRM_SEL_MASK (MPO_STRM_SEL_MPO_STRM_SEL_M << MPO_STRM_SEL_MPO_STRM_SEL_SHIFT)
#define MPO_STRM_CTRL 0x48
#define MPO_STRM_CTRL_DEF 0x2
#define MPO_STRM_CTRL_EOF_ISR_M 0x1ULL
#define MPO_STRM_CTRL_EOF_ISR_SHIFT 4
#define MPO_STRM_CTRL_EOF_ISR_MASK (MPO_STRM_CTRL_EOF_ISR_M << MPO_STRM_CTRL_EOF_ISR_SHIFT)
#define MPO_STRM_CTRL_EOF_IMR_M 0x1ULL
#define MPO_STRM_CTRL_EOF_IMR_SHIFT 5
#define MPO_STRM_CTRL_EOF_IMR_MASK (MPO_STRM_CTRL_EOF_IMR_M << MPO_STRM_CTRL_EOF_IMR_SHIFT)
#define MPO_STRM_CTRL_RST_M 0x1ULL
#define MPO_STRM_CTRL_RST_SHIFT 3
#define MPO_STRM_CTRL_RST_MASK (MPO_STRM_CTRL_RST_M << MPO_STRM_CTRL_RST_SHIFT)
#define MPO_STRM_CTRL_RSYNC_EN_M 0x1ULL
#define MPO_STRM_CTRL_RSYNC_EN_SHIFT 1
#define MPO_STRM_CTRL_RSYNC_EN_MASK (MPO_STRM_CTRL_RSYNC_EN_M << MPO_STRM_CTRL_RSYNC_EN_SHIFT)
#define MPO_STRM_CTRL_EN_M 0x1ULL
#define MPO_STRM_CTRL_EN_SHIFT 0
#define MPO_STRM_CTRL_EN_MASK (MPO_STRM_CTRL_EN_M << MPO_STRM_CTRL_EN_SHIFT)
#define MPO_STRM_CTRL_CLEANUP_M 0x1ULL
#define MPO_STRM_CTRL_CLEANUP_SHIFT 2
#define MPO_STRM_CTRL_CLEANUP_MASK (MPO_STRM_CTRL_CLEANUP_M << MPO_STRM_CTRL_CLEANUP_SHIFT)
#define MPO_STRM_CNFG0 0x50
#define MPO_STRM_CNFG0_DEF 0x1e002800003baa0
#define MPO_STRM_CNFG0_IMG_WIDTH_M 0xffffULL
#define MPO_STRM_CNFG0_IMG_WIDTH_SHIFT 32
#define MPO_STRM_CNFG0_IMG_WIDTH_MASK (MPO_STRM_CNFG0_IMG_WIDTH_M << MPO_STRM_CNFG0_IMG_WIDTH_SHIFT)
#define MPO_STRM_CNFG0_IMG_HEIGHT_M 0xffffULL
#define MPO_STRM_CNFG0_IMG_HEIGHT_SHIFT 48
#define MPO_STRM_CNFG0_IMG_HEIGHT_MASK (MPO_STRM_CNFG0_IMG_HEIGHT_M << MPO_STRM_CNFG0_IMG_HEIGHT_SHIFT)
#define MPO_STRM_CNFG0_STRP_HEIGHT_M 0x3fULL
#define MPO_STRM_CNFG0_STRP_HEIGHT_SHIFT 16
#define MPO_STRM_CNFG0_STRP_HEIGHT_MASK (MPO_STRM_CNFG0_STRP_HEIGHT_M << MPO_STRM_CNFG0_STRP_HEIGHT_SHIFT)
#define MPO_STRM_CNFG0_DT_OUT_M 0x3fULL
#define MPO_STRM_CNFG0_DT_OUT_SHIFT 4
#define MPO_STRM_CNFG0_DT_OUT_MASK (MPO_STRM_CNFG0_DT_OUT_M << MPO_STRM_CNFG0_DT_OUT_SHIFT)
#define MPO_STRM_CNFG0_DT_PROC_M 0x3fULL
#define MPO_STRM_CNFG0_DT_PROC_SHIFT 10
#define MPO_STRM_CNFG0_DT_PROC_MASK (MPO_STRM_CNFG0_DT_PROC_M << MPO_STRM_CNFG0_DT_PROC_SHIFT)
#define MPO_STRM_CNFG0_VC_M 0x3ULL
#define MPO_STRM_CNFG0_VC_SHIFT 0
#define MPO_STRM_CNFG0_VC_MASK (MPO_STRM_CNFG0_VC_M << MPO_STRM_CNFG0_VC_SHIFT)
#define MPO_STRM_CNFG1 0x58
#define MPO_STRM_CNFG1_DEF 0x20000
#define MPO_STRM_CNFG1_SEGS_PER_ROW_M 0x7fULL
#define MPO_STRM_CNFG1_SEGS_PER_ROW_SHIFT 16
#define MPO_STRM_CNFG1_SEGS_PER_ROW_MASK (MPO_STRM_CNFG1_SEGS_PER_ROW_M << MPO_STRM_CNFG1_SEGS_PER_ROW_SHIFT)
#define MPO_STRM_CNFG1_SEG_START_M 0x7fULL
#define MPO_STRM_CNFG1_SEG_START_SHIFT 0
#define MPO_STRM_CNFG1_SEG_START_MASK (MPO_STRM_CNFG1_SEG_START_M << MPO_STRM_CNFG1_SEG_START_SHIFT)
#define MPO_STRM_CNFG0_RO 0x60
#define MPO_STRM_CNFG0_RO_DEF 0x1e002800003baa0
#define MPO_STRM_CNFG0_RO_DT_PROC_M 0x3fULL
#define MPO_STRM_CNFG0_RO_DT_PROC_SHIFT 10
#define MPO_STRM_CNFG0_RO_DT_PROC_MASK (MPO_STRM_CNFG0_RO_DT_PROC_M << MPO_STRM_CNFG0_RO_DT_PROC_SHIFT)
#define MPO_STRM_CNFG0_RO_IMG_HEIGHT_M 0xffffULL
#define MPO_STRM_CNFG0_RO_IMG_HEIGHT_SHIFT 48
#define MPO_STRM_CNFG0_RO_IMG_HEIGHT_MASK (MPO_STRM_CNFG0_RO_IMG_HEIGHT_M << MPO_STRM_CNFG0_RO_IMG_HEIGHT_SHIFT)
#define MPO_STRM_CNFG0_RO_DT_OUT_M 0x3fULL
#define MPO_STRM_CNFG0_RO_DT_OUT_SHIFT 4
#define MPO_STRM_CNFG0_RO_DT_OUT_MASK (MPO_STRM_CNFG0_RO_DT_OUT_M << MPO_STRM_CNFG0_RO_DT_OUT_SHIFT)
#define MPO_STRM_CNFG0_RO_IMG_WIDTH_M 0xffffULL
#define MPO_STRM_CNFG0_RO_IMG_WIDTH_SHIFT 32
#define MPO_STRM_CNFG0_RO_IMG_WIDTH_MASK (MPO_STRM_CNFG0_RO_IMG_WIDTH_M << MPO_STRM_CNFG0_RO_IMG_WIDTH_SHIFT)
#define MPO_STRM_CNFG0_RO_STRP_HEIGHT_M 0x3fULL
#define MPO_STRM_CNFG0_RO_STRP_HEIGHT_SHIFT 16
#define MPO_STRM_CNFG0_RO_STRP_HEIGHT_MASK (MPO_STRM_CNFG0_RO_STRP_HEIGHT_M << MPO_STRM_CNFG0_RO_STRP_HEIGHT_SHIFT)
#define MPO_STRM_CNFG0_RO_VC_M 0x3ULL
#define MPO_STRM_CNFG0_RO_VC_SHIFT 0
#define MPO_STRM_CNFG0_RO_VC_MASK (MPO_STRM_CNFG0_RO_VC_M << MPO_STRM_CNFG0_RO_VC_SHIFT)
#define MPO_STRM_CNFG1_RO 0x68
#define MPO_STRM_CNFG1_RO_DEF 0x20000
#define MPO_STRM_CNFG1_RO_SEG_START_M 0x7fULL
#define MPO_STRM_CNFG1_RO_SEG_START_SHIFT 0
#define MPO_STRM_CNFG1_RO_SEG_START_MASK (MPO_STRM_CNFG1_RO_SEG_START_M << MPO_STRM_CNFG1_RO_SEG_START_SHIFT)
#define MPO_STRM_CNFG1_RO_SEGS_PER_ROW_M 0x7fULL
#define MPO_STRM_CNFG1_RO_SEGS_PER_ROW_SHIFT 16
#define MPO_STRM_CNFG1_RO_SEGS_PER_ROW_MASK (MPO_STRM_CNFG1_RO_SEGS_PER_ROW_M << MPO_STRM_CNFG1_RO_SEGS_PER_ROW_SHIFT)
#define MPI_CTRL_I0 0x70
#define MPI_CTRL_I0_DEF 0xf
#define MPI_CTRL_I0_VC_EN_M 0xfULL
#define MPI_CTRL_I0_VC_EN_SHIFT 0
#define MPI_CTRL_I0_VC_EN_MASK (MPI_CTRL_I0_VC_EN_M << MPI_CTRL_I0_VC_EN_SHIFT)
#define MPI_CTRL_I1 0x78
#define MPI_CTRL_I1_DEF 0xf
#define MPI_CTRL_I1_VC_EN_M 0xfULL
#define MPI_CTRL_I1_VC_EN_SHIFT 0
#define MPI_CTRL_I1_VC_EN_MASK (MPI_CTRL_I1_VC_EN_M << MPI_CTRL_I1_VC_EN_SHIFT)
#define MPI_CTRL_I2 0x80
#define MPI_CTRL_I2_DEF 0xf
#define MPI_CTRL_I2_VC_EN_M 0xfULL
#define MPI_CTRL_I2_VC_EN_SHIFT 0
#define MPI_CTRL_I2_VC_EN_MASK (MPI_CTRL_I2_VC_EN_M << MPI_CTRL_I2_VC_EN_SHIFT)
#define MPI_MISC_CTRL_I0 0x88
#define MPI_MISC_CTRL_I0_DEF 0x1
#define MPI_MISC_CTRL_I0_PPREF_CNT_M 0x7ULL
#define MPI_MISC_CTRL_I0_PPREF_CNT_SHIFT 0
#define MPI_MISC_CTRL_I0_PPREF_CNT_MASK (MPI_MISC_CTRL_I0_PPREF_CNT_M << MPI_MISC_CTRL_I0_PPREF_CNT_SHIFT)
#define MPI_MISC_STATUS_I0 0x90
#define MPI_MISC_STATUS_I0_DEF 0x0
#define MPI_MISC_STATUS_I0_PPREF_REQ_CNT_M 0x7ULL
#define MPI_MISC_STATUS_I0_PPREF_REQ_CNT_SHIFT 4
#define MPI_MISC_STATUS_I0_PPREF_REQ_CNT_MASK (MPI_MISC_STATUS_I0_PPREF_REQ_CNT_M << MPI_MISC_STATUS_I0_PPREF_REQ_CNT_SHIFT)
#define MPI_MISC_STATUS_I0_PPREF_FIFO_CNT_M 0x7ULL
#define MPI_MISC_STATUS_I0_PPREF_FIFO_CNT_SHIFT 0
#define MPI_MISC_STATUS_I0_PPREF_FIFO_CNT_MASK (MPI_MISC_STATUS_I0_PPREF_FIFO_CNT_M << MPI_MISC_STATUS_I0_PPREF_FIFO_CNT_SHIFT)
#define MPI_MISC_CTRL_I1 0x98
#define MPI_MISC_CTRL_I1_DEF 0x1
#define MPI_MISC_CTRL_I1_PPREF_CNT_M 0x7ULL
#define MPI_MISC_CTRL_I1_PPREF_CNT_SHIFT 0
#define MPI_MISC_CTRL_I1_PPREF_CNT_MASK (MPI_MISC_CTRL_I1_PPREF_CNT_M << MPI_MISC_CTRL_I1_PPREF_CNT_SHIFT)
#define MPI_MISC_STATUS_I1 0xa0
#define MPI_MISC_STATUS_I1_DEF 0x0
#define MPI_MISC_STATUS_I1_PPREF_FIFO_CNT_M 0x7ULL
#define MPI_MISC_STATUS_I1_PPREF_FIFO_CNT_SHIFT 0
#define MPI_MISC_STATUS_I1_PPREF_FIFO_CNT_MASK (MPI_MISC_STATUS_I1_PPREF_FIFO_CNT_M << MPI_MISC_STATUS_I1_PPREF_FIFO_CNT_SHIFT)
#define MPI_MISC_STATUS_I1_PPREF_REQ_CNT_M 0x7ULL
#define MPI_MISC_STATUS_I1_PPREF_REQ_CNT_SHIFT 4
#define MPI_MISC_STATUS_I1_PPREF_REQ_CNT_MASK (MPI_MISC_STATUS_I1_PPREF_REQ_CNT_M << MPI_MISC_STATUS_I1_PPREF_REQ_CNT_SHIFT)
#define MPI_MISC_CTRL_I2 0xa8
#define MPI_MISC_CTRL_I2_DEF 0x1
#define MPI_MISC_CTRL_I2_PPREF_CNT_M 0x7ULL
#define MPI_MISC_CTRL_I2_PPREF_CNT_SHIFT 0
#define MPI_MISC_CTRL_I2_PPREF_CNT_MASK (MPI_MISC_CTRL_I2_PPREF_CNT_M << MPI_MISC_CTRL_I2_PPREF_CNT_SHIFT)
#define MPI_MISC_STATUS_I2 0xb0
#define MPI_MISC_STATUS_I2_DEF 0x0
#define MPI_MISC_STATUS_I2_PPREF_FIFO_CNT_M 0x7ULL
#define MPI_MISC_STATUS_I2_PPREF_FIFO_CNT_SHIFT 0
#define MPI_MISC_STATUS_I2_PPREF_FIFO_CNT_MASK (MPI_MISC_STATUS_I2_PPREF_FIFO_CNT_M << MPI_MISC_STATUS_I2_PPREF_FIFO_CNT_SHIFT)
#define MPI_MISC_STATUS_I2_PPREF_REQ_CNT_M 0x7ULL
#define MPI_MISC_STATUS_I2_PPREF_REQ_CNT_SHIFT 4
#define MPI_MISC_STATUS_I2_PPREF_REQ_CNT_MASK (MPI_MISC_STATUS_I2_PPREF_REQ_CNT_M << MPI_MISC_STATUS_I2_PPREF_REQ_CNT_SHIFT)
#define MPO_CTRL_I0 0xb8
#define MPO_CTRL_I0_DEF 0xf
#define MPO_CTRL_I0_ARB_WEIGHT0_M 0x3fULL
#define MPO_CTRL_I0_ARB_WEIGHT0_SHIFT 8
#define MPO_CTRL_I0_ARB_WEIGHT0_MASK (MPO_CTRL_I0_ARB_WEIGHT0_M << MPO_CTRL_I0_ARB_WEIGHT0_SHIFT)
#define MPO_CTRL_I0_ARB_WEIGHT1_M 0x3fULL
#define MPO_CTRL_I0_ARB_WEIGHT1_SHIFT 16
#define MPO_CTRL_I0_ARB_WEIGHT1_MASK (MPO_CTRL_I0_ARB_WEIGHT1_M << MPO_CTRL_I0_ARB_WEIGHT1_SHIFT)
#define MPO_CTRL_I0_VC_EN_M 0xfULL
#define MPO_CTRL_I0_VC_EN_SHIFT 0
#define MPO_CTRL_I0_VC_EN_MASK (MPO_CTRL_I0_VC_EN_M << MPO_CTRL_I0_VC_EN_SHIFT)
#define MPO_CTRL_I0_ARB_MODE_M 0x1ULL
#define MPO_CTRL_I0_ARB_MODE_SHIFT 4
#define MPO_CTRL_I0_ARB_MODE_MASK (MPO_CTRL_I0_ARB_MODE_M << MPO_CTRL_I0_ARB_MODE_SHIFT)
#define MPO_CTRL_I0_ARB_RST_M 0x1ULL
#define MPO_CTRL_I0_ARB_RST_SHIFT 5
#define MPO_CTRL_I0_ARB_RST_MASK (MPO_CTRL_I0_ARB_RST_M << MPO_CTRL_I0_ARB_RST_SHIFT)
#define MPO_CTRL_I1 0xc0
#define MPO_CTRL_I1_DEF 0xf
#define MPO_CTRL_I1_ARB_WEIGHT1_M 0x3fULL
#define MPO_CTRL_I1_ARB_WEIGHT1_SHIFT 16
#define MPO_CTRL_I1_ARB_WEIGHT1_MASK (MPO_CTRL_I1_ARB_WEIGHT1_M << MPO_CTRL_I1_ARB_WEIGHT1_SHIFT)
#define MPO_CTRL_I1_ARB_WEIGHT0_M 0x3fULL
#define MPO_CTRL_I1_ARB_WEIGHT0_SHIFT 8
#define MPO_CTRL_I1_ARB_WEIGHT0_MASK (MPO_CTRL_I1_ARB_WEIGHT0_M << MPO_CTRL_I1_ARB_WEIGHT0_SHIFT)
#define MPO_CTRL_I1_ARB_RST_M 0x1ULL
#define MPO_CTRL_I1_ARB_RST_SHIFT 5
#define MPO_CTRL_I1_ARB_RST_MASK (MPO_CTRL_I1_ARB_RST_M << MPO_CTRL_I1_ARB_RST_SHIFT)
#define MPO_CTRL_I1_ARB_MODE_M 0x1ULL
#define MPO_CTRL_I1_ARB_MODE_SHIFT 4
#define MPO_CTRL_I1_ARB_MODE_MASK (MPO_CTRL_I1_ARB_MODE_M << MPO_CTRL_I1_ARB_MODE_SHIFT)
#define MPO_CTRL_I1_VC_EN_M 0xfULL
#define MPO_CTRL_I1_VC_EN_SHIFT 0
#define MPO_CTRL_I1_VC_EN_MASK (MPO_CTRL_I1_VC_EN_M << MPO_CTRL_I1_VC_EN_SHIFT)
#define MIF_SPARE 0xc8
#define MIF_SPARE_DEF 0x0
#define MIF_SPARE_SPARE8_M 0x1ULL
#define MIF_SPARE_SPARE8_SHIFT 8
#define MIF_SPARE_SPARE8_MASK (MIF_SPARE_SPARE8_M << MIF_SPARE_SPARE8_SHIFT)
#define MIF_SPARE_SPARE9_M 0x1ULL
#define MIF_SPARE_SPARE9_SHIFT 9
#define MIF_SPARE_SPARE9_MASK (MIF_SPARE_SPARE9_M << MIF_SPARE_SPARE9_SHIFT)
#define MIF_SPARE_SPARE0_M 0x1ULL
#define MIF_SPARE_SPARE0_SHIFT 0
#define MIF_SPARE_SPARE0_MASK (MIF_SPARE_SPARE0_M << MIF_SPARE_SPARE0_SHIFT)
#define MIF_SPARE_SPARE1_M 0x1ULL
#define MIF_SPARE_SPARE1_SHIFT 1
#define MIF_SPARE_SPARE1_MASK (MIF_SPARE_SPARE1_M << MIF_SPARE_SPARE1_SHIFT)
#define MIF_SPARE_SPARE2_M 0x1ULL
#define MIF_SPARE_SPARE2_SHIFT 2
#define MIF_SPARE_SPARE2_MASK (MIF_SPARE_SPARE2_M << MIF_SPARE_SPARE2_SHIFT)
#define MIF_SPARE_SPARE3_M 0x1ULL
#define MIF_SPARE_SPARE3_SHIFT 3
#define MIF_SPARE_SPARE3_MASK (MIF_SPARE_SPARE3_M << MIF_SPARE_SPARE3_SHIFT)
#define MIF_SPARE_SPARE4_M 0x1ULL
#define MIF_SPARE_SPARE4_SHIFT 4
#define MIF_SPARE_SPARE4_MASK (MIF_SPARE_SPARE4_M << MIF_SPARE_SPARE4_SHIFT)
#define MIF_SPARE_SPARE5_M 0x1ULL
#define MIF_SPARE_SPARE5_SHIFT 5
#define MIF_SPARE_SPARE5_MASK (MIF_SPARE_SPARE5_M << MIF_SPARE_SPARE5_SHIFT)
#define MIF_SPARE_SPARE6_M 0x1ULL
#define MIF_SPARE_SPARE6_SHIFT 6
#define MIF_SPARE_SPARE6_MASK (MIF_SPARE_SPARE6_M << MIF_SPARE_SPARE6_SHIFT)
#define MIF_SPARE_SPARE7_M 0x1ULL
#define MIF_SPARE_SPARE7_SHIFT 7
#define MIF_SPARE_SPARE7_MASK (MIF_SPARE_SPARE7_M << MIF_SPARE_SPARE7_SHIFT)
#define MIF_SPARE_SPARE12_M 0x1ULL
#define MIF_SPARE_SPARE12_SHIFT 12
#define MIF_SPARE_SPARE12_MASK (MIF_SPARE_SPARE12_M << MIF_SPARE_SPARE12_SHIFT)
#define MIF_SPARE_SPARE13_M 0x1ULL
#define MIF_SPARE_SPARE13_SHIFT 13
#define MIF_SPARE_SPARE13_MASK (MIF_SPARE_SPARE13_M << MIF_SPARE_SPARE13_SHIFT)
#define MIF_SPARE_SPARE10_M 0x1ULL
#define MIF_SPARE_SPARE10_SHIFT 10
#define MIF_SPARE_SPARE10_MASK (MIF_SPARE_SPARE10_M << MIF_SPARE_SPARE10_SHIFT)
#define MIF_SPARE_SPARE11_M 0x1ULL
#define MIF_SPARE_SPARE11_SHIFT 11
#define MIF_SPARE_SPARE11_MASK (MIF_SPARE_SPARE11_M << MIF_SPARE_SPARE11_SHIFT)
#define MIF_SPARE_SPARE16_M 0x1ULL
#define MIF_SPARE_SPARE16_SHIFT 16
#define MIF_SPARE_SPARE16_MASK (MIF_SPARE_SPARE16_M << MIF_SPARE_SPARE16_SHIFT)
#define MIF_SPARE_SPARE17_M 0x1ULL
#define MIF_SPARE_SPARE17_SHIFT 17
#define MIF_SPARE_SPARE17_MASK (MIF_SPARE_SPARE17_M << MIF_SPARE_SPARE17_SHIFT)
#define MIF_SPARE_SPARE14_M 0x1ULL
#define MIF_SPARE_SPARE14_SHIFT 14
#define MIF_SPARE_SPARE14_MASK (MIF_SPARE_SPARE14_M << MIF_SPARE_SPARE14_SHIFT)
#define MIF_SPARE_SPARE15_M 0x1ULL
#define MIF_SPARE_SPARE15_SHIFT 15
#define MIF_SPARE_SPARE15_MASK (MIF_SPARE_SPARE15_M << MIF_SPARE_SPARE15_SHIFT)
#define MIF_SPARE_SPARE18_M 0x1ULL
#define MIF_SPARE_SPARE18_SHIFT 18
#define MIF_SPARE_SPARE18_MASK (MIF_SPARE_SPARE18_M << MIF_SPARE_SPARE18_SHIFT)
#define MIF_SPARE_SPARE19_M 0x1ULL
#define MIF_SPARE_SPARE19_SHIFT 19
#define MIF_SPARE_SPARE19_MASK (MIF_SPARE_SPARE19_M << MIF_SPARE_SPARE19_SHIFT)
#define MIF_SPARE_SPARE30_M 0x1ULL
#define MIF_SPARE_SPARE30_SHIFT 30
#define MIF_SPARE_SPARE30_MASK (MIF_SPARE_SPARE30_M << MIF_SPARE_SPARE30_SHIFT)
#define MIF_SPARE_SPARE31_M 0x1ULL
#define MIF_SPARE_SPARE31_SHIFT 31
#define MIF_SPARE_SPARE31_MASK (MIF_SPARE_SPARE31_M << MIF_SPARE_SPARE31_SHIFT)
#define MIF_SPARE_SPARE29_M 0x1ULL
#define MIF_SPARE_SPARE29_SHIFT 29
#define MIF_SPARE_SPARE29_MASK (MIF_SPARE_SPARE29_M << MIF_SPARE_SPARE29_SHIFT)
#define MIF_SPARE_SPARE28_M 0x1ULL
#define MIF_SPARE_SPARE28_SHIFT 28
#define MIF_SPARE_SPARE28_MASK (MIF_SPARE_SPARE28_M << MIF_SPARE_SPARE28_SHIFT)
#define MIF_SPARE_SPARE23_M 0x1ULL
#define MIF_SPARE_SPARE23_SHIFT 23
#define MIF_SPARE_SPARE23_MASK (MIF_SPARE_SPARE23_M << MIF_SPARE_SPARE23_SHIFT)
#define MIF_SPARE_SPARE22_M 0x1ULL
#define MIF_SPARE_SPARE22_SHIFT 22
#define MIF_SPARE_SPARE22_MASK (MIF_SPARE_SPARE22_M << MIF_SPARE_SPARE22_SHIFT)
#define MIF_SPARE_SPARE21_M 0x1ULL
#define MIF_SPARE_SPARE21_SHIFT 21
#define MIF_SPARE_SPARE21_MASK (MIF_SPARE_SPARE21_M << MIF_SPARE_SPARE21_SHIFT)
#define MIF_SPARE_SPARE20_M 0x1ULL
#define MIF_SPARE_SPARE20_SHIFT 20
#define MIF_SPARE_SPARE20_MASK (MIF_SPARE_SPARE20_M << MIF_SPARE_SPARE20_SHIFT)
#define MIF_SPARE_SPARE27_M 0x1ULL
#define MIF_SPARE_SPARE27_SHIFT 27
#define MIF_SPARE_SPARE27_MASK (MIF_SPARE_SPARE27_M << MIF_SPARE_SPARE27_SHIFT)
#define MIF_SPARE_SPARE26_M 0x1ULL
#define MIF_SPARE_SPARE26_SHIFT 26
#define MIF_SPARE_SPARE26_MASK (MIF_SPARE_SPARE26_M << MIF_SPARE_SPARE26_SHIFT)
#define MIF_SPARE_SPARE25_M 0x1ULL
#define MIF_SPARE_SPARE25_SHIFT 25
#define MIF_SPARE_SPARE25_MASK (MIF_SPARE_SPARE25_M << MIF_SPARE_SPARE25_SHIFT)
#define MIF_SPARE_SPARE24_M 0x1ULL
#define MIF_SPARE_SPARE24_SHIFT 24
#define MIF_SPARE_SPARE24_MASK (MIF_SPARE_SPARE24_M << MIF_SPARE_SPARE24_SHIFT)

/* Module : IPU_LIB_DREGFILE_STP*/
#define STP_SEL 0x0
#define STP_SEL_DEF 0xf
#define STP_SEL_STP_SEL_M 0xfULL
#define STP_SEL_STP_SEL_SHIFT 0
#define STP_SEL_STP_SEL_MASK (STP_SEL_STP_SEL_M << STP_SEL_STP_SEL_SHIFT)
#define STP_CTRL 0x8
#define STP_CTRL_DEF 0xffff0000
#define STP_CTRL_INT_M 0x1ULL
#define STP_CTRL_INT_SHIFT 3
#define STP_CTRL_INT_MASK (STP_CTRL_INT_M << STP_CTRL_INT_SHIFT)
#define STP_CTRL_ENA_M 0x1ULL
#define STP_CTRL_ENA_SHIFT 0
#define STP_CTRL_ENA_MASK (STP_CTRL_ENA_M << STP_CTRL_ENA_SHIFT)
#define STP_CTRL_LBP_MASK_M 0xffffULL
#define STP_CTRL_LBP_MASK_SHIFT 16
#define STP_CTRL_LBP_MASK_MASK (STP_CTRL_LBP_MASK_M << STP_CTRL_LBP_MASK_SHIFT)
#define STP_CTRL_RESUME_M 0x1ULL
#define STP_CTRL_RESUME_SHIFT 2
#define STP_CTRL_RESUME_MASK (STP_CTRL_RESUME_M << STP_CTRL_RESUME_SHIFT)
#define STP_CTRL_RESET_M 0x1ULL
#define STP_CTRL_RESET_SHIFT 1
#define STP_CTRL_RESET_MASK (STP_CTRL_RESET_M << STP_CTRL_RESET_SHIFT)
#define STP_STAT 0x10
#define STP_STAT_DEF 0x0
#define STP_STAT_PC_M 0x7ffULL
#define STP_STAT_PC_SHIFT 0
#define STP_STAT_PC_MASK (STP_STAT_PC_M << STP_STAT_PC_SHIFT)
#define STP_STAT_STALLED_M 0x1ULL
#define STP_STAT_STALLED_SHIFT 32
#define STP_STAT_STALLED_MASK (STP_STAT_STALLED_M << STP_STAT_STALLED_SHIFT)
#define STP_STAT_INT_CODE_M 0xffffULL
#define STP_STAT_INT_CODE_SHIFT 16
#define STP_STAT_INT_CODE_MASK (STP_STAT_INT_CODE_M << STP_STAT_INT_CODE_SHIFT)
#define STP_CAP 0x18
#define STP_CAP_DEF 0x4080040004000800
#define STP_CAP_HALO_MEM_M 0xffULL
#define STP_CAP_HALO_MEM_SHIFT 56
#define STP_CAP_HALO_MEM_MASK (STP_CAP_HALO_MEM_M << STP_CAP_HALO_MEM_SHIFT)
#define STP_CAP_SCALAR_MEM_M 0xffffULL
#define STP_CAP_SCALAR_MEM_SHIFT 16
#define STP_CAP_SCALAR_MEM_MASK (STP_CAP_SCALAR_MEM_M << STP_CAP_SCALAR_MEM_SHIFT)
#define STP_CAP_CONST_MEM_M 0xffffULL
#define STP_CAP_CONST_MEM_SHIFT 32
#define STP_CAP_CONST_MEM_MASK (STP_CAP_CONST_MEM_M << STP_CAP_CONST_MEM_SHIFT)
#define STP_CAP_INST_MEM_M 0xffffULL
#define STP_CAP_INST_MEM_SHIFT 0
#define STP_CAP_INST_MEM_MASK (STP_CAP_INST_MEM_M << STP_CAP_INST_MEM_SHIFT)
#define STP_CAP_VECTOR_MEM_M 0xffULL
#define STP_CAP_VECTOR_MEM_SHIFT 48
#define STP_CAP_VECTOR_MEM_MASK (STP_CAP_VECTOR_MEM_M << STP_CAP_VECTOR_MEM_SHIFT)
#define STP_RAM_CTRL 0x20
#define STP_RAM_CTRL_DEF 0x0
#define STP_RAM_CTRL_RAM_TARG_M 0xfULL
#define STP_RAM_CTRL_RAM_TARG_SHIFT 8
#define STP_RAM_CTRL_RAM_TARG_MASK (STP_RAM_CTRL_RAM_TARG_M << STP_RAM_CTRL_RAM_TARG_SHIFT)
#define STP_RAM_CTRL_WRITE_M 0x1ULL
#define STP_RAM_CTRL_WRITE_SHIFT 1
#define STP_RAM_CTRL_WRITE_MASK (STP_RAM_CTRL_WRITE_M << STP_RAM_CTRL_WRITE_SHIFT)
#define STP_RAM_CTRL_RAM_ADDR_M 0xffffULL
#define STP_RAM_CTRL_RAM_ADDR_SHIFT 16
#define STP_RAM_CTRL_RAM_ADDR_MASK (STP_RAM_CTRL_RAM_ADDR_M << STP_RAM_CTRL_RAM_ADDR_SHIFT)
#define STP_RAM_CTRL_RUN_M 0x1ULL
#define STP_RAM_CTRL_RUN_SHIFT 0
#define STP_RAM_CTRL_RUN_MASK (STP_RAM_CTRL_RUN_M << STP_RAM_CTRL_RUN_SHIFT)
#define STP_RAM_CTRL_PRI_M 0x1ULL
#define STP_RAM_CTRL_PRI_SHIFT 2
#define STP_RAM_CTRL_PRI_MASK (STP_RAM_CTRL_PRI_M << STP_RAM_CTRL_PRI_SHIFT)
#define STP_RAM_DATA0 0x28
#define STP_RAM_DATA0_DEF 0x0
#define STP_RAM_DATA1 0x30
#define STP_RAM_DATA1_DEF 0x0
#define STP_PMON_CFG 0x38
#define STP_PMON_CFG_DEF 0x0
#define STP_PMON_CFG_ENABLE_M 0x1ULL
#define STP_PMON_CFG_ENABLE_SHIFT 0
#define STP_PMON_CFG_ENABLE_MASK (STP_PMON_CFG_ENABLE_M << STP_PMON_CFG_ENABLE_SHIFT)
#define STP_PMON_CNT_0_CFG 0x40
#define STP_PMON_CNT_0_CFG_DEF 0x0
#define STP_PMON_CNT_0_CFG_INC_MATCH_M 0xfULL
#define STP_PMON_CNT_0_CFG_INC_MATCH_SHIFT 43
#define STP_PMON_CNT_0_CFG_INC_MATCH_MASK (STP_PMON_CNT_0_CFG_INC_MATCH_M << STP_PMON_CNT_0_CFG_INC_MATCH_SHIFT)
#define STP_PMON_CNT_0_CFG_INC_SEL_M 0x1fULL
#define STP_PMON_CNT_0_CFG_INC_SEL_SHIFT 32
#define STP_PMON_CNT_0_CFG_INC_SEL_MASK (STP_PMON_CNT_0_CFG_INC_SEL_M << STP_PMON_CNT_0_CFG_INC_SEL_SHIFT)
#define STP_PMON_CNT_0_CFG_DEC_MATCH_M 0xfULL
#define STP_PMON_CNT_0_CFG_DEC_MATCH_SHIFT 59
#define STP_PMON_CNT_0_CFG_DEC_MATCH_MASK (STP_PMON_CNT_0_CFG_DEC_MATCH_M << STP_PMON_CNT_0_CFG_DEC_MATCH_SHIFT)
#define STP_PMON_CNT_0_CFG_DEC_SEL_M 0x1fULL
#define STP_PMON_CNT_0_CFG_DEC_SEL_SHIFT 48
#define STP_PMON_CNT_0_CFG_DEC_SEL_MASK (STP_PMON_CNT_0_CFG_DEC_SEL_M << STP_PMON_CNT_0_CFG_DEC_SEL_SHIFT)
#define STP_PMON_CNT_0_CFG_THRESHOLD_M 0xffULL
#define STP_PMON_CNT_0_CFG_THRESHOLD_SHIFT 3
#define STP_PMON_CNT_0_CFG_THRESHOLD_MASK (STP_PMON_CNT_0_CFG_THRESHOLD_M << STP_PMON_CNT_0_CFG_THRESHOLD_SHIFT)
#define STP_PMON_CNT_0_CFG_INC_INV_M 0x1ULL
#define STP_PMON_CNT_0_CFG_INC_INV_SHIFT 47
#define STP_PMON_CNT_0_CFG_INC_INV_MASK (STP_PMON_CNT_0_CFG_INC_INV_M << STP_PMON_CNT_0_CFG_INC_INV_SHIFT)
#define STP_PMON_CNT_0_CFG_DEC_MASK_M 0xfULL
#define STP_PMON_CNT_0_CFG_DEC_MASK_SHIFT 55
#define STP_PMON_CNT_0_CFG_DEC_MASK_MASK (STP_PMON_CNT_0_CFG_DEC_MASK_M << STP_PMON_CNT_0_CFG_DEC_MASK_SHIFT)
#define STP_PMON_CNT_0_CFG_MODE_M 0x7ULL
#define STP_PMON_CNT_0_CFG_MODE_SHIFT 0
#define STP_PMON_CNT_0_CFG_MODE_MASK (STP_PMON_CNT_0_CFG_MODE_M << STP_PMON_CNT_0_CFG_MODE_SHIFT)
#define STP_PMON_CNT_0_CFG_DEC_INV_M 0x1ULL
#define STP_PMON_CNT_0_CFG_DEC_INV_SHIFT 63
#define STP_PMON_CNT_0_CFG_DEC_INV_MASK (STP_PMON_CNT_0_CFG_DEC_INV_M << STP_PMON_CNT_0_CFG_DEC_INV_SHIFT)
#define STP_PMON_CNT_0_CFG_INC_MASK_M 0xfULL
#define STP_PMON_CNT_0_CFG_INC_MASK_SHIFT 39
#define STP_PMON_CNT_0_CFG_INC_MASK_MASK (STP_PMON_CNT_0_CFG_INC_MASK_M << STP_PMON_CNT_0_CFG_INC_MASK_SHIFT)
#define STP_PMON_CNT_0 0x48
#define STP_PMON_CNT_0_DEF 0x0
#define STP_PMON_CNT_0_CNT_M 0xffffffffffULL
#define STP_PMON_CNT_0_CNT_SHIFT 0
#define STP_PMON_CNT_0_CNT_MASK (STP_PMON_CNT_0_CNT_M << STP_PMON_CNT_0_CNT_SHIFT)
#define STP_PMON_CNT_0_STS_ACC 0x50
#define STP_PMON_CNT_0_STS_ACC_DEF 0x0
#define STP_PMON_CNT_0_STS 0x58
#define STP_PMON_CNT_0_STS_DEF 0x0
#define STP_PMON_CNT_0_STS_ACC_UF_M 0x1ULL
#define STP_PMON_CNT_0_STS_ACC_UF_SHIFT 1
#define STP_PMON_CNT_0_STS_ACC_UF_MASK (STP_PMON_CNT_0_STS_ACC_UF_M << STP_PMON_CNT_0_STS_ACC_UF_SHIFT)
#define STP_PMON_CNT_0_STS_ACC_OF_M 0x1ULL
#define STP_PMON_CNT_0_STS_ACC_OF_SHIFT 0
#define STP_PMON_CNT_0_STS_ACC_OF_MASK (STP_PMON_CNT_0_STS_ACC_OF_M << STP_PMON_CNT_0_STS_ACC_OF_SHIFT)
#define STP_PMON_CNT_0_STS_CNT_OF_M 0x1ULL
#define STP_PMON_CNT_0_STS_CNT_OF_SHIFT 2
#define STP_PMON_CNT_0_STS_CNT_OF_MASK (STP_PMON_CNT_0_STS_CNT_OF_M << STP_PMON_CNT_0_STS_CNT_OF_SHIFT)
#define STP_PMON_CNT_1_CFG 0x60
#define STP_PMON_CNT_1_CFG_DEF 0x0
#define STP_PMON_CNT_1_CFG_MODE_M 0x7ULL
#define STP_PMON_CNT_1_CFG_MODE_SHIFT 0
#define STP_PMON_CNT_1_CFG_MODE_MASK (STP_PMON_CNT_1_CFG_MODE_M << STP_PMON_CNT_1_CFG_MODE_SHIFT)
#define STP_PMON_CNT_1_CFG_DEC_MASK_M 0xfULL
#define STP_PMON_CNT_1_CFG_DEC_MASK_SHIFT 55
#define STP_PMON_CNT_1_CFG_DEC_MASK_MASK (STP_PMON_CNT_1_CFG_DEC_MASK_M << STP_PMON_CNT_1_CFG_DEC_MASK_SHIFT)
#define STP_PMON_CNT_1_CFG_INC_INV_M 0x1ULL
#define STP_PMON_CNT_1_CFG_INC_INV_SHIFT 47
#define STP_PMON_CNT_1_CFG_INC_INV_MASK (STP_PMON_CNT_1_CFG_INC_INV_M << STP_PMON_CNT_1_CFG_INC_INV_SHIFT)
#define STP_PMON_CNT_1_CFG_INC_MASK_M 0xfULL
#define STP_PMON_CNT_1_CFG_INC_MASK_SHIFT 39
#define STP_PMON_CNT_1_CFG_INC_MASK_MASK (STP_PMON_CNT_1_CFG_INC_MASK_M << STP_PMON_CNT_1_CFG_INC_MASK_SHIFT)
#define STP_PMON_CNT_1_CFG_INC_MATCH_M 0xfULL
#define STP_PMON_CNT_1_CFG_INC_MATCH_SHIFT 43
#define STP_PMON_CNT_1_CFG_INC_MATCH_MASK (STP_PMON_CNT_1_CFG_INC_MATCH_M << STP_PMON_CNT_1_CFG_INC_MATCH_SHIFT)
#define STP_PMON_CNT_1_CFG_DEC_INV_M 0x1ULL
#define STP_PMON_CNT_1_CFG_DEC_INV_SHIFT 63
#define STP_PMON_CNT_1_CFG_DEC_INV_MASK (STP_PMON_CNT_1_CFG_DEC_INV_M << STP_PMON_CNT_1_CFG_DEC_INV_SHIFT)
#define STP_PMON_CNT_1_CFG_DEC_MATCH_M 0xfULL
#define STP_PMON_CNT_1_CFG_DEC_MATCH_SHIFT 59
#define STP_PMON_CNT_1_CFG_DEC_MATCH_MASK (STP_PMON_CNT_1_CFG_DEC_MATCH_M << STP_PMON_CNT_1_CFG_DEC_MATCH_SHIFT)
#define STP_PMON_CNT_1_CFG_THRESHOLD_M 0xffULL
#define STP_PMON_CNT_1_CFG_THRESHOLD_SHIFT 3
#define STP_PMON_CNT_1_CFG_THRESHOLD_MASK (STP_PMON_CNT_1_CFG_THRESHOLD_M << STP_PMON_CNT_1_CFG_THRESHOLD_SHIFT)
#define STP_PMON_CNT_1_CFG_INC_SEL_M 0x1fULL
#define STP_PMON_CNT_1_CFG_INC_SEL_SHIFT 32
#define STP_PMON_CNT_1_CFG_INC_SEL_MASK (STP_PMON_CNT_1_CFG_INC_SEL_M << STP_PMON_CNT_1_CFG_INC_SEL_SHIFT)
#define STP_PMON_CNT_1_CFG_DEC_SEL_M 0x1fULL
#define STP_PMON_CNT_1_CFG_DEC_SEL_SHIFT 48
#define STP_PMON_CNT_1_CFG_DEC_SEL_MASK (STP_PMON_CNT_1_CFG_DEC_SEL_M << STP_PMON_CNT_1_CFG_DEC_SEL_SHIFT)
#define STP_PMON_CNT_1 0x68
#define STP_PMON_CNT_1_DEF 0x0
#define STP_PMON_CNT_1_CNT_M 0xffffffffffULL
#define STP_PMON_CNT_1_CNT_SHIFT 0
#define STP_PMON_CNT_1_CNT_MASK (STP_PMON_CNT_1_CNT_M << STP_PMON_CNT_1_CNT_SHIFT)
#define STP_PMON_CNT_1_STS_ACC 0x70
#define STP_PMON_CNT_1_STS_ACC_DEF 0x0
#define STP_PMON_CNT_1_STS 0x78
#define STP_PMON_CNT_1_STS_DEF 0x0
#define STP_PMON_CNT_1_STS_CNT_OF_M 0x1ULL
#define STP_PMON_CNT_1_STS_CNT_OF_SHIFT 2
#define STP_PMON_CNT_1_STS_CNT_OF_MASK (STP_PMON_CNT_1_STS_CNT_OF_M << STP_PMON_CNT_1_STS_CNT_OF_SHIFT)
#define STP_PMON_CNT_1_STS_ACC_UF_M 0x1ULL
#define STP_PMON_CNT_1_STS_ACC_UF_SHIFT 1
#define STP_PMON_CNT_1_STS_ACC_UF_MASK (STP_PMON_CNT_1_STS_ACC_UF_M << STP_PMON_CNT_1_STS_ACC_UF_SHIFT)
#define STP_PMON_CNT_1_STS_ACC_OF_M 0x1ULL
#define STP_PMON_CNT_1_STS_ACC_OF_SHIFT 0
#define STP_PMON_CNT_1_STS_ACC_OF_MASK (STP_PMON_CNT_1_STS_ACC_OF_M << STP_PMON_CNT_1_STS_ACC_OF_SHIFT)

#endif /* __PAINTBOX_REGS_V1_GENERATED_H__ */
