<module name="ISP_HIST" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HIST_PID" acronym="HIST_PID" offset="0x0" width="32" description="PERIPHERAL ID REGISTER">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="TID" width="8" begin="23" end="16" resetval="0x08" description="Peripheral identification: HIST MODULE" range="" rwaccess="R"/>
    <bitfield id="CID" width="8" begin="15" end="8" resetval="0xFE" description="Class identification:Camera ISP" range="" rwaccess="R"/>
    <bitfield id="PREV" width="8" begin="7" end="0" resetval="TI internal data" description="Peripheral revision number" range="" rwaccess="R"/>
  </register>
  <register id="HIST_PCR" acronym="HIST_PCR" offset="0x4" width="32" description="PERIPHERAL CONTROL REGISTER">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="1" end="1" resetval="0x0" description="HIST module busy." range="" rwaccess="RW">
      <bitenum value="0" token="BUSY_0" description="Module is not busy."/>
      <bitenum value="1" token="BUSY_1" description="Module is busy."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="HIST module enable." range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="Disable module"/>
      <bitenum value="1" token="ENABLE_1" description="Enable module"/>
    </bitfield>
  </register>
  <register id="HIST_CNT" acronym="HIST_CNT" offset="0x8" width="32" description="HISTOGRAM CONTROL REGISTER">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="DATSIZ" width="1" begin="8" end="8" resetval="0x0" description="Input data width" range="" rwaccess="RW">
      <bitenum value="0" token="DATSIZ_0" description="The pixels are coded on more than 8 bits."/>
      <bitenum value="1" token="DATSIZ_1" description="The pixels are coded on 8 bits."/>
    </bitfield>
    <bitfield id="CLR" width="1" begin="7" end="7" resetval="0x0" description="Clear histogram data after read." range="" rwaccess="RW">
      <bitenum value="0" token="CLR_0" description="Don't clear the data after read."/>
      <bitenum value="1" token="CLR_1" description="Clear the data after read."/>
    </bitfield>
    <bitfield id="CFA" width="1" begin="6" end="6" resetval="0x0" description="CFA pattern." range="" rwaccess="RW">
      <bitenum value="0" token="CFA_0" description="Bayer pattern."/>
      <bitenum value="1" token="CFA_1" description="Reserved."/>
    </bitfield>
    <bitfield id="BINS" width="2" begin="5" end="4" resetval="0x0" description="Number of bins." range="" rwaccess="RW">
      <bitenum value="0" token="BINS_0" description="32 bins, REGIONS 0, 1, 2 and 3 are active."/>
      <bitenum value="1" token="BINS_1" description="64 bins, REGIONS 0, 1, 2 and 3 are active."/>
      <bitenum value="2" token="BINS_2" description="128 bins, REGIONS 0 and 1 are active."/>
      <bitenum value="3" token="BINS_3" description="256 bins, REGION 0 is active."/>
    </bitfield>
    <bitfield id="SOURCE" width="1" begin="3" end="3" resetval="0x0" description="Input source." range="" rwaccess="RW">
      <bitenum value="0" token="SOURCE_0" description="The input data comes from the CCDC module."/>
      <bitenum value="1" token="SOURCE_1" description="The input data comes from memory."/>
    </bitfield>
    <bitfield id="SHIFT" width="3" begin="2" end="0" resetval="0x0" description="Shift value. The pixel data is right shifted before the binning operation. The shift value can vary from 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_WB_GAIN" acronym="HIST_WB_GAIN" offset="0xC" width="32" description="HISTOGRAM WHITE BALANCE GAIN REGISTER">
    <bitfield id="WG00" width="8" begin="31" end="24" resetval="0x20" description="White balance gain 00. The gain value is unsigned and in 3Q5 representation. It varies from 0 to 7.96875." range="" rwaccess="RW"/>
    <bitfield id="WG01" width="8" begin="23" end="16" resetval="0x20" description="White balance gain 01. The gain value is unsigned and in 3Q5 representation. It varies from 0 to 7.96875." range="" rwaccess="RW"/>
    <bitfield id="WG02" width="8" begin="15" end="8" resetval="0x20" description="White balance gain 02. The gain value is unsigned and in 3Q5 representation. It varies from 0 to 7.96875." range="" rwaccess="RW"/>
    <bitfield id="WG03" width="8" begin="7" end="0" resetval="0x20" description="White balance gain 03. The gain value is unsigned and in 3Q5 representation. It varies from 0 to 7.96875." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_HORZ_0" acronym="HIST_Rn_HORZ_0" offset="0x10" width="32" description="REGION n HORIZONTAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSTART" width="14" begin="29" end="16" resetval="0x0000" description="Horizontal start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HEND" width="14" begin="13" end="0" resetval="0x0000" description="Horizontal end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_HORZ_1" acronym="HIST_Rn_HORZ_1" offset="0x18" width="32" description="REGION n HORIZONTAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSTART" width="14" begin="29" end="16" resetval="0x0000" description="Horizontal start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HEND" width="14" begin="13" end="0" resetval="0x0000" description="Horizontal end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_HORZ_2" acronym="HIST_Rn_HORZ_2" offset="0x20" width="32" description="REGION n HORIZONTAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSTART" width="14" begin="29" end="16" resetval="0x0000" description="Horizontal start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HEND" width="14" begin="13" end="0" resetval="0x0000" description="Horizontal end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_HORZ_3" acronym="HIST_Rn_HORZ_3" offset="0x28" width="32" description="REGION n HORIZONTAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSTART" width="14" begin="29" end="16" resetval="0x0000" description="Horizontal start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HEND" width="14" begin="13" end="0" resetval="0x0000" description="Horizontal end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_VERT_0" acronym="HIST_Rn_VERT_0" offset="0x14" width="32" description="REGION n VERTICAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VSTART" width="14" begin="29" end="16" resetval="0x0000" description="Vertical start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VEND" width="14" begin="13" end="0" resetval="0x0000" description="Vertical end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_VERT_1" acronym="HIST_Rn_VERT_1" offset="0x1C" width="32" description="REGION n VERTICAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VSTART" width="14" begin="29" end="16" resetval="0x0000" description="Vertical start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VEND" width="14" begin="13" end="0" resetval="0x0000" description="Vertical end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_VERT_2" acronym="HIST_Rn_VERT_2" offset="0x24" width="32" description="REGION n VERTICAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VSTART" width="14" begin="29" end="16" resetval="0x0000" description="Vertical start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VEND" width="14" begin="13" end="0" resetval="0x0000" description="Vertical end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_Rn_VERT_3" acronym="HIST_Rn_VERT_3" offset="0x2C" width="32" description="REGION n VERTICAL REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VSTART" width="14" begin="29" end="16" resetval="0x0000" description="Vertical start position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VEND" width="14" begin="13" end="0" resetval="0x0000" description="Vertical end position for REGION n. From 0 to 16383." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_ADDR" acronym="HIST_ADDR" offset="0x30" width="32" description="HISTOGRAM ADDRESS REGISTER">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="10" begin="9" end="0" resetval="0x000" description="Histogram memory address. The histogram memory has 1024 entries. Each entry is coded on 20 bits." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_DATA" acronym="HIST_DATA" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="RDATA" width="20" begin="19" end="0" resetval="0x-----" description="Histogram data. The histogram memory has 1024 entries. Each entry is coded on 20 bits." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_RADD" acronym="HIST_RADD" offset="0x38" width="32" description="ADDRESS REGISTER This register is used only if the HIST module input data comes from memory instead of the CCDC module.">
    <bitfield id="RADD" width="32" begin="31" end="0" resetval="0x00000000" description="32-bit address. The 5 LSBs are ignored: the starting address should be aligned on a 32-byte boundary." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_RADD_OFF" acronym="HIST_RADD_OFF" offset="0x3C" width="32" description="ADDRESS OFFSET REGISTER This register is used only if the HIST module input data comes from memory instead of the CCDC module.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0x0000" description="Offset value. The 5 LSBs are ignored: the offset must be a multiple of 32-bytes." range="" rwaccess="RW"/>
  </register>
  <register id="HIST_H_V_INFO" acronym="HIST_H_V_INFO" offset="0x40" width="32" description="IMAGE SIZE REGISTER This register is used only if the HIST module input data comes from memory instead of the CCDC module.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSIZE" width="14" begin="29" end="16" resetval="0x0000" description="Horizontal size" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="VSIZE" width="14" begin="13" end="0" resetval="0x0000" description="Vertical size" range="" rwaccess="RW"/>
  </register>
</module>
