{"filename": "verilator-5.018-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.018-1", "desc": "The fastest free Verilog HDL simulator", "csize": "4641708", "isize": "28955687", "md5sum": "be988d4586ece21d17fb17a3fafae40c", "sha256sum": "3b070fa89132f86c4e71a8b9ba1da621f1a77ce494280354a2c604ee1316baf7", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmVEC3MACgkQdxk/FSvb5qZZ0A/+PFNb+vjQxYEPYAwaeVTWxXu8NbZcdwpCwBAVi22e0Lnmi7Y9y/jrqC3aUCMFTFACZH9JI+RYDvVi/VXizGogdIlsTLQFzOYu4/sKywf927uJgIFXmP/JgwaofXN85Y/NeIfE90WqiCijX/hsliNVa9gPinzpGy5jO+2RjE1WXpVcC6BIa1HSqGM37W0MC+XXTmdD03kmq3YEJEF5Bda4BOfKQmdODNoSvkubVIAxYCo1sg5r47NJwKFK5LbkAChPn3ISsA7yFywmV005QhFGYUTbKmbQQ09VU9DgB57ge2e8C9TsZVRGOvnIF2qVJhvsEeqH1FkqHHZStqxq6/If5Kk9M4ercREWx4LGQQ2lRbUWl/gEwCefHDcfzQDhNzWgybLfrJc1Goma5gc+kAfGsiSHZ9iVo+5zxEMAfipvnwTo5ExcGk5UU2kj1tWs2O4dNfc9tdoDQ3xABwXLtCNzIldcn+8XM/HwhOSSH5HQzxGNvWdLGTnH0zimOlGVf9ivT0f5MYBJoih8sdAqJA2QYWnFRwNcY5RfZuIvXKpoWmhTBd+ZwtO7Anv5J/mIa/hnMK9tfaUdK8XKTdD02HHjsJUQml+eKyve2Y9gLoHoQJPrTGUe3S1z2v7lyXFRSU15oYnNBs07M7XfwHMhGwYFFGi0VFrjB2erI4dnj4GrKSo=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1698957877", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_unstable", "verilator_aarch64_unstable"]}